
Tesis_LGBS_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2e4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800f3f8  0800f3f8  000103f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f894  0800f894  00011344  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f894  0800f894  00010894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f89c  0800f89c  00011344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f89c  0800f89c  0001089c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f8a0  0800f8a0  000108a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000344  20000000  0800f8a4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001544  20000344  0800fbe8  00011344  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001888  0800fbe8  00011888  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011344  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017dea  00000000  00000000  0001136d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000440f  00000000  00000000  00029157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  0002d568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001087  00000000  00000000  0002eb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ce08  00000000  00000000  0002fbbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019eff  00000000  00000000  0004c9c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096764  00000000  00000000  000668c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd02a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006de8  00000000  00000000  000fd070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00103e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000344 	.word	0x20000344
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f3dc 	.word	0x0800f3dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000348 	.word	0x20000348
 800014c:	0800f3dc 	.word	0x0800f3dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000daa:	2afd      	cmp	r2, #253	@ 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	@ 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	@ 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	@ 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2iz>:
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010ec:	d30f      	bcc.n	800110e <__aeabi_f2iz+0x2a>
 80010ee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d90d      	bls.n	8001114 <__aeabi_f2iz+0x30>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001100:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	bf18      	it	ne
 800110a:	4240      	negne	r0, r0
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr
 8001114:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001118:	d101      	bne.n	800111e <__aeabi_f2iz+0x3a>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	d105      	bne.n	800112a <__aeabi_f2iz+0x46>
 800111e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001122:	bf08      	it	eq
 8001124:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr

08001130 <__aeabi_f2uiz>:
 8001130:	0042      	lsls	r2, r0, #1
 8001132:	d20e      	bcs.n	8001152 <__aeabi_f2uiz+0x22>
 8001134:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001138:	d30b      	bcc.n	8001152 <__aeabi_f2uiz+0x22>
 800113a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800113e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001142:	d409      	bmi.n	8001158 <__aeabi_f2uiz+0x28>
 8001144:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001148:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800114c:	fa23 f002 	lsr.w	r0, r3, r2
 8001150:	4770      	bx	lr
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4770      	bx	lr
 8001158:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800115c:	d101      	bne.n	8001162 <__aeabi_f2uiz+0x32>
 800115e:	0242      	lsls	r2, r0, #9
 8001160:	d102      	bne.n	8001168 <__aeabi_f2uiz+0x38>
 8001162:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001166:	4770      	bx	lr
 8001168:	f04f 0000 	mov.w	r0, #0
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop

08001170 <__aeabi_d2lz>:
 8001170:	b538      	push	{r3, r4, r5, lr}
 8001172:	2200      	movs	r2, #0
 8001174:	2300      	movs	r3, #0
 8001176:	4604      	mov	r4, r0
 8001178:	460d      	mov	r5, r1
 800117a:	f7ff fc1f 	bl	80009bc <__aeabi_dcmplt>
 800117e:	b928      	cbnz	r0, 800118c <__aeabi_d2lz+0x1c>
 8001180:	4620      	mov	r0, r4
 8001182:	4629      	mov	r1, r5
 8001184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001188:	f000 b80a 	b.w	80011a0 <__aeabi_d2ulz>
 800118c:	4620      	mov	r0, r4
 800118e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001192:	f000 f805 	bl	80011a0 <__aeabi_d2ulz>
 8001196:	4240      	negs	r0, r0
 8001198:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800119c:	bd38      	pop	{r3, r4, r5, pc}
 800119e:	bf00      	nop

080011a0 <__aeabi_d2ulz>:
 80011a0:	b5d0      	push	{r4, r6, r7, lr}
 80011a2:	2200      	movs	r2, #0
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <__aeabi_d2ulz+0x34>)
 80011a6:	4606      	mov	r6, r0
 80011a8:	460f      	mov	r7, r1
 80011aa:	f7ff f995 	bl	80004d8 <__aeabi_dmul>
 80011ae:	f7ff fc55 	bl	8000a5c <__aeabi_d2uiz>
 80011b2:	4604      	mov	r4, r0
 80011b4:	f7ff f916 	bl	80003e4 <__aeabi_ui2d>
 80011b8:	2200      	movs	r2, #0
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <__aeabi_d2ulz+0x38>)
 80011bc:	f7ff f98c 	bl	80004d8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4630      	mov	r0, r6
 80011c6:	4639      	mov	r1, r7
 80011c8:	f7fe ffce 	bl	8000168 <__aeabi_dsub>
 80011cc:	f7ff fc46 	bl	8000a5c <__aeabi_d2uiz>
 80011d0:	4621      	mov	r1, r4
 80011d2:	bdd0      	pop	{r4, r6, r7, pc}
 80011d4:	3df00000 	.word	0x3df00000
 80011d8:	41f00000 	.word	0x41f00000

080011dc <set_speed>:

uint32_t mot_speed_count = 0;
uint32_t last_mot_speed_count = 0;
uint32_t mot_speed_setpoint = 0;
void set_speed(float value)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	mot_speed_setpoint = 27.7778e3f/(value);
 80011e4:	6879      	ldr	r1, [r7, #4]
 80011e6:	4807      	ldr	r0, [pc, #28]	@ (8001204 <set_speed+0x28>)
 80011e8:	f7ff fe6a 	bl	8000ec0 <__aeabi_fdiv>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff9e 	bl	8001130 <__aeabi_f2uiz>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <set_speed+0x2c>)
 80011f8:	6013      	str	r3, [r2, #0]
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	46d9039a 	.word	0x46d9039a
 8001208:	20000368 	.word	0x20000368

0800120c <get_speed>:

float get_speed(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
	return 27.7778e3f/(float)mot_speed_setpoint;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <get_speed+0x20>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fd47 	bl	8000ca8 <__aeabi_ui2f>
 800121a:	4603      	mov	r3, r0
 800121c:	4619      	mov	r1, r3
 800121e:	4804      	ldr	r0, [pc, #16]	@ (8001230 <get_speed+0x24>)
 8001220:	f7ff fe4e 	bl	8000ec0 <__aeabi_fdiv>
 8001224:	4603      	mov	r3, r0
}
 8001226:	4618      	mov	r0, r3
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000368 	.word	0x20000368
 8001230:	46d9039a 	.word	0x46d9039a

08001234 <get_speed_meas>:

float get_speed_meas(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
	float res = 27.7778e3f/(float)(last_mot_speed_count);
 800123a:	4b08      	ldr	r3, [pc, #32]	@ (800125c <get_speed_meas+0x28>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fd32 	bl	8000ca8 <__aeabi_ui2f>
 8001244:	4603      	mov	r3, r0
 8001246:	4619      	mov	r1, r3
 8001248:	4805      	ldr	r0, [pc, #20]	@ (8001260 <get_speed_meas+0x2c>)
 800124a:	f7ff fe39 	bl	8000ec0 <__aeabi_fdiv>
 800124e:	4603      	mov	r3, r0
 8001250:	607b      	str	r3, [r7, #4]
	return res;
 8001252:	687b      	ldr	r3, [r7, #4]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000364 	.word	0x20000364
 8001260:	46d9039a 	.word	0x46d9039a

08001264 <HAL_TIM_IC_CaptureCallback>:
// Input compare
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	// current is in the order of 500 per amp
	/*
	 * In principle an error arround 1k cnts should increase the current by less than an amp to soften the current ramp.
	 * ESTO SALIO A OJO, NO HAY MATEMATICA
	 */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 800126c:	2102      	movs	r1, #2
 800126e:	483c      	ldr	r0, [pc, #240]	@ (8001360 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001270:	f002 f8b7 	bl	80033e2 <HAL_GPIO_TogglePin>
	mot_speed_count += htim->Instance->CCR1;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800127a:	4b3a      	ldr	r3, [pc, #232]	@ (8001364 <HAL_TIM_IC_CaptureCallback+0x100>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4413      	add	r3, r2
 8001280:	4a38      	ldr	r2, [pc, #224]	@ (8001364 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001282:	6013      	str	r3, [r2, #0]

	hall_A = HAL_GPIO_ReadPin(HALL_PORT, HALL_A);
 8001284:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001288:	4837      	ldr	r0, [pc, #220]	@ (8001368 <HAL_TIM_IC_CaptureCallback+0x104>)
 800128a:	f002 f87b 	bl	8003384 <HAL_GPIO_ReadPin>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	4b36      	ldr	r3, [pc, #216]	@ (800136c <HAL_TIM_IC_CaptureCallback+0x108>)
 8001294:	701a      	strb	r2, [r3, #0]
	hall_B = HAL_GPIO_ReadPin(HALL_PORT, HALL_B);
 8001296:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800129a:	4833      	ldr	r0, [pc, #204]	@ (8001368 <HAL_TIM_IC_CaptureCallback+0x104>)
 800129c:	f002 f872 	bl	8003384 <HAL_GPIO_ReadPin>
 80012a0:	4603      	mov	r3, r0
 80012a2:	461a      	mov	r2, r3
 80012a4:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80012a6:	701a      	strb	r2, [r3, #0]
	hall_C = HAL_GPIO_ReadPin(HALL_PORT, HALL_C);
 80012a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012ac:	482e      	ldr	r0, [pc, #184]	@ (8001368 <HAL_TIM_IC_CaptureCallback+0x104>)
 80012ae:	f002 f869 	bl	8003384 <HAL_GPIO_ReadPin>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x110>)
 80012b8:	701a      	strb	r2, [r3, #0]

	state = (hall_A << 2) + (hall_B << 1) + hall_C;
 80012ba:	4b2c      	ldr	r3, [pc, #176]	@ (800136c <HAL_TIM_IC_CaptureCallback+0x108>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001370 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4413      	add	r3, r2
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	4a29      	ldr	r2, [pc, #164]	@ (8001374 <HAL_TIM_IC_CaptureCallback+0x110>)
 80012d0:	7812      	ldrb	r2, [r2, #0]
 80012d2:	4413      	add	r3, r2
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	4b28      	ldr	r3, [pc, #160]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x114>)
 80012d8:	801a      	strh	r2, [r3, #0]

	switch (state) {
 80012da:	4b27      	ldr	r3, [pc, #156]	@ (8001378 <HAL_TIM_IC_CaptureCallback+0x114>)
 80012dc:	881b      	ldrh	r3, [r3, #0]
 80012de:	3b01      	subs	r3, #1
 80012e0:	2b05      	cmp	r3, #5
 80012e2:	d82d      	bhi.n	8001340 <HAL_TIM_IC_CaptureCallback+0xdc>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <HAL_TIM_IC_CaptureCallback+0x88>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001305 	.word	0x08001305
 80012f0:	0800132d 	.word	0x0800132d
 80012f4:	08001337 	.word	0x08001337
 80012f8:	08001319 	.word	0x08001319
 80012fc:	0800130f 	.word	0x0800130f
 8001300:	08001323 	.word	0x08001323
		case 0b001:
			set_spi_data(LUT_SIZE/6*0-1);
 8001304:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001308:	f000 f92c 	bl	8001564 <set_spi_data>
			break;
 800130c:	e01d      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0xe6>
		case 0b101:
			set_spi_data(LUT_SIZE/6*1-1);
 800130e:	f240 5054 	movw	r0, #1364	@ 0x554
 8001312:	f000 f927 	bl	8001564 <set_spi_data>
			break;
 8001316:	e018      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0xe6>
		case 0b100:
			set_spi_data(LUT_SIZE/6*2-1);
 8001318:	f640 20a9 	movw	r0, #2729	@ 0xaa9
 800131c:	f000 f922 	bl	8001564 <set_spi_data>
			break;
 8001320:	e013      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0xe6>
		case 0b110:
			set_spi_data(LUT_SIZE/6*3-1);
 8001322:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8001326:	f000 f91d 	bl	8001564 <set_spi_data>
			break;
 800132a:	e00e      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0xe6>
		case 0b010:
			set_spi_data(LUT_SIZE/6*4-1);
 800132c:	f241 5053 	movw	r0, #5459	@ 0x1553
 8001330:	f000 f918 	bl	8001564 <set_spi_data>
			break;
 8001334:	e009      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0xe6>
		case 0b011:
			set_spi_data(LUT_SIZE/6*5-1);
 8001336:	f641 20a8 	movw	r0, #6824	@ 0x1aa8
 800133a:	f000 f913 	bl	8001564 <set_spi_data>
			break;
 800133e:	e004      	b.n	800134a <HAL_TIM_IC_CaptureCallback+0xe6>

		default:
			set_spi_data(LUT_SIZE/6*0-1);
 8001340:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001344:	f000 f90e 	bl	8001564 <set_spi_data>
			break;
 8001348:	bf00      	nop
//	aux_i = i + Ki * err ;
//	i = abs(aux_i) < SATURATION_INT ? aux_i : i;
//
//	out_pi = p + i;
//	set_I_int(out_pi);
	last_mot_speed_count = mot_speed_count;
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HAL_TIM_IC_CaptureCallback+0x100>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a0b      	ldr	r2, [pc, #44]	@ (800137c <HAL_TIM_IC_CaptureCallback+0x118>)
 8001350:	6013      	str	r3, [r2, #0]
	mot_speed_count = 0;
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40010c00 	.word	0x40010c00
 8001364:	20000360 	.word	0x20000360
 8001368:	40010800 	.word	0x40010800
 800136c:	2000036c 	.word	0x2000036c
 8001370:	2000036d 	.word	0x2000036d
 8001374:	2000036e 	.word	0x2000036e
 8001378:	20000370 	.word	0x20000370
 800137c:	20000364 	.word	0x20000364

08001380 <HAL_TIM_PeriodElapsedCallback>:

// Overflow
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001388:	2101      	movs	r1, #1
 800138a:	4803      	ldr	r0, [pc, #12]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0x18>)
 800138c:	f002 f829 	bl	80033e2 <HAL_GPIO_TogglePin>
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40010c00 	.word	0x40010c00

0800139c <get_I_meas>:


}

float get_I_meas()
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	return (float)(adc_value-i_offset)/(float)SENS_SENSITIVITY;
 80013a0:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <get_I_meas+0x2c>)
 80013a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <get_I_meas+0x30>)
 80013aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fc7d 	bl	8000cb0 <__aeabi_i2f>
 80013b6:	4603      	mov	r3, r0
 80013b8:	4905      	ldr	r1, [pc, #20]	@ (80013d0 <get_I_meas+0x34>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fd80 	bl	8000ec0 <__aeabi_fdiv>
 80013c0:	4603      	mov	r3, r0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000372 	.word	0x20000372
 80013cc:	20000376 	.word	0x20000376
 80013d0:	43f80000 	.word	0x43f80000

080013d4 <get_I_float>:

float get_I_float()
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	return (float)(i_ref_int-i_offset)/(float)SENS_SENSITIVITY;
 80013d8:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <get_I_float+0x2c>)
 80013da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013de:	461a      	mov	r2, r3
 80013e0:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <get_I_float+0x30>)
 80013e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fc61 	bl	8000cb0 <__aeabi_i2f>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4905      	ldr	r1, [pc, #20]	@ (8001408 <get_I_float+0x34>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fd64 	bl	8000ec0 <__aeabi_fdiv>
 80013f8:	4603      	mov	r3, r0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000374 	.word	0x20000374
 8001404:	20000376 	.word	0x20000376
 8001408:	43f80000 	.word	0x43f80000

0800140c <set_I_float>:
uint16_t get_I_int()
{
	return i_ref_int - i_offset;
}
void set_I_float(float i)
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	if (i > MAX_CURR || i < 0.0)
 8001414:	4916      	ldr	r1, [pc, #88]	@ (8001470 <set_I_float+0x64>)
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fe5a 	bl	80010d0 <__aeabi_fcmpgt>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d107      	bne.n	8001432 <set_I_float+0x26>
 8001422:	f04f 0100 	mov.w	r1, #0
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff fe34 	bl	8001094 <__aeabi_fcmplt>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <set_I_float+0x2a>
	{
		i = MAX_CURR;
 8001432:	4b0f      	ldr	r3, [pc, #60]	@ (8001470 <set_I_float+0x64>)
 8001434:	607b      	str	r3, [r7, #4]
	}
	i_ref_int = i * SENS_SENSITIVITY + i_offset;
 8001436:	490f      	ldr	r1, [pc, #60]	@ (8001474 <set_I_float+0x68>)
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff fc8d 	bl	8000d58 <__aeabi_fmul>
 800143e:	4603      	mov	r3, r0
 8001440:	461c      	mov	r4, r3
 8001442:	4b0d      	ldr	r3, [pc, #52]	@ (8001478 <set_I_float+0x6c>)
 8001444:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fc31 	bl	8000cb0 <__aeabi_i2f>
 800144e:	4603      	mov	r3, r0
 8001450:	4619      	mov	r1, r3
 8001452:	4620      	mov	r0, r4
 8001454:	f7ff fb78 	bl	8000b48 <__addsf3>
 8001458:	4603      	mov	r3, r0
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fe42 	bl	80010e4 <__aeabi_f2iz>
 8001460:	4603      	mov	r3, r0
 8001462:	b21a      	sxth	r2, r3
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <set_I_float+0x70>)
 8001466:	801a      	strh	r2, [r3, #0]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bd90      	pop	{r4, r7, pc}
 8001470:	40400000 	.word	0x40400000
 8001474:	43f80000 	.word	0x43f80000
 8001478:	20000376 	.word	0x20000376
 800147c:	20000374 	.word	0x20000374

08001480 <HAL_ADC_ConvCpltCallback>:
void set_I_int(uint16_t i)
{
	i_ref_int = i > SENS_SENSITIVITY * MAX_CURR ? max_curr : i + i_offset;
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(hadc);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f001 f8fb 	bl	8002684 <HAL_ADC_GetValue>
 800148e:	4603      	mov	r3, r0
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b2d      	ldr	r3, [pc, #180]	@ (8001548 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001494:	801a      	strh	r2, [r3, #0]
	if (!calibrated)
 8001496:	4b2d      	ldr	r3, [pc, #180]	@ (800154c <HAL_ADC_ConvCpltCallback+0xcc>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	f083 0301 	eor.w	r3, r3, #1
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d01d      	beq.n	80014e0 <HAL_ADC_ConvCpltCallback+0x60>
	{
		i_offset = adc_value;
 80014a4:	4b28      	ldr	r3, [pc, #160]	@ (8001548 <HAL_ADC_ConvCpltCallback+0xc8>)
 80014a6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80014aa:	4b29      	ldr	r3, [pc, #164]	@ (8001550 <HAL_ADC_ConvCpltCallback+0xd0>)
 80014ac:	801a      	strh	r2, [r3, #0]
		max_curr = MAX_CURR * SENS_SENSITIVITY + i_offset;
 80014ae:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <HAL_ADC_ConvCpltCallback+0xd0>)
 80014b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7fe ffa5 	bl	8000404 <__aeabi_i2d>
 80014ba:	f04f 0200 	mov.w	r2, #0
 80014be:	4b25      	ldr	r3, [pc, #148]	@ (8001554 <HAL_ADC_ConvCpltCallback+0xd4>)
 80014c0:	f7fe fe54 	bl	800016c <__adddf3>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4610      	mov	r0, r2
 80014ca:	4619      	mov	r1, r3
 80014cc:	f7ff fa9e 	bl	8000a0c <__aeabi_d2iz>
 80014d0:	4603      	mov	r3, r0
 80014d2:	b21a      	sxth	r2, r3
 80014d4:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <HAL_ADC_ConvCpltCallback+0xd8>)
 80014d6:	801a      	strh	r2, [r3, #0]
		calibrated = true;
 80014d8:	4b1c      	ldr	r3, [pc, #112]	@ (800154c <HAL_ADC_ConvCpltCallback+0xcc>)
 80014da:	2201      	movs	r2, #1
 80014dc:	701a      	strb	r2, [r3, #0]
 80014de:	e02f      	b.n	8001540 <HAL_ADC_ConvCpltCallback+0xc0>
	}
	else
	{
		if (i_ref_int == i_offset)
 80014e0:	4b1e      	ldr	r3, [pc, #120]	@ (800155c <HAL_ADC_ConvCpltCallback+0xdc>)
 80014e2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80014e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <HAL_ADC_ConvCpltCallback+0xd0>)
 80014e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d10a      	bne.n	8001506 <HAL_ADC_ConvCpltCallback+0x86>
		{
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	2101      	movs	r1, #1
 80014f4:	481a      	ldr	r0, [pc, #104]	@ (8001560 <HAL_ADC_ConvCpltCallback+0xe0>)
 80014f6:	f001 ff5c 	bl	80033b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_SET);
 80014fa:	2201      	movs	r2, #1
 80014fc:	2102      	movs	r1, #2
 80014fe:	4818      	ldr	r0, [pc, #96]	@ (8001560 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001500:	f001 ff57 	bl	80033b2 <HAL_GPIO_WritePin>
			return;
 8001504:	e01c      	b.n	8001540 <HAL_ADC_ConvCpltCallback+0xc0>
		}
		if (adc_value > i_ref_int)
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001508:	f9b3 2000 	ldrsh.w	r2, [r3]
 800150c:	4b13      	ldr	r3, [pc, #76]	@ (800155c <HAL_ADC_ConvCpltCallback+0xdc>)
 800150e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001512:	429a      	cmp	r2, r3
 8001514:	dd0a      	ble.n	800152c <HAL_ADC_ConvCpltCallback+0xac>
		{
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	2101      	movs	r1, #1
 800151a:	4811      	ldr	r0, [pc, #68]	@ (8001560 <HAL_ADC_ConvCpltCallback+0xe0>)
 800151c:	f001 ff49 	bl	80033b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_SET);
 8001520:	2201      	movs	r2, #1
 8001522:	2102      	movs	r1, #2
 8001524:	480e      	ldr	r0, [pc, #56]	@ (8001560 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001526:	f001 ff44 	bl	80033b2 <HAL_GPIO_WritePin>
 800152a:	e009      	b.n	8001540 <HAL_ADC_ConvCpltCallback+0xc0>
		}
		else
		{
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_2_A, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	2102      	movs	r1, #2
 8001530:	480b      	ldr	r0, [pc, #44]	@ (8001560 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001532:	f001 ff3e 	bl	80033b2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(H_BRIDGE_GPIO_PORT, H_BRIDGE_1_A, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2101      	movs	r1, #1
 800153a:	4809      	ldr	r0, [pc, #36]	@ (8001560 <HAL_ADC_ConvCpltCallback+0xe0>)
 800153c:	f001 ff39 	bl	80033b2 <HAL_GPIO_WritePin>
		}
	}
}
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000372 	.word	0x20000372
 800154c:	2000037a 	.word	0x2000037a
 8001550:	20000376 	.word	0x20000376
 8001554:	40974000 	.word	0x40974000
 8001558:	20000378 	.word	0x20000378
 800155c:	20000374 	.word	0x20000374
 8001560:	40010800 	.word	0x40010800

08001564 <set_spi_data>:
{
	HAL_SPI_Transmit_DMA(hspi, &spi_data, 23);
}

void set_spi_data(uint16_t value)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	80fb      	strh	r3, [r7, #6]
	spi_data = value;
 800156e:	4a04      	ldr	r2, [pc, #16]	@ (8001580 <set_spi_data+0x1c>)
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	8013      	strh	r3, [r2, #0]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	2000037c 	.word	0x2000037c

08001584 <command_I>:

#include "stdio.h"
#include "string.h"


void command_I(uint8_t *buff, uint16_t size){
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	807b      	strh	r3, [r7, #2]
	static float i;
	if (buff[1] == '?')
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3301      	adds	r3, #1
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b3f      	cmp	r3, #63	@ 0x3f
 8001598:	d112      	bne.n	80015c0 <command_I+0x3c>
	{
		gcvt(get_I_float(), 3, buff);
 800159a:	f7ff ff1b 	bl	80013d4 <get_I_float>
 800159e:	4603      	mov	r3, r0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ff41 	bl	8000428 <__aeabi_f2d>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2203      	movs	r2, #3
 80015aa:	f00a ff4d 	bl	800c448 <gcvt>
		buff[4] = '\n';
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3304      	adds	r3, #4
 80015b2:	220a      	movs	r2, #10
 80015b4:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, 5);
 80015b6:	2105      	movs	r1, #5
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f009 fd23 	bl	800b004 <CDC_Transmit_FS>
 80015be:	e02f      	b.n	8001620 <command_I+0x9c>
	}
	else if (buff[1] == '=')
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3301      	adds	r3, #1
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b3d      	cmp	r3, #61	@ 0x3d
 80015c8:	d113      	bne.n	80015f2 <command_I+0x6e>
	{
		i = atof(&buff[2]);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3302      	adds	r3, #2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f00a f930 	bl	800b834 <atof>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4610      	mov	r0, r2
 80015da:	4619      	mov	r1, r3
 80015dc:	f7ff fa5e 	bl	8000a9c <__aeabi_d2f>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4a16      	ldr	r2, [pc, #88]	@ (800163c <command_I+0xb8>)
 80015e4:	6013      	str	r3, [r2, #0]
		set_I_float(i);
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <command_I+0xb8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff ff0e 	bl	800140c <set_I_float>
 80015f0:	e016      	b.n	8001620 <command_I+0x9c>
	}
	else if (buff[1] == 'm')
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	3301      	adds	r3, #1
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b6d      	cmp	r3, #109	@ 0x6d
 80015fa:	d111      	bne.n	8001620 <command_I+0x9c>
	{
		gcvt(get_I_meas(), 3, buff);
 80015fc:	f7ff fece 	bl	800139c <get_I_meas>
 8001600:	4603      	mov	r3, r0
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe ff10 	bl	8000428 <__aeabi_f2d>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2203      	movs	r2, #3
 800160c:	f00a ff1c 	bl	800c448 <gcvt>
		buff[4] = '\n';
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3304      	adds	r3, #4
 8001614:	220a      	movs	r2, #10
 8001616:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, 5);
 8001618:	2105      	movs	r1, #5
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f009 fcf2 	bl	800b004 <CDC_Transmit_FS>
	}
	while (CDC_Transmit_FS('\n', 1) == USBD_BUSY);
 8001620:	bf00      	nop
 8001622:	2101      	movs	r1, #1
 8001624:	200a      	movs	r0, #10
 8001626:	f009 fced 	bl	800b004 <CDC_Transmit_FS>
 800162a:	4603      	mov	r3, r0
 800162c:	2b01      	cmp	r3, #1
 800162e:	d0f8      	beq.n	8001622 <command_I+0x9e>
}
 8001630:	bf00      	nop
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000380 	.word	0x20000380

08001640 <command_S>:

void command_S(uint8_t *buff, uint16_t size){
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	807b      	strh	r3, [r7, #2]
	static uint16_t data;
	if (buff[1] == '?')
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3301      	adds	r3, #1
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b3f      	cmp	r3, #63	@ 0x3f
 8001654:	d11c      	bne.n	8001690 <command_S+0x50>
	{
		gcvt(get_speed(), 2, buff);
 8001656:	f7ff fdd9 	bl	800120c <get_speed>
 800165a:	4603      	mov	r3, r0
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe fee3 	bl	8000428 <__aeabi_f2d>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2202      	movs	r2, #2
 8001666:	f00a feef 	bl	800c448 <gcvt>
		auto len = strlen(buff);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7fe fd70 	bl	8000150 <strlen>
 8001670:	4603      	mov	r3, r0
 8001672:	60fb      	str	r3, [r7, #12]
		buff[len] = '\n';
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	220a      	movs	r2, #10
 800167c:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, len + 1);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	b29b      	uxth	r3, r3
 8001682:	3301      	adds	r3, #1
 8001684:	b29b      	uxth	r3, r3
 8001686:	4619      	mov	r1, r3
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f009 fcbb 	bl	800b004 <CDC_Transmit_FS>
 800168e:	e03e      	b.n	800170e <command_S+0xce>
	}
	else if (buff[1] == '=')
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3301      	adds	r3, #1
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b3d      	cmp	r3, #61	@ 0x3d
 8001698:	d118      	bne.n	80016cc <command_S+0x8c>
	{
		data = atof(&buff[2]);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3302      	adds	r3, #2
 800169e:	4618      	mov	r0, r3
 80016a0:	f00a f8c8 	bl	800b834 <atof>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	4610      	mov	r0, r2
 80016aa:	4619      	mov	r1, r3
 80016ac:	f7ff f9d6 	bl	8000a5c <__aeabi_d2uiz>
 80016b0:	4603      	mov	r3, r0
 80016b2:	b29a      	uxth	r2, r3
 80016b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <command_S+0xe8>)
 80016b6:	801a      	strh	r2, [r3, #0]
		set_speed(data);
 80016b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <command_S+0xe8>)
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff faf3 	bl	8000ca8 <__aeabi_ui2f>
 80016c2:	4603      	mov	r3, r0
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff fd89 	bl	80011dc <set_speed>
 80016ca:	e020      	b.n	800170e <command_S+0xce>
	}
	else if (buff[1] == 'm')
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3301      	adds	r3, #1
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b6d      	cmp	r3, #109	@ 0x6d
 80016d4:	d11b      	bne.n	800170e <command_S+0xce>
	{
		float speed = (float)get_speed_meas();
 80016d6:	f7ff fdad 	bl	8001234 <get_speed_meas>
 80016da:	6178      	str	r0, [r7, #20]
		gcvt(speed, 2, buff);
 80016dc:	6978      	ldr	r0, [r7, #20]
 80016de:	f7fe fea3 	bl	8000428 <__aeabi_f2d>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2202      	movs	r2, #2
 80016e6:	f00a feaf 	bl	800c448 <gcvt>
		auto len = strlen(buff);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7fe fd30 	bl	8000150 <strlen>
 80016f0:	4603      	mov	r3, r0
 80016f2:	613b      	str	r3, [r7, #16]
		buff[len] = '\n';
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	220a      	movs	r2, #10
 80016fc:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(buff, len + 1);
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	b29b      	uxth	r3, r3
 8001702:	3301      	adds	r3, #1
 8001704:	b29b      	uxth	r3, r3
 8001706:	4619      	mov	r1, r3
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f009 fc7b 	bl	800b004 <CDC_Transmit_FS>
	}
	while (CDC_Transmit_FS('\n', 1) == USBD_BUSY);
 800170e:	bf00      	nop
 8001710:	2101      	movs	r1, #1
 8001712:	200a      	movs	r0, #10
 8001714:	f009 fc76 	bl	800b004 <CDC_Transmit_FS>
 8001718:	4603      	mov	r3, r0
 800171a:	2b01      	cmp	r3, #1
 800171c:	d0f8      	beq.n	8001710 <command_S+0xd0>
}
 800171e:	bf00      	nop
 8001720:	bf00      	nop
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000384 	.word	0x20000384

0800172c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001730:	f000 fe6e 	bl	8002410 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001734:	f000 f85a 	bl	80017ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001738:	f000 fab0 	bl	8001c9c <MX_GPIO_Init>
  MX_DMA_Init();
 800173c:	f000 fa90 	bl	8001c60 <MX_DMA_Init>
  MX_SPI1_Init();
 8001740:	f000 f8f0 	bl	8001924 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001744:	f000 f8b0 	bl	80018a8 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001748:	f000 f98a 	bl	8001a60 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 800174c:	f009 fb8e 	bl	800ae6c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001750:	f000 f91a 	bl	8001988 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001754:	f000 f9f8 	bl	8001b48 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // curr_control_init(&hadc1, &htim3);
  // init_LUT_comms(&hspi1);
  HAL_TIMEx_HallSensor_Start_IT(&htim1);
 8001758:	481f      	ldr	r0, [pc, #124]	@ (80017d8 <main+0xac>)
 800175a:	f005 fb9b 	bl	8006e94 <HAL_TIMEx_HallSensor_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
 800175e:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <main+0xb0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <main+0xb0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f042 0202 	orr.w	r2, r2, #2
 800176c:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim4);
 800176e:	481b      	ldr	r0, [pc, #108]	@ (80017dc <main+0xb0>)
 8001770:	f004 fa1a 	bl	8005ba8 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (CDC_data_recieved())
 8001774:	f009 fc6c 	bl	800b050 <CDC_data_recieved>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0fa      	beq.n	8001774 <main+0x48>
    {
      rx_usb_amount = CDC_Receive_data(msg, 64);
 800177e:	2140      	movs	r1, #64	@ 0x40
 8001780:	4817      	ldr	r0, [pc, #92]	@ (80017e0 <main+0xb4>)
 8001782:	f009 fc6f 	bl	800b064 <CDC_Receive_data>
 8001786:	4603      	mov	r3, r0
 8001788:	461a      	mov	r2, r3
 800178a:	4b16      	ldr	r3, [pc, #88]	@ (80017e4 <main+0xb8>)
 800178c:	801a      	strh	r2, [r3, #0]
      switch ((int)msg[0])
 800178e:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <main+0xb4>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b49      	cmp	r3, #73	@ 0x49
 8001794:	d002      	beq.n	800179c <main+0x70>
 8001796:	2b53      	cmp	r3, #83	@ 0x53
 8001798:	d007      	beq.n	80017aa <main+0x7e>
 800179a:	e00d      	b.n	80017b8 <main+0x8c>
      {
      case 'I':
        command_I(msg, rx_usb_amount);
 800179c:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <main+0xb8>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	480f      	ldr	r0, [pc, #60]	@ (80017e0 <main+0xb4>)
 80017a4:	f7ff feee 	bl	8001584 <command_I>
        break;
 80017a8:	e014      	b.n	80017d4 <main+0xa8>
      case 'S':
        command_S(msg, rx_usb_amount);
 80017aa:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <main+0xb8>)
 80017ac:	881b      	ldrh	r3, [r3, #0]
 80017ae:	4619      	mov	r1, r3
 80017b0:	480b      	ldr	r0, [pc, #44]	@ (80017e0 <main+0xb4>)
 80017b2:	f7ff ff45 	bl	8001640 <command_S>
        break;
 80017b6:	e00d      	b.n	80017d4 <main+0xa8>
      default:
        CDC_Transmit_FS("\nNo reconocido\n", 15);
 80017b8:	210f      	movs	r1, #15
 80017ba:	480b      	ldr	r0, [pc, #44]	@ (80017e8 <main+0xbc>)
 80017bc:	f009 fc22 	bl	800b004 <CDC_Transmit_FS>
        while (CDC_Transmit_FS(msg, rx_usb_amount) == USBD_BUSY)
 80017c0:	bf00      	nop
 80017c2:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <main+0xb8>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	4619      	mov	r1, r3
 80017c8:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <main+0xb4>)
 80017ca:	f009 fc1b 	bl	800b004 <CDC_Transmit_FS>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d0f6      	beq.n	80017c2 <main+0x96>
    if (CDC_data_recieved())
 80017d4:	e7ce      	b.n	8001774 <main+0x48>
 80017d6:	bf00      	nop
 80017d8:	20000454 	.word	0x20000454
 80017dc:	200004e4 	.word	0x200004e4
 80017e0:	2000052c 	.word	0x2000052c
 80017e4:	2000056c 	.word	0x2000056c
 80017e8:	0800f3f8 	.word	0x0800f3f8

080017ec <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b094      	sub	sp, #80	@ 0x50
 80017f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017f6:	2228      	movs	r2, #40	@ 0x28
 80017f8:	2100      	movs	r1, #0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f00a ff4d 	bl	800c69a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800181c:	2301      	movs	r3, #1
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001820:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800182a:	2301      	movs	r3, #1
 800182c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182e:	2302      	movs	r3, #2
 8001830:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001832:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001836:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001838:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800183c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800183e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001842:	4618      	mov	r0, r3
 8001844:	f003 fb46 	bl	8004ed4 <HAL_RCC_OscConfig>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800184e:	f000 fabf 	bl	8001dd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001852:	230f      	movs	r3, #15
 8001854:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001856:	2302      	movs	r3, #2
 8001858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800185e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001862:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001864:	2300      	movs	r3, #0
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	2102      	movs	r1, #2
 800186e:	4618      	mov	r0, r3
 8001870:	f003 fdb2 	bl	80053d8 <HAL_RCC_ClockConfig>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800187a:	f000 faa9 	bl	8001dd0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_USB;
 800187e:	2312      	movs	r3, #18
 8001880:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001886:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001888:	2300      	movs	r3, #0
 800188a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	4618      	mov	r0, r3
 8001890:	f003 fefe 	bl	8005690 <HAL_RCCEx_PeriphCLKConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800189a:	f000 fa99 	bl	8001dd0 <Error_Handler>
  }
}
 800189e:	bf00      	nop
 80018a0:	3750      	adds	r7, #80	@ 0x50
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <MX_ADC1_Init+0x74>)
 80018ba:	4a19      	ldr	r2, [pc, #100]	@ (8001920 <MX_ADC1_Init+0x78>)
 80018bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018be:	4b17      	ldr	r3, [pc, #92]	@ (800191c <MX_ADC1_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018c4:	4b15      	ldr	r3, [pc, #84]	@ (800191c <MX_ADC1_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018ca:	4b14      	ldr	r3, [pc, #80]	@ (800191c <MX_ADC1_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <MX_ADC1_Init+0x74>)
 80018d2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80018d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018d8:	4b10      	ldr	r3, [pc, #64]	@ (800191c <MX_ADC1_Init+0x74>)
 80018da:	2200      	movs	r2, #0
 80018dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80018de:	4b0f      	ldr	r3, [pc, #60]	@ (800191c <MX_ADC1_Init+0x74>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018e4:	480d      	ldr	r0, [pc, #52]	@ (800191c <MX_ADC1_Init+0x74>)
 80018e6:	f000 fdf5 	bl	80024d4 <HAL_ADC_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80018f0:	f000 fa6e 	bl	8001dd0 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_6;
 80018f4:	2306      	movs	r3, #6
 80018f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018f8:	2301      	movs	r3, #1
 80018fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	4619      	mov	r1, r3
 8001904:	4805      	ldr	r0, [pc, #20]	@ (800191c <MX_ADC1_Init+0x74>)
 8001906:	f000 ff91 	bl	800282c <HAL_ADC_ConfigChannel>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001910:	f000 fa5e 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000388 	.word	0x20000388
 8001920:	40012400 	.word	0x40012400

08001924 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <MX_SPI1_Init+0x5c>)
 800192a:	4a16      	ldr	r2, [pc, #88]	@ (8001984 <MX_SPI1_Init+0x60>)
 800192c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800192e:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001934:	4b12      	ldr	r3, [pc, #72]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_SPI1_Init+0x5c>)
 800193c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001940:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001942:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001944:	2200      	movs	r2, #0
 8001946:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001948:	4b0d      	ldr	r3, [pc, #52]	@ (8001980 <MX_SPI1_Init+0x5c>)
 800194a:	2201      	movs	r2, #1
 800194c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800194e:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001950:	2200      	movs	r2, #0
 8001952:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001954:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001956:	2200      	movs	r2, #0
 8001958:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <MX_SPI1_Init+0x5c>)
 800195c:	2200      	movs	r2, #0
 800195e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001960:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001962:	2200      	movs	r2, #0
 8001964:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <MX_SPI1_Init+0x5c>)
 8001968:	220a      	movs	r2, #10
 800196a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800196c:	4804      	ldr	r0, [pc, #16]	@ (8001980 <MX_SPI1_Init+0x5c>)
 800196e:	f003 ff45 	bl	80057fc <HAL_SPI_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 8001978:	f000 fa2a 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200003b8 	.word	0x200003b8
 8001984:	40013000 	.word	0x40013000

08001988 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800198e:	f107 0318 	add.w	r3, r7, #24
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 800199c:	f107 0308 	add.w	r3, r7, #8
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019aa:	463b      	mov	r3, r7
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019b2:	4b29      	ldr	r3, [pc, #164]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019b4:	4a29      	ldr	r2, [pc, #164]	@ (8001a5c <MX_TIM1_Init+0xd4>)
 80019b6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1440;
 80019b8:	4b27      	ldr	r3, [pc, #156]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019ba:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80019be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c0:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019c6:	4b24      	ldr	r3, [pc, #144]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ce:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019d4:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019da:	4b1f      	ldr	r3, [pc, #124]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019e0:	481d      	ldr	r0, [pc, #116]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019e2:	f004 f892 	bl	8005b0a <HAL_TIM_Base_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 80019ec:	f000 f9f0 	bl	8001dd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019f6:	f107 0318 	add.w	r3, r7, #24
 80019fa:	4619      	mov	r1, r3
 80019fc:	4816      	ldr	r0, [pc, #88]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 80019fe:	f004 fc23 	bl	8006248 <HAL_TIM_ConfigClockSource>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001a08:	f000 f9e2 	bl	8001dd0 <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60bb      	str	r3, [r7, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Filter = 7;
 8001a14:	2307      	movs	r3, #7
 8001a16:	613b      	str	r3, [r7, #16]
  sConfig.Commutation_Delay = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_HallSensor_Init(&htim1, &sConfig) != HAL_OK)
 8001a1c:	f107 0308 	add.w	r3, r7, #8
 8001a20:	4619      	mov	r1, r3
 8001a22:	480d      	ldr	r0, [pc, #52]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 8001a24:	f005 f983 	bl	8006d2e <HAL_TIMEx_HallSensor_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001a2e:	f000 f9cf 	bl	8001dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001a32:	2350      	movs	r3, #80	@ 0x50
 8001a34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a3a:	463b      	mov	r3, r7
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4806      	ldr	r0, [pc, #24]	@ (8001a58 <MX_TIM1_Init+0xd0>)
 8001a40:	f005 faa2 	bl	8006f88 <HAL_TIMEx_MasterConfigSynchronization>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001a4a:	f000 f9c1 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 8001a4e:	bf00      	nop
 8001a50:	3728      	adds	r7, #40	@ 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20000454 	.word	0x20000454
 8001a5c:	40012c00 	.word	0x40012c00

08001a60 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08e      	sub	sp, #56	@ 0x38
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	f107 0320 	add.w	r3, r7, #32
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
 8001a8c:	615a      	str	r2, [r3, #20]
 8001a8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a90:	4b2b      	ldr	r3, [pc, #172]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001a92:	4a2c      	ldr	r2, [pc, #176]	@ (8001b44 <MX_TIM3_Init+0xe4>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a96:	4b2a      	ldr	r3, [pc, #168]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9c:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 720;
 8001aa2:	4b27      	ldr	r3, [pc, #156]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001aa4:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001aa8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b25      	ldr	r3, [pc, #148]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ab6:	4822      	ldr	r0, [pc, #136]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001ab8:	f004 f827 	bl	8005b0a <HAL_TIM_Base_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001ac2:	f000 f985 	bl	8001dd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001acc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	481b      	ldr	r0, [pc, #108]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001ad4:	f004 fbb8 	bl	8006248 <HAL_TIM_ConfigClockSource>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001ade:	f000 f977 	bl	8001dd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ae2:	4817      	ldr	r0, [pc, #92]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001ae4:	f004 f8b2 	bl	8005c4c <HAL_TIM_PWM_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001aee:	f000 f96f 	bl	8001dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001af2:	2320      	movs	r3, #32
 8001af4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001afa:	f107 0320 	add.w	r3, r7, #32
 8001afe:	4619      	mov	r1, r3
 8001b00:	480f      	ldr	r0, [pc, #60]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001b02:	f005 fa41 	bl	8006f88 <HAL_TIMEx_MasterConfigSynchronization>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b0c:	f000 f960 	bl	8001dd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b10:	2360      	movs	r3, #96	@ 0x60
 8001b12:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 180;
 8001b14:	23b4      	movs	r3, #180	@ 0xb4
 8001b16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	2200      	movs	r2, #0
 8001b24:	4619      	mov	r1, r3
 8001b26:	4806      	ldr	r0, [pc, #24]	@ (8001b40 <MX_TIM3_Init+0xe0>)
 8001b28:	f004 facc 	bl	80060c4 <HAL_TIM_PWM_ConfigChannel>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001b32:	f000 f94d 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 8001b36:	bf00      	nop
 8001b38:	3738      	adds	r7, #56	@ 0x38
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2000049c 	.word	0x2000049c
 8001b44:	40000400 	.word	0x40000400

08001b48 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b090      	sub	sp, #64	@ 0x40
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b4e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
 8001b5a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001b5c:	f107 031c 	add.w	r3, r7, #28
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b82:	4b35      	ldr	r3, [pc, #212]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001b84:	4a35      	ldr	r2, [pc, #212]	@ (8001c5c <MX_TIM4_Init+0x114>)
 8001b86:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1000;
 8001b88:	4b33      	ldr	r3, [pc, #204]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001b8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b8e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b90:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b96:	4b30      	ldr	r3, [pc, #192]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001b98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b9c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001b9e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ba4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba6:	4b2c      	ldr	r3, [pc, #176]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001bac:	482a      	ldr	r0, [pc, #168]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001bae:	f003 ffac 	bl	8005b0a <HAL_TIM_Base_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8001bb8:	f000 f90a 	bl	8001dd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bc0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001bc2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4823      	ldr	r0, [pc, #140]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001bca:	f004 fb3d 	bl	8006248 <HAL_TIM_ConfigClockSource>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001bd4:	f000 f8fc 	bl	8001dd0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001bd8:	481f      	ldr	r0, [pc, #124]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001bda:	f004 f88f 	bl	8005cfc <HAL_TIM_IC_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8001be4:	f000 f8f4 	bl	8001dd0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001be8:	2304      	movs	r3, #4
 8001bea:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 8001bec:	2340      	movs	r3, #64	@ 0x40
 8001bee:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001bf4:	f107 031c 	add.w	r3, r7, #28
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4817      	ldr	r0, [pc, #92]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001bfc:	f004 fbeb 	bl	80063d6 <HAL_TIM_SlaveConfigSynchro>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 8001c06:	f000 f8e3 	bl	8001dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	480f      	ldr	r0, [pc, #60]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001c1a:	f005 f9b5 	bl	8006f88 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8001c24:	f000 f8d4 	bl	8001dd0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_TRC;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4806      	ldr	r0, [pc, #24]	@ (8001c58 <MX_TIM4_Init+0x110>)
 8001c40:	f004 f9a4 	bl	8005f8c <HAL_TIM_IC_ConfigChannel>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8001c4a:	f000 f8c1 	bl	8001dd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
}
 8001c4e:	bf00      	nop
 8001c50:	3740      	adds	r7, #64	@ 0x40
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200004e4 	.word	0x200004e4
 8001c5c:	40000800 	.word	0x40000800

08001c60 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c66:	4b0c      	ldr	r3, [pc, #48]	@ (8001c98 <MX_DMA_Init+0x38>)
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001c98 <MX_DMA_Init+0x38>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6153      	str	r3, [r2, #20]
 8001c72:	4b09      	ldr	r3, [pc, #36]	@ (8001c98 <MX_DMA_Init+0x38>)
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2100      	movs	r1, #0
 8001c82:	200d      	movs	r0, #13
 8001c84:	f000 ffeb 	bl	8002c5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001c88:	200d      	movs	r0, #13
 8001c8a:	f001 f804 	bl	8002c96 <HAL_NVIC_EnableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000

08001c9c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b088      	sub	sp, #32
 8001ca0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca2:	f107 030c 	add.w	r3, r7, #12
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb0:	4b43      	ldr	r3, [pc, #268]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	4a42      	ldr	r2, [pc, #264]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cb6:	f043 0320 	orr.w	r3, r3, #32
 8001cba:	6193      	str	r3, [r2, #24]
 8001cbc:	4b40      	ldr	r3, [pc, #256]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	f003 0320 	and.w	r3, r3, #32
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc8:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4a3c      	ldr	r2, [pc, #240]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	6193      	str	r3, [r2, #24]
 8001cd4:	4b3a      	ldr	r3, [pc, #232]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	607b      	str	r3, [r7, #4]
 8001cde:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce0:	4b37      	ldr	r3, [pc, #220]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a36      	ldr	r2, [pc, #216]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001ce6:	f043 0308 	orr.w	r3, r3, #8
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <MX_GPIO_Init+0x124>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0308 	and.w	r3, r3, #8
 8001cf4:	603b      	str	r3, [r7, #0]
 8001cf6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	210f      	movs	r1, #15
 8001cfc:	4831      	ldr	r0, [pc, #196]	@ (8001dc4 <MX_GPIO_Init+0x128>)
 8001cfe:	f001 fb58 	bl	80033b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2103      	movs	r1, #3
 8001d06:	4830      	ldr	r0, [pc, #192]	@ (8001dc8 <MX_GPIO_Init+0x12c>)
 8001d08:	f001 fb53 	bl	80033b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d10:	2301      	movs	r3, #1
 8001d12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d14:	2301      	movs	r3, #1
 8001d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1c:	f107 030c 	add.w	r3, r7, #12
 8001d20:	4619      	mov	r1, r3
 8001d22:	4828      	ldr	r0, [pc, #160]	@ (8001dc4 <MX_GPIO_Init+0x128>)
 8001d24:	f001 f9aa 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 8001d28:	230e      	movs	r3, #14
 8001d2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d30:	2301      	movs	r3, #1
 8001d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d34:	2303      	movs	r3, #3
 8001d36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d38:	f107 030c 	add.w	r3, r7, #12
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4821      	ldr	r0, [pc, #132]	@ (8001dc4 <MX_GPIO_Init+0x128>)
 8001d40:	f001 f99c 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001d44:	2303      	movs	r3, #3
 8001d46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2302      	movs	r3, #2
 8001d52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d54:	f107 030c 	add.w	r3, r7, #12
 8001d58:	4619      	mov	r1, r3
 8001d5a:	481b      	ldr	r0, [pc, #108]	@ (8001dc8 <MX_GPIO_Init+0x12c>)
 8001d5c:	f001 f98e 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_9;
 8001d60:	f44f 4372 	mov.w	r3, #61952	@ 0xf200
 8001d64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d66:	2302      	movs	r3, #2
 8001d68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	4619      	mov	r1, r3
 8001d74:	4814      	ldr	r0, [pc, #80]	@ (8001dc8 <MX_GPIO_Init+0x12c>)
 8001d76:	f001 f981 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d80:	2300      	movs	r3, #0
 8001d82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d88:	f107 030c 	add.w	r3, r7, #12
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	480e      	ldr	r0, [pc, #56]	@ (8001dc8 <MX_GPIO_Init+0x12c>)
 8001d90:	f001 f974 	bl	800307c <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_CAN1_2();
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <MX_GPIO_Init+0x130>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001da0:	61fb      	str	r3, [r7, #28]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001da8:	61fb      	str	r3, [r7, #28]
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001db0:	61fb      	str	r3, [r7, #28]
 8001db2:	4a06      	ldr	r2, [pc, #24]	@ (8001dcc <MX_GPIO_Init+0x130>)
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40010800 	.word	0x40010800
 8001dc8:	40010c00 	.word	0x40010c00
 8001dcc:	40010000 	.word	0x40010000

08001dd0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd4:	b672      	cpsid	i
}
 8001dd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <Error_Handler+0x8>

08001ddc <HAL_MspInit>:
/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001de2:	4b15      	ldr	r3, [pc, #84]	@ (8001e38 <HAL_MspInit+0x5c>)
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	4a14      	ldr	r2, [pc, #80]	@ (8001e38 <HAL_MspInit+0x5c>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6193      	str	r3, [r2, #24]
 8001dee:	4b12      	ldr	r3, [pc, #72]	@ (8001e38 <HAL_MspInit+0x5c>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001e38 <HAL_MspInit+0x5c>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8001e38 <HAL_MspInit+0x5c>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e04:	61d3      	str	r3, [r2, #28]
 8001e06:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <HAL_MspInit+0x5c>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
   */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e12:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <HAL_MspInit+0x60>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	4a04      	ldr	r2, [pc, #16]	@ (8001e3c <HAL_MspInit+0x60>)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	40010000 	.word	0x40010000

08001e40 <HAL_ADC_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0310 	add.w	r3, r7, #16
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
  if (hadc->Instance == ADC1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a18      	ldr	r2, [pc, #96]	@ (8001ebc <HAL_ADC_MspInit+0x7c>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d129      	bne.n	8001eb4 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e60:	4b17      	ldr	r3, [pc, #92]	@ (8001ec0 <HAL_ADC_MspInit+0x80>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	4a16      	ldr	r2, [pc, #88]	@ (8001ec0 <HAL_ADC_MspInit+0x80>)
 8001e66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e6a:	6193      	str	r3, [r2, #24]
 8001e6c:	4b14      	ldr	r3, [pc, #80]	@ (8001ec0 <HAL_ADC_MspInit+0x80>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <HAL_ADC_MspInit+0x80>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	4a10      	ldr	r2, [pc, #64]	@ (8001ec0 <HAL_ADC_MspInit+0x80>)
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	6193      	str	r3, [r2, #24]
 8001e84:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <HAL_ADC_MspInit+0x80>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e90:	2340      	movs	r3, #64	@ 0x40
 8001e92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e94:	2303      	movs	r3, #3
 8001e96:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e98:	f107 0310 	add.w	r3, r7, #16
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4809      	ldr	r0, [pc, #36]	@ (8001ec4 <HAL_ADC_MspInit+0x84>)
 8001ea0:	f001 f8ec 	bl	800307c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	2012      	movs	r0, #18
 8001eaa:	f000 fed8 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001eae:	2012      	movs	r0, #18
 8001eb0:	f000 fef1 	bl	8002c96 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001eb4:	bf00      	nop
 8001eb6:	3720      	adds	r7, #32
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40012400 	.word	0x40012400
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010800 	.word	0x40010800

08001ec8 <HAL_SPI_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hspi: SPI handle pointer
 * @retval None
 */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	@ 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
  if (hspi->Instance == SPI1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a47      	ldr	r2, [pc, #284]	@ (8002000 <HAL_SPI_MspInit+0x138>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	f040 8087 	bne.w	8001ff8 <HAL_SPI_MspInit+0x130>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eea:	4b46      	ldr	r3, [pc, #280]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	4a45      	ldr	r2, [pc, #276]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001ef0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ef4:	6193      	str	r3, [r2, #24]
 8001ef6:	4b43      	ldr	r3, [pc, #268]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f02:	4b40      	ldr	r3, [pc, #256]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	4a3f      	ldr	r2, [pc, #252]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001f08:	f043 0304 	orr.w	r3, r3, #4
 8001f0c:	6193      	str	r3, [r2, #24]
 8001f0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1a:	4b3a      	ldr	r3, [pc, #232]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	4a39      	ldr	r2, [pc, #228]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001f20:	f043 0308 	orr.w	r3, r3, #8
 8001f24:	6193      	str	r3, [r2, #24]
 8001f26:	4b37      	ldr	r3, [pc, #220]	@ (8002004 <HAL_SPI_MspInit+0x13c>)
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f40:	f107 0314 	add.w	r3, r7, #20
 8001f44:	4619      	mov	r1, r3
 8001f46:	4830      	ldr	r0, [pc, #192]	@ (8002008 <HAL_SPI_MspInit+0x140>)
 8001f48:	f001 f898 	bl	800307c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f4c:	2308      	movs	r3, #8
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	482b      	ldr	r0, [pc, #172]	@ (800200c <HAL_SPI_MspInit+0x144>)
 8001f60:	f001 f88c 	bl	800307c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8001f64:	2330      	movs	r3, #48	@ 0x30
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f70:	f107 0314 	add.w	r3, r7, #20
 8001f74:	4619      	mov	r1, r3
 8001f76:	4825      	ldr	r0, [pc, #148]	@ (800200c <HAL_SPI_MspInit+0x144>)
 8001f78:	f001 f880 	bl	800307c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001f7c:	4b24      	ldr	r3, [pc, #144]	@ (8002010 <HAL_SPI_MspInit+0x148>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f84:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f92:	4a1f      	ldr	r2, [pc, #124]	@ (8002010 <HAL_SPI_MspInit+0x148>)
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	6053      	str	r3, [r2, #4]

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001f98:	4b1e      	ldr	r3, [pc, #120]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002018 <HAL_SPI_MspInit+0x150>)
 8001f9c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fa0:	2210      	movs	r2, #16
 8001fa2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_DISABLE;
 8001faa:	4b1a      	ldr	r3, [pc, #104]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fb0:	4b18      	ldr	r3, [pc, #96]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fb6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fb8:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fbe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001fc0:	4b14      	ldr	r3, [pc, #80]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fc6:	4b13      	ldr	r3, [pc, #76]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001fcc:	4811      	ldr	r0, [pc, #68]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fce:	f000 fe7d 	bl	8002ccc <HAL_DMA_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8001fd8:	f7ff fefa 	bl	8001dd0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi, hdmatx, hdma_spi1_tx);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a0d      	ldr	r2, [pc, #52]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fe0:	649a      	str	r2, [r3, #72]	@ 0x48
 8001fe2:	4a0c      	ldr	r2, [pc, #48]	@ (8002014 <HAL_SPI_MspInit+0x14c>)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2100      	movs	r1, #0
 8001fec:	2023      	movs	r0, #35	@ 0x23
 8001fee:	f000 fe36 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001ff2:	2023      	movs	r0, #35	@ 0x23
 8001ff4:	f000 fe4f 	bl	8002c96 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	3728      	adds	r7, #40	@ 0x28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40013000 	.word	0x40013000
 8002004:	40021000 	.word	0x40021000
 8002008:	40010800 	.word	0x40010800
 800200c:	40010c00 	.word	0x40010c00
 8002010:	40010000 	.word	0x40010000
 8002014:	20000410 	.word	0x20000410
 8002018:	40020030 	.word	0x40020030

0800201c <HAL_TIM_Base_MspInit>:
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b08c      	sub	sp, #48	@ 0x30
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002024:	f107 0320 	add.w	r3, r7, #32
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]
  if (htim_base->Instance == TIM1)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a40      	ldr	r2, [pc, #256]	@ (8002138 <HAL_TIM_Base_MspInit+0x11c>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d13d      	bne.n	80020b8 <HAL_TIM_Base_MspInit+0x9c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800203c:	4b3f      	ldr	r3, [pc, #252]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	4a3e      	ldr	r2, [pc, #248]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 8002042:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002046:	6193      	str	r3, [r2, #24]
 8002048:	4b3c      	ldr	r3, [pc, #240]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002054:	4b39      	ldr	r3, [pc, #228]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	4a38      	ldr	r2, [pc, #224]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	6193      	str	r3, [r2, #24]
 8002060:	4b36      	ldr	r3, [pc, #216]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 800206c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002072:	2300      	movs	r3, #0
 8002074:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002076:	2301      	movs	r3, #1
 8002078:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207a:	f107 0320 	add.w	r3, r7, #32
 800207e:	4619      	mov	r1, r3
 8002080:	482f      	ldr	r0, [pc, #188]	@ (8002140 <HAL_TIM_Base_MspInit+0x124>)
 8002082:	f000 fffb 	bl	800307c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002086:	2200      	movs	r2, #0
 8002088:	2100      	movs	r1, #0
 800208a:	2019      	movs	r0, #25
 800208c:	f000 fde7 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002090:	2019      	movs	r0, #25
 8002092:	f000 fe00 	bl	8002c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8002096:	2200      	movs	r2, #0
 8002098:	2100      	movs	r1, #0
 800209a:	201a      	movs	r0, #26
 800209c:	f000 fddf 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80020a0:	201a      	movs	r0, #26
 80020a2:	f000 fdf8 	bl	8002c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	201b      	movs	r0, #27
 80020ac:	f000 fdd7 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80020b0:	201b      	movs	r0, #27
 80020b2:	f000 fdf0 	bl	8002c96 <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
}
 80020b6:	e03a      	b.n	800212e <HAL_TIM_Base_MspInit+0x112>
  else if (htim_base->Instance == TIM3)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a21      	ldr	r2, [pc, #132]	@ (8002144 <HAL_TIM_Base_MspInit+0x128>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10c      	bne.n	80020dc <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020c2:	4b1e      	ldr	r3, [pc, #120]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	4a1d      	ldr	r2, [pc, #116]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	61d3      	str	r3, [r2, #28]
 80020ce:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	697b      	ldr	r3, [r7, #20]
}
 80020da:	e028      	b.n	800212e <HAL_TIM_Base_MspInit+0x112>
  else if (htim_base->Instance == TIM4)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a19      	ldr	r2, [pc, #100]	@ (8002148 <HAL_TIM_Base_MspInit+0x12c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d123      	bne.n	800212e <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020e6:	4b15      	ldr	r3, [pc, #84]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	4a14      	ldr	r2, [pc, #80]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	61d3      	str	r3, [r2, #28]
 80020f2:	4b12      	ldr	r3, [pc, #72]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fe:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	4a0e      	ldr	r2, [pc, #56]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 8002104:	f043 0308 	orr.w	r3, r3, #8
 8002108:	6193      	str	r3, [r2, #24]
 800210a:	4b0c      	ldr	r3, [pc, #48]	@ (800213c <HAL_TIM_Base_MspInit+0x120>)
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	f003 0308 	and.w	r3, r3, #8
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002116:	2340      	movs	r3, #64	@ 0x40
 8002118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002122:	f107 0320 	add.w	r3, r7, #32
 8002126:	4619      	mov	r1, r3
 8002128:	4808      	ldr	r0, [pc, #32]	@ (800214c <HAL_TIM_Base_MspInit+0x130>)
 800212a:	f000 ffa7 	bl	800307c <HAL_GPIO_Init>
}
 800212e:	bf00      	nop
 8002130:	3730      	adds	r7, #48	@ 0x30
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40012c00 	.word	0x40012c00
 800213c:	40021000 	.word	0x40021000
 8002140:	40010800 	.word	0x40010800
 8002144:	40000400 	.word	0x40000400
 8002148:	40000800 	.word	0x40000800
 800214c:	40010c00 	.word	0x40010c00

08002150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <NMI_Handler+0x4>

08002158 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <HardFault_Handler+0x4>

08002160 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <MemManage_Handler+0x4>

08002168 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <BusFault_Handler+0x4>

08002170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002174:	bf00      	nop
 8002176:	e7fd      	b.n	8002174 <UsageFault_Handler+0x4>

08002178 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr

08002190 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021a0:	f000 f97c 	bl	800249c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80021ac:	4802      	ldr	r0, [pc, #8]	@ (80021b8 <DMA1_Channel3_IRQHandler+0x10>)
 80021ae:	f000 fe5f 	bl	8002e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000410 	.word	0x20000410

080021bc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021c0:	4802      	ldr	r0, [pc, #8]	@ (80021cc <ADC1_2_IRQHandler+0x10>)
 80021c2:	f000 fa6b 	bl	800269c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000388 	.word	0x20000388

080021d0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80021d4:	4802      	ldr	r0, [pc, #8]	@ (80021e0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80021d6:	f001 fa39 	bl	800364c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20001244 	.word	0x20001244

080021e4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021e8:	4802      	ldr	r0, [pc, #8]	@ (80021f4 <TIM1_UP_IRQHandler+0x10>)
 80021ea:	f003 fddf 	bl	8005dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000454 	.word	0x20000454

080021f8 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021fc:	4802      	ldr	r0, [pc, #8]	@ (8002208 <TIM1_TRG_COM_IRQHandler+0x10>)
 80021fe:	f003 fdd5 	bl	8005dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	20000454 	.word	0x20000454

0800220c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002210:	4802      	ldr	r0, [pc, #8]	@ (800221c <TIM1_CC_IRQHandler+0x10>)
 8002212:	f003 fdcb 	bl	8005dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000454 	.word	0x20000454

08002220 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002224:	4802      	ldr	r0, [pc, #8]	@ (8002230 <SPI1_IRQHandler+0x10>)
 8002226:	f003 fb6d 	bl	8005904 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	200003b8 	.word	0x200003b8

08002234 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  return 1;
 8002238:	2301      	movs	r3, #1
}
 800223a:	4618      	mov	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <_kill>:

int _kill(int pid, int sig)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
 800224a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800224c:	f00a fa86 	bl	800c75c <__errno>
 8002250:	4603      	mov	r3, r0
 8002252:	2216      	movs	r2, #22
 8002254:	601a      	str	r2, [r3, #0]
  return -1;
 8002256:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <_exit>:

void _exit (int status)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b082      	sub	sp, #8
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800226a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff ffe7 	bl	8002242 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <_exit+0x12>

08002278 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b086      	sub	sp, #24
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	e00a      	b.n	80022a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800228a:	f3af 8000 	nop.w
 800228e:	4601      	mov	r1, r0
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	60ba      	str	r2, [r7, #8]
 8002296:	b2ca      	uxtb	r2, r1
 8002298:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	3301      	adds	r3, #1
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	dbf0      	blt.n	800228a <_read+0x12>
  }

  return len;
 80022a8:	687b      	ldr	r3, [r7, #4]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b086      	sub	sp, #24
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	e009      	b.n	80022d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	60ba      	str	r2, [r7, #8]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	3301      	adds	r3, #1
 80022d6:	617b      	str	r3, [r7, #20]
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	429a      	cmp	r2, r3
 80022de:	dbf1      	blt.n	80022c4 <_write+0x12>
  }
  return len;
 80022e0:	687b      	ldr	r3, [r7, #4]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3718      	adds	r7, #24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <_close>:

int _close(int file)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002310:	605a      	str	r2, [r3, #4]
  return 0;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr

0800231e <_isatty>:

int _isatty(int file)
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr

08002332 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002332:	b480      	push	{r7}
 8002334:	b085      	sub	sp, #20
 8002336:	af00      	add	r7, sp, #0
 8002338:	60f8      	str	r0, [r7, #12]
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr
	...

0800234c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002354:	4a14      	ldr	r2, [pc, #80]	@ (80023a8 <_sbrk+0x5c>)
 8002356:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <_sbrk+0x60>)
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002360:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <_sbrk+0x64>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d102      	bne.n	800236e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <_sbrk+0x64>)
 800236a:	4a12      	ldr	r2, [pc, #72]	@ (80023b4 <_sbrk+0x68>)
 800236c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800236e:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <_sbrk+0x64>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4413      	add	r3, r2
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	429a      	cmp	r2, r3
 800237a:	d207      	bcs.n	800238c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800237c:	f00a f9ee 	bl	800c75c <__errno>
 8002380:	4603      	mov	r3, r0
 8002382:	220c      	movs	r2, #12
 8002384:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002386:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800238a:	e009      	b.n	80023a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800238c:	4b08      	ldr	r3, [pc, #32]	@ (80023b0 <_sbrk+0x64>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002392:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <_sbrk+0x64>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4413      	add	r3, r2
 800239a:	4a05      	ldr	r2, [pc, #20]	@ (80023b0 <_sbrk+0x64>)
 800239c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800239e:	68fb      	ldr	r3, [r7, #12]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20005000 	.word	0x20005000
 80023ac:	00000400 	.word	0x00000400
 80023b0:	20000570 	.word	0x20000570
 80023b4:	20001888 	.word	0x20001888

080023b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr

080023c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023c4:	f7ff fff8 	bl	80023b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c8:	480b      	ldr	r0, [pc, #44]	@ (80023f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023ca:	490c      	ldr	r1, [pc, #48]	@ (80023fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002400 <LoopFillZerobss+0x16>)
  movs r3, #0
 80023ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d0:	e002      	b.n	80023d8 <LoopCopyDataInit>

080023d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023d6:	3304      	adds	r3, #4

080023d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023dc:	d3f9      	bcc.n	80023d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023de:	4a09      	ldr	r2, [pc, #36]	@ (8002404 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80023e0:	4c09      	ldr	r4, [pc, #36]	@ (8002408 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e4:	e001      	b.n	80023ea <LoopFillZerobss>

080023e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e8:	3204      	adds	r2, #4

080023ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ec:	d3fb      	bcc.n	80023e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023ee:	f00a f9bb 	bl	800c768 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023f2:	f7ff f99b 	bl	800172c <main>
  bx lr
 80023f6:	4770      	bx	lr
  ldr r0, =_sdata
 80023f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023fc:	20000344 	.word	0x20000344
  ldr r2, =_sidata
 8002400:	0800f8a4 	.word	0x0800f8a4
  ldr r2, =_sbss
 8002404:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 8002408:	20001888 	.word	0x20001888

0800240c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800240c:	e7fe      	b.n	800240c <CAN1_RX1_IRQHandler>
	...

08002410 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002414:	4b08      	ldr	r3, [pc, #32]	@ (8002438 <HAL_Init+0x28>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a07      	ldr	r2, [pc, #28]	@ (8002438 <HAL_Init+0x28>)
 800241a:	f043 0310 	orr.w	r3, r3, #16
 800241e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002420:	2003      	movs	r0, #3
 8002422:	f000 fc11 	bl	8002c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002426:	200f      	movs	r0, #15
 8002428:	f000 f808 	bl	800243c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800242c:	f7ff fcd6 	bl	8001ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40022000 	.word	0x40022000

0800243c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002444:	4b12      	ldr	r3, [pc, #72]	@ (8002490 <HAL_InitTick+0x54>)
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4b12      	ldr	r3, [pc, #72]	@ (8002494 <HAL_InitTick+0x58>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	4619      	mov	r1, r3
 800244e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002452:	fbb3 f3f1 	udiv	r3, r3, r1
 8002456:	fbb2 f3f3 	udiv	r3, r2, r3
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fc29 	bl	8002cb2 <HAL_SYSTICK_Config>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e00e      	b.n	8002488 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b0f      	cmp	r3, #15
 800246e:	d80a      	bhi.n	8002486 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002470:	2200      	movs	r2, #0
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002478:	f000 fbf1 	bl	8002c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800247c:	4a06      	ldr	r2, [pc, #24]	@ (8002498 <HAL_InitTick+0x5c>)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	e000      	b.n	8002488 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
}
 8002488:	4618      	mov	r0, r3
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000000 	.word	0x20000000
 8002494:	20000008 	.word	0x20000008
 8002498:	20000004 	.word	0x20000004

0800249c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <HAL_IncTick+0x1c>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	461a      	mov	r2, r3
 80024a6:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <HAL_IncTick+0x20>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4413      	add	r3, r2
 80024ac:	4a03      	ldr	r2, [pc, #12]	@ (80024bc <HAL_IncTick+0x20>)
 80024ae:	6013      	str	r3, [r2, #0]
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr
 80024b8:	20000008 	.word	0x20000008
 80024bc:	20000574 	.word	0x20000574

080024c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return uwTick;
 80024c4:	4b02      	ldr	r3, [pc, #8]	@ (80024d0 <HAL_GetTick+0x10>)
 80024c6:	681b      	ldr	r3, [r3, #0]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr
 80024d0:	20000574 	.word	0x20000574

080024d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e0be      	b.n	8002674 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002500:	2b00      	cmp	r3, #0
 8002502:	d109      	bne.n	8002518 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff fc94 	bl	8001e40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 fa7f 	bl	8002a1c <ADC_ConversionStop_Disable>
 800251e:	4603      	mov	r3, r0
 8002520:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	2b00      	cmp	r3, #0
 800252c:	f040 8099 	bne.w	8002662 <HAL_ADC_Init+0x18e>
 8002530:	7dfb      	ldrb	r3, [r7, #23]
 8002532:	2b00      	cmp	r3, #0
 8002534:	f040 8095 	bne.w	8002662 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002540:	f023 0302 	bic.w	r3, r3, #2
 8002544:	f043 0202 	orr.w	r2, r3, #2
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002554:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	7b1b      	ldrb	r3, [r3, #12]
 800255a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800255c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	4313      	orrs	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800256c:	d003      	beq.n	8002576 <HAL_ADC_Init+0xa2>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d102      	bne.n	800257c <HAL_ADC_Init+0xa8>
 8002576:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800257a:	e000      	b.n	800257e <HAL_ADC_Init+0xaa>
 800257c:	2300      	movs	r3, #0
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	7d1b      	ldrb	r3, [r3, #20]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d119      	bne.n	80025c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	7b1b      	ldrb	r3, [r3, #12]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d109      	bne.n	80025a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	3b01      	subs	r3, #1
 800259a:	035a      	lsls	r2, r3, #13
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025a4:	613b      	str	r3, [r7, #16]
 80025a6:	e00b      	b.n	80025c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ac:	f043 0220 	orr.w	r2, r3, #32
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b8:	f043 0201 	orr.w	r2, r3, #1
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	430a      	orrs	r2, r1
 80025d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	4b28      	ldr	r3, [pc, #160]	@ (800267c <HAL_ADC_Init+0x1a8>)
 80025dc:	4013      	ands	r3, r2
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	6812      	ldr	r2, [r2, #0]
 80025e2:	68b9      	ldr	r1, [r7, #8]
 80025e4:	430b      	orrs	r3, r1
 80025e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025f0:	d003      	beq.n	80025fa <HAL_ADC_Init+0x126>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d104      	bne.n	8002604 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	3b01      	subs	r3, #1
 8002600:	051b      	lsls	r3, r3, #20
 8002602:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	430a      	orrs	r2, r1
 8002616:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	4b18      	ldr	r3, [pc, #96]	@ (8002680 <HAL_ADC_Init+0x1ac>)
 8002620:	4013      	ands	r3, r2
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	429a      	cmp	r2, r3
 8002626:	d10b      	bne.n	8002640 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002632:	f023 0303 	bic.w	r3, r3, #3
 8002636:	f043 0201 	orr.w	r2, r3, #1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800263e:	e018      	b.n	8002672 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002644:	f023 0312 	bic.w	r3, r3, #18
 8002648:	f043 0210 	orr.w	r2, r3, #16
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002654:	f043 0201 	orr.w	r2, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002660:	e007      	b.n	8002672 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002666:	f043 0210 	orr.w	r2, r3, #16
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002672:	7dfb      	ldrb	r3, [r7, #23]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	ffe1f7fd 	.word	0xffe1f7fd
 8002680:	ff1f0efe 	.word	0xff1f0efe

08002684 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002692:	4618      	mov	r0, r3
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr

0800269c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	f003 0320 	and.w	r3, r3, #32
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d03e      	beq.n	800273c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d039      	beq.n	800273c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d105      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80026ea:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80026ee:	d11d      	bne.n	800272c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d119      	bne.n	800272c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0220 	bic.w	r2, r2, #32
 8002706:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002718:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d105      	bne.n	800272c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002724:	f043 0201 	orr.w	r2, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f7fe fea7 	bl	8001480 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f06f 0212 	mvn.w	r2, #18
 800273a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002742:	2b00      	cmp	r3, #0
 8002744:	d04d      	beq.n	80027e2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d048      	beq.n	80027e2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	d105      	bne.n	8002768 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002760:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002772:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002776:	d012      	beq.n	800279e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002782:	2b00      	cmp	r3, #0
 8002784:	d125      	bne.n	80027d2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002790:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002794:	d11d      	bne.n	80027d2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800279a:	2b00      	cmp	r3, #0
 800279c:	d119      	bne.n	80027d2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027ac:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d105      	bne.n	80027d2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ca:	f043 0201 	orr.w	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f963 	bl	8002a9e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 020c 	mvn.w	r2, #12
 80027e0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d012      	beq.n	8002812 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00d      	beq.n	8002812 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f809 	bl	800281a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f06f 0201 	mvn.w	r2, #1
 8002810:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_ADC_ConfigChannel+0x20>
 8002848:	2302      	movs	r3, #2
 800284a:	e0dc      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x1da>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b06      	cmp	r3, #6
 800285a:	d81c      	bhi.n	8002896 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	3b05      	subs	r3, #5
 800286e:	221f      	movs	r2, #31
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	43db      	mvns	r3, r3
 8002876:	4019      	ands	r1, r3
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	4613      	mov	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	4413      	add	r3, r2
 8002886:	3b05      	subs	r3, #5
 8002888:	fa00 f203 	lsl.w	r2, r0, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	635a      	str	r2, [r3, #52]	@ 0x34
 8002894:	e03c      	b.n	8002910 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b0c      	cmp	r3, #12
 800289c:	d81c      	bhi.n	80028d8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	4413      	add	r3, r2
 80028ae:	3b23      	subs	r3, #35	@ 0x23
 80028b0:	221f      	movs	r2, #31
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	4019      	ands	r1, r3
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	6818      	ldr	r0, [r3, #0]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	3b23      	subs	r3, #35	@ 0x23
 80028ca:	fa00 f203 	lsl.w	r2, r0, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80028d6:	e01b      	b.n	8002910 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	3b41      	subs	r3, #65	@ 0x41
 80028ea:	221f      	movs	r2, #31
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	4019      	ands	r1, r3
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	6818      	ldr	r0, [r3, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	3b41      	subs	r3, #65	@ 0x41
 8002904:	fa00 f203 	lsl.w	r2, r0, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2b09      	cmp	r3, #9
 8002916:	d91c      	bls.n	8002952 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68d9      	ldr	r1, [r3, #12]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4613      	mov	r3, r2
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	3b1e      	subs	r3, #30
 800292a:	2207      	movs	r2, #7
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	4019      	ands	r1, r3
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	6898      	ldr	r0, [r3, #8]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	3b1e      	subs	r3, #30
 8002944:	fa00 f203 	lsl.w	r2, r0, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	60da      	str	r2, [r3, #12]
 8002950:	e019      	b.n	8002986 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6919      	ldr	r1, [r3, #16]
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	4413      	add	r3, r2
 8002962:	2207      	movs	r2, #7
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	4019      	ands	r1, r3
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	6898      	ldr	r0, [r3, #8]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	fa00 f203 	lsl.w	r2, r0, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b10      	cmp	r3, #16
 800298c:	d003      	beq.n	8002996 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002992:	2b11      	cmp	r3, #17
 8002994:	d132      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a1d      	ldr	r2, [pc, #116]	@ (8002a10 <HAL_ADC_ConfigChannel+0x1e4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d125      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d126      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80029bc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2b10      	cmp	r3, #16
 80029c4:	d11a      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029c6:	4b13      	ldr	r3, [pc, #76]	@ (8002a14 <HAL_ADC_ConfigChannel+0x1e8>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a13      	ldr	r2, [pc, #76]	@ (8002a18 <HAL_ADC_ConfigChannel+0x1ec>)
 80029cc:	fba2 2303 	umull	r2, r3, r2, r3
 80029d0:	0c9a      	lsrs	r2, r3, #18
 80029d2:	4613      	mov	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029dc:	e002      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	3b01      	subs	r3, #1
 80029e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f9      	bne.n	80029de <HAL_ADC_ConfigChannel+0x1b2>
 80029ea:	e007      	b.n	80029fc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3714      	adds	r7, #20
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	40012400 	.word	0x40012400
 8002a14:	20000000 	.word	0x20000000
 8002a18:	431bde83 	.word	0x431bde83

08002a1c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d12e      	bne.n	8002a94 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 0201 	bic.w	r2, r2, #1
 8002a44:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a46:	f7ff fd3b 	bl	80024c0 <HAL_GetTick>
 8002a4a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a4c:	e01b      	b.n	8002a86 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a4e:	f7ff fd37 	bl	80024c0 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d914      	bls.n	8002a86 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d10d      	bne.n	8002a86 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6e:	f043 0210 	orr.w	r2, r3, #16
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	f043 0201 	orr.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e007      	b.n	8002a96 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d0dc      	beq.n	8002a4e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr

08002ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8002af4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002acc:	4013      	ands	r3, r2
 8002ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ae2:	4a04      	ldr	r2, [pc, #16]	@ (8002af4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	60d3      	str	r3, [r2, #12]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002afc:	4b04      	ldr	r3, [pc, #16]	@ (8002b10 <__NVIC_GetPriorityGrouping+0x18>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	f003 0307 	and.w	r3, r3, #7
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	db0b      	blt.n	8002b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	f003 021f 	and.w	r2, r3, #31
 8002b2c:	4906      	ldr	r1, [pc, #24]	@ (8002b48 <__NVIC_EnableIRQ+0x34>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	2001      	movs	r0, #1
 8002b36:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr
 8002b48:	e000e100 	.word	0xe000e100

08002b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	6039      	str	r1, [r7, #0]
 8002b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	db0a      	blt.n	8002b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	490c      	ldr	r1, [pc, #48]	@ (8002b98 <__NVIC_SetPriority+0x4c>)
 8002b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6a:	0112      	lsls	r2, r2, #4
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	440b      	add	r3, r1
 8002b70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b74:	e00a      	b.n	8002b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	b2da      	uxtb	r2, r3
 8002b7a:	4908      	ldr	r1, [pc, #32]	@ (8002b9c <__NVIC_SetPriority+0x50>)
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	3b04      	subs	r3, #4
 8002b84:	0112      	lsls	r2, r2, #4
 8002b86:	b2d2      	uxtb	r2, r2
 8002b88:	440b      	add	r3, r1
 8002b8a:	761a      	strb	r2, [r3, #24]
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000e100 	.word	0xe000e100
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b089      	sub	sp, #36	@ 0x24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f1c3 0307 	rsb	r3, r3, #7
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	bf28      	it	cs
 8002bbe:	2304      	movcs	r3, #4
 8002bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	3304      	adds	r3, #4
 8002bc6:	2b06      	cmp	r3, #6
 8002bc8:	d902      	bls.n	8002bd0 <NVIC_EncodePriority+0x30>
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	3b03      	subs	r3, #3
 8002bce:	e000      	b.n	8002bd2 <NVIC_EncodePriority+0x32>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	fa02 f303 	lsl.w	r3, r2, r3
 8002bde:	43da      	mvns	r2, r3
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	401a      	ands	r2, r3
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002be8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf2:	43d9      	mvns	r1, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf8:	4313      	orrs	r3, r2
         );
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3724      	adds	r7, #36	@ 0x24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c14:	d301      	bcc.n	8002c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c16:	2301      	movs	r3, #1
 8002c18:	e00f      	b.n	8002c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c44 <SysTick_Config+0x40>)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c22:	210f      	movs	r1, #15
 8002c24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c28:	f7ff ff90 	bl	8002b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c2c:	4b05      	ldr	r3, [pc, #20]	@ (8002c44 <SysTick_Config+0x40>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c32:	4b04      	ldr	r3, [pc, #16]	@ (8002c44 <SysTick_Config+0x40>)
 8002c34:	2207      	movs	r2, #7
 8002c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	e000e010 	.word	0xe000e010

08002c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ff2d 	bl	8002ab0 <__NVIC_SetPriorityGrouping>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b086      	sub	sp, #24
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	4603      	mov	r3, r0
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c70:	f7ff ff42 	bl	8002af8 <__NVIC_GetPriorityGrouping>
 8002c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	68b9      	ldr	r1, [r7, #8]
 8002c7a:	6978      	ldr	r0, [r7, #20]
 8002c7c:	f7ff ff90 	bl	8002ba0 <NVIC_EncodePriority>
 8002c80:	4602      	mov	r2, r0
 8002c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c86:	4611      	mov	r1, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff5f 	bl	8002b4c <__NVIC_SetPriority>
}
 8002c8e:	bf00      	nop
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff35 	bl	8002b14 <__NVIC_EnableIRQ>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7ff ffa2 	bl	8002c04 <SysTick_Config>
 8002cc0:	4603      	mov	r3, r0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
	...

08002ccc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e043      	b.n	8002d6a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	4b22      	ldr	r3, [pc, #136]	@ (8002d74 <HAL_DMA_Init+0xa8>)
 8002cea:	4413      	add	r3, r2
 8002cec:	4a22      	ldr	r2, [pc, #136]	@ (8002d78 <HAL_DMA_Init+0xac>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	091b      	lsrs	r3, r3, #4
 8002cf4:	009a      	lsls	r2, r3, #2
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8002d7c <HAL_DMA_Init+0xb0>)
 8002cfe:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2202      	movs	r2, #2
 8002d04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d16:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002d24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	bffdfff8 	.word	0xbffdfff8
 8002d78:	cccccccd 	.word	0xcccccccd
 8002d7c:	40020000 	.word	0x40020000

08002d80 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d005      	beq.n	8002da4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2204      	movs	r2, #4
 8002d9c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	73fb      	strb	r3, [r7, #15]
 8002da2:	e051      	b.n	8002e48 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 020e 	bic.w	r2, r2, #14
 8002db2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0201 	bic.w	r2, r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a22      	ldr	r2, [pc, #136]	@ (8002e54 <HAL_DMA_Abort_IT+0xd4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d029      	beq.n	8002e22 <HAL_DMA_Abort_IT+0xa2>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a21      	ldr	r2, [pc, #132]	@ (8002e58 <HAL_DMA_Abort_IT+0xd8>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d022      	beq.n	8002e1e <HAL_DMA_Abort_IT+0x9e>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8002e5c <HAL_DMA_Abort_IT+0xdc>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d01a      	beq.n	8002e18 <HAL_DMA_Abort_IT+0x98>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e60 <HAL_DMA_Abort_IT+0xe0>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d012      	beq.n	8002e12 <HAL_DMA_Abort_IT+0x92>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e64 <HAL_DMA_Abort_IT+0xe4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d00a      	beq.n	8002e0c <HAL_DMA_Abort_IT+0x8c>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a1b      	ldr	r2, [pc, #108]	@ (8002e68 <HAL_DMA_Abort_IT+0xe8>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d102      	bne.n	8002e06 <HAL_DMA_Abort_IT+0x86>
 8002e00:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002e04:	e00e      	b.n	8002e24 <HAL_DMA_Abort_IT+0xa4>
 8002e06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e0a:	e00b      	b.n	8002e24 <HAL_DMA_Abort_IT+0xa4>
 8002e0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e10:	e008      	b.n	8002e24 <HAL_DMA_Abort_IT+0xa4>
 8002e12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e16:	e005      	b.n	8002e24 <HAL_DMA_Abort_IT+0xa4>
 8002e18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e1c:	e002      	b.n	8002e24 <HAL_DMA_Abort_IT+0xa4>
 8002e1e:	2310      	movs	r3, #16
 8002e20:	e000      	b.n	8002e24 <HAL_DMA_Abort_IT+0xa4>
 8002e22:	2301      	movs	r3, #1
 8002e24:	4a11      	ldr	r2, [pc, #68]	@ (8002e6c <HAL_DMA_Abort_IT+0xec>)
 8002e26:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d003      	beq.n	8002e48 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	4798      	blx	r3
    } 
  }
  return status;
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40020008 	.word	0x40020008
 8002e58:	4002001c 	.word	0x4002001c
 8002e5c:	40020030 	.word	0x40020030
 8002e60:	40020044 	.word	0x40020044
 8002e64:	40020058 	.word	0x40020058
 8002e68:	4002006c 	.word	0x4002006c
 8002e6c:	40020000 	.word	0x40020000

08002e70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	409a      	lsls	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d04f      	beq.n	8002f38 <HAL_DMA_IRQHandler+0xc8>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f003 0304 	and.w	r3, r3, #4
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d04a      	beq.n	8002f38 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0320 	and.w	r3, r3, #32
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d107      	bne.n	8002ec0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f022 0204 	bic.w	r2, r2, #4
 8002ebe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a66      	ldr	r2, [pc, #408]	@ (8003060 <HAL_DMA_IRQHandler+0x1f0>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d029      	beq.n	8002f1e <HAL_DMA_IRQHandler+0xae>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a65      	ldr	r2, [pc, #404]	@ (8003064 <HAL_DMA_IRQHandler+0x1f4>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d022      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xaa>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a63      	ldr	r2, [pc, #396]	@ (8003068 <HAL_DMA_IRQHandler+0x1f8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d01a      	beq.n	8002f14 <HAL_DMA_IRQHandler+0xa4>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a62      	ldr	r2, [pc, #392]	@ (800306c <HAL_DMA_IRQHandler+0x1fc>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d012      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x9e>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a60      	ldr	r2, [pc, #384]	@ (8003070 <HAL_DMA_IRQHandler+0x200>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d00a      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x98>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a5f      	ldr	r2, [pc, #380]	@ (8003074 <HAL_DMA_IRQHandler+0x204>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d102      	bne.n	8002f02 <HAL_DMA_IRQHandler+0x92>
 8002efc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002f00:	e00e      	b.n	8002f20 <HAL_DMA_IRQHandler+0xb0>
 8002f02:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002f06:	e00b      	b.n	8002f20 <HAL_DMA_IRQHandler+0xb0>
 8002f08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002f0c:	e008      	b.n	8002f20 <HAL_DMA_IRQHandler+0xb0>
 8002f0e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f12:	e005      	b.n	8002f20 <HAL_DMA_IRQHandler+0xb0>
 8002f14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f18:	e002      	b.n	8002f20 <HAL_DMA_IRQHandler+0xb0>
 8002f1a:	2340      	movs	r3, #64	@ 0x40
 8002f1c:	e000      	b.n	8002f20 <HAL_DMA_IRQHandler+0xb0>
 8002f1e:	2304      	movs	r3, #4
 8002f20:	4a55      	ldr	r2, [pc, #340]	@ (8003078 <HAL_DMA_IRQHandler+0x208>)
 8002f22:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8094 	beq.w	8003056 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002f36:	e08e      	b.n	8003056 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4013      	ands	r3, r2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d056      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x186>
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d051      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0320 	and.w	r3, r3, #32
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10b      	bne.n	8002f78 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 020a 	bic.w	r2, r2, #10
 8002f6e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a38      	ldr	r2, [pc, #224]	@ (8003060 <HAL_DMA_IRQHandler+0x1f0>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d029      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0x166>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a37      	ldr	r2, [pc, #220]	@ (8003064 <HAL_DMA_IRQHandler+0x1f4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d022      	beq.n	8002fd2 <HAL_DMA_IRQHandler+0x162>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a35      	ldr	r2, [pc, #212]	@ (8003068 <HAL_DMA_IRQHandler+0x1f8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d01a      	beq.n	8002fcc <HAL_DMA_IRQHandler+0x15c>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a34      	ldr	r2, [pc, #208]	@ (800306c <HAL_DMA_IRQHandler+0x1fc>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d012      	beq.n	8002fc6 <HAL_DMA_IRQHandler+0x156>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a32      	ldr	r2, [pc, #200]	@ (8003070 <HAL_DMA_IRQHandler+0x200>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_DMA_IRQHandler+0x150>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a31      	ldr	r2, [pc, #196]	@ (8003074 <HAL_DMA_IRQHandler+0x204>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d102      	bne.n	8002fba <HAL_DMA_IRQHandler+0x14a>
 8002fb4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002fb8:	e00e      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x168>
 8002fba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fbe:	e00b      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x168>
 8002fc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fc4:	e008      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x168>
 8002fc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fca:	e005      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x168>
 8002fcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fd0:	e002      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x168>
 8002fd2:	2320      	movs	r3, #32
 8002fd4:	e000      	b.n	8002fd8 <HAL_DMA_IRQHandler+0x168>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	4a27      	ldr	r2, [pc, #156]	@ (8003078 <HAL_DMA_IRQHandler+0x208>)
 8002fda:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d034      	beq.n	8003056 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ff4:	e02f      	b.n	8003056 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	2208      	movs	r2, #8
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4013      	ands	r3, r2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d028      	beq.n	8003058 <HAL_DMA_IRQHandler+0x1e8>
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b00      	cmp	r3, #0
 800300e:	d023      	beq.n	8003058 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 020e 	bic.w	r2, r2, #14
 800301e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	2101      	movs	r1, #1
 800302a:	fa01 f202 	lsl.w	r2, r1, r2
 800302e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304a:	2b00      	cmp	r3, #0
 800304c:	d004      	beq.n	8003058 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	4798      	blx	r3
    }
  }
  return;
 8003056:	bf00      	nop
 8003058:	bf00      	nop
}
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40020008 	.word	0x40020008
 8003064:	4002001c 	.word	0x4002001c
 8003068:	40020030 	.word	0x40020030
 800306c:	40020044 	.word	0x40020044
 8003070:	40020058 	.word	0x40020058
 8003074:	4002006c 	.word	0x4002006c
 8003078:	40020000 	.word	0x40020000

0800307c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800307c:	b480      	push	{r7}
 800307e:	b08b      	sub	sp, #44	@ 0x2c
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800308a:	2300      	movs	r3, #0
 800308c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800308e:	e169      	b.n	8003364 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003090:	2201      	movs	r2, #1
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	69fa      	ldr	r2, [r7, #28]
 80030a0:	4013      	ands	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	f040 8158 	bne.w	800335e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4a9a      	ldr	r2, [pc, #616]	@ (800331c <HAL_GPIO_Init+0x2a0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d05e      	beq.n	8003176 <HAL_GPIO_Init+0xfa>
 80030b8:	4a98      	ldr	r2, [pc, #608]	@ (800331c <HAL_GPIO_Init+0x2a0>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d875      	bhi.n	80031aa <HAL_GPIO_Init+0x12e>
 80030be:	4a98      	ldr	r2, [pc, #608]	@ (8003320 <HAL_GPIO_Init+0x2a4>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d058      	beq.n	8003176 <HAL_GPIO_Init+0xfa>
 80030c4:	4a96      	ldr	r2, [pc, #600]	@ (8003320 <HAL_GPIO_Init+0x2a4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d86f      	bhi.n	80031aa <HAL_GPIO_Init+0x12e>
 80030ca:	4a96      	ldr	r2, [pc, #600]	@ (8003324 <HAL_GPIO_Init+0x2a8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d052      	beq.n	8003176 <HAL_GPIO_Init+0xfa>
 80030d0:	4a94      	ldr	r2, [pc, #592]	@ (8003324 <HAL_GPIO_Init+0x2a8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d869      	bhi.n	80031aa <HAL_GPIO_Init+0x12e>
 80030d6:	4a94      	ldr	r2, [pc, #592]	@ (8003328 <HAL_GPIO_Init+0x2ac>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d04c      	beq.n	8003176 <HAL_GPIO_Init+0xfa>
 80030dc:	4a92      	ldr	r2, [pc, #584]	@ (8003328 <HAL_GPIO_Init+0x2ac>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d863      	bhi.n	80031aa <HAL_GPIO_Init+0x12e>
 80030e2:	4a92      	ldr	r2, [pc, #584]	@ (800332c <HAL_GPIO_Init+0x2b0>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d046      	beq.n	8003176 <HAL_GPIO_Init+0xfa>
 80030e8:	4a90      	ldr	r2, [pc, #576]	@ (800332c <HAL_GPIO_Init+0x2b0>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d85d      	bhi.n	80031aa <HAL_GPIO_Init+0x12e>
 80030ee:	2b12      	cmp	r3, #18
 80030f0:	d82a      	bhi.n	8003148 <HAL_GPIO_Init+0xcc>
 80030f2:	2b12      	cmp	r3, #18
 80030f4:	d859      	bhi.n	80031aa <HAL_GPIO_Init+0x12e>
 80030f6:	a201      	add	r2, pc, #4	@ (adr r2, 80030fc <HAL_GPIO_Init+0x80>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	08003177 	.word	0x08003177
 8003100:	08003151 	.word	0x08003151
 8003104:	08003163 	.word	0x08003163
 8003108:	080031a5 	.word	0x080031a5
 800310c:	080031ab 	.word	0x080031ab
 8003110:	080031ab 	.word	0x080031ab
 8003114:	080031ab 	.word	0x080031ab
 8003118:	080031ab 	.word	0x080031ab
 800311c:	080031ab 	.word	0x080031ab
 8003120:	080031ab 	.word	0x080031ab
 8003124:	080031ab 	.word	0x080031ab
 8003128:	080031ab 	.word	0x080031ab
 800312c:	080031ab 	.word	0x080031ab
 8003130:	080031ab 	.word	0x080031ab
 8003134:	080031ab 	.word	0x080031ab
 8003138:	080031ab 	.word	0x080031ab
 800313c:	080031ab 	.word	0x080031ab
 8003140:	08003159 	.word	0x08003159
 8003144:	0800316d 	.word	0x0800316d
 8003148:	4a79      	ldr	r2, [pc, #484]	@ (8003330 <HAL_GPIO_Init+0x2b4>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d013      	beq.n	8003176 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800314e:	e02c      	b.n	80031aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	623b      	str	r3, [r7, #32]
          break;
 8003156:	e029      	b.n	80031ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	3304      	adds	r3, #4
 800315e:	623b      	str	r3, [r7, #32]
          break;
 8003160:	e024      	b.n	80031ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	3308      	adds	r3, #8
 8003168:	623b      	str	r3, [r7, #32]
          break;
 800316a:	e01f      	b.n	80031ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	330c      	adds	r3, #12
 8003172:	623b      	str	r3, [r7, #32]
          break;
 8003174:	e01a      	b.n	80031ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d102      	bne.n	8003184 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800317e:	2304      	movs	r3, #4
 8003180:	623b      	str	r3, [r7, #32]
          break;
 8003182:	e013      	b.n	80031ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d105      	bne.n	8003198 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800318c:	2308      	movs	r3, #8
 800318e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69fa      	ldr	r2, [r7, #28]
 8003194:	611a      	str	r2, [r3, #16]
          break;
 8003196:	e009      	b.n	80031ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003198:	2308      	movs	r3, #8
 800319a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	69fa      	ldr	r2, [r7, #28]
 80031a0:	615a      	str	r2, [r3, #20]
          break;
 80031a2:	e003      	b.n	80031ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031a4:	2300      	movs	r3, #0
 80031a6:	623b      	str	r3, [r7, #32]
          break;
 80031a8:	e000      	b.n	80031ac <HAL_GPIO_Init+0x130>
          break;
 80031aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	2bff      	cmp	r3, #255	@ 0xff
 80031b0:	d801      	bhi.n	80031b6 <HAL_GPIO_Init+0x13a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	e001      	b.n	80031ba <HAL_GPIO_Init+0x13e>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3304      	adds	r3, #4
 80031ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	2bff      	cmp	r3, #255	@ 0xff
 80031c0:	d802      	bhi.n	80031c8 <HAL_GPIO_Init+0x14c>
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	e002      	b.n	80031ce <HAL_GPIO_Init+0x152>
 80031c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ca:	3b08      	subs	r3, #8
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	210f      	movs	r1, #15
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	fa01 f303 	lsl.w	r3, r1, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	401a      	ands	r2, r3
 80031e0:	6a39      	ldr	r1, [r7, #32]
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	431a      	orrs	r2, r3
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f000 80b1 	beq.w	800335e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031fc:	4b4d      	ldr	r3, [pc, #308]	@ (8003334 <HAL_GPIO_Init+0x2b8>)
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	4a4c      	ldr	r2, [pc, #304]	@ (8003334 <HAL_GPIO_Init+0x2b8>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	6193      	str	r3, [r2, #24]
 8003208:	4b4a      	ldr	r3, [pc, #296]	@ (8003334 <HAL_GPIO_Init+0x2b8>)
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	60bb      	str	r3, [r7, #8]
 8003212:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003214:	4a48      	ldr	r2, [pc, #288]	@ (8003338 <HAL_GPIO_Init+0x2bc>)
 8003216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003218:	089b      	lsrs	r3, r3, #2
 800321a:	3302      	adds	r3, #2
 800321c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003220:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	f003 0303 	and.w	r3, r3, #3
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	220f      	movs	r2, #15
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	43db      	mvns	r3, r3
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	4013      	ands	r3, r2
 8003236:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a40      	ldr	r2, [pc, #256]	@ (800333c <HAL_GPIO_Init+0x2c0>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d013      	beq.n	8003268 <HAL_GPIO_Init+0x1ec>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a3f      	ldr	r2, [pc, #252]	@ (8003340 <HAL_GPIO_Init+0x2c4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d00d      	beq.n	8003264 <HAL_GPIO_Init+0x1e8>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a3e      	ldr	r2, [pc, #248]	@ (8003344 <HAL_GPIO_Init+0x2c8>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d007      	beq.n	8003260 <HAL_GPIO_Init+0x1e4>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a3d      	ldr	r2, [pc, #244]	@ (8003348 <HAL_GPIO_Init+0x2cc>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d101      	bne.n	800325c <HAL_GPIO_Init+0x1e0>
 8003258:	2303      	movs	r3, #3
 800325a:	e006      	b.n	800326a <HAL_GPIO_Init+0x1ee>
 800325c:	2304      	movs	r3, #4
 800325e:	e004      	b.n	800326a <HAL_GPIO_Init+0x1ee>
 8003260:	2302      	movs	r3, #2
 8003262:	e002      	b.n	800326a <HAL_GPIO_Init+0x1ee>
 8003264:	2301      	movs	r3, #1
 8003266:	e000      	b.n	800326a <HAL_GPIO_Init+0x1ee>
 8003268:	2300      	movs	r3, #0
 800326a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800326c:	f002 0203 	and.w	r2, r2, #3
 8003270:	0092      	lsls	r2, r2, #2
 8003272:	4093      	lsls	r3, r2
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800327a:	492f      	ldr	r1, [pc, #188]	@ (8003338 <HAL_GPIO_Init+0x2bc>)
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327e:	089b      	lsrs	r3, r3, #2
 8003280:	3302      	adds	r3, #2
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d006      	beq.n	80032a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003294:	4b2d      	ldr	r3, [pc, #180]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	492c      	ldr	r1, [pc, #176]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	4313      	orrs	r3, r2
 800329e:	608b      	str	r3, [r1, #8]
 80032a0:	e006      	b.n	80032b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032a2:	4b2a      	ldr	r3, [pc, #168]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	43db      	mvns	r3, r3
 80032aa:	4928      	ldr	r1, [pc, #160]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032ac:	4013      	ands	r3, r2
 80032ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d006      	beq.n	80032ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032bc:	4b23      	ldr	r3, [pc, #140]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	4922      	ldr	r1, [pc, #136]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	60cb      	str	r3, [r1, #12]
 80032c8:	e006      	b.n	80032d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032ca:	4b20      	ldr	r3, [pc, #128]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032cc:	68da      	ldr	r2, [r3, #12]
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	43db      	mvns	r3, r3
 80032d2:	491e      	ldr	r1, [pc, #120]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d006      	beq.n	80032f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032e4:	4b19      	ldr	r3, [pc, #100]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	4918      	ldr	r1, [pc, #96]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	604b      	str	r3, [r1, #4]
 80032f0:	e006      	b.n	8003300 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032f2:	4b16      	ldr	r3, [pc, #88]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	4914      	ldr	r1, [pc, #80]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d021      	beq.n	8003350 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800330c:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	490e      	ldr	r1, [pc, #56]	@ (800334c <HAL_GPIO_Init+0x2d0>)
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	4313      	orrs	r3, r2
 8003316:	600b      	str	r3, [r1, #0]
 8003318:	e021      	b.n	800335e <HAL_GPIO_Init+0x2e2>
 800331a:	bf00      	nop
 800331c:	10320000 	.word	0x10320000
 8003320:	10310000 	.word	0x10310000
 8003324:	10220000 	.word	0x10220000
 8003328:	10210000 	.word	0x10210000
 800332c:	10120000 	.word	0x10120000
 8003330:	10110000 	.word	0x10110000
 8003334:	40021000 	.word	0x40021000
 8003338:	40010000 	.word	0x40010000
 800333c:	40010800 	.word	0x40010800
 8003340:	40010c00 	.word	0x40010c00
 8003344:	40011000 	.word	0x40011000
 8003348:	40011400 	.word	0x40011400
 800334c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003350:	4b0b      	ldr	r3, [pc, #44]	@ (8003380 <HAL_GPIO_Init+0x304>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	43db      	mvns	r3, r3
 8003358:	4909      	ldr	r1, [pc, #36]	@ (8003380 <HAL_GPIO_Init+0x304>)
 800335a:	4013      	ands	r3, r2
 800335c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	3301      	adds	r3, #1
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336a:	fa22 f303 	lsr.w	r3, r2, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	f47f ae8e 	bne.w	8003090 <HAL_GPIO_Init+0x14>
  }
}
 8003374:	bf00      	nop
 8003376:	bf00      	nop
 8003378:	372c      	adds	r7, #44	@ 0x2c
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr
 8003380:	40010400 	.word	0x40010400

08003384 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	887b      	ldrh	r3, [r7, #2]
 8003396:	4013      	ands	r3, r2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800339c:	2301      	movs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
 80033a0:	e001      	b.n	80033a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr

080033b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
 80033ba:	460b      	mov	r3, r1
 80033bc:	807b      	strh	r3, [r7, #2]
 80033be:	4613      	mov	r3, r2
 80033c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033c2:	787b      	ldrb	r3, [r7, #1]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033c8:	887a      	ldrh	r2, [r7, #2]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033ce:	e003      	b.n	80033d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033d0:	887b      	ldrh	r3, [r7, #2]
 80033d2:	041a      	lsls	r2, r3, #16
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	611a      	str	r2, [r3, #16]
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr

080033e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b085      	sub	sp, #20
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
 80033ea:	460b      	mov	r3, r1
 80033ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033f4:	887a      	ldrh	r2, [r7, #2]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	4013      	ands	r3, r2
 80033fa:	041a      	lsls	r2, r3, #16
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	43d9      	mvns	r1, r3
 8003400:	887b      	ldrh	r3, [r7, #2]
 8003402:	400b      	ands	r3, r1
 8003404:	431a      	orrs	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	611a      	str	r2, [r3, #16]
}
 800340a:	bf00      	nop
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e0e8      	b.n	80035f8 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f007 ff50 	bl	800b2e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2203      	movs	r2, #3
 8003444:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4618      	mov	r0, r3
 8003454:	f003 fe2b 	bl	80070ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6818      	ldr	r0, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	3304      	adds	r3, #4
 8003460:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003462:	f003 fe01 	bl	8007068 <USB_CoreInit>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d005      	beq.n	8003478 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e0bf      	b.n	80035f8 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2100      	movs	r1, #0
 800347e:	4618      	mov	r0, r3
 8003480:	f003 fe2f 	bl	80070e2 <USB_SetCurrentMode>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d005      	beq.n	8003496 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2202      	movs	r2, #2
 800348e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e0b0      	b.n	80035f8 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003496:	2300      	movs	r3, #0
 8003498:	73fb      	strb	r3, [r7, #15]
 800349a:	e03e      	b.n	800351a <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800349c:	7bfa      	ldrb	r2, [r7, #15]
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	4613      	mov	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4413      	add	r3, r2
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	440b      	add	r3, r1
 80034aa:	3311      	adds	r3, #17
 80034ac:	2201      	movs	r2, #1
 80034ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034b0:	7bfa      	ldrb	r2, [r7, #15]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	440b      	add	r3, r1
 80034be:	3310      	adds	r3, #16
 80034c0:	7bfa      	ldrb	r2, [r7, #15]
 80034c2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034c4:	7bfa      	ldrb	r2, [r7, #15]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	440b      	add	r3, r1
 80034d2:	3313      	adds	r3, #19
 80034d4:	2200      	movs	r2, #0
 80034d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034d8:	7bfa      	ldrb	r2, [r7, #15]
 80034da:	6879      	ldr	r1, [r7, #4]
 80034dc:	4613      	mov	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	4413      	add	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	440b      	add	r3, r1
 80034e6:	3320      	adds	r3, #32
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034ec:	7bfa      	ldrb	r2, [r7, #15]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	440b      	add	r3, r1
 80034fa:	3324      	adds	r3, #36	@ 0x24
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003500:	7bfb      	ldrb	r3, [r7, #15]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	4613      	mov	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	440b      	add	r3, r1
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003514:	7bfb      	ldrb	r3, [r7, #15]
 8003516:	3301      	adds	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	791b      	ldrb	r3, [r3, #4]
 800351e:	7bfa      	ldrb	r2, [r7, #15]
 8003520:	429a      	cmp	r2, r3
 8003522:	d3bb      	bcc.n	800349c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003524:	2300      	movs	r3, #0
 8003526:	73fb      	strb	r3, [r7, #15]
 8003528:	e044      	b.n	80035b4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800352a:	7bfa      	ldrb	r2, [r7, #15]
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	440b      	add	r3, r1
 8003538:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003540:	7bfa      	ldrb	r2, [r7, #15]
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	440b      	add	r3, r1
 800354e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003552:	7bfa      	ldrb	r2, [r7, #15]
 8003554:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003556:	7bfa      	ldrb	r2, [r7, #15]
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4413      	add	r3, r2
 8003560:	00db      	lsls	r3, r3, #3
 8003562:	440b      	add	r3, r1
 8003564:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800356c:	7bfa      	ldrb	r2, [r7, #15]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	440b      	add	r3, r1
 800357a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003582:	7bfa      	ldrb	r2, [r7, #15]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4413      	add	r3, r2
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	440b      	add	r3, r1
 8003590:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003598:	7bfa      	ldrb	r2, [r7, #15]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	440b      	add	r3, r1
 80035a6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80035aa:	2200      	movs	r2, #0
 80035ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	3301      	adds	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	791b      	ldrb	r3, [r3, #4]
 80035b8:	7bfa      	ldrb	r2, [r7, #15]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d3b5      	bcc.n	800352a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3304      	adds	r3, #4
 80035c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035c8:	f003 fd97 	bl	80070fa <USB_DevInit>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d005      	beq.n	80035de <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2202      	movs	r2, #2
 80035d6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e00c      	b.n	80035f8 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f006 f816 	bl	8009622 <USB_DevDisconnect>

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800360e:	2b01      	cmp	r3, #1
 8003610:	d101      	bne.n	8003616 <HAL_PCD_Start+0x16>
 8003612:	2302      	movs	r3, #2
 8003614:	e016      	b.n	8003644 <HAL_PCD_Start+0x44>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4618      	mov	r0, r3
 8003624:	f003 fd2d 	bl	8007082 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003628:	2101      	movs	r1, #1
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f008 f8cb 	bl	800b7c6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f005 ffea 	bl	800960e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	3708      	adds	r7, #8
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f005 ffec 	bl	8009636 <USB_ReadInterrupts>
 800365e:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 fb1a 	bl	8003ca4 <PCD_EP_ISR_Handler>

    return;
 8003670:	e119      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003684:	b29a      	uxth	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800368e:	b292      	uxth	r2, r2
 8003690:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f007 fe9e 	bl	800b3d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800369a:	2100      	movs	r1, #0
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f905 	bl	80038ac <HAL_PCD_SetAddress>

    return;
 80036a2:	e100      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00c      	beq.n	80036c8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80036c0:	b292      	uxth	r2, r2
 80036c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036c6:	e0ee      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00c      	beq.n	80036ec <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036da:	b29a      	uxth	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036e4:	b292      	uxth	r2, r2
 80036e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036ea:	e0dc      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d027      	beq.n	8003746 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80036fe:	b29a      	uxth	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0204 	bic.w	r2, r2, #4
 8003708:	b292      	uxth	r2, r2
 800370a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003716:	b29a      	uxth	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0208 	bic.w	r2, r2, #8
 8003720:	b292      	uxth	r2, r2
 8003722:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f007 fe8e 	bl	800b448 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003734:	b29a      	uxth	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800373e:	b292      	uxth	r2, r2
 8003740:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003744:	e0af      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8083 	beq.w	8003858 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003752:	2300      	movs	r3, #0
 8003754:	77fb      	strb	r3, [r7, #31]
 8003756:	e010      	b.n	800377a <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	461a      	mov	r2, r3
 800375e:	7ffb      	ldrb	r3, [r7, #31]
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	441a      	add	r2, r3
 8003764:	7ffb      	ldrb	r3, [r7, #31]
 8003766:	8812      	ldrh	r2, [r2, #0]
 8003768:	b292      	uxth	r2, r2
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	3320      	adds	r3, #32
 800376e:	443b      	add	r3, r7
 8003770:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8003774:	7ffb      	ldrb	r3, [r7, #31]
 8003776:	3301      	adds	r3, #1
 8003778:	77fb      	strb	r3, [r7, #31]
 800377a:	7ffb      	ldrb	r3, [r7, #31]
 800377c:	2b07      	cmp	r3, #7
 800377e:	d9eb      	bls.n	8003758 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003788:	b29a      	uxth	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	b292      	uxth	r2, r2
 8003794:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0201 	bic.w	r2, r2, #1
 80037aa:	b292      	uxth	r2, r2
 80037ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80037b0:	bf00      	nop
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f6      	beq.n	80037b2 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d6:	b292      	uxth	r2, r2
 80037d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80037dc:	2300      	movs	r3, #0
 80037de:	77fb      	strb	r3, [r7, #31]
 80037e0:	e00f      	b.n	8003802 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80037e2:	7ffb      	ldrb	r3, [r7, #31]
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6812      	ldr	r2, [r2, #0]
 80037e8:	4611      	mov	r1, r2
 80037ea:	7ffa      	ldrb	r2, [r7, #31]
 80037ec:	0092      	lsls	r2, r2, #2
 80037ee:	440a      	add	r2, r1
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	3320      	adds	r3, #32
 80037f4:	443b      	add	r3, r7
 80037f6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80037fa:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80037fc:	7ffb      	ldrb	r3, [r7, #31]
 80037fe:	3301      	adds	r3, #1
 8003800:	77fb      	strb	r3, [r7, #31]
 8003802:	7ffb      	ldrb	r3, [r7, #31]
 8003804:	2b07      	cmp	r3, #7
 8003806:	d9ec      	bls.n	80037e2 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003810:	b29a      	uxth	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0208 	orr.w	r2, r2, #8
 800381a:	b292      	uxth	r2, r2
 800381c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003828:	b29a      	uxth	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003832:	b292      	uxth	r2, r2
 8003834:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003840:	b29a      	uxth	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f042 0204 	orr.w	r2, r2, #4
 800384a:	b292      	uxth	r2, r2
 800384c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f007 fddf 	bl	800b414 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003856:	e026      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00f      	beq.n	8003882 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800386a:	b29a      	uxth	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003874:	b292      	uxth	r2, r2
 8003876:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f007 fd9d 	bl	800b3ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003880:	e011      	b.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00c      	beq.n	80038a6 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003894:	b29a      	uxth	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800389e:	b292      	uxth	r2, r2
 80038a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80038a4:	bf00      	nop
  }
}
 80038a6:	3720      	adds	r7, #32
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d101      	bne.n	80038c6 <HAL_PCD_SetAddress+0x1a>
 80038c2:	2302      	movs	r3, #2
 80038c4:	e012      	b.n	80038ec <HAL_PCD_SetAddress+0x40>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	4611      	mov	r1, r2
 80038dc:	4618      	mov	r0, r3
 80038de:	f005 fe83 	bl	80095e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3708      	adds	r7, #8
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	4608      	mov	r0, r1
 80038fe:	4611      	mov	r1, r2
 8003900:	461a      	mov	r2, r3
 8003902:	4603      	mov	r3, r0
 8003904:	70fb      	strb	r3, [r7, #3]
 8003906:	460b      	mov	r3, r1
 8003908:	803b      	strh	r3, [r7, #0]
 800390a:	4613      	mov	r3, r2
 800390c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003912:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003916:	2b00      	cmp	r3, #0
 8003918:	da0e      	bge.n	8003938 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800391a:	78fb      	ldrb	r3, [r7, #3]
 800391c:	f003 0207 	and.w	r2, r3, #7
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	3310      	adds	r3, #16
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	4413      	add	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2201      	movs	r2, #1
 8003934:	705a      	strb	r2, [r3, #1]
 8003936:	e00e      	b.n	8003956 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003938:	78fb      	ldrb	r3, [r7, #3]
 800393a:	f003 0207 	and.w	r2, r3, #7
 800393e:	4613      	mov	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	4413      	add	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	4413      	add	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003956:	78fb      	ldrb	r3, [r7, #3]
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	b2da      	uxtb	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003962:	883a      	ldrh	r2, [r7, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	78ba      	ldrb	r2, [r7, #2]
 800396c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800396e:	78bb      	ldrb	r3, [r7, #2]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d102      	bne.n	800397a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_PCD_EP_Open+0x94>
 8003984:	2302      	movs	r3, #2
 8003986:	e00e      	b.n	80039a6 <HAL_PCD_EP_Open+0xb2>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68f9      	ldr	r1, [r7, #12]
 8003996:	4618      	mov	r0, r3
 8003998:	f003 fbcc 	bl	8007134 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80039a4:	7afb      	ldrb	r3, [r7, #11]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b084      	sub	sp, #16
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
 80039b6:	460b      	mov	r3, r1
 80039b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	da0e      	bge.n	80039e0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039c2:	78fb      	ldrb	r3, [r7, #3]
 80039c4:	f003 0207 	and.w	r2, r3, #7
 80039c8:	4613      	mov	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4413      	add	r3, r2
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	3310      	adds	r3, #16
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	4413      	add	r3, r2
 80039d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2201      	movs	r2, #1
 80039dc:	705a      	strb	r2, [r3, #1]
 80039de:	e00e      	b.n	80039fe <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039e0:	78fb      	ldrb	r3, [r7, #3]
 80039e2:	f003 0207 	and.w	r2, r3, #7
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	4413      	add	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80039fe:	78fb      	ldrb	r3, [r7, #3]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_PCD_EP_Close+0x6a>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e00e      	b.n	8003a36 <HAL_PCD_EP_Close+0x88>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68f9      	ldr	r1, [r7, #12]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f003 ff44 	bl	80078b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b086      	sub	sp, #24
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a4e:	7afb      	ldrb	r3, [r7, #11]
 8003a50:	f003 0207 	and.w	r2, r3, #7
 8003a54:	4613      	mov	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	4413      	add	r3, r2
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	4413      	add	r3, r2
 8003a64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2200      	movs	r2, #0
 8003a76:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6979      	ldr	r1, [r7, #20]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f004 f8fb 	bl	8007c8c <USB_EPStartXfer>

  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003aac:	78fb      	ldrb	r3, [r7, #3]
 8003aae:	f003 0207 	and.w	r2, r3, #7
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	440b      	add	r3, r1
 8003abe:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003ac2:	681b      	ldr	r3, [r3, #0]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr

08003ace <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b086      	sub	sp, #24
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	60f8      	str	r0, [r7, #12]
 8003ad6:	607a      	str	r2, [r7, #4]
 8003ad8:	603b      	str	r3, [r7, #0]
 8003ada:	460b      	mov	r3, r1
 8003adc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ade:	7afb      	ldrb	r3, [r7, #11]
 8003ae0:	f003 0207 	and.w	r2, r3, #7
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	3310      	adds	r3, #16
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4413      	add	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2200      	movs	r2, #0
 8003b12:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2201      	movs	r2, #1
 8003b18:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b1a:	7afb      	ldrb	r3, [r7, #11]
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6979      	ldr	r1, [r7, #20]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f004 f8ad 	bl	8007c8c <USB_EPStartXfer>

  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	460b      	mov	r3, r1
 8003b46:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	7912      	ldrb	r2, [r2, #4]
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d901      	bls.n	8003b5a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e04c      	b.n	8003bf4 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	da0e      	bge.n	8003b80 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b62:	78fb      	ldrb	r3, [r7, #3]
 8003b64:	f003 0207 	and.w	r2, r3, #7
 8003b68:	4613      	mov	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	3310      	adds	r3, #16
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	4413      	add	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	705a      	strb	r2, [r3, #1]
 8003b7e:	e00c      	b.n	8003b9a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b80:	78fa      	ldrb	r2, [r7, #3]
 8003b82:	4613      	mov	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	00db      	lsls	r3, r3, #3
 8003b8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ba0:	78fb      	ldrb	r3, [r7, #3]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	b2da      	uxtb	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <HAL_PCD_EP_SetStall+0x7e>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	e01c      	b.n	8003bf4 <HAL_PCD_EP_SetStall+0xb8>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68f9      	ldr	r1, [r7, #12]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f005 fc10 	bl	80093ee <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003bce:	78fb      	ldrb	r3, [r7, #3]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d108      	bne.n	8003bea <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003be2:	4619      	mov	r1, r3
 8003be4:	4610      	mov	r0, r2
 8003be6:	f005 fd35 	bl	8009654 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c08:	78fb      	ldrb	r3, [r7, #3]
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	7912      	ldrb	r2, [r2, #4]
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d901      	bls.n	8003c1a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e040      	b.n	8003c9c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	da0e      	bge.n	8003c40 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c22:	78fb      	ldrb	r3, [r7, #3]
 8003c24:	f003 0207 	and.w	r2, r3, #7
 8003c28:	4613      	mov	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4413      	add	r3, r2
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	3310      	adds	r3, #16
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	4413      	add	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	705a      	strb	r2, [r3, #1]
 8003c3e:	e00e      	b.n	8003c5e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c40:	78fb      	ldrb	r3, [r7, #3]
 8003c42:	f003 0207 	and.w	r2, r3, #7
 8003c46:	4613      	mov	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	4413      	add	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	4413      	add	r3, r2
 8003c56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_PCD_EP_ClrStall+0x82>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e00e      	b.n	8003c9c <HAL_PCD_EP_ClrStall+0xa0>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68f9      	ldr	r1, [r7, #12]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f005 fbfe 	bl	800948e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b096      	sub	sp, #88	@ 0x58
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003cac:	e3bb      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003cb6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003cba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f003 030f 	and.w	r3, r3, #15
 8003cc4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003cc8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f040 8175 	bne.w	8003fbc <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003cd2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003cd6:	f003 0310 	and.w	r3, r3, #16
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d14e      	bne.n	8003d7c <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	881b      	ldrh	r3, [r3, #0]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cee:	81fb      	strh	r3, [r7, #14]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	89fb      	ldrh	r3, [r7, #14]
 8003cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	3310      	adds	r3, #16
 8003d06:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	461a      	mov	r2, r3
 8003d14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	3302      	adds	r3, #2
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6812      	ldr	r2, [r2, #0]
 8003d24:	4413      	add	r3, r2
 8003d26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003d2a:	881b      	ldrh	r3, [r3, #0]
 8003d2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d32:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	441a      	add	r2, r3
 8003d3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d40:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003d42:	2100      	movs	r1, #0
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f007 fb1e 	bl	800b386 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	7b5b      	ldrb	r3, [r3, #13]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 8368 	beq.w	8004426 <PCD_EP_ISR_Handler+0x782>
 8003d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f040 8363 	bne.w	8004426 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	7b5b      	ldrb	r3, [r3, #13]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	735a      	strb	r2, [r3, #13]
 8003d7a:	e354      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003d82:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003d8e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003d92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d034      	beq.n	8003e04 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4413      	add	r3, r2
 8003dae:	3306      	adds	r3, #6
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6812      	ldr	r2, [r2, #0]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003dbc:	881b      	ldrh	r3, [r3, #0]
 8003dbe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003dc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dc4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003dd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dd2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003dd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dd6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f005 fc8c 	bl	80096f6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	881b      	ldrh	r3, [r3, #0]
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003dea:	4013      	ands	r3, r2
 8003dec:	823b      	strh	r3, [r7, #16]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	8a3a      	ldrh	r2, [r7, #16]
 8003df4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003df8:	b292      	uxth	r2, r2
 8003dfa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f007 fa95 	bl	800b32c <HAL_PCD_SetupStageCallback>
 8003e02:	e310      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003e04:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f280 830c 	bge.w	8004426 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	881b      	ldrh	r3, [r3, #0]
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	83fb      	strh	r3, [r7, #30]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	8bfa      	ldrh	r2, [r7, #30]
 8003e24:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e28:	b292      	uxth	r2, r2
 8003e2a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	461a      	mov	r2, r3
 8003e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	00db      	lsls	r3, r3, #3
 8003e3e:	4413      	add	r3, r2
 8003e40:	3306      	adds	r3, #6
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6812      	ldr	r2, [r2, #0]
 8003e48:	4413      	add	r3, r2
 8003e4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e56:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003e58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d019      	beq.n	8003e94 <PCD_EP_ISR_Handler+0x1f0>
 8003e60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d015      	beq.n	8003e94 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6818      	ldr	r0, [r3, #0]
 8003e6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e6e:	6959      	ldr	r1, [r3, #20]
 8003e70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e72:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003e74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e76:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	f005 fc3c 	bl	80096f6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e80:	695a      	ldr	r2, [r3, #20]
 8003e82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	441a      	add	r2, r3
 8003e88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e8a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f007 fa5e 	bl	800b350 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003e9e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003ea2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f040 82bd 	bne.w	8004426 <PCD_EP_ISR_Handler+0x782>
 8003eac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003eb0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003eb4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003eb8:	f000 82b5 	beq.w	8004426 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	61bb      	str	r3, [r7, #24]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	461a      	mov	r2, r3
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003eda:	617b      	str	r3, [r7, #20]
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	881b      	ldrh	r3, [r3, #0]
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	801a      	strh	r2, [r3, #0]
 8003eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ef2:	d91d      	bls.n	8003f30 <PCD_EP_ISR_Handler+0x28c>
 8003ef4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	095b      	lsrs	r3, r3, #5
 8003efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8003efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	f003 031f 	and.w	r3, r3, #31
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d102      	bne.n	8003f0e <PCD_EP_ISR_Handler+0x26a>
 8003f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	881b      	ldrh	r3, [r3, #0]
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	029b      	lsls	r3, r3, #10
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	801a      	strh	r2, [r3, #0]
 8003f2e:	e026      	b.n	8003f7e <PCD_EP_ISR_Handler+0x2da>
 8003f30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10a      	bne.n	8003f4e <PCD_EP_ISR_Handler+0x2aa>
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	881b      	ldrh	r3, [r3, #0]
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	801a      	strh	r2, [r3, #0]
 8003f4c:	e017      	b.n	8003f7e <PCD_EP_ISR_Handler+0x2da>
 8003f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	085b      	lsrs	r3, r3, #1
 8003f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <PCD_EP_ISR_Handler+0x2c4>
 8003f62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f64:	3301      	adds	r3, #1
 8003f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	029b      	lsls	r3, r3, #10
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	4313      	orrs	r3, r2
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	881b      	ldrh	r3, [r3, #0]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f8e:	827b      	strh	r3, [r7, #18]
 8003f90:	8a7b      	ldrh	r3, [r7, #18]
 8003f92:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003f96:	827b      	strh	r3, [r7, #18]
 8003f98:	8a7b      	ldrh	r3, [r7, #18]
 8003f9a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f9e:	827b      	strh	r3, [r7, #18]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	8a7b      	ldrh	r3, [r7, #18]
 8003fa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003faa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	8013      	strh	r3, [r2, #0]
 8003fba:	e234      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003fd0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f280 80fc 	bge.w	80041d2 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	461a      	mov	r2, r3
 8003fe0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	881b      	ldrh	r3, [r3, #0]
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8004008:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800400c:	b292      	uxth	r2, r2
 800400e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004010:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8004014:	4613      	mov	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	4413      	add	r3, r2
 8004024:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004028:	7b1b      	ldrb	r3, [r3, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d125      	bne.n	800407a <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004036:	b29b      	uxth	r3, r3
 8004038:	461a      	mov	r2, r3
 800403a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	4413      	add	r3, r2
 8004042:	3306      	adds	r3, #6
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	6812      	ldr	r2, [r2, #0]
 800404a:	4413      	add	r3, r2
 800404c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004050:	881b      	ldrh	r3, [r3, #0]
 8004052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004056:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800405a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 8092 	beq.w	8004188 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6818      	ldr	r0, [r3, #0]
 8004068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406a:	6959      	ldr	r1, [r3, #20]
 800406c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406e:	88da      	ldrh	r2, [r3, #6]
 8004070:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004074:	f005 fb3f 	bl	80096f6 <USB_ReadPMA>
 8004078:	e086      	b.n	8004188 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800407a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800407c:	78db      	ldrb	r3, [r3, #3]
 800407e:	2b02      	cmp	r3, #2
 8004080:	d10a      	bne.n	8004098 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004082:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004086:	461a      	mov	r2, r3
 8004088:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f9d9 	bl	8004442 <HAL_PCD_EP_DB_Receive>
 8004090:	4603      	mov	r3, r0
 8004092:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8004096:	e077      	b.n	8004188 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	881b      	ldrh	r3, [r3, #0]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040b2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	441a      	add	r2, r3
 80040c4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80040c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80040d8:	b29b      	uxth	r3, r3
 80040da:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	461a      	mov	r2, r3
 80040e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d024      	beq.n	8004140 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040fe:	b29b      	uxth	r3, r3
 8004100:	461a      	mov	r2, r3
 8004102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4413      	add	r3, r2
 800410a:	3302      	adds	r3, #2
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	4413      	add	r3, r2
 8004114:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004118:	881b      	ldrh	r3, [r3, #0]
 800411a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800411e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8004122:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004126:	2b00      	cmp	r3, #0
 8004128:	d02e      	beq.n	8004188 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004130:	6959      	ldr	r1, [r3, #20]
 8004132:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004134:	891a      	ldrh	r2, [r3, #8]
 8004136:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800413a:	f005 fadc 	bl	80096f6 <USB_ReadPMA>
 800413e:	e023      	b.n	8004188 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004148:	b29b      	uxth	r3, r3
 800414a:	461a      	mov	r2, r3
 800414c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4413      	add	r3, r2
 8004154:	3306      	adds	r3, #6
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6812      	ldr	r2, [r2, #0]
 800415c:	4413      	add	r3, r2
 800415e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004162:	881b      	ldrh	r3, [r3, #0]
 8004164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004168:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800416c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004170:	2b00      	cmp	r3, #0
 8004172:	d009      	beq.n	8004188 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800417a:	6959      	ldr	r1, [r3, #20]
 800417c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800417e:	895a      	ldrh	r2, [r3, #10]
 8004180:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004184:	f005 fab7 	bl	80096f6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004188:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800418a:	69da      	ldr	r2, [r3, #28]
 800418c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004190:	441a      	add	r2, r3
 8004192:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004194:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800419e:	441a      	add	r2, r3
 80041a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041a2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80041a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d005      	beq.n	80041b8 <PCD_EP_ISR_Handler+0x514>
 80041ac:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80041b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d206      	bcs.n	80041c6 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80041b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f007 f8c6 	bl	800b350 <HAL_PCD_DataOutStageCallback>
 80041c4:	e005      	b.n	80041d2 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041cc:	4618      	mov	r0, r3
 80041ce:	f003 fd5d 	bl	8007c8c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80041d2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80041d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8123 	beq.w	8004426 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80041e0:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	3310      	adds	r3, #16
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	4413      	add	r3, r2
 80041f2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	461a      	mov	r2, r3
 80041fa:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	b29b      	uxth	r3, r3
 8004206:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800420a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	441a      	add	r2, r3
 8004220:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004224:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004228:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800422c:	b29b      	uxth	r3, r3
 800422e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004232:	78db      	ldrb	r3, [r3, #3]
 8004234:	2b01      	cmp	r3, #1
 8004236:	f040 80a2 	bne.w	800437e <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800423a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800423c:	2200      	movs	r2, #0
 800423e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004240:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004242:	7b1b      	ldrb	r3, [r3, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 8093 	beq.w	8004370 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800424a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800424e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004252:	2b00      	cmp	r3, #0
 8004254:	d046      	beq.n	80042e4 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004258:	785b      	ldrb	r3, [r3, #1]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d126      	bne.n	80042ac <PCD_EP_ISR_Handler+0x608>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800426c:	b29b      	uxth	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004272:	4413      	add	r3, r2
 8004274:	627b      	str	r3, [r7, #36]	@ 0x24
 8004276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	011a      	lsls	r2, r3, #4
 800427c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427e:	4413      	add	r3, r2
 8004280:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004284:	623b      	str	r3, [r7, #32]
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	b29b      	uxth	r3, r3
 800428c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004290:	b29a      	uxth	r2, r3
 8004292:	6a3b      	ldr	r3, [r7, #32]
 8004294:	801a      	strh	r2, [r3, #0]
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	881b      	ldrh	r3, [r3, #0]
 800429a:	b29b      	uxth	r3, r3
 800429c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	6a3b      	ldr	r3, [r7, #32]
 80042a8:	801a      	strh	r2, [r3, #0]
 80042aa:	e061      	b.n	8004370 <PCD_EP_ISR_Handler+0x6cc>
 80042ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ae:	785b      	ldrb	r3, [r3, #1]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d15d      	bne.n	8004370 <PCD_EP_ISR_Handler+0x6cc>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	461a      	mov	r2, r3
 80042c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c8:	4413      	add	r3, r2
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	011a      	lsls	r2, r3, #4
 80042d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d4:	4413      	add	r3, r2
 80042d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80042da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042de:	2200      	movs	r2, #0
 80042e0:	801a      	strh	r2, [r3, #0]
 80042e2:	e045      	b.n	8004370 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ec:	785b      	ldrb	r3, [r3, #1]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d126      	bne.n	8004340 <PCD_EP_ISR_Handler+0x69c>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004300:	b29b      	uxth	r3, r3
 8004302:	461a      	mov	r2, r3
 8004304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004306:	4413      	add	r3, r2
 8004308:	637b      	str	r3, [r7, #52]	@ 0x34
 800430a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	011a      	lsls	r2, r3, #4
 8004310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004312:	4413      	add	r3, r2
 8004314:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004318:	633b      	str	r3, [r7, #48]	@ 0x30
 800431a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	b29b      	uxth	r3, r3
 8004320:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004324:	b29a      	uxth	r2, r3
 8004326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004328:	801a      	strh	r2, [r3, #0]
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	b29b      	uxth	r3, r3
 8004330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004338:	b29a      	uxth	r2, r3
 800433a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800433c:	801a      	strh	r2, [r3, #0]
 800433e:	e017      	b.n	8004370 <PCD_EP_ISR_Handler+0x6cc>
 8004340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004342:	785b      	ldrb	r3, [r3, #1]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d113      	bne.n	8004370 <PCD_EP_ISR_Handler+0x6cc>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004350:	b29b      	uxth	r3, r3
 8004352:	461a      	mov	r2, r3
 8004354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004356:	4413      	add	r3, r2
 8004358:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800435a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	011a      	lsls	r2, r3, #4
 8004360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004362:	4413      	add	r3, r2
 8004364:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004368:	63bb      	str	r3, [r7, #56]	@ 0x38
 800436a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436c:	2200      	movs	r2, #0
 800436e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	4619      	mov	r1, r3
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f007 f805 	bl	800b386 <HAL_PCD_DataInStageCallback>
 800437c:	e053      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800437e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004386:	2b00      	cmp	r3, #0
 8004388:	d146      	bne.n	8004418 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004392:	b29b      	uxth	r3, r3
 8004394:	461a      	mov	r2, r3
 8004396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	4413      	add	r3, r2
 800439e:	3302      	adds	r3, #2
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6812      	ldr	r2, [r2, #0]
 80043a6:	4413      	add	r3, r2
 80043a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043b2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80043b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043b8:	699a      	ldr	r2, [r3, #24]
 80043ba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043be:	429a      	cmp	r2, r3
 80043c0:	d907      	bls.n	80043d2 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80043c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043ca:	1ad2      	subs	r2, r2, r3
 80043cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ce:	619a      	str	r2, [r3, #24]
 80043d0:	e002      	b.n	80043d8 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80043d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d4:	2200      	movs	r2, #0
 80043d6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80043d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d106      	bne.n	80043ee <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80043e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	4619      	mov	r1, r3
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f006 ffcd 	bl	800b386 <HAL_PCD_DataInStageCallback>
 80043ec:	e01b      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80043ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f0:	695a      	ldr	r2, [r3, #20]
 80043f2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043f6:	441a      	add	r2, r3
 80043f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043fa:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80043fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043fe:	69da      	ldr	r2, [r3, #28]
 8004400:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004404:	441a      	add	r2, r3
 8004406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004408:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004410:	4618      	mov	r0, r3
 8004412:	f003 fc3b 	bl	8007c8c <USB_EPStartXfer>
 8004416:	e006      	b.n	8004426 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004418:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800441c:	461a      	mov	r2, r3
 800441e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f91b 	bl	800465c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800442e:	b29b      	uxth	r3, r3
 8004430:	b21b      	sxth	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	f6ff ac3b 	blt.w	8003cae <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3758      	adds	r7, #88	@ 0x58
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b088      	sub	sp, #32
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	4613      	mov	r3, r2
 800444e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004450:	88fb      	ldrh	r3, [r7, #6]
 8004452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d07e      	beq.n	8004558 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004462:	b29b      	uxth	r3, r3
 8004464:	461a      	mov	r2, r3
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4413      	add	r3, r2
 800446e:	3302      	adds	r3, #2
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	6812      	ldr	r2, [r2, #0]
 8004476:	4413      	add	r3, r2
 8004478:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800447c:	881b      	ldrh	r3, [r3, #0]
 800447e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004482:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	699a      	ldr	r2, [r3, #24]
 8004488:	8b7b      	ldrh	r3, [r7, #26]
 800448a:	429a      	cmp	r2, r3
 800448c:	d306      	bcc.n	800449c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	8b7b      	ldrh	r3, [r7, #26]
 8004494:	1ad2      	subs	r2, r2, r3
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	619a      	str	r2, [r3, #24]
 800449a:	e002      	b.n	80044a2 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2200      	movs	r2, #0
 80044a0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d123      	bne.n	80044f2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4413      	add	r3, r2
 80044b8:	881b      	ldrh	r3, [r3, #0]
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044c4:	833b      	strh	r3, [r7, #24]
 80044c6:	8b3b      	ldrh	r3, [r7, #24]
 80044c8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80044cc:	833b      	strh	r3, [r7, #24]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	441a      	add	r2, r3
 80044dc:	8b3b      	ldrh	r3, [r7, #24]
 80044de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80044f2:	88fb      	ldrh	r3, [r7, #6]
 80044f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01f      	beq.n	800453c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	461a      	mov	r2, r3
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	881b      	ldrh	r3, [r3, #0]
 800450c:	b29b      	uxth	r3, r3
 800450e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004516:	82fb      	strh	r3, [r7, #22]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	461a      	mov	r2, r3
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	441a      	add	r2, r3
 8004526:	8afb      	ldrh	r3, [r7, #22]
 8004528:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800452c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004534:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004538:	b29b      	uxth	r3, r3
 800453a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800453c:	8b7b      	ldrh	r3, [r7, #26]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 8087 	beq.w	8004652 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6818      	ldr	r0, [r3, #0]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	6959      	ldr	r1, [r3, #20]
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	891a      	ldrh	r2, [r3, #8]
 8004550:	8b7b      	ldrh	r3, [r7, #26]
 8004552:	f005 f8d0 	bl	80096f6 <USB_ReadPMA>
 8004556:	e07c      	b.n	8004652 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004560:	b29b      	uxth	r3, r3
 8004562:	461a      	mov	r2, r3
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4413      	add	r3, r2
 800456c:	3306      	adds	r3, #6
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	4413      	add	r3, r2
 8004576:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800457a:	881b      	ldrh	r3, [r3, #0]
 800457c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004580:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	699a      	ldr	r2, [r3, #24]
 8004586:	8b7b      	ldrh	r3, [r7, #26]
 8004588:	429a      	cmp	r2, r3
 800458a:	d306      	bcc.n	800459a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	699a      	ldr	r2, [r3, #24]
 8004590:	8b7b      	ldrh	r3, [r7, #26]
 8004592:	1ad2      	subs	r2, r2, r3
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	619a      	str	r2, [r3, #24]
 8004598:	e002      	b.n	80045a0 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2200      	movs	r2, #0
 800459e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d123      	bne.n	80045f0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	881b      	ldrh	r3, [r3, #0]
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045c2:	83fb      	strh	r3, [r7, #30]
 80045c4:	8bfb      	ldrh	r3, [r7, #30]
 80045c6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80045ca:	83fb      	strh	r3, [r7, #30]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	461a      	mov	r2, r3
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	441a      	add	r2, r3
 80045da:	8bfb      	ldrh	r3, [r7, #30]
 80045dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80045f0:	88fb      	ldrh	r3, [r7, #6]
 80045f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d11f      	bne.n	800463a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	461a      	mov	r2, r3
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	4413      	add	r3, r2
 8004608:	881b      	ldrh	r3, [r3, #0]
 800460a:	b29b      	uxth	r3, r3
 800460c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004610:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004614:	83bb      	strh	r3, [r7, #28]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	461a      	mov	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	441a      	add	r2, r3
 8004624:	8bbb      	ldrh	r3, [r7, #28]
 8004626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800462a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800462e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004632:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004636:	b29b      	uxth	r3, r3
 8004638:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800463a:	8b7b      	ldrh	r3, [r7, #26]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d008      	beq.n	8004652 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6818      	ldr	r0, [r3, #0]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	6959      	ldr	r1, [r3, #20]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	895a      	ldrh	r2, [r3, #10]
 800464c:	8b7b      	ldrh	r3, [r7, #26]
 800464e:	f005 f852 	bl	80096f6 <USB_ReadPMA>
    }
  }

  return count;
 8004652:	8b7b      	ldrh	r3, [r7, #26]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3720      	adds	r7, #32
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b0a4      	sub	sp, #144	@ 0x90
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	4613      	mov	r3, r2
 8004668:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800466a:	88fb      	ldrh	r3, [r7, #6]
 800466c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 81dd 	beq.w	8004a30 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800467e:	b29b      	uxth	r3, r3
 8004680:	461a      	mov	r2, r3
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	4413      	add	r3, r2
 800468a:	3302      	adds	r3, #2
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	6812      	ldr	r2, [r2, #0]
 8004692:	4413      	add	r3, r2
 8004694:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004698:	881b      	ldrh	r3, [r3, #0]
 800469a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800469e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d907      	bls.n	80046be <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80046b6:	1ad2      	subs	r2, r2, r3
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	619a      	str	r2, [r3, #24]
 80046bc:	e002      	b.n	80046c4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2200      	movs	r2, #0
 80046c2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f040 80b9 	bne.w	8004840 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	785b      	ldrb	r3, [r3, #1]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d126      	bne.n	8004724 <HAL_PCD_EP_DB_Transmit+0xc8>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	461a      	mov	r2, r3
 80046e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ea:	4413      	add	r3, r2
 80046ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	011a      	lsls	r2, r3, #4
 80046f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f6:	4413      	add	r3, r2
 80046f8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80046fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	b29b      	uxth	r3, r3
 8004704:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004708:	b29a      	uxth	r2, r3
 800470a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470c:	801a      	strh	r2, [r3, #0]
 800470e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004710:	881b      	ldrh	r3, [r3, #0]
 8004712:	b29b      	uxth	r3, r3
 8004714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800471c:	b29a      	uxth	r2, r3
 800471e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004720:	801a      	strh	r2, [r3, #0]
 8004722:	e01a      	b.n	800475a <HAL_PCD_EP_DB_Transmit+0xfe>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	785b      	ldrb	r3, [r3, #1]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d116      	bne.n	800475a <HAL_PCD_EP_DB_Transmit+0xfe>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	637b      	str	r3, [r7, #52]	@ 0x34
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800473a:	b29b      	uxth	r3, r3
 800473c:	461a      	mov	r2, r3
 800473e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004740:	4413      	add	r3, r2
 8004742:	637b      	str	r3, [r7, #52]	@ 0x34
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	011a      	lsls	r2, r3, #4
 800474a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474c:	4413      	add	r3, r2
 800474e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004752:	633b      	str	r3, [r7, #48]	@ 0x30
 8004754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004756:	2200      	movs	r2, #0
 8004758:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	785b      	ldrb	r3, [r3, #1]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d126      	bne.n	80047b6 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	61fb      	str	r3, [r7, #28]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004776:	b29b      	uxth	r3, r3
 8004778:	461a      	mov	r2, r3
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	4413      	add	r3, r2
 800477e:	61fb      	str	r3, [r7, #28]
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	011a      	lsls	r2, r3, #4
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	4413      	add	r3, r2
 800478a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800478e:	61bb      	str	r3, [r7, #24]
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	b29b      	uxth	r3, r3
 8004796:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800479a:	b29a      	uxth	r2, r3
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	801a      	strh	r2, [r3, #0]
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	881b      	ldrh	r3, [r3, #0]
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047ae:	b29a      	uxth	r2, r3
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	801a      	strh	r2, [r3, #0]
 80047b4:	e017      	b.n	80047e6 <HAL_PCD_EP_DB_Transmit+0x18a>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	785b      	ldrb	r3, [r3, #1]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d113      	bne.n	80047e6 <HAL_PCD_EP_DB_Transmit+0x18a>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	461a      	mov	r2, r3
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	4413      	add	r3, r2
 80047ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	011a      	lsls	r2, r3, #4
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	4413      	add	r3, r2
 80047da:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80047de:	623b      	str	r3, [r7, #32]
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	2200      	movs	r2, #0
 80047e4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	4619      	mov	r1, r3
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f006 fdca 	bl	800b386 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80047f2:	88fb      	ldrh	r3, [r7, #6]
 80047f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 82fc 	beq.w	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4413      	add	r3, r2
 800480c:	881b      	ldrh	r3, [r3, #0]
 800480e:	b29b      	uxth	r3, r3
 8004810:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004818:	82fb      	strh	r3, [r7, #22]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	441a      	add	r2, r3
 8004828:	8afb      	ldrh	r3, [r7, #22]
 800482a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800482e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004832:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800483a:	b29b      	uxth	r3, r3
 800483c:	8013      	strh	r3, [r2, #0]
 800483e:	e2da      	b.n	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d021      	beq.n	800488e <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	461a      	mov	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4413      	add	r3, r2
 8004858:	881b      	ldrh	r3, [r3, #0]
 800485a:	b29b      	uxth	r3, r3
 800485c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004860:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004864:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	461a      	mov	r2, r3
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	441a      	add	r2, r3
 8004876:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800487a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800487e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004882:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800488a:	b29b      	uxth	r3, r3
 800488c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004894:	2b01      	cmp	r3, #1
 8004896:	f040 82ae 	bne.w	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	695a      	ldr	r2, [r3, #20]
 800489e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80048a2:	441a      	add	r2, r3
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	69da      	ldr	r2, [r3, #28]
 80048ac:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80048b0:	441a      	add	r2, r3
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	6a1a      	ldr	r2, [r3, #32]
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d30b      	bcc.n	80048da <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	6a1a      	ldr	r2, [r3, #32]
 80048ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048d2:	1ad2      	subs	r2, r2, r3
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	621a      	str	r2, [r3, #32]
 80048d8:	e017      	b.n	800490a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d108      	bne.n	80048f4 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80048e2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80048e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80048f2:	e00a      	b.n	800490a <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	6a1b      	ldr	r3, [r3, #32]
 8004900:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2200      	movs	r2, #0
 8004908:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	785b      	ldrb	r3, [r3, #1]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d165      	bne.n	80049de <HAL_PCD_EP_DB_Transmit+0x382>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004920:	b29b      	uxth	r3, r3
 8004922:	461a      	mov	r2, r3
 8004924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004926:	4413      	add	r3, r2
 8004928:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	011a      	lsls	r2, r3, #4
 8004930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004932:	4413      	add	r3, r2
 8004934:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004938:	63bb      	str	r3, [r7, #56]	@ 0x38
 800493a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493c:	881b      	ldrh	r3, [r3, #0]
 800493e:	b29b      	uxth	r3, r3
 8004940:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004944:	b29a      	uxth	r2, r3
 8004946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004948:	801a      	strh	r2, [r3, #0]
 800494a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800494e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004950:	d91d      	bls.n	800498e <HAL_PCD_EP_DB_Transmit+0x332>
 8004952:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004956:	095b      	lsrs	r3, r3, #5
 8004958:	64bb      	str	r3, [r7, #72]	@ 0x48
 800495a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800495e:	f003 031f 	and.w	r3, r3, #31
 8004962:	2b00      	cmp	r3, #0
 8004964:	d102      	bne.n	800496c <HAL_PCD_EP_DB_Transmit+0x310>
 8004966:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004968:	3b01      	subs	r3, #1
 800496a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800496c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496e:	881b      	ldrh	r3, [r3, #0]
 8004970:	b29a      	uxth	r2, r3
 8004972:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004974:	b29b      	uxth	r3, r3
 8004976:	029b      	lsls	r3, r3, #10
 8004978:	b29b      	uxth	r3, r3
 800497a:	4313      	orrs	r3, r2
 800497c:	b29b      	uxth	r3, r3
 800497e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004982:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004986:	b29a      	uxth	r2, r3
 8004988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498a:	801a      	strh	r2, [r3, #0]
 800498c:	e044      	b.n	8004a18 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800498e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10a      	bne.n	80049ac <HAL_PCD_EP_DB_Transmit+0x350>
 8004996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004998:	881b      	ldrh	r3, [r3, #0]
 800499a:	b29b      	uxth	r3, r3
 800499c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a8:	801a      	strh	r2, [r3, #0]
 80049aa:	e035      	b.n	8004a18 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80049ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049b0:	085b      	lsrs	r3, r3, #1
 80049b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d002      	beq.n	80049c6 <HAL_PCD_EP_DB_Transmit+0x36a>
 80049c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049c2:	3301      	adds	r3, #1
 80049c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	029b      	lsls	r3, r3, #10
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	4313      	orrs	r3, r2
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049da:	801a      	strh	r2, [r3, #0]
 80049dc:	e01c      	b.n	8004a18 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	785b      	ldrb	r3, [r3, #1]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d118      	bne.n	8004a18 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	461a      	mov	r2, r3
 80049f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049fa:	4413      	add	r3, r2
 80049fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	011a      	lsls	r2, r3, #4
 8004a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a06:	4413      	add	r3, r2
 8004a08:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004a0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a16:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	6959      	ldr	r1, [r3, #20]
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	891a      	ldrh	r2, [r3, #8]
 8004a24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	f004 fe1e 	bl	800966a <USB_WritePMA>
 8004a2e:	e1e2      	b.n	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	00db      	lsls	r3, r3, #3
 8004a42:	4413      	add	r3, r2
 8004a44:	3306      	adds	r3, #6
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004a52:	881b      	ldrh	r3, [r3, #0]
 8004a54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a58:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	699a      	ldr	r2, [r3, #24]
 8004a60:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d307      	bcc.n	8004a78 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	699a      	ldr	r2, [r3, #24]
 8004a6c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a70:	1ad2      	subs	r2, r2, r3
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	619a      	str	r2, [r3, #24]
 8004a76:	e002      	b.n	8004a7e <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f040 80c0 	bne.w	8004c08 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d126      	bne.n	8004ade <HAL_PCD_EP_DB_Transmit+0x482>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004aa4:	4413      	add	r3, r2
 8004aa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	011a      	lsls	r2, r3, #4
 8004aae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ab0:	4413      	add	r3, r2
 8004ab2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004ab6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ab8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aba:	881b      	ldrh	r3, [r3, #0]
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ac6:	801a      	strh	r2, [r3, #0]
 8004ac8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aca:	881b      	ldrh	r3, [r3, #0]
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ada:	801a      	strh	r2, [r3, #0]
 8004adc:	e01a      	b.n	8004b14 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	785b      	ldrb	r3, [r3, #1]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d116      	bne.n	8004b14 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	667b      	str	r3, [r7, #100]	@ 0x64
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	461a      	mov	r2, r3
 8004af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004afa:	4413      	add	r3, r2
 8004afc:	667b      	str	r3, [r7, #100]	@ 0x64
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	011a      	lsls	r2, r3, #4
 8004b04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b06:	4413      	add	r3, r2
 8004b08:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004b0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b10:	2200      	movs	r2, #0
 8004b12:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	785b      	ldrb	r3, [r3, #1]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d12b      	bne.n	8004b7a <HAL_PCD_EP_DB_Transmit+0x51e>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	461a      	mov	r2, r3
 8004b34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b36:	4413      	add	r3, r2
 8004b38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	011a      	lsls	r2, r3, #4
 8004b40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b42:	4413      	add	r3, r2
 8004b44:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004b48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b5e:	801a      	strh	r2, [r3, #0]
 8004b60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b64:	881b      	ldrh	r3, [r3, #0]
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b76:	801a      	strh	r2, [r3, #0]
 8004b78:	e017      	b.n	8004baa <HAL_PCD_EP_DB_Transmit+0x54e>
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	785b      	ldrb	r3, [r3, #1]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d113      	bne.n	8004baa <HAL_PCD_EP_DB_Transmit+0x54e>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b90:	4413      	add	r3, r2
 8004b92:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	011a      	lsls	r2, r3, #4
 8004b9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004ba2:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ba4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	4619      	mov	r1, r3
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f006 fbe8 	bl	800b386 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004bb6:	88fb      	ldrh	r3, [r7, #6]
 8004bb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f040 811a 	bne.w	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	881b      	ldrh	r3, [r3, #0]
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bdc:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	461a      	mov	r2, r3
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	441a      	add	r2, r3
 8004bee:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004bf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bfa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	8013      	strh	r3, [r2, #0]
 8004c06:	e0f6      	b.n	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004c08:	88fb      	ldrh	r3, [r7, #6]
 8004c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d121      	bne.n	8004c56 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	461a      	mov	r2, r3
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	4413      	add	r3, r2
 8004c20:	881b      	ldrh	r3, [r3, #0]
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	441a      	add	r2, r3
 8004c3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004c42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	f040 80ca 	bne.w	8004df6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	695a      	ldr	r2, [r3, #20]
 8004c66:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c6a:	441a      	add	r2, r3
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	69da      	ldr	r2, [r3, #28]
 8004c74:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c78:	441a      	add	r2, r3
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	6a1a      	ldr	r2, [r3, #32]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d30b      	bcc.n	8004ca2 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	6a1a      	ldr	r2, [r3, #32]
 8004c96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c9a:	1ad2      	subs	r2, r2, r3
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	621a      	str	r2, [r3, #32]
 8004ca0:	e017      	b.n	8004cd2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d108      	bne.n	8004cbc <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004caa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004cba:	e00a      	b.n	8004cd2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	785b      	ldrb	r3, [r3, #1]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d165      	bne.n	8004dac <HAL_PCD_EP_DB_Transmit+0x750>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004cf4:	4413      	add	r3, r2
 8004cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	011a      	lsls	r2, r3, #4
 8004cfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d00:	4413      	add	r3, r2
 8004d02:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004d06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d0a:	881b      	ldrh	r3, [r3, #0]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d16:	801a      	strh	r2, [r3, #0]
 8004d18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d1e:	d91d      	bls.n	8004d5c <HAL_PCD_EP_DB_Transmit+0x700>
 8004d20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d24:	095b      	lsrs	r3, r3, #5
 8004d26:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d102      	bne.n	8004d3a <HAL_PCD_EP_DB_Transmit+0x6de>
 8004d34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d36:	3b01      	subs	r3, #1
 8004d38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d3c:	881b      	ldrh	r3, [r3, #0]
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	029b      	lsls	r3, r3, #10
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d58:	801a      	strh	r2, [r3, #0]
 8004d5a:	e041      	b.n	8004de0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004d5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10a      	bne.n	8004d7a <HAL_PCD_EP_DB_Transmit+0x71e>
 8004d64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d66:	881b      	ldrh	r3, [r3, #0]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d76:	801a      	strh	r2, [r3, #0]
 8004d78:	e032      	b.n	8004de0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004d7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d7e:	085b      	lsrs	r3, r3, #1
 8004d80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d002      	beq.n	8004d94 <HAL_PCD_EP_DB_Transmit+0x738>
 8004d8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d90:	3301      	adds	r3, #1
 8004d92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	029b      	lsls	r3, r3, #10
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	4313      	orrs	r3, r2
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004da8:	801a      	strh	r2, [r3, #0]
 8004daa:	e019      	b.n	8004de0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	785b      	ldrb	r3, [r3, #1]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d115      	bne.n	8004de0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dc2:	4413      	add	r3, r2
 8004dc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	011a      	lsls	r2, r3, #4
 8004dcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dce:	4413      	add	r3, r2
 8004dd0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004dd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dde:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6818      	ldr	r0, [r3, #0]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	6959      	ldr	r1, [r3, #20]
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	895a      	ldrh	r2, [r3, #10]
 8004dec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	f004 fc3a 	bl	800966a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	4413      	add	r3, r2
 8004e04:	881b      	ldrh	r3, [r3, #0]
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e10:	82bb      	strh	r3, [r7, #20]
 8004e12:	8abb      	ldrh	r3, [r7, #20]
 8004e14:	f083 0310 	eor.w	r3, r3, #16
 8004e18:	82bb      	strh	r3, [r7, #20]
 8004e1a:	8abb      	ldrh	r3, [r7, #20]
 8004e1c:	f083 0320 	eor.w	r3, r3, #32
 8004e20:	82bb      	strh	r3, [r7, #20]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	441a      	add	r2, r3
 8004e30:	8abb      	ldrh	r3, [r7, #20]
 8004e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3790      	adds	r7, #144	@ 0x90
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	607b      	str	r3, [r7, #4]
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	817b      	strh	r3, [r7, #10]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004e62:	897b      	ldrh	r3, [r7, #10]
 8004e64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e6e:	897b      	ldrh	r3, [r7, #10]
 8004e70:	f003 0207 	and.w	r2, r3, #7
 8004e74:	4613      	mov	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	3310      	adds	r3, #16
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	4413      	add	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	e009      	b.n	8004e9a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004e86:	897a      	ldrh	r2, [r7, #10]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	4413      	add	r3, r2
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	4413      	add	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004e9a:	893b      	ldrh	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d107      	bne.n	8004eb0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	80da      	strh	r2, [r3, #6]
 8004eae:	e00b      	b.n	8004ec8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	0c1b      	lsrs	r3, r3, #16
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	371c      	adds	r7, #28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr

08004ed4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e272      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 8087 	beq.w	8005002 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ef4:	4b92      	ldr	r3, [pc, #584]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f003 030c 	and.w	r3, r3, #12
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d00c      	beq.n	8004f1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f00:	4b8f      	ldr	r3, [pc, #572]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f003 030c 	and.w	r3, r3, #12
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d112      	bne.n	8004f32 <HAL_RCC_OscConfig+0x5e>
 8004f0c:	4b8c      	ldr	r3, [pc, #560]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f18:	d10b      	bne.n	8004f32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f1a:	4b89      	ldr	r3, [pc, #548]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d06c      	beq.n	8005000 <HAL_RCC_OscConfig+0x12c>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d168      	bne.n	8005000 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e24c      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f3a:	d106      	bne.n	8004f4a <HAL_RCC_OscConfig+0x76>
 8004f3c:	4b80      	ldr	r3, [pc, #512]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a7f      	ldr	r2, [pc, #508]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f46:	6013      	str	r3, [r2, #0]
 8004f48:	e02e      	b.n	8004fa8 <HAL_RCC_OscConfig+0xd4>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10c      	bne.n	8004f6c <HAL_RCC_OscConfig+0x98>
 8004f52:	4b7b      	ldr	r3, [pc, #492]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a7a      	ldr	r2, [pc, #488]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	4b78      	ldr	r3, [pc, #480]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a77      	ldr	r2, [pc, #476]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f68:	6013      	str	r3, [r2, #0]
 8004f6a:	e01d      	b.n	8004fa8 <HAL_RCC_OscConfig+0xd4>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f74:	d10c      	bne.n	8004f90 <HAL_RCC_OscConfig+0xbc>
 8004f76:	4b72      	ldr	r3, [pc, #456]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a71      	ldr	r2, [pc, #452]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f80:	6013      	str	r3, [r2, #0]
 8004f82:	4b6f      	ldr	r3, [pc, #444]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a6e      	ldr	r2, [pc, #440]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	e00b      	b.n	8004fa8 <HAL_RCC_OscConfig+0xd4>
 8004f90:	4b6b      	ldr	r3, [pc, #428]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a6a      	ldr	r2, [pc, #424]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f9a:	6013      	str	r3, [r2, #0]
 8004f9c:	4b68      	ldr	r3, [pc, #416]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a67      	ldr	r2, [pc, #412]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fa6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d013      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb0:	f7fd fa86 	bl	80024c0 <HAL_GetTick>
 8004fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb6:	e008      	b.n	8004fca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fb8:	f7fd fa82 	bl	80024c0 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b64      	cmp	r3, #100	@ 0x64
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e200      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fca:	4b5d      	ldr	r3, [pc, #372]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d0f0      	beq.n	8004fb8 <HAL_RCC_OscConfig+0xe4>
 8004fd6:	e014      	b.n	8005002 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fd8:	f7fd fa72 	bl	80024c0 <HAL_GetTick>
 8004fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fde:	e008      	b.n	8004ff2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe0:	f7fd fa6e 	bl	80024c0 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b64      	cmp	r3, #100	@ 0x64
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e1ec      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ff2:	4b53      	ldr	r3, [pc, #332]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d1f0      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x10c>
 8004ffe:	e000      	b.n	8005002 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d063      	beq.n	80050d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800500e:	4b4c      	ldr	r3, [pc, #304]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f003 030c 	and.w	r3, r3, #12
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00b      	beq.n	8005032 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800501a:	4b49      	ldr	r3, [pc, #292]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f003 030c 	and.w	r3, r3, #12
 8005022:	2b08      	cmp	r3, #8
 8005024:	d11c      	bne.n	8005060 <HAL_RCC_OscConfig+0x18c>
 8005026:	4b46      	ldr	r3, [pc, #280]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d116      	bne.n	8005060 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005032:	4b43      	ldr	r3, [pc, #268]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d005      	beq.n	800504a <HAL_RCC_OscConfig+0x176>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d001      	beq.n	800504a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e1c0      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800504a:	4b3d      	ldr	r3, [pc, #244]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	4939      	ldr	r1, [pc, #228]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 800505a:	4313      	orrs	r3, r2
 800505c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800505e:	e03a      	b.n	80050d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d020      	beq.n	80050aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005068:	4b36      	ldr	r3, [pc, #216]	@ (8005144 <HAL_RCC_OscConfig+0x270>)
 800506a:	2201      	movs	r2, #1
 800506c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506e:	f7fd fa27 	bl	80024c0 <HAL_GetTick>
 8005072:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005074:	e008      	b.n	8005088 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005076:	f7fd fa23 	bl	80024c0 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b02      	cmp	r3, #2
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e1a1      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005088:	4b2d      	ldr	r3, [pc, #180]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0f0      	beq.n	8005076 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005094:	4b2a      	ldr	r3, [pc, #168]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	4927      	ldr	r1, [pc, #156]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	600b      	str	r3, [r1, #0]
 80050a8:	e015      	b.n	80050d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050aa:	4b26      	ldr	r3, [pc, #152]	@ (8005144 <HAL_RCC_OscConfig+0x270>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b0:	f7fd fa06 	bl	80024c0 <HAL_GetTick>
 80050b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050b6:	e008      	b.n	80050ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b8:	f7fd fa02 	bl	80024c0 <HAL_GetTick>
 80050bc:	4602      	mov	r2, r0
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d901      	bls.n	80050ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e180      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1f0      	bne.n	80050b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 0308 	and.w	r3, r3, #8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d03a      	beq.n	8005158 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d019      	beq.n	800511e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050ea:	4b17      	ldr	r3, [pc, #92]	@ (8005148 <HAL_RCC_OscConfig+0x274>)
 80050ec:	2201      	movs	r2, #1
 80050ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050f0:	f7fd f9e6 	bl	80024c0 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050f8:	f7fd f9e2 	bl	80024c0 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e160      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800510a:	4b0d      	ldr	r3, [pc, #52]	@ (8005140 <HAL_RCC_OscConfig+0x26c>)
 800510c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d0f0      	beq.n	80050f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005116:	2001      	movs	r0, #1
 8005118:	f000 fa9c 	bl	8005654 <RCC_Delay>
 800511c:	e01c      	b.n	8005158 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800511e:	4b0a      	ldr	r3, [pc, #40]	@ (8005148 <HAL_RCC_OscConfig+0x274>)
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005124:	f7fd f9cc 	bl	80024c0 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512a:	e00f      	b.n	800514c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800512c:	f7fd f9c8 	bl	80024c0 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d908      	bls.n	800514c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e146      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
 800513e:	bf00      	nop
 8005140:	40021000 	.word	0x40021000
 8005144:	42420000 	.word	0x42420000
 8005148:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800514c:	4b92      	ldr	r3, [pc, #584]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1e9      	bne.n	800512c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80a6 	beq.w	80052b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005166:	2300      	movs	r3, #0
 8005168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800516a:	4b8b      	ldr	r3, [pc, #556]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10d      	bne.n	8005192 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005176:	4b88      	ldr	r3, [pc, #544]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005178:	69db      	ldr	r3, [r3, #28]
 800517a:	4a87      	ldr	r2, [pc, #540]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800517c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005180:	61d3      	str	r3, [r2, #28]
 8005182:	4b85      	ldr	r3, [pc, #532]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800518a:	60bb      	str	r3, [r7, #8]
 800518c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800518e:	2301      	movs	r3, #1
 8005190:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005192:	4b82      	ldr	r3, [pc, #520]	@ (800539c <HAL_RCC_OscConfig+0x4c8>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800519a:	2b00      	cmp	r3, #0
 800519c:	d118      	bne.n	80051d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800519e:	4b7f      	ldr	r3, [pc, #508]	@ (800539c <HAL_RCC_OscConfig+0x4c8>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a7e      	ldr	r2, [pc, #504]	@ (800539c <HAL_RCC_OscConfig+0x4c8>)
 80051a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051aa:	f7fd f989 	bl	80024c0 <HAL_GetTick>
 80051ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b0:	e008      	b.n	80051c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051b2:	f7fd f985 	bl	80024c0 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b64      	cmp	r3, #100	@ 0x64
 80051be:	d901      	bls.n	80051c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e103      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051c4:	4b75      	ldr	r3, [pc, #468]	@ (800539c <HAL_RCC_OscConfig+0x4c8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0f0      	beq.n	80051b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d106      	bne.n	80051e6 <HAL_RCC_OscConfig+0x312>
 80051d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80051de:	f043 0301 	orr.w	r3, r3, #1
 80051e2:	6213      	str	r3, [r2, #32]
 80051e4:	e02d      	b.n	8005242 <HAL_RCC_OscConfig+0x36e>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10c      	bne.n	8005208 <HAL_RCC_OscConfig+0x334>
 80051ee:	4b6a      	ldr	r3, [pc, #424]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	4a69      	ldr	r2, [pc, #420]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80051f4:	f023 0301 	bic.w	r3, r3, #1
 80051f8:	6213      	str	r3, [r2, #32]
 80051fa:	4b67      	ldr	r3, [pc, #412]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	4a66      	ldr	r2, [pc, #408]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005200:	f023 0304 	bic.w	r3, r3, #4
 8005204:	6213      	str	r3, [r2, #32]
 8005206:	e01c      	b.n	8005242 <HAL_RCC_OscConfig+0x36e>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	2b05      	cmp	r3, #5
 800520e:	d10c      	bne.n	800522a <HAL_RCC_OscConfig+0x356>
 8005210:	4b61      	ldr	r3, [pc, #388]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005212:	6a1b      	ldr	r3, [r3, #32]
 8005214:	4a60      	ldr	r2, [pc, #384]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005216:	f043 0304 	orr.w	r3, r3, #4
 800521a:	6213      	str	r3, [r2, #32]
 800521c:	4b5e      	ldr	r3, [pc, #376]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	4a5d      	ldr	r2, [pc, #372]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	6213      	str	r3, [r2, #32]
 8005228:	e00b      	b.n	8005242 <HAL_RCC_OscConfig+0x36e>
 800522a:	4b5b      	ldr	r3, [pc, #364]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	4a5a      	ldr	r2, [pc, #360]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005230:	f023 0301 	bic.w	r3, r3, #1
 8005234:	6213      	str	r3, [r2, #32]
 8005236:	4b58      	ldr	r3, [pc, #352]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	4a57      	ldr	r2, [pc, #348]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800523c:	f023 0304 	bic.w	r3, r3, #4
 8005240:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d015      	beq.n	8005276 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800524a:	f7fd f939 	bl	80024c0 <HAL_GetTick>
 800524e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005250:	e00a      	b.n	8005268 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005252:	f7fd f935 	bl	80024c0 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005260:	4293      	cmp	r3, r2
 8005262:	d901      	bls.n	8005268 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e0b1      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005268:	4b4b      	ldr	r3, [pc, #300]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d0ee      	beq.n	8005252 <HAL_RCC_OscConfig+0x37e>
 8005274:	e014      	b.n	80052a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005276:	f7fd f923 	bl	80024c0 <HAL_GetTick>
 800527a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800527c:	e00a      	b.n	8005294 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800527e:	f7fd f91f 	bl	80024c0 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800528c:	4293      	cmp	r3, r2
 800528e:	d901      	bls.n	8005294 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e09b      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005294:	4b40      	ldr	r3, [pc, #256]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1ee      	bne.n	800527e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052a0:	7dfb      	ldrb	r3, [r7, #23]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d105      	bne.n	80052b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a6:	4b3c      	ldr	r3, [pc, #240]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	4a3b      	ldr	r2, [pc, #236]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80052ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	69db      	ldr	r3, [r3, #28]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 8087 	beq.w	80053ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052bc:	4b36      	ldr	r3, [pc, #216]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f003 030c 	and.w	r3, r3, #12
 80052c4:	2b08      	cmp	r3, #8
 80052c6:	d061      	beq.n	800538c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d146      	bne.n	800535e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d0:	4b33      	ldr	r3, [pc, #204]	@ (80053a0 <HAL_RCC_OscConfig+0x4cc>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d6:	f7fd f8f3 	bl	80024c0 <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052dc:	e008      	b.n	80052f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052de:	f7fd f8ef 	bl	80024c0 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e06d      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052f0:	4b29      	ldr	r3, [pc, #164]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1f0      	bne.n	80052de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a1b      	ldr	r3, [r3, #32]
 8005300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005304:	d108      	bne.n	8005318 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005306:	4b24      	ldr	r3, [pc, #144]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	4921      	ldr	r1, [pc, #132]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005314:	4313      	orrs	r3, r2
 8005316:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005318:	4b1f      	ldr	r3, [pc, #124]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a19      	ldr	r1, [r3, #32]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005328:	430b      	orrs	r3, r1
 800532a:	491b      	ldr	r1, [pc, #108]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 800532c:	4313      	orrs	r3, r2
 800532e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005330:	4b1b      	ldr	r3, [pc, #108]	@ (80053a0 <HAL_RCC_OscConfig+0x4cc>)
 8005332:	2201      	movs	r2, #1
 8005334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005336:	f7fd f8c3 	bl	80024c0 <HAL_GetTick>
 800533a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800533e:	f7fd f8bf 	bl	80024c0 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e03d      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005350:	4b11      	ldr	r3, [pc, #68]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0f0      	beq.n	800533e <HAL_RCC_OscConfig+0x46a>
 800535c:	e035      	b.n	80053ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535e:	4b10      	ldr	r3, [pc, #64]	@ (80053a0 <HAL_RCC_OscConfig+0x4cc>)
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005364:	f7fd f8ac 	bl	80024c0 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800536a:	e008      	b.n	800537e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800536c:	f7fd f8a8 	bl	80024c0 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b02      	cmp	r3, #2
 8005378:	d901      	bls.n	800537e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e026      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800537e:	4b06      	ldr	r3, [pc, #24]	@ (8005398 <HAL_RCC_OscConfig+0x4c4>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1f0      	bne.n	800536c <HAL_RCC_OscConfig+0x498>
 800538a:	e01e      	b.n	80053ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d107      	bne.n	80053a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e019      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
 8005398:	40021000 	.word	0x40021000
 800539c:	40007000 	.word	0x40007000
 80053a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053a4:	4b0b      	ldr	r3, [pc, #44]	@ (80053d4 <HAL_RCC_OscConfig+0x500>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d106      	bne.n	80053c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d001      	beq.n	80053ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e000      	b.n	80053cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3718      	adds	r7, #24
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40021000 	.word	0x40021000

080053d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0d0      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053ec:	4b6a      	ldr	r3, [pc, #424]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d910      	bls.n	800541c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053fa:	4b67      	ldr	r3, [pc, #412]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f023 0207 	bic.w	r2, r3, #7
 8005402:	4965      	ldr	r1, [pc, #404]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	4313      	orrs	r3, r2
 8005408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800540a:	4b63      	ldr	r3, [pc, #396]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0307 	and.w	r3, r3, #7
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	429a      	cmp	r2, r3
 8005416:	d001      	beq.n	800541c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e0b8      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d020      	beq.n	800546a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b00      	cmp	r3, #0
 8005432:	d005      	beq.n	8005440 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005434:	4b59      	ldr	r3, [pc, #356]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	4a58      	ldr	r2, [pc, #352]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 800543a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800543e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0308 	and.w	r3, r3, #8
 8005448:	2b00      	cmp	r3, #0
 800544a:	d005      	beq.n	8005458 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800544c:	4b53      	ldr	r3, [pc, #332]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	4a52      	ldr	r2, [pc, #328]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005452:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005456:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005458:	4b50      	ldr	r3, [pc, #320]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	494d      	ldr	r1, [pc, #308]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005466:	4313      	orrs	r3, r2
 8005468:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b00      	cmp	r3, #0
 8005474:	d040      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d107      	bne.n	800548e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800547e:	4b47      	ldr	r3, [pc, #284]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d115      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e07f      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	2b02      	cmp	r3, #2
 8005494:	d107      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005496:	4b41      	ldr	r3, [pc, #260]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d109      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e073      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054a6:	4b3d      	ldr	r3, [pc, #244]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e06b      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054b6:	4b39      	ldr	r3, [pc, #228]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f023 0203 	bic.w	r2, r3, #3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	4936      	ldr	r1, [pc, #216]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054c8:	f7fc fffa 	bl	80024c0 <HAL_GetTick>
 80054cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ce:	e00a      	b.n	80054e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054d0:	f7fc fff6 	bl	80024c0 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054de:	4293      	cmp	r3, r2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e053      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054e6:	4b2d      	ldr	r3, [pc, #180]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f003 020c 	and.w	r2, r3, #12
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d1eb      	bne.n	80054d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054f8:	4b27      	ldr	r3, [pc, #156]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	429a      	cmp	r2, r3
 8005504:	d210      	bcs.n	8005528 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005506:	4b24      	ldr	r3, [pc, #144]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f023 0207 	bic.w	r2, r3, #7
 800550e:	4922      	ldr	r1, [pc, #136]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	4313      	orrs	r3, r2
 8005514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005516:	4b20      	ldr	r3, [pc, #128]	@ (8005598 <HAL_RCC_ClockConfig+0x1c0>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0307 	and.w	r3, r3, #7
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	429a      	cmp	r2, r3
 8005522:	d001      	beq.n	8005528 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e032      	b.n	800558e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b00      	cmp	r3, #0
 8005532:	d008      	beq.n	8005546 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005534:	4b19      	ldr	r3, [pc, #100]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	4916      	ldr	r1, [pc, #88]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005542:	4313      	orrs	r3, r2
 8005544:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0308 	and.w	r3, r3, #8
 800554e:	2b00      	cmp	r3, #0
 8005550:	d009      	beq.n	8005566 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005552:	4b12      	ldr	r3, [pc, #72]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	490e      	ldr	r1, [pc, #56]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 8005562:	4313      	orrs	r3, r2
 8005564:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005566:	f000 f821 	bl	80055ac <HAL_RCC_GetSysClockFreq>
 800556a:	4602      	mov	r2, r0
 800556c:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <HAL_RCC_ClockConfig+0x1c4>)
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	091b      	lsrs	r3, r3, #4
 8005572:	f003 030f 	and.w	r3, r3, #15
 8005576:	490a      	ldr	r1, [pc, #40]	@ (80055a0 <HAL_RCC_ClockConfig+0x1c8>)
 8005578:	5ccb      	ldrb	r3, [r1, r3]
 800557a:	fa22 f303 	lsr.w	r3, r2, r3
 800557e:	4a09      	ldr	r2, [pc, #36]	@ (80055a4 <HAL_RCC_ClockConfig+0x1cc>)
 8005580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005582:	4b09      	ldr	r3, [pc, #36]	@ (80055a8 <HAL_RCC_ClockConfig+0x1d0>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f7fc ff58 	bl	800243c <HAL_InitTick>

  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	40022000 	.word	0x40022000
 800559c:	40021000 	.word	0x40021000
 80055a0:	0800f450 	.word	0x0800f450
 80055a4:	20000000 	.word	0x20000000
 80055a8:	20000004 	.word	0x20000004

080055ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b087      	sub	sp, #28
 80055b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	60fb      	str	r3, [r7, #12]
 80055b6:	2300      	movs	r3, #0
 80055b8:	60bb      	str	r3, [r7, #8]
 80055ba:	2300      	movs	r3, #0
 80055bc:	617b      	str	r3, [r7, #20]
 80055be:	2300      	movs	r3, #0
 80055c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80055c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x94>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f003 030c 	and.w	r3, r3, #12
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d002      	beq.n	80055dc <HAL_RCC_GetSysClockFreq+0x30>
 80055d6:	2b08      	cmp	r3, #8
 80055d8:	d003      	beq.n	80055e2 <HAL_RCC_GetSysClockFreq+0x36>
 80055da:	e027      	b.n	800562c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055dc:	4b19      	ldr	r3, [pc, #100]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x98>)
 80055de:	613b      	str	r3, [r7, #16]
      break;
 80055e0:	e027      	b.n	8005632 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	0c9b      	lsrs	r3, r3, #18
 80055e6:	f003 030f 	and.w	r3, r3, #15
 80055ea:	4a17      	ldr	r2, [pc, #92]	@ (8005648 <HAL_RCC_GetSysClockFreq+0x9c>)
 80055ec:	5cd3      	ldrb	r3, [r2, r3]
 80055ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d010      	beq.n	800561c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055fa:	4b11      	ldr	r3, [pc, #68]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x94>)
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	0c5b      	lsrs	r3, r3, #17
 8005600:	f003 0301 	and.w	r3, r3, #1
 8005604:	4a11      	ldr	r2, [pc, #68]	@ (800564c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005606:	5cd3      	ldrb	r3, [r2, r3]
 8005608:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a0d      	ldr	r2, [pc, #52]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x98>)
 800560e:	fb03 f202 	mul.w	r2, r3, r2
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	fbb2 f3f3 	udiv	r3, r2, r3
 8005618:	617b      	str	r3, [r7, #20]
 800561a:	e004      	b.n	8005626 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a0c      	ldr	r2, [pc, #48]	@ (8005650 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005620:	fb02 f303 	mul.w	r3, r2, r3
 8005624:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	613b      	str	r3, [r7, #16]
      break;
 800562a:	e002      	b.n	8005632 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800562c:	4b05      	ldr	r3, [pc, #20]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x98>)
 800562e:	613b      	str	r3, [r7, #16]
      break;
 8005630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005632:	693b      	ldr	r3, [r7, #16]
}
 8005634:	4618      	mov	r0, r3
 8005636:	371c      	adds	r7, #28
 8005638:	46bd      	mov	sp, r7
 800563a:	bc80      	pop	{r7}
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	40021000 	.word	0x40021000
 8005644:	007a1200 	.word	0x007a1200
 8005648:	0800f460 	.word	0x0800f460
 800564c:	0800f470 	.word	0x0800f470
 8005650:	003d0900 	.word	0x003d0900

08005654 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800565c:	4b0a      	ldr	r3, [pc, #40]	@ (8005688 <RCC_Delay+0x34>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0a      	ldr	r2, [pc, #40]	@ (800568c <RCC_Delay+0x38>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	0a5b      	lsrs	r3, r3, #9
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	fb02 f303 	mul.w	r3, r2, r3
 800566e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005670:	bf00      	nop
  }
  while (Delay --);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	1e5a      	subs	r2, r3, #1
 8005676:	60fa      	str	r2, [r7, #12]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1f9      	bne.n	8005670 <RCC_Delay+0x1c>
}
 800567c:	bf00      	nop
 800567e:	bf00      	nop
 8005680:	3714      	adds	r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	bc80      	pop	{r7}
 8005686:	4770      	bx	lr
 8005688:	20000000 	.word	0x20000000
 800568c:	10624dd3 	.word	0x10624dd3

08005690 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005698:	2300      	movs	r3, #0
 800569a:	613b      	str	r3, [r7, #16]
 800569c:	2300      	movs	r3, #0
 800569e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d07d      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80056ac:	2300      	movs	r3, #0
 80056ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056b0:	4b4f      	ldr	r3, [pc, #316]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10d      	bne.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056bc:	4b4c      	ldr	r3, [pc, #304]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	4a4b      	ldr	r2, [pc, #300]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056c6:	61d3      	str	r3, [r2, #28]
 80056c8:	4b49      	ldr	r3, [pc, #292]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d0:	60bb      	str	r3, [r7, #8]
 80056d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056d4:	2301      	movs	r3, #1
 80056d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056d8:	4b46      	ldr	r3, [pc, #280]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d118      	bne.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056e4:	4b43      	ldr	r3, [pc, #268]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a42      	ldr	r2, [pc, #264]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056f0:	f7fc fee6 	bl	80024c0 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056f6:	e008      	b.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f8:	f7fc fee2 	bl	80024c0 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b64      	cmp	r3, #100	@ 0x64
 8005704:	d901      	bls.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e06d      	b.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800570a:	4b3a      	ldr	r3, [pc, #232]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005716:	4b36      	ldr	r3, [pc, #216]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800571e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d02e      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	429a      	cmp	r2, r3
 8005732:	d027      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005734:	4b2e      	ldr	r3, [pc, #184]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800573c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800573e:	4b2e      	ldr	r3, [pc, #184]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005740:	2201      	movs	r2, #1
 8005742:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005744:	4b2c      	ldr	r3, [pc, #176]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005746:	2200      	movs	r2, #0
 8005748:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800574a:	4a29      	ldr	r2, [pc, #164]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d014      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800575a:	f7fc feb1 	bl	80024c0 <HAL_GetTick>
 800575e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005760:	e00a      	b.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005762:	f7fc fead 	bl	80024c0 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005770:	4293      	cmp	r3, r2
 8005772:	d901      	bls.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e036      	b.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005778:	4b1d      	ldr	r3, [pc, #116]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0ee      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005784:	4b1a      	ldr	r3, [pc, #104]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	4917      	ldr	r1, [pc, #92]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005792:	4313      	orrs	r3, r2
 8005794:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005796:	7dfb      	ldrb	r3, [r7, #23]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800579c:	4b14      	ldr	r3, [pc, #80]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	4a13      	ldr	r2, [pc, #76]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d008      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057b4:	4b0e      	ldr	r3, [pc, #56]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	490b      	ldr	r1, [pc, #44]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0310 	and.w	r3, r3, #16
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d008      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057d2:	4b07      	ldr	r3, [pc, #28]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	4904      	ldr	r1, [pc, #16]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3718      	adds	r7, #24
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	40021000 	.word	0x40021000
 80057f4:	40007000 	.word	0x40007000
 80057f8:	42420440 	.word	0x42420440

080057fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d101      	bne.n	800580e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e076      	b.n	80058fc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005812:	2b00      	cmp	r3, #0
 8005814:	d108      	bne.n	8005828 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800581e:	d009      	beq.n	8005834 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	61da      	str	r2, [r3, #28]
 8005826:	e005      	b.n	8005834 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d106      	bne.n	8005854 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f7fc fb3a 	bl	8001ec8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800586a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800587c:	431a      	orrs	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005886:	431a      	orrs	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	431a      	orrs	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058a4:	431a      	orrs	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058ae:	431a      	orrs	r2, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a1b      	ldr	r3, [r3, #32]
 80058b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b8:	ea42 0103 	orr.w	r1, r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	430a      	orrs	r2, r1
 80058ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	0c1a      	lsrs	r2, r3, #16
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f002 0204 	and.w	r2, r2, #4
 80058da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	69da      	ldr	r2, [r3, #28]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3708      	adds	r7, #8
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b088      	sub	sp, #32
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	099b      	lsrs	r3, r3, #6
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10f      	bne.n	8005948 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00a      	beq.n	8005948 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	099b      	lsrs	r3, r3, #6
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d004      	beq.n	8005948 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	4798      	blx	r3
    return;
 8005946:	e0be      	b.n	8005ac6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	085b      	lsrs	r3, r3, #1
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00a      	beq.n	800596a <HAL_SPI_IRQHandler+0x66>
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	09db      	lsrs	r3, r3, #7
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b00      	cmp	r3, #0
 800595e:	d004      	beq.n	800596a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	4798      	blx	r3
    return;
 8005968:	e0ad      	b.n	8005ac6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	095b      	lsrs	r3, r3, #5
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d106      	bne.n	8005984 <HAL_SPI_IRQHandler+0x80>
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	099b      	lsrs	r3, r3, #6
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 80a1 	beq.w	8005ac6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	095b      	lsrs	r3, r3, #5
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 809a 	beq.w	8005ac6 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	099b      	lsrs	r3, r3, #6
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d023      	beq.n	80059e6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b03      	cmp	r3, #3
 80059a8:	d011      	beq.n	80059ce <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ae:	f043 0204 	orr.w	r2, r3, #4
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059b6:	2300      	movs	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	617b      	str	r3, [r7, #20]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	617b      	str	r3, [r7, #20]
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	e00b      	b.n	80059e6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059ce:	2300      	movs	r3, #0
 80059d0:	613b      	str	r3, [r7, #16]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	613b      	str	r3, [r7, #16]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	693b      	ldr	r3, [r7, #16]
        return;
 80059e4:	e06f      	b.n	8005ac6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	095b      	lsrs	r3, r3, #5
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d014      	beq.n	8005a1c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f6:	f043 0201 	orr.w	r2, r3, #1
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a18:	601a      	str	r2, [r3, #0]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d04f      	beq.n	8005ac4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a32:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d104      	bne.n	8005a50 <HAL_SPI_IRQHandler+0x14c>
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d034      	beq.n	8005aba <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685a      	ldr	r2, [r3, #4]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f022 0203 	bic.w	r2, r2, #3
 8005a5e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d011      	beq.n	8005a8c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a6c:	4a17      	ldr	r2, [pc, #92]	@ (8005acc <HAL_SPI_IRQHandler+0x1c8>)
 8005a6e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fd f983 	bl	8002d80 <HAL_DMA_Abort_IT>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d005      	beq.n	8005a8c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a84:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d016      	beq.n	8005ac2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a98:	4a0c      	ldr	r2, [pc, #48]	@ (8005acc <HAL_SPI_IRQHandler+0x1c8>)
 8005a9a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7fd f96d 	bl	8002d80 <HAL_DMA_Abort_IT>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005ab8:	e003      	b.n	8005ac2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f808 	bl	8005ad0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005ac0:	e000      	b.n	8005ac4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8005ac2:	bf00      	nop
    return;
 8005ac4:	bf00      	nop
  }
}
 8005ac6:	3720      	adds	r7, #32
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	08005ae3 	.word	0x08005ae3

08005ad0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bc80      	pop	{r7}
 8005ae0:	4770      	bx	lr

08005ae2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b084      	sub	sp, #16
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aee:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f7ff ffe7 	bl	8005ad0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b02:	bf00      	nop
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b082      	sub	sp, #8
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e041      	b.n	8005ba0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d106      	bne.n	8005b36 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7fc fa73 	bl	800201c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2202      	movs	r2, #2
 8005b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	3304      	adds	r3, #4
 8005b46:	4619      	mov	r1, r3
 8005b48:	4610      	mov	r0, r2
 8005b4a:	f000 fca1 	bl	8006490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d001      	beq.n	8005bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e03a      	b.n	8005c36 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f042 0201 	orr.w	r2, r2, #1
 8005bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a18      	ldr	r2, [pc, #96]	@ (8005c40 <HAL_TIM_Base_Start_IT+0x98>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00e      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x58>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bea:	d009      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x58>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a14      	ldr	r2, [pc, #80]	@ (8005c44 <HAL_TIM_Base_Start_IT+0x9c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d004      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x58>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a13      	ldr	r2, [pc, #76]	@ (8005c48 <HAL_TIM_Base_Start_IT+0xa0>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d111      	bne.n	8005c24 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2b06      	cmp	r3, #6
 8005c10:	d010      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0201 	orr.w	r2, r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c22:	e007      	b.n	8005c34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr
 8005c40:	40012c00 	.word	0x40012c00
 8005c44:	40000400 	.word	0x40000400
 8005c48:	40000800 	.word	0x40000800

08005c4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e041      	b.n	8005ce2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d106      	bne.n	8005c78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f839 	bl	8005cea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	3304      	adds	r3, #4
 8005c88:	4619      	mov	r1, r3
 8005c8a:	4610      	mov	r0, r2
 8005c8c:	f000 fc00 	bl	8006490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b083      	sub	sp, #12
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005cf2:	bf00      	nop
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bc80      	pop	{r7}
 8005cfa:	4770      	bx	lr

08005cfc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e041      	b.n	8005d92 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d106      	bne.n	8005d28 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f839 	bl	8005d9a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	3304      	adds	r3, #4
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4610      	mov	r0, r2
 8005d3c:	f000 fba8 	bl	8006490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	b083      	sub	sp, #12
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005da2:	bf00      	nop
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bc80      	pop	{r7}
 8005daa:	4770      	bx	lr

08005dac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d020      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01b      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0202 	mvn.w	r2, #2
 8005de0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	f003 0303 	and.w	r3, r3, #3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7fb fa34 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fb2b 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 fb31 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f003 0304 	and.w	r3, r3, #4
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d020      	beq.n	8005e5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d01b      	beq.n	8005e5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f06f 0204 	mvn.w	r2, #4
 8005e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2202      	movs	r2, #2
 8005e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7fb fa0e 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 8005e48:	e005      	b.n	8005e56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 fb05 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fb0b 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d020      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d01b      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f06f 0208 	mvn.w	r2, #8
 8005e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2204      	movs	r2, #4
 8005e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	f003 0303 	and.w	r3, r3, #3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7fb f9e8 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 8005e94:	e005      	b.n	8005ea2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fadf 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 fae5 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f003 0310 	and.w	r3, r3, #16
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d020      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01b      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f06f 0210 	mvn.w	r2, #16
 8005ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2208      	movs	r2, #8
 8005eca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d003      	beq.n	8005ee2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7fb f9c2 	bl	8001264 <HAL_TIM_IC_CaptureCallback>
 8005ee0:	e005      	b.n	8005eee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fab9 	bl	800645a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fabf 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00c      	beq.n	8005f18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d007      	beq.n	8005f18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0201 	mvn.w	r2, #1
 8005f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7fb fa34 	bl	8001380 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00c      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d007      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f001 f88d 	bl	8007056 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00c      	beq.n	8005f60 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d007      	beq.n	8005f60 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa8f 	bl	800647e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00c      	beq.n	8005f84 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f003 0320 	and.w	r3, r3, #32
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d007      	beq.n	8005f84 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f06f 0220 	mvn.w	r2, #32
 8005f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f001 f860 	bl	8007044 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f84:	bf00      	nop
 8005f86:	3710      	adds	r7, #16
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d101      	bne.n	8005faa <HAL_TIM_IC_ConfigChannel+0x1e>
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	e088      	b.n	80060bc <HAL_TIM_IC_ConfigChannel+0x130>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d11b      	bne.n	8005ff0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005fc8:	f000 fcea 	bl	80069a0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	699a      	ldr	r2, [r3, #24]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 020c 	bic.w	r2, r2, #12
 8005fda:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6999      	ldr	r1, [r3, #24]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	689a      	ldr	r2, [r3, #8]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	619a      	str	r2, [r3, #24]
 8005fee:	e060      	b.n	80060b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b04      	cmp	r3, #4
 8005ff4:	d11c      	bne.n	8006030 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006006:	f000 fd53 	bl	8006ab0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699a      	ldr	r2, [r3, #24]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006018:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6999      	ldr	r1, [r3, #24]
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	021a      	lsls	r2, r3, #8
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	430a      	orrs	r2, r1
 800602c:	619a      	str	r2, [r3, #24]
 800602e:	e040      	b.n	80060b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b08      	cmp	r3, #8
 8006034:	d11b      	bne.n	800606e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006046:	f000 fd9e 	bl	8006b86 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	69da      	ldr	r2, [r3, #28]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 020c 	bic.w	r2, r2, #12
 8006058:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	69d9      	ldr	r1, [r3, #28]
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	689a      	ldr	r2, [r3, #8]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	61da      	str	r2, [r3, #28]
 800606c:	e021      	b.n	80060b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b0c      	cmp	r3, #12
 8006072:	d11c      	bne.n	80060ae <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006084:	f000 fdba 	bl	8006bfc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	69da      	ldr	r2, [r3, #28]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006096:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	69d9      	ldr	r1, [r3, #28]
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	021a      	lsls	r2, r3, #8
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	61da      	str	r2, [r3, #28]
 80060ac:	e001      	b.n	80060b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d101      	bne.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060de:	2302      	movs	r3, #2
 80060e0:	e0ae      	b.n	8006240 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b0c      	cmp	r3, #12
 80060ee:	f200 809f 	bhi.w	8006230 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060f2:	a201      	add	r2, pc, #4	@ (adr r2, 80060f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f8:	0800612d 	.word	0x0800612d
 80060fc:	08006231 	.word	0x08006231
 8006100:	08006231 	.word	0x08006231
 8006104:	08006231 	.word	0x08006231
 8006108:	0800616d 	.word	0x0800616d
 800610c:	08006231 	.word	0x08006231
 8006110:	08006231 	.word	0x08006231
 8006114:	08006231 	.word	0x08006231
 8006118:	080061af 	.word	0x080061af
 800611c:	08006231 	.word	0x08006231
 8006120:	08006231 	.word	0x08006231
 8006124:	08006231 	.word	0x08006231
 8006128:	080061ef 	.word	0x080061ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68b9      	ldr	r1, [r7, #8]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fa1a 	bl	800656c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	699a      	ldr	r2, [r3, #24]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0208 	orr.w	r2, r2, #8
 8006146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	699a      	ldr	r2, [r3, #24]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0204 	bic.w	r2, r2, #4
 8006156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6999      	ldr	r1, [r3, #24]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	691a      	ldr	r2, [r3, #16]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	619a      	str	r2, [r3, #24]
      break;
 800616a:	e064      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68b9      	ldr	r1, [r7, #8]
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fa60 	bl	8006638 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699a      	ldr	r2, [r3, #24]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699a      	ldr	r2, [r3, #24]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6999      	ldr	r1, [r3, #24]
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	021a      	lsls	r2, r3, #8
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	619a      	str	r2, [r3, #24]
      break;
 80061ac:	e043      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68b9      	ldr	r1, [r7, #8]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f000 faa9 	bl	800670c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69da      	ldr	r2, [r3, #28]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0208 	orr.w	r2, r2, #8
 80061c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	69da      	ldr	r2, [r3, #28]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0204 	bic.w	r2, r2, #4
 80061d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	69d9      	ldr	r1, [r3, #28]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	691a      	ldr	r2, [r3, #16]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	61da      	str	r2, [r3, #28]
      break;
 80061ec:	e023      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 faf3 	bl	80067e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69da      	ldr	r2, [r3, #28]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69da      	ldr	r2, [r3, #28]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69d9      	ldr	r1, [r3, #28]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	021a      	lsls	r2, r3, #8
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	61da      	str	r2, [r3, #28]
      break;
 800622e:	e002      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	75fb      	strb	r3, [r7, #23]
      break;
 8006234:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800623e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3718      	adds	r7, #24
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006252:	2300      	movs	r3, #0
 8006254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800625c:	2b01      	cmp	r3, #1
 800625e:	d101      	bne.n	8006264 <HAL_TIM_ConfigClockSource+0x1c>
 8006260:	2302      	movs	r3, #2
 8006262:	e0b4      	b.n	80063ce <HAL_TIM_ConfigClockSource+0x186>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800628a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800629c:	d03e      	beq.n	800631c <HAL_TIM_ConfigClockSource+0xd4>
 800629e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062a2:	f200 8087 	bhi.w	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062aa:	f000 8086 	beq.w	80063ba <HAL_TIM_ConfigClockSource+0x172>
 80062ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062b2:	d87f      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062b4:	2b70      	cmp	r3, #112	@ 0x70
 80062b6:	d01a      	beq.n	80062ee <HAL_TIM_ConfigClockSource+0xa6>
 80062b8:	2b70      	cmp	r3, #112	@ 0x70
 80062ba:	d87b      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062bc:	2b60      	cmp	r3, #96	@ 0x60
 80062be:	d050      	beq.n	8006362 <HAL_TIM_ConfigClockSource+0x11a>
 80062c0:	2b60      	cmp	r3, #96	@ 0x60
 80062c2:	d877      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062c4:	2b50      	cmp	r3, #80	@ 0x50
 80062c6:	d03c      	beq.n	8006342 <HAL_TIM_ConfigClockSource+0xfa>
 80062c8:	2b50      	cmp	r3, #80	@ 0x50
 80062ca:	d873      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062cc:	2b40      	cmp	r3, #64	@ 0x40
 80062ce:	d058      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x13a>
 80062d0:	2b40      	cmp	r3, #64	@ 0x40
 80062d2:	d86f      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062d4:	2b30      	cmp	r3, #48	@ 0x30
 80062d6:	d064      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062d8:	2b30      	cmp	r3, #48	@ 0x30
 80062da:	d86b      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062dc:	2b20      	cmp	r3, #32
 80062de:	d060      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d867      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d05c      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062e8:	2b10      	cmp	r3, #16
 80062ea:	d05a      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062ec:	e062      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062fe:	f000 fcd3 	bl	8006ca8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006310:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	609a      	str	r2, [r3, #8]
      break;
 800631a:	e04f      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800632c:	f000 fcbc 	bl	8006ca8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800633e:	609a      	str	r2, [r3, #8]
      break;
 8006340:	e03c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800634e:	461a      	mov	r2, r3
 8006350:	f000 fb80 	bl	8006a54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2150      	movs	r1, #80	@ 0x50
 800635a:	4618      	mov	r0, r3
 800635c:	f000 fc8a 	bl	8006c74 <TIM_ITRx_SetConfig>
      break;
 8006360:	e02c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800636e:	461a      	mov	r2, r3
 8006370:	f000 fbda 	bl	8006b28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2160      	movs	r1, #96	@ 0x60
 800637a:	4618      	mov	r0, r3
 800637c:	f000 fc7a 	bl	8006c74 <TIM_ITRx_SetConfig>
      break;
 8006380:	e01c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800638e:	461a      	mov	r2, r3
 8006390:	f000 fb60 	bl	8006a54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2140      	movs	r1, #64	@ 0x40
 800639a:	4618      	mov	r0, r3
 800639c:	f000 fc6a 	bl	8006c74 <TIM_ITRx_SetConfig>
      break;
 80063a0:	e00c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4619      	mov	r1, r3
 80063ac:	4610      	mov	r0, r2
 80063ae:	f000 fc61 	bl	8006c74 <TIM_ITRx_SetConfig>
      break;
 80063b2:	e003      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	73fb      	strb	r3, [r7, #15]
      break;
 80063b8:	e000      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b082      	sub	sp, #8
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
 80063de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d101      	bne.n	80063ee <HAL_TIM_SlaveConfigSynchro+0x18>
 80063ea:	2302      	movs	r3, #2
 80063ec:	e031      	b.n	8006452 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2202      	movs	r2, #2
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80063fe:	6839      	ldr	r1, [r7, #0]
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fa3b 	bl	800687c <TIM_SlaveTimer_SetConfig>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d009      	beq.n	8006420 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e018      	b.n	8006452 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68da      	ldr	r2, [r3, #12]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800642e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800643e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800645a:	b480      	push	{r7}
 800645c:	b083      	sub	sp, #12
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	bc80      	pop	{r7}
 800646a:	4770      	bx	lr

0800646c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	bc80      	pop	{r7}
 800647c:	4770      	bx	lr

0800647e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	bc80      	pop	{r7}
 800648e:	4770      	bx	lr

08006490 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a2f      	ldr	r2, [pc, #188]	@ (8006560 <TIM_Base_SetConfig+0xd0>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d00b      	beq.n	80064c0 <TIM_Base_SetConfig+0x30>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ae:	d007      	beq.n	80064c0 <TIM_Base_SetConfig+0x30>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006564 <TIM_Base_SetConfig+0xd4>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d003      	beq.n	80064c0 <TIM_Base_SetConfig+0x30>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006568 <TIM_Base_SetConfig+0xd8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d108      	bne.n	80064d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a22      	ldr	r2, [pc, #136]	@ (8006560 <TIM_Base_SetConfig+0xd0>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d00b      	beq.n	80064f2 <TIM_Base_SetConfig+0x62>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e0:	d007      	beq.n	80064f2 <TIM_Base_SetConfig+0x62>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a1f      	ldr	r2, [pc, #124]	@ (8006564 <TIM_Base_SetConfig+0xd4>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d003      	beq.n	80064f2 <TIM_Base_SetConfig+0x62>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006568 <TIM_Base_SetConfig+0xd8>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d108      	bne.n	8006504 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	4313      	orrs	r3, r2
 8006502:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	4313      	orrs	r3, r2
 8006510:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	689a      	ldr	r2, [r3, #8]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a0d      	ldr	r2, [pc, #52]	@ (8006560 <TIM_Base_SetConfig+0xd0>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d103      	bne.n	8006538 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	691a      	ldr	r2, [r3, #16]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f023 0201 	bic.w	r2, r3, #1
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	611a      	str	r2, [r3, #16]
  }
}
 8006556:	bf00      	nop
 8006558:	3714      	adds	r7, #20
 800655a:	46bd      	mov	sp, r7
 800655c:	bc80      	pop	{r7}
 800655e:	4770      	bx	lr
 8006560:	40012c00 	.word	0x40012c00
 8006564:	40000400 	.word	0x40000400
 8006568:	40000800 	.word	0x40000800

0800656c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a1b      	ldr	r3, [r3, #32]
 8006580:	f023 0201 	bic.w	r2, r3, #1
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800659a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f023 0303 	bic.w	r3, r3, #3
 80065a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	f023 0302 	bic.w	r3, r3, #2
 80065b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	4313      	orrs	r3, r2
 80065be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006634 <TIM_OC1_SetConfig+0xc8>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d10c      	bne.n	80065e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	f023 0308 	bic.w	r3, r3, #8
 80065ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f023 0304 	bic.w	r3, r3, #4
 80065e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a13      	ldr	r2, [pc, #76]	@ (8006634 <TIM_OC1_SetConfig+0xc8>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d111      	bne.n	800660e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	4313      	orrs	r3, r2
 800660c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	621a      	str	r2, [r3, #32]
}
 8006628:	bf00      	nop
 800662a:	371c      	adds	r7, #28
 800662c:	46bd      	mov	sp, r7
 800662e:	bc80      	pop	{r7}
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	40012c00 	.word	0x40012c00

08006638 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006638:	b480      	push	{r7}
 800663a:	b087      	sub	sp, #28
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	f023 0210 	bic.w	r2, r3, #16
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800666e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	021b      	lsls	r3, r3, #8
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4313      	orrs	r3, r2
 800667a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	f023 0320 	bic.w	r3, r3, #32
 8006682:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	011b      	lsls	r3, r3, #4
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a1d      	ldr	r2, [pc, #116]	@ (8006708 <TIM_OC2_SetConfig+0xd0>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d10d      	bne.n	80066b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800669e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a14      	ldr	r2, [pc, #80]	@ (8006708 <TIM_OC2_SetConfig+0xd0>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d113      	bne.n	80066e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	685a      	ldr	r2, [r3, #4]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	621a      	str	r2, [r3, #32]
}
 80066fe:	bf00      	nop
 8006700:	371c      	adds	r7, #28
 8006702:	46bd      	mov	sp, r7
 8006704:	bc80      	pop	{r7}
 8006706:	4770      	bx	lr
 8006708:	40012c00 	.word	0x40012c00

0800670c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800670c:	b480      	push	{r7}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a1b      	ldr	r3, [r3, #32]
 8006720:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800673a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f023 0303 	bic.w	r3, r3, #3
 8006742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	4313      	orrs	r3, r2
 800674c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006754:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	021b      	lsls	r3, r3, #8
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	4313      	orrs	r3, r2
 8006760:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a1d      	ldr	r2, [pc, #116]	@ (80067dc <TIM_OC3_SetConfig+0xd0>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d10d      	bne.n	8006786 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006770:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	021b      	lsls	r3, r3, #8
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	4313      	orrs	r3, r2
 800677c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a14      	ldr	r2, [pc, #80]	@ (80067dc <TIM_OC3_SetConfig+0xd0>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d113      	bne.n	80067b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006794:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800679c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	011b      	lsls	r3, r3, #4
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	621a      	str	r2, [r3, #32]
}
 80067d0:	bf00      	nop
 80067d2:	371c      	adds	r7, #28
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bc80      	pop	{r7}
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	40012c00 	.word	0x40012c00

080067e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	69db      	ldr	r3, [r3, #28]
 8006806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800680e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	021b      	lsls	r3, r3, #8
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	4313      	orrs	r3, r2
 8006822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800682a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	031b      	lsls	r3, r3, #12
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a0f      	ldr	r2, [pc, #60]	@ (8006878 <TIM_OC4_SetConfig+0x98>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d109      	bne.n	8006854 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006846:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	019b      	lsls	r3, r3, #6
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	4313      	orrs	r3, r2
 8006852:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	697a      	ldr	r2, [r7, #20]
 8006858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	621a      	str	r2, [r3, #32]
}
 800686e:	bf00      	nop
 8006870:	371c      	adds	r7, #28
 8006872:	46bd      	mov	sp, r7
 8006874:	bc80      	pop	{r7}
 8006876:	4770      	bx	lr
 8006878:	40012c00 	.word	0x40012c00

0800687c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006886:	2300      	movs	r3, #0
 8006888:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006898:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	f023 0307 	bic.w	r3, r3, #7
 80068aa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	2b70      	cmp	r3, #112	@ 0x70
 80068c4:	d01a      	beq.n	80068fc <TIM_SlaveTimer_SetConfig+0x80>
 80068c6:	2b70      	cmp	r3, #112	@ 0x70
 80068c8:	d860      	bhi.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
 80068ca:	2b60      	cmp	r3, #96	@ 0x60
 80068cc:	d054      	beq.n	8006978 <TIM_SlaveTimer_SetConfig+0xfc>
 80068ce:	2b60      	cmp	r3, #96	@ 0x60
 80068d0:	d85c      	bhi.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
 80068d2:	2b50      	cmp	r3, #80	@ 0x50
 80068d4:	d046      	beq.n	8006964 <TIM_SlaveTimer_SetConfig+0xe8>
 80068d6:	2b50      	cmp	r3, #80	@ 0x50
 80068d8:	d858      	bhi.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
 80068da:	2b40      	cmp	r3, #64	@ 0x40
 80068dc:	d019      	beq.n	8006912 <TIM_SlaveTimer_SetConfig+0x96>
 80068de:	2b40      	cmp	r3, #64	@ 0x40
 80068e0:	d854      	bhi.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
 80068e2:	2b30      	cmp	r3, #48	@ 0x30
 80068e4:	d055      	beq.n	8006992 <TIM_SlaveTimer_SetConfig+0x116>
 80068e6:	2b30      	cmp	r3, #48	@ 0x30
 80068e8:	d850      	bhi.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
 80068ea:	2b20      	cmp	r3, #32
 80068ec:	d051      	beq.n	8006992 <TIM_SlaveTimer_SetConfig+0x116>
 80068ee:	2b20      	cmp	r3, #32
 80068f0:	d84c      	bhi.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d04d      	beq.n	8006992 <TIM_SlaveTimer_SetConfig+0x116>
 80068f6:	2b10      	cmp	r3, #16
 80068f8:	d04b      	beq.n	8006992 <TIM_SlaveTimer_SetConfig+0x116>
 80068fa:	e047      	b.n	800698c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800690c:	f000 f9cc 	bl	8006ca8 <TIM_ETR_SetConfig>
      break;
 8006910:	e040      	b.n	8006994 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2b05      	cmp	r3, #5
 8006918:	d101      	bne.n	800691e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e03b      	b.n	8006996 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	6a1a      	ldr	r2, [r3, #32]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0201 	bic.w	r2, r2, #1
 8006934:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006944:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	011b      	lsls	r3, r3, #4
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	4313      	orrs	r3, r2
 8006950:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68ba      	ldr	r2, [r7, #8]
 8006958:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	621a      	str	r2, [r3, #32]
      break;
 8006962:	e017      	b.n	8006994 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006970:	461a      	mov	r2, r3
 8006972:	f000 f86f 	bl	8006a54 <TIM_TI1_ConfigInputStage>
      break;
 8006976:	e00d      	b.n	8006994 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006984:	461a      	mov	r2, r3
 8006986:	f000 f8cf 	bl	8006b28 <TIM_TI2_ConfigInputStage>
      break;
 800698a:	e003      	b.n	8006994 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	75fb      	strb	r3, [r7, #23]
      break;
 8006990:	e000      	b.n	8006994 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006992:	bf00      	nop
  }

  return status;
 8006994:	7dfb      	ldrb	r3, [r7, #23]
}
 8006996:	4618      	mov	r0, r3
 8006998:	3718      	adds	r7, #24
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
	...

080069a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b087      	sub	sp, #28
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
 80069ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	f023 0201 	bic.w	r2, r3, #1
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	4a1f      	ldr	r2, [pc, #124]	@ (8006a48 <TIM_TI1_SetConfig+0xa8>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d00b      	beq.n	80069e6 <TIM_TI1_SetConfig+0x46>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d4:	d007      	beq.n	80069e6 <TIM_TI1_SetConfig+0x46>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	4a1c      	ldr	r2, [pc, #112]	@ (8006a4c <TIM_TI1_SetConfig+0xac>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d003      	beq.n	80069e6 <TIM_TI1_SetConfig+0x46>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a50 <TIM_TI1_SetConfig+0xb0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d101      	bne.n	80069ea <TIM_TI1_SetConfig+0x4a>
 80069e6:	2301      	movs	r3, #1
 80069e8:	e000      	b.n	80069ec <TIM_TI1_SetConfig+0x4c>
 80069ea:	2300      	movs	r3, #0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d008      	beq.n	8006a02 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	f023 0303 	bic.w	r3, r3, #3
 80069f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	e003      	b.n	8006a0a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f043 0301 	orr.w	r3, r3, #1
 8006a08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	f023 030a 	bic.w	r3, r3, #10
 8006a24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	f003 030a 	and.w	r3, r3, #10
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	621a      	str	r2, [r3, #32]
}
 8006a3e:	bf00      	nop
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bc80      	pop	{r7}
 8006a46:	4770      	bx	lr
 8006a48:	40012c00 	.word	0x40012c00
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	40000800 	.word	0x40000800

08006a54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6a1b      	ldr	r3, [r3, #32]
 8006a6a:	f023 0201 	bic.w	r2, r3, #1
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	011b      	lsls	r3, r3, #4
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	f023 030a 	bic.w	r3, r3, #10
 8006a90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	621a      	str	r2, [r3, #32]
}
 8006aa6:	bf00      	nop
 8006aa8:	371c      	adds	r7, #28
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bc80      	pop	{r7}
 8006aae:	4770      	bx	lr

08006ab0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
 8006abc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6a1b      	ldr	r3, [r3, #32]
 8006ac8:	f023 0210 	bic.w	r2, r3, #16
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006adc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	021b      	lsls	r3, r3, #8
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	031b      	lsls	r3, r3, #12
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	693a      	ldr	r2, [r7, #16]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b02:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	011b      	lsls	r3, r3, #4
 8006b08:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	621a      	str	r2, [r3, #32]
}
 8006b1e:	bf00      	nop
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bc80      	pop	{r7}
 8006b26:	4770      	bx	lr

08006b28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	f023 0210 	bic.w	r2, r3, #16
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	031b      	lsls	r3, r3, #12
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	011b      	lsls	r3, r3, #4
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	621a      	str	r2, [r3, #32]
}
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bc80      	pop	{r7}
 8006b84:	4770      	bx	lr

08006b86 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b087      	sub	sp, #28
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	60f8      	str	r0, [r7, #12]
 8006b8e:	60b9      	str	r1, [r7, #8]
 8006b90:	607a      	str	r2, [r7, #4]
 8006b92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	f023 0303 	bic.w	r3, r3, #3
 8006bb2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bc2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bd6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	021b      	lsls	r3, r3, #8
 8006bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	621a      	str	r2, [r3, #32]
}
 8006bf2:	bf00      	nop
 8006bf4:	371c      	adds	r7, #28
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bc80      	pop	{r7}
 8006bfa:	4770      	bx	lr

08006bfc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b087      	sub	sp, #28
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6a1b      	ldr	r3, [r3, #32]
 8006c14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	021b      	lsls	r3, r3, #8
 8006c2e:	693a      	ldr	r2, [r7, #16]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	031b      	lsls	r3, r3, #12
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	031b      	lsls	r3, r3, #12
 8006c54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	693a      	ldr	r2, [r7, #16]
 8006c62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	621a      	str	r2, [r3, #32]
}
 8006c6a:	bf00      	nop
 8006c6c:	371c      	adds	r7, #28
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bc80      	pop	{r7}
 8006c72:	4770      	bx	lr

08006c74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b085      	sub	sp, #20
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c8c:	683a      	ldr	r2, [r7, #0]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	f043 0307 	orr.w	r3, r3, #7
 8006c96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	609a      	str	r2, [r3, #8]
}
 8006c9e:	bf00      	nop
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr

08006ca8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	021a      	lsls	r2, r3, #8
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	431a      	orrs	r2, r3
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	609a      	str	r2, [r3, #8]
}
 8006cdc:	bf00      	nop
 8006cde:	371c      	adds	r7, #28
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b087      	sub	sp, #28
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	60f8      	str	r0, [r7, #12]
 8006cee:	60b9      	str	r1, [r7, #8]
 8006cf0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f003 031f 	and.w	r3, r3, #31
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6a1a      	ldr	r2, [r3, #32]
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	43db      	mvns	r3, r3
 8006d08:	401a      	ands	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a1a      	ldr	r2, [r3, #32]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	f003 031f 	and.w	r3, r3, #31
 8006d18:	6879      	ldr	r1, [r7, #4]
 8006d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	621a      	str	r2, [r3, #32]
}
 8006d24:	bf00      	nop
 8006d26:	371c      	adds	r7, #28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bc80      	pop	{r7}
 8006d2c:	4770      	bx	lr

08006d2e <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b08a      	sub	sp, #40	@ 0x28
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e09a      	b.n	8006e78 <HAL_TIMEx_HallSensor_Init+0x14a>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d106      	bne.n	8006d5c <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f892 	bl	8006e80 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4610      	mov	r0, r2
 8006d70:	f7ff fb8e 	bl	8006490 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	6819      	ldr	r1, [r3, #0]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	2203      	movs	r2, #3
 8006d82:	f7ff fe0d 	bl	80069a0 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	699a      	ldr	r2, [r3, #24]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 020c 	bic.w	r2, r2, #12
 8006d94:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6999      	ldr	r1, [r3, #24]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	430a      	orrs	r2, r1
 8006da6:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006db6:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689a      	ldr	r2, [r3, #8]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006dc6:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689a      	ldr	r2, [r3, #8]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dd6:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689a      	ldr	r2, [r3, #8]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0207 	bic.w	r2, r2, #7
 8006de6:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689a      	ldr	r2, [r3, #8]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 0204 	orr.w	r2, r2, #4
 8006df6:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8006e00:	2370      	movs	r3, #112	@ 0x70
 8006e02:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006e04:	2300      	movs	r3, #0
 8006e06:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f107 020c 	add.w	r2, r7, #12
 8006e1e:	4611      	mov	r1, r2
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7ff fc09 	bl	8006638 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006e34:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8006e44:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2201      	movs	r2, #1
 8006e52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3728      	adds	r7, #40	@ 0x28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bc80      	pop	{r7}
 8006e90:	4770      	bx	lr
	...

08006e94 <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b084      	sub	sp, #16
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ea2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006eaa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006eb2:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006eba:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ebc:	7bfb      	ldrb	r3, [r7, #15]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d108      	bne.n	8006ed4 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ec2:	7bbb      	ldrb	r3, [r7, #14]
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d105      	bne.n	8006ed4 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ec8:	7b7b      	ldrb	r3, [r7, #13]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d102      	bne.n	8006ed4 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ece:	7b3b      	ldrb	r3, [r7, #12]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d001      	beq.n	8006ed8 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e04d      	b.n	8006f74 <HAL_TIMEx_HallSensor_Start_IT+0xe0>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2202      	movs	r2, #2
 8006eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68da      	ldr	r2, [r3, #12]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f042 0202 	orr.w	r2, r2, #2
 8006f06:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	2100      	movs	r1, #0
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7ff fee8 	bl	8006ce6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a18      	ldr	r2, [pc, #96]	@ (8006f7c <HAL_TIMEx_HallSensor_Start_IT+0xe8>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d00e      	beq.n	8006f3e <HAL_TIMEx_HallSensor_Start_IT+0xaa>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f28:	d009      	beq.n	8006f3e <HAL_TIMEx_HallSensor_Start_IT+0xaa>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a14      	ldr	r2, [pc, #80]	@ (8006f80 <HAL_TIMEx_HallSensor_Start_IT+0xec>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d004      	beq.n	8006f3e <HAL_TIMEx_HallSensor_Start_IT+0xaa>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a12      	ldr	r2, [pc, #72]	@ (8006f84 <HAL_TIMEx_HallSensor_Start_IT+0xf0>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d111      	bne.n	8006f62 <HAL_TIMEx_HallSensor_Start_IT+0xce>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f003 0307 	and.w	r3, r3, #7
 8006f48:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	2b06      	cmp	r3, #6
 8006f4e:	d010      	beq.n	8006f72 <HAL_TIMEx_HallSensor_Start_IT+0xde>
    {
      __HAL_TIM_ENABLE(htim);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f042 0201 	orr.w	r2, r2, #1
 8006f5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f60:	e007      	b.n	8006f72 <HAL_TIMEx_HallSensor_Start_IT+0xde>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f042 0201 	orr.w	r2, r2, #1
 8006f70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	40012c00 	.word	0x40012c00
 8006f80:	40000400 	.word	0x40000400
 8006f84:	40000800 	.word	0x40000800

08006f88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b085      	sub	sp, #20
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d101      	bne.n	8006fa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e046      	b.n	800702e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2202      	movs	r2, #2
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a16      	ldr	r2, [pc, #88]	@ (8007038 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d00e      	beq.n	8007002 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fec:	d009      	beq.n	8007002 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a12      	ldr	r2, [pc, #72]	@ (800703c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d004      	beq.n	8007002 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a10      	ldr	r2, [pc, #64]	@ (8007040 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d10c      	bne.n	800701c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007008:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	68ba      	ldr	r2, [r7, #8]
 8007010:	4313      	orrs	r3, r2
 8007012:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3714      	adds	r7, #20
 8007032:	46bd      	mov	sp, r7
 8007034:	bc80      	pop	{r7}
 8007036:	4770      	bx	lr
 8007038:	40012c00 	.word	0x40012c00
 800703c:	40000400 	.word	0x40000400
 8007040:	40000800 	.word	0x40000800

08007044 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	bc80      	pop	{r7}
 8007054:	4770      	bx	lr

08007056 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007056:	b480      	push	{r7}
 8007058:	b083      	sub	sp, #12
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800705e:	bf00      	nop
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	bc80      	pop	{r7}
 8007066:	4770      	bx	lr

08007068 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	4638      	mov	r0, r7
 8007072:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3714      	adds	r7, #20
 800707c:	46bd      	mov	sp, r7
 800707e:	bc80      	pop	{r7}
 8007080:	4770      	bx	lr

08007082 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007082:	b480      	push	{r7}
 8007084:	b085      	sub	sp, #20
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007092:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007096:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	b29a      	uxth	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bc80      	pop	{r7}
 80070ac:	4770      	bx	lr

080070ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b085      	sub	sp, #20
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80070b6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80070ba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	43db      	mvns	r3, r3
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	4013      	ands	r3, r2
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3714      	adds	r7, #20
 80070dc:	46bd      	mov	sp, r7
 80070de:	bc80      	pop	{r7}
 80070e0:	4770      	bx	lr

080070e2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80070e2:	b480      	push	{r7}
 80070e4:	b083      	sub	sp, #12
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
 80070ea:	460b      	mov	r3, r1
 80070ec:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bc80      	pop	{r7}
 80070f8:	4770      	bx	lr

080070fa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b085      	sub	sp, #20
 80070fe:	af00      	add	r7, sp, #0
 8007100:	60f8      	str	r0, [r7, #12]
 8007102:	4638      	mov	r0, r7
 8007104:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2201      	movs	r2, #1
 800710c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	bc80      	pop	{r7}
 8007132:	4770      	bx	lr

08007134 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007134:	b480      	push	{r7}
 8007136:	b09d      	sub	sp, #116	@ 0x74
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	4413      	add	r3, r2
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	b29b      	uxth	r3, r3
 8007152:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800715a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	78db      	ldrb	r3, [r3, #3]
 8007162:	2b03      	cmp	r3, #3
 8007164:	d81f      	bhi.n	80071a6 <USB_ActivateEndpoint+0x72>
 8007166:	a201      	add	r2, pc, #4	@ (adr r2, 800716c <USB_ActivateEndpoint+0x38>)
 8007168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716c:	0800717d 	.word	0x0800717d
 8007170:	08007199 	.word	0x08007199
 8007174:	080071af 	.word	0x080071af
 8007178:	0800718b 	.word	0x0800718b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800717c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007180:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007184:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007188:	e012      	b.n	80071b0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800718a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800718e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007192:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007196:	e00b      	b.n	80071b0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007198:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800719c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80071a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80071a4:	e004      	b.n	80071b0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80071ac:	e000      	b.n	80071b0 <USB_ActivateEndpoint+0x7c>
      break;
 80071ae:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	441a      	add	r2, r3
 80071ba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80071be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	4413      	add	r3, r2
 80071dc:	881b      	ldrh	r3, [r3, #0]
 80071de:	b29b      	uxth	r3, r3
 80071e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	683a      	ldr	r2, [r7, #0]
 80071ec:	7812      	ldrb	r2, [r2, #0]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	781b      	ldrb	r3, [r3, #0]
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	441a      	add	r2, r3
 80071fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007202:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007206:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800720a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800720e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007212:	b29b      	uxth	r3, r3
 8007214:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	7b1b      	ldrb	r3, [r3, #12]
 800721a:	2b00      	cmp	r3, #0
 800721c:	f040 8178 	bne.w	8007510 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	785b      	ldrb	r3, [r3, #1]
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 8084 	beq.w	8007332 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	61bb      	str	r3, [r7, #24]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007234:	b29b      	uxth	r3, r3
 8007236:	461a      	mov	r2, r3
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	4413      	add	r3, r2
 800723c:	61bb      	str	r3, [r7, #24]
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	011a      	lsls	r2, r3, #4
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	4413      	add	r3, r2
 8007248:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800724c:	617b      	str	r3, [r7, #20]
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	88db      	ldrh	r3, [r3, #6]
 8007252:	085b      	lsrs	r3, r3, #1
 8007254:	b29b      	uxth	r3, r3
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	4413      	add	r3, r2
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	827b      	strh	r3, [r7, #18]
 800726c:	8a7b      	ldrh	r3, [r7, #18]
 800726e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007272:	2b00      	cmp	r3, #0
 8007274:	d01b      	beq.n	80072ae <USB_ActivateEndpoint+0x17a>
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4413      	add	r3, r2
 8007280:	881b      	ldrh	r3, [r3, #0]
 8007282:	b29b      	uxth	r3, r3
 8007284:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007288:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800728c:	823b      	strh	r3, [r7, #16]
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	441a      	add	r2, r3
 8007298:	8a3b      	ldrh	r3, [r7, #16]
 800729a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800729e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	78db      	ldrb	r3, [r3, #3]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d020      	beq.n	80072f8 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4413      	add	r3, r2
 80072c0:	881b      	ldrh	r3, [r3, #0]
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072cc:	81bb      	strh	r3, [r7, #12]
 80072ce:	89bb      	ldrh	r3, [r7, #12]
 80072d0:	f083 0320 	eor.w	r3, r3, #32
 80072d4:	81bb      	strh	r3, [r7, #12]
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	441a      	add	r2, r3
 80072e0:	89bb      	ldrh	r3, [r7, #12]
 80072e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	8013      	strh	r3, [r2, #0]
 80072f6:	e2d5      	b.n	80078a4 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	881b      	ldrh	r3, [r3, #0]
 8007304:	b29b      	uxth	r3, r3
 8007306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800730a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800730e:	81fb      	strh	r3, [r7, #14]
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	441a      	add	r2, r3
 800731a:	89fb      	ldrh	r3, [r7, #14]
 800731c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007320:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007324:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007328:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800732c:	b29b      	uxth	r3, r3
 800732e:	8013      	strh	r3, [r2, #0]
 8007330:	e2b8      	b.n	80078a4 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	633b      	str	r3, [r7, #48]	@ 0x30
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800733c:	b29b      	uxth	r3, r3
 800733e:	461a      	mov	r2, r3
 8007340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007342:	4413      	add	r3, r2
 8007344:	633b      	str	r3, [r7, #48]	@ 0x30
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	011a      	lsls	r2, r3, #4
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	4413      	add	r3, r2
 8007350:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007354:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	88db      	ldrh	r3, [r3, #6]
 800735a:	085b      	lsrs	r3, r3, #1
 800735c:	b29b      	uxth	r3, r3
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	b29a      	uxth	r2, r3
 8007362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007364:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	62bb      	str	r3, [r7, #40]	@ 0x28
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007370:	b29b      	uxth	r3, r3
 8007372:	461a      	mov	r2, r3
 8007374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007376:	4413      	add	r3, r2
 8007378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	781b      	ldrb	r3, [r3, #0]
 800737e:	011a      	lsls	r2, r3, #4
 8007380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007382:	4413      	add	r3, r2
 8007384:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007388:	627b      	str	r3, [r7, #36]	@ 0x24
 800738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738c:	881b      	ldrh	r3, [r3, #0]
 800738e:	b29b      	uxth	r3, r3
 8007390:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007394:	b29a      	uxth	r2, r3
 8007396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007398:	801a      	strh	r2, [r3, #0]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	2b3e      	cmp	r3, #62	@ 0x3e
 80073a0:	d91d      	bls.n	80073de <USB_ActivateEndpoint+0x2aa>
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	095b      	lsrs	r3, r3, #5
 80073a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f003 031f 	and.w	r3, r3, #31
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d102      	bne.n	80073bc <USB_ActivateEndpoint+0x288>
 80073b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073b8:	3b01      	subs	r3, #1
 80073ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073be:	881b      	ldrh	r3, [r3, #0]
 80073c0:	b29a      	uxth	r2, r3
 80073c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	029b      	lsls	r3, r3, #10
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	4313      	orrs	r3, r2
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073da:	801a      	strh	r2, [r3, #0]
 80073dc:	e026      	b.n	800742c <USB_ActivateEndpoint+0x2f8>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10a      	bne.n	80073fc <USB_ActivateEndpoint+0x2c8>
 80073e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	801a      	strh	r2, [r3, #0]
 80073fa:	e017      	b.n	800742c <USB_ActivateEndpoint+0x2f8>
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	085b      	lsrs	r3, r3, #1
 8007402:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <USB_ActivateEndpoint+0x2e2>
 8007410:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007412:	3301      	adds	r3, #1
 8007414:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007418:	881b      	ldrh	r3, [r3, #0]
 800741a:	b29a      	uxth	r2, r3
 800741c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800741e:	b29b      	uxth	r3, r3
 8007420:	029b      	lsls	r3, r3, #10
 8007422:	b29b      	uxth	r3, r3
 8007424:	4313      	orrs	r3, r2
 8007426:	b29a      	uxth	r2, r3
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	847b      	strh	r3, [r7, #34]	@ 0x22
 800743a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800743c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007440:	2b00      	cmp	r3, #0
 8007442:	d01b      	beq.n	800747c <USB_ActivateEndpoint+0x348>
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	781b      	ldrb	r3, [r3, #0]
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	4413      	add	r3, r2
 800744e:	881b      	ldrh	r3, [r3, #0]
 8007450:	b29b      	uxth	r3, r3
 8007452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800745a:	843b      	strh	r3, [r7, #32]
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	441a      	add	r2, r3
 8007466:	8c3b      	ldrh	r3, [r7, #32]
 8007468:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800746c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007470:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007474:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007478:	b29b      	uxth	r3, r3
 800747a:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d124      	bne.n	80074ce <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	4413      	add	r3, r2
 800748e:	881b      	ldrh	r3, [r3, #0]
 8007490:	b29b      	uxth	r3, r3
 8007492:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800749a:	83bb      	strh	r3, [r7, #28]
 800749c:	8bbb      	ldrh	r3, [r7, #28]
 800749e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80074a2:	83bb      	strh	r3, [r7, #28]
 80074a4:	8bbb      	ldrh	r3, [r7, #28]
 80074a6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80074aa:	83bb      	strh	r3, [r7, #28]
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	441a      	add	r2, r3
 80074b6:	8bbb      	ldrh	r3, [r7, #28]
 80074b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	8013      	strh	r3, [r2, #0]
 80074cc:	e1ea      	b.n	80078a4 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	881b      	ldrh	r3, [r3, #0]
 80074da:	b29b      	uxth	r3, r3
 80074dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074e4:	83fb      	strh	r3, [r7, #30]
 80074e6:	8bfb      	ldrh	r3, [r7, #30]
 80074e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80074ec:	83fb      	strh	r3, [r7, #30]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	441a      	add	r2, r3
 80074f8:	8bfb      	ldrh	r3, [r7, #30]
 80074fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800750a:	b29b      	uxth	r3, r3
 800750c:	8013      	strh	r3, [r2, #0]
 800750e:	e1c9      	b.n	80078a4 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	78db      	ldrb	r3, [r3, #3]
 8007514:	2b02      	cmp	r3, #2
 8007516:	d11e      	bne.n	8007556 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	009b      	lsls	r3, r3, #2
 8007520:	4413      	add	r3, r2
 8007522:	881b      	ldrh	r3, [r3, #0]
 8007524:	b29b      	uxth	r3, r3
 8007526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800752a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800752e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	441a      	add	r2, r3
 800753c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007548:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800754c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007550:	b29b      	uxth	r3, r3
 8007552:	8013      	strh	r3, [r2, #0]
 8007554:	e01d      	b.n	8007592 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	4413      	add	r3, r2
 8007560:	881b      	ldrh	r3, [r3, #0]
 8007562:	b29b      	uxth	r3, r3
 8007564:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800756c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	441a      	add	r2, r3
 800757a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800757e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800758a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800758e:	b29b      	uxth	r3, r3
 8007590:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800759c:	b29b      	uxth	r3, r3
 800759e:	461a      	mov	r2, r3
 80075a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075a2:	4413      	add	r3, r2
 80075a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	011a      	lsls	r2, r3, #4
 80075ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	891b      	ldrh	r3, [r3, #8]
 80075ba:	085b      	lsrs	r3, r3, #1
 80075bc:	b29b      	uxth	r3, r3
 80075be:	005b      	lsls	r3, r3, #1
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075c4:	801a      	strh	r2, [r3, #0]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	461a      	mov	r2, r3
 80075d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075d6:	4413      	add	r3, r2
 80075d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	011a      	lsls	r2, r3, #4
 80075e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80075e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	895b      	ldrh	r3, [r3, #10]
 80075ee:	085b      	lsrs	r3, r3, #1
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	005b      	lsls	r3, r3, #1
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075f8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	785b      	ldrb	r3, [r3, #1]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f040 8093 	bne.w	800772a <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007604:	687a      	ldr	r2, [r7, #4]
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	009b      	lsls	r3, r3, #2
 800760c:	4413      	add	r3, r2
 800760e:	881b      	ldrh	r3, [r3, #0]
 8007610:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8007614:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007618:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d01b      	beq.n	8007658 <USB_ActivateEndpoint+0x524>
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	4413      	add	r3, r2
 800762a:	881b      	ldrh	r3, [r3, #0]
 800762c:	b29b      	uxth	r3, r3
 800762e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007636:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	441a      	add	r2, r3
 8007642:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007644:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007648:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800764c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007650:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007654:	b29b      	uxth	r3, r3
 8007656:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	4413      	add	r3, r2
 8007662:	881b      	ldrh	r3, [r3, #0]
 8007664:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007666:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766c:	2b00      	cmp	r3, #0
 800766e:	d01b      	beq.n	80076a8 <USB_ActivateEndpoint+0x574>
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	881b      	ldrh	r3, [r3, #0]
 800767c:	b29b      	uxth	r3, r3
 800767e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007686:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	441a      	add	r2, r3
 8007692:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007694:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007698:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800769c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4413      	add	r3, r2
 80076b2:	881b      	ldrh	r3, [r3, #0]
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	873b      	strh	r3, [r7, #56]	@ 0x38
 80076c0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80076c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80076c6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80076c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80076ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80076ce:	873b      	strh	r3, [r7, #56]	@ 0x38
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	441a      	add	r2, r3
 80076da:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80076dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	4413      	add	r3, r2
 80076fa:	881b      	ldrh	r3, [r3, #0]
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007702:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007706:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	441a      	add	r2, r3
 8007712:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007714:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007718:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800771c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007724:	b29b      	uxth	r3, r3
 8007726:	8013      	strh	r3, [r2, #0]
 8007728:	e0bc      	b.n	80078a4 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	881b      	ldrh	r3, [r3, #0]
 8007736:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800773a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800773e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007742:	2b00      	cmp	r3, #0
 8007744:	d01d      	beq.n	8007782 <USB_ActivateEndpoint+0x64e>
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	881b      	ldrh	r3, [r3, #0]
 8007752:	b29b      	uxth	r3, r3
 8007754:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800775c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	441a      	add	r2, r3
 800776a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800776e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007772:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007776:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800777a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800777e:	b29b      	uxth	r3, r3
 8007780:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	4413      	add	r3, r2
 800778c:	881b      	ldrh	r3, [r3, #0]
 800778e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007792:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8007796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800779a:	2b00      	cmp	r3, #0
 800779c:	d01d      	beq.n	80077da <USB_ActivateEndpoint+0x6a6>
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	4413      	add	r3, r2
 80077a8:	881b      	ldrh	r3, [r3, #0]
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077b4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	441a      	add	r2, r3
 80077c2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80077c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	78db      	ldrb	r3, [r3, #3]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d024      	beq.n	800782c <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4413      	add	r3, r2
 80077ec:	881b      	ldrh	r3, [r3, #0]
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077f8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80077fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007800:	f083 0320 	eor.w	r3, r3, #32
 8007804:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	441a      	add	r2, r3
 8007812:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007816:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800781a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800781e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007826:	b29b      	uxth	r3, r3
 8007828:	8013      	strh	r3, [r2, #0]
 800782a:	e01d      	b.n	8007868 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	881b      	ldrh	r3, [r3, #0]
 8007838:	b29b      	uxth	r3, r3
 800783a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800783e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007842:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	441a      	add	r2, r3
 8007850:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007854:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007858:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800785c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007860:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007864:	b29b      	uxth	r3, r3
 8007866:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	4413      	add	r3, r2
 8007872:	881b      	ldrh	r3, [r3, #0]
 8007874:	b29b      	uxth	r3, r3
 8007876:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800787a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800787e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	441a      	add	r2, r3
 800788c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007898:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800789c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80078a4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3774      	adds	r7, #116	@ 0x74
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bc80      	pop	{r7}
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop

080078b4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b08d      	sub	sp, #52	@ 0x34
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	7b1b      	ldrb	r3, [r3, #12]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f040 808e 	bne.w	80079e4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	785b      	ldrb	r3, [r3, #1]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d044      	beq.n	800795a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	881b      	ldrh	r3, [r3, #0]
 80078dc:	81bb      	strh	r3, [r7, #12]
 80078de:	89bb      	ldrh	r3, [r7, #12]
 80078e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d01b      	beq.n	8007920 <USB_DeactivateEndpoint+0x6c>
 80078e8:	687a      	ldr	r2, [r7, #4]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	881b      	ldrh	r3, [r3, #0]
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078fe:	817b      	strh	r3, [r7, #10]
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	441a      	add	r2, r3
 800790a:	897b      	ldrh	r3, [r7, #10]
 800790c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007910:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007914:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007918:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800791c:	b29b      	uxth	r3, r3
 800791e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	4413      	add	r3, r2
 800792a:	881b      	ldrh	r3, [r3, #0]
 800792c:	b29b      	uxth	r3, r3
 800792e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007932:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007936:	813b      	strh	r3, [r7, #8]
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	441a      	add	r2, r3
 8007942:	893b      	ldrh	r3, [r7, #8]
 8007944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800794c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007954:	b29b      	uxth	r3, r3
 8007956:	8013      	strh	r3, [r2, #0]
 8007958:	e192      	b.n	8007c80 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4413      	add	r3, r2
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	827b      	strh	r3, [r7, #18]
 8007968:	8a7b      	ldrh	r3, [r7, #18]
 800796a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d01b      	beq.n	80079aa <USB_DeactivateEndpoint+0xf6>
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	4413      	add	r3, r2
 800797c:	881b      	ldrh	r3, [r3, #0]
 800797e:	b29b      	uxth	r3, r3
 8007980:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007984:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007988:	823b      	strh	r3, [r7, #16]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	441a      	add	r2, r3
 8007994:	8a3b      	ldrh	r3, [r7, #16]
 8007996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800799a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800799e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80079a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	881b      	ldrh	r3, [r3, #0]
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c0:	81fb      	strh	r3, [r7, #14]
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	441a      	add	r2, r3
 80079cc:	89fb      	ldrh	r3, [r7, #14]
 80079ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079de:	b29b      	uxth	r3, r3
 80079e0:	8013      	strh	r3, [r2, #0]
 80079e2:	e14d      	b.n	8007c80 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	785b      	ldrb	r3, [r3, #1]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	f040 80a5 	bne.w	8007b38 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	4413      	add	r3, r2
 80079f8:	881b      	ldrh	r3, [r3, #0]
 80079fa:	843b      	strh	r3, [r7, #32]
 80079fc:	8c3b      	ldrh	r3, [r7, #32]
 80079fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d01b      	beq.n	8007a3e <USB_DeactivateEndpoint+0x18a>
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	4413      	add	r3, r2
 8007a10:	881b      	ldrh	r3, [r3, #0]
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a1c:	83fb      	strh	r3, [r7, #30]
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	441a      	add	r2, r3
 8007a28:	8bfb      	ldrh	r3, [r7, #30]
 8007a2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	4413      	add	r3, r2
 8007a48:	881b      	ldrh	r3, [r3, #0]
 8007a4a:	83bb      	strh	r3, [r7, #28]
 8007a4c:	8bbb      	ldrh	r3, [r7, #28]
 8007a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d01b      	beq.n	8007a8e <USB_DeactivateEndpoint+0x1da>
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4413      	add	r3, r2
 8007a60:	881b      	ldrh	r3, [r3, #0]
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a6c:	837b      	strh	r3, [r7, #26]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	441a      	add	r2, r3
 8007a78:	8b7b      	ldrh	r3, [r7, #26]
 8007a7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a86:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4413      	add	r3, r2
 8007a98:	881b      	ldrh	r3, [r3, #0]
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa4:	833b      	strh	r3, [r7, #24]
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	441a      	add	r2, r3
 8007ab0:	8b3b      	ldrh	r3, [r7, #24]
 8007ab2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007abe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	4413      	add	r3, r2
 8007ad0:	881b      	ldrh	r3, [r3, #0]
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007adc:	82fb      	strh	r3, [r7, #22]
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	441a      	add	r2, r3
 8007ae8:	8afb      	ldrh	r3, [r7, #22]
 8007aea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007aee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007af6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	4413      	add	r3, r2
 8007b08:	881b      	ldrh	r3, [r3, #0]
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b14:	82bb      	strh	r3, [r7, #20]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	441a      	add	r2, r3
 8007b20:	8abb      	ldrh	r3, [r7, #20]
 8007b22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	8013      	strh	r3, [r2, #0]
 8007b36:	e0a3      	b.n	8007c80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	881b      	ldrh	r3, [r3, #0]
 8007b44:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007b46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007b48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d01b      	beq.n	8007b88 <USB_DeactivateEndpoint+0x2d4>
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	009b      	lsls	r3, r3, #2
 8007b58:	4413      	add	r3, r2
 8007b5a:	881b      	ldrh	r3, [r3, #0]
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b66:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	781b      	ldrb	r3, [r3, #0]
 8007b6e:	009b      	lsls	r3, r3, #2
 8007b70:	441a      	add	r2, r3
 8007b72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007b74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b7c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4413      	add	r3, r2
 8007b92:	881b      	ldrh	r3, [r3, #0]
 8007b94:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007b96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d01b      	beq.n	8007bd8 <USB_DeactivateEndpoint+0x324>
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	4413      	add	r3, r2
 8007baa:	881b      	ldrh	r3, [r3, #0]
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bb6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	441a      	add	r2, r3
 8007bc2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007bc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	4413      	add	r3, r2
 8007be2:	881b      	ldrh	r3, [r3, #0]
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	441a      	add	r2, r3
 8007bfa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007bfc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c04:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c26:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	441a      	add	r2, r3
 8007c32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	4413      	add	r3, r2
 8007c52:	881b      	ldrh	r3, [r3, #0]
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c5e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	441a      	add	r2, r3
 8007c6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007c6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3734      	adds	r7, #52	@ 0x34
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bc80      	pop	{r7}
 8007c8a:	4770      	bx	lr

08007c8c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b0c2      	sub	sp, #264	@ 0x108
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c9a:	6018      	str	r0, [r3, #0]
 8007c9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ca0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ca4:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ca6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007caa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	785b      	ldrb	r3, [r3, #1]
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	f040 86b7 	bne.w	8008a26 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007cb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699a      	ldr	r2, [r3, #24]
 8007cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d908      	bls.n	8007ce6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007cd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007ce4:	e007      	b.n	8007cf6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007ce6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007cf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	7b1b      	ldrb	r3, [r3, #12]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d13a      	bne.n	8007d7c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6959      	ldr	r1, [r3, #20]
 8007d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	88da      	ldrh	r2, [r3, #6]
 8007d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007d28:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007d2c:	6800      	ldr	r0, [r0, #0]
 8007d2e:	f001 fc9c 	bl	800966a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007d32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	613b      	str	r3, [r7, #16]
 8007d3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	461a      	mov	r2, r3
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	4413      	add	r3, r2
 8007d54:	613b      	str	r3, [r7, #16]
 8007d56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	011a      	lsls	r2, r3, #4
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	4413      	add	r3, r2
 8007d68:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007d6c:	60fb      	str	r3, [r7, #12]
 8007d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d72:	b29a      	uxth	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	801a      	strh	r2, [r3, #0]
 8007d78:	f000 be1f 	b.w	80089ba <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007d7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	78db      	ldrb	r3, [r3, #3]
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	f040 8462 	bne.w	8008652 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6a1a      	ldr	r2, [r3, #32]
 8007d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	f240 83df 	bls.w	800856a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007db0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	4413      	add	r3, r2
 8007dc6:	881b      	ldrh	r3, [r3, #0]
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dd2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007dd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	441a      	add	r2, r3
 8007df0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dfc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007e08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	6a1a      	ldr	r2, [r3, #32]
 8007e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e18:	1ad2      	subs	r2, r2, r3
 8007e1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007e26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	4413      	add	r3, r2
 8007e40:	881b      	ldrh	r3, [r3, #0]
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f000 81c7 	beq.w	80081dc <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007e4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	785b      	ldrb	r3, [r3, #1]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d177      	bne.n	8007f5a <USB_EPStartXfer+0x2ce>
 8007e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	461a      	mov	r2, r3
 8007e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8a:	4413      	add	r3, r2
 8007e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	011a      	lsls	r2, r3, #4
 8007e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9e:	4413      	add	r3, r2
 8007ea0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea8:	881b      	ldrh	r3, [r3, #0]
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb4:	801a      	strh	r2, [r3, #0]
 8007eb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eba:	2b3e      	cmp	r3, #62	@ 0x3e
 8007ebc:	d921      	bls.n	8007f02 <USB_EPStartXfer+0x276>
 8007ebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ec2:	095b      	lsrs	r3, r3, #5
 8007ec4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ecc:	f003 031f 	and.w	r3, r3, #31
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d104      	bne.n	8007ede <USB_EPStartXfer+0x252>
 8007ed4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee0:	881b      	ldrh	r3, [r3, #0]
 8007ee2:	b29a      	uxth	r2, r3
 8007ee4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	029b      	lsls	r3, r3, #10
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ef6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007efa:	b29a      	uxth	r2, r3
 8007efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efe:	801a      	strh	r2, [r3, #0]
 8007f00:	e050      	b.n	8007fa4 <USB_EPStartXfer+0x318>
 8007f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10a      	bne.n	8007f20 <USB_EPStartXfer+0x294>
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0c:	881b      	ldrh	r3, [r3, #0]
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1c:	801a      	strh	r2, [r3, #0]
 8007f1e:	e041      	b.n	8007fa4 <USB_EPStartXfer+0x318>
 8007f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f24:	085b      	lsrs	r3, r3, #1
 8007f26:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d004      	beq.n	8007f40 <USB_EPStartXfer+0x2b4>
 8007f36:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f42:	881b      	ldrh	r3, [r3, #0]
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	029b      	lsls	r3, r3, #10
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	4313      	orrs	r3, r2
 8007f52:	b29a      	uxth	r2, r3
 8007f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f56:	801a      	strh	r2, [r3, #0]
 8007f58:	e024      	b.n	8007fa4 <USB_EPStartXfer+0x318>
 8007f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	785b      	ldrb	r3, [r3, #1]
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d11c      	bne.n	8007fa4 <USB_EPStartXfer+0x318>
 8007f6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7e:	4413      	add	r3, r2
 8007f80:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	011a      	lsls	r2, r3, #4
 8007f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f92:	4413      	add	r3, r2
 8007f94:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f9e:	b29a      	uxth	r2, r3
 8007fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007fa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fa8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	895b      	ldrh	r3, [r3, #10]
 8007fb0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007fb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6959      	ldr	r1, [r3, #20]
 8007fc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007fca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007fce:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007fd2:	6800      	ldr	r0, [r0, #0]
 8007fd4:	f001 fb49 	bl	800966a <USB_WritePMA>
            ep->xfer_buff += len;
 8007fd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	695a      	ldr	r2, [r3, #20]
 8007fe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe8:	441a      	add	r2, r3
 8007fea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007ff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ffa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6a1a      	ldr	r2, [r3, #32]
 8008002:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008006:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	429a      	cmp	r2, r3
 8008010:	d90f      	bls.n	8008032 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008012:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	6a1a      	ldr	r2, [r3, #32]
 800801e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008022:	1ad2      	subs	r2, r2, r3
 8008024:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008028:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	621a      	str	r2, [r3, #32]
 8008030:	e00e      	b.n	8008050 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008032:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008036:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008042:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008046:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2200      	movs	r2, #0
 800804e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	785b      	ldrb	r3, [r3, #1]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d177      	bne.n	8008150 <USB_EPStartXfer+0x4c4>
 8008060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008064:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	61bb      	str	r3, [r7, #24]
 800806c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008070:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800807a:	b29b      	uxth	r3, r3
 800807c:	461a      	mov	r2, r3
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	4413      	add	r3, r2
 8008082:	61bb      	str	r3, [r7, #24]
 8008084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008088:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	011a      	lsls	r2, r3, #4
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	4413      	add	r3, r2
 8008096:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800809a:	617b      	str	r3, [r7, #20]
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	881b      	ldrh	r3, [r3, #0]
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080a6:	b29a      	uxth	r2, r3
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	801a      	strh	r2, [r3, #0]
 80080ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80080b2:	d921      	bls.n	80080f8 <USB_EPStartXfer+0x46c>
 80080b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080b8:	095b      	lsrs	r3, r3, #5
 80080ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80080be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080c2:	f003 031f 	and.w	r3, r3, #31
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d104      	bne.n	80080d4 <USB_EPStartXfer+0x448>
 80080ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080ce:	3b01      	subs	r3, #1
 80080d0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	881b      	ldrh	r3, [r3, #0]
 80080d8:	b29a      	uxth	r2, r3
 80080da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080de:	b29b      	uxth	r3, r3
 80080e0:	029b      	lsls	r3, r3, #10
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	4313      	orrs	r3, r2
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	801a      	strh	r2, [r3, #0]
 80080f6:	e056      	b.n	80081a6 <USB_EPStartXfer+0x51a>
 80080f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10a      	bne.n	8008116 <USB_EPStartXfer+0x48a>
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	881b      	ldrh	r3, [r3, #0]
 8008104:	b29b      	uxth	r3, r3
 8008106:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800810a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800810e:	b29a      	uxth	r2, r3
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	801a      	strh	r2, [r3, #0]
 8008114:	e047      	b.n	80081a6 <USB_EPStartXfer+0x51a>
 8008116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800811a:	085b      	lsrs	r3, r3, #1
 800811c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d004      	beq.n	8008136 <USB_EPStartXfer+0x4aa>
 800812c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008130:	3301      	adds	r3, #1
 8008132:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b29a      	uxth	r2, r3
 800813c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008140:	b29b      	uxth	r3, r3
 8008142:	029b      	lsls	r3, r3, #10
 8008144:	b29b      	uxth	r3, r3
 8008146:	4313      	orrs	r3, r2
 8008148:	b29a      	uxth	r2, r3
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	801a      	strh	r2, [r3, #0]
 800814e:	e02a      	b.n	80081a6 <USB_EPStartXfer+0x51a>
 8008150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008154:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	785b      	ldrb	r3, [r3, #1]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d122      	bne.n	80081a6 <USB_EPStartXfer+0x51a>
 8008160:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008164:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	623b      	str	r3, [r7, #32]
 800816c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008170:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800817a:	b29b      	uxth	r3, r3
 800817c:	461a      	mov	r2, r3
 800817e:	6a3b      	ldr	r3, [r7, #32]
 8008180:	4413      	add	r3, r2
 8008182:	623b      	str	r3, [r7, #32]
 8008184:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008188:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	781b      	ldrb	r3, [r3, #0]
 8008190:	011a      	lsls	r2, r3, #4
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	4413      	add	r3, r2
 8008196:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800819a:	61fb      	str	r3, [r7, #28]
 800819c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80081a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	891b      	ldrh	r3, [r3, #8]
 80081b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80081b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	6959      	ldr	r1, [r3, #20]
 80081c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80081cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80081d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80081d4:	6800      	ldr	r0, [r0, #0]
 80081d6:	f001 fa48 	bl	800966a <USB_WritePMA>
 80081da:	e3ee      	b.n	80089ba <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80081dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	785b      	ldrb	r3, [r3, #1]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d177      	bne.n	80082dc <USB_EPStartXfer+0x650>
 80081ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008206:	b29b      	uxth	r3, r3
 8008208:	461a      	mov	r2, r3
 800820a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800820c:	4413      	add	r3, r2
 800820e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008210:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008214:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	011a      	lsls	r2, r3, #4
 800821e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008220:	4413      	add	r3, r2
 8008222:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008226:	647b      	str	r3, [r7, #68]	@ 0x44
 8008228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	b29b      	uxth	r3, r3
 800822e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008232:	b29a      	uxth	r2, r3
 8008234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008236:	801a      	strh	r2, [r3, #0]
 8008238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823c:	2b3e      	cmp	r3, #62	@ 0x3e
 800823e:	d921      	bls.n	8008284 <USB_EPStartXfer+0x5f8>
 8008240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008244:	095b      	lsrs	r3, r3, #5
 8008246:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800824a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800824e:	f003 031f 	and.w	r3, r3, #31
 8008252:	2b00      	cmp	r3, #0
 8008254:	d104      	bne.n	8008260 <USB_EPStartXfer+0x5d4>
 8008256:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800825a:	3b01      	subs	r3, #1
 800825c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	b29a      	uxth	r2, r3
 8008266:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800826a:	b29b      	uxth	r3, r3
 800826c:	029b      	lsls	r3, r3, #10
 800826e:	b29b      	uxth	r3, r3
 8008270:	4313      	orrs	r3, r2
 8008272:	b29b      	uxth	r3, r3
 8008274:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008278:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800827c:	b29a      	uxth	r2, r3
 800827e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008280:	801a      	strh	r2, [r3, #0]
 8008282:	e056      	b.n	8008332 <USB_EPStartXfer+0x6a6>
 8008284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008288:	2b00      	cmp	r3, #0
 800828a:	d10a      	bne.n	80082a2 <USB_EPStartXfer+0x616>
 800828c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800828e:	881b      	ldrh	r3, [r3, #0]
 8008290:	b29b      	uxth	r3, r3
 8008292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800829a:	b29a      	uxth	r2, r3
 800829c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800829e:	801a      	strh	r2, [r3, #0]
 80082a0:	e047      	b.n	8008332 <USB_EPStartXfer+0x6a6>
 80082a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a6:	085b      	lsrs	r3, r3, #1
 80082a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80082ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d004      	beq.n	80082c2 <USB_EPStartXfer+0x636>
 80082b8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80082bc:	3301      	adds	r3, #1
 80082be:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80082c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082c4:	881b      	ldrh	r3, [r3, #0]
 80082c6:	b29a      	uxth	r2, r3
 80082c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	029b      	lsls	r3, r3, #10
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	4313      	orrs	r3, r2
 80082d4:	b29a      	uxth	r2, r3
 80082d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082d8:	801a      	strh	r2, [r3, #0]
 80082da:	e02a      	b.n	8008332 <USB_EPStartXfer+0x6a6>
 80082dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	785b      	ldrb	r3, [r3, #1]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d122      	bne.n	8008332 <USB_EPStartXfer+0x6a6>
 80082ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008306:	b29b      	uxth	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800830c:	4413      	add	r3, r2
 800830e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008310:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008314:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	011a      	lsls	r2, r3, #4
 800831e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008320:	4413      	add	r3, r2
 8008322:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008326:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800832c:	b29a      	uxth	r2, r3
 800832e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008330:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008336:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	891b      	ldrh	r3, [r3, #8]
 800833e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008346:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	6959      	ldr	r1, [r3, #20]
 800834e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008352:	b29b      	uxth	r3, r3
 8008354:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008358:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800835c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008360:	6800      	ldr	r0, [r0, #0]
 8008362:	f001 f982 	bl	800966a <USB_WritePMA>
            ep->xfer_buff += len;
 8008366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800836a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	695a      	ldr	r2, [r3, #20]
 8008372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008376:	441a      	add	r2, r3
 8008378:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800837c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008384:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008388:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	6a1a      	ldr	r2, [r3, #32]
 8008390:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008394:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	429a      	cmp	r2, r3
 800839e:	d90f      	bls.n	80083c0 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80083a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	6a1a      	ldr	r2, [r3, #32]
 80083ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083b0:	1ad2      	subs	r2, r2, r3
 80083b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	621a      	str	r2, [r3, #32]
 80083be:	e00e      	b.n	80083de <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80083c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	6a1b      	ldr	r3, [r3, #32]
 80083cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80083d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2200      	movs	r2, #0
 80083dc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80083de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80083ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	785b      	ldrb	r3, [r3, #1]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d177      	bne.n	80084ea <USB_EPStartXfer+0x85e>
 80083fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800840a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008414:	b29b      	uxth	r3, r3
 8008416:	461a      	mov	r2, r3
 8008418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841a:	4413      	add	r3, r2
 800841c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800841e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008422:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	011a      	lsls	r2, r3, #4
 800842c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800842e:	4413      	add	r3, r2
 8008430:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008434:	637b      	str	r3, [r7, #52]	@ 0x34
 8008436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008438:	881b      	ldrh	r3, [r3, #0]
 800843a:	b29b      	uxth	r3, r3
 800843c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008440:	b29a      	uxth	r2, r3
 8008442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008444:	801a      	strh	r2, [r3, #0]
 8008446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800844a:	2b3e      	cmp	r3, #62	@ 0x3e
 800844c:	d921      	bls.n	8008492 <USB_EPStartXfer+0x806>
 800844e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008452:	095b      	lsrs	r3, r3, #5
 8008454:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800845c:	f003 031f 	and.w	r3, r3, #31
 8008460:	2b00      	cmp	r3, #0
 8008462:	d104      	bne.n	800846e <USB_EPStartXfer+0x7e2>
 8008464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008468:	3b01      	subs	r3, #1
 800846a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800846e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008470:	881b      	ldrh	r3, [r3, #0]
 8008472:	b29a      	uxth	r2, r3
 8008474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008478:	b29b      	uxth	r3, r3
 800847a:	029b      	lsls	r3, r3, #10
 800847c:	b29b      	uxth	r3, r3
 800847e:	4313      	orrs	r3, r2
 8008480:	b29b      	uxth	r3, r3
 8008482:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008486:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800848a:	b29a      	uxth	r2, r3
 800848c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800848e:	801a      	strh	r2, [r3, #0]
 8008490:	e050      	b.n	8008534 <USB_EPStartXfer+0x8a8>
 8008492:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10a      	bne.n	80084b0 <USB_EPStartXfer+0x824>
 800849a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800849c:	881b      	ldrh	r3, [r3, #0]
 800849e:	b29b      	uxth	r3, r3
 80084a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084a8:	b29a      	uxth	r2, r3
 80084aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ac:	801a      	strh	r2, [r3, #0]
 80084ae:	e041      	b.n	8008534 <USB_EPStartXfer+0x8a8>
 80084b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b4:	085b      	lsrs	r3, r3, #1
 80084b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80084ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084be:	f003 0301 	and.w	r3, r3, #1
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d004      	beq.n	80084d0 <USB_EPStartXfer+0x844>
 80084c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ca:	3301      	adds	r3, #1
 80084cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80084d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084d2:	881b      	ldrh	r3, [r3, #0]
 80084d4:	b29a      	uxth	r2, r3
 80084d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084da:	b29b      	uxth	r3, r3
 80084dc:	029b      	lsls	r3, r3, #10
 80084de:	b29b      	uxth	r3, r3
 80084e0:	4313      	orrs	r3, r2
 80084e2:	b29a      	uxth	r2, r3
 80084e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e6:	801a      	strh	r2, [r3, #0]
 80084e8:	e024      	b.n	8008534 <USB_EPStartXfer+0x8a8>
 80084ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	785b      	ldrb	r3, [r3, #1]
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d11c      	bne.n	8008534 <USB_EPStartXfer+0x8a8>
 80084fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008508:	b29b      	uxth	r3, r3
 800850a:	461a      	mov	r2, r3
 800850c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850e:	4413      	add	r3, r2
 8008510:	643b      	str	r3, [r7, #64]	@ 0x40
 8008512:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008516:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	011a      	lsls	r2, r3, #4
 8008520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008522:	4413      	add	r3, r2
 8008524:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008528:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800852a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800852e:	b29a      	uxth	r2, r3
 8008530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008532:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008534:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008538:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	895b      	ldrh	r3, [r3, #10]
 8008540:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008544:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008548:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	6959      	ldr	r1, [r3, #20]
 8008550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008554:	b29b      	uxth	r3, r3
 8008556:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800855a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800855e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008562:	6800      	ldr	r0, [r0, #0]
 8008564:	f001 f881 	bl	800966a <USB_WritePMA>
 8008568:	e227      	b.n	80089ba <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800856a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800856e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	6a1b      	ldr	r3, [r3, #32]
 8008576:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800857a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800857e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	881b      	ldrh	r3, [r3, #0]
 8008596:	b29b      	uxth	r3, r3
 8008598:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800859c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085a0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80085a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	441a      	add	r2, r3
 80085be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80085c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80085d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	461a      	mov	r2, r3
 80085f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085f6:	4413      	add	r3, r2
 80085f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	781b      	ldrb	r3, [r3, #0]
 8008606:	011a      	lsls	r2, r3, #4
 8008608:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800860a:	4413      	add	r3, r2
 800860c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008610:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008616:	b29a      	uxth	r2, r3
 8008618:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800861a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800861c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008620:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	891b      	ldrh	r3, [r3, #8]
 8008628:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800862c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008630:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	6959      	ldr	r1, [r3, #20]
 8008638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800863c:	b29b      	uxth	r3, r3
 800863e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008642:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008646:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800864a:	6800      	ldr	r0, [r0, #0]
 800864c:	f001 f80d 	bl	800966a <USB_WritePMA>
 8008650:	e1b3      	b.n	80089ba <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008652:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008656:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	6a1a      	ldr	r2, [r3, #32]
 800865e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008662:	1ad2      	subs	r2, r2, r3
 8008664:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008668:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008670:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008674:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800867e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4413      	add	r3, r2
 800868a:	881b      	ldrh	r3, [r3, #0]
 800868c:	b29b      	uxth	r3, r3
 800868e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008692:	2b00      	cmp	r3, #0
 8008694:	f000 80c6 	beq.w	8008824 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800869c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80086a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	785b      	ldrb	r3, [r3, #1]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d177      	bne.n	80087a4 <USB_EPStartXfer+0xb18>
 80086b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	461a      	mov	r2, r3
 80086d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80086d4:	4413      	add	r3, r2
 80086d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	011a      	lsls	r2, r3, #4
 80086e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80086e8:	4413      	add	r3, r2
 80086ea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80086ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80086f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086f2:	881b      	ldrh	r3, [r3, #0]
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086fa:	b29a      	uxth	r2, r3
 80086fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086fe:	801a      	strh	r2, [r3, #0]
 8008700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008704:	2b3e      	cmp	r3, #62	@ 0x3e
 8008706:	d921      	bls.n	800874c <USB_EPStartXfer+0xac0>
 8008708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800870c:	095b      	lsrs	r3, r3, #5
 800870e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008716:	f003 031f 	and.w	r3, r3, #31
 800871a:	2b00      	cmp	r3, #0
 800871c:	d104      	bne.n	8008728 <USB_EPStartXfer+0xa9c>
 800871e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008722:	3b01      	subs	r3, #1
 8008724:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008728:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800872a:	881b      	ldrh	r3, [r3, #0]
 800872c:	b29a      	uxth	r2, r3
 800872e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008732:	b29b      	uxth	r3, r3
 8008734:	029b      	lsls	r3, r3, #10
 8008736:	b29b      	uxth	r3, r3
 8008738:	4313      	orrs	r3, r2
 800873a:	b29b      	uxth	r3, r3
 800873c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008740:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008744:	b29a      	uxth	r2, r3
 8008746:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008748:	801a      	strh	r2, [r3, #0]
 800874a:	e050      	b.n	80087ee <USB_EPStartXfer+0xb62>
 800874c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10a      	bne.n	800876a <USB_EPStartXfer+0xade>
 8008754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008756:	881b      	ldrh	r3, [r3, #0]
 8008758:	b29b      	uxth	r3, r3
 800875a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800875e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008762:	b29a      	uxth	r2, r3
 8008764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008766:	801a      	strh	r2, [r3, #0]
 8008768:	e041      	b.n	80087ee <USB_EPStartXfer+0xb62>
 800876a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800876e:	085b      	lsrs	r3, r3, #1
 8008770:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008778:	f003 0301 	and.w	r3, r3, #1
 800877c:	2b00      	cmp	r3, #0
 800877e:	d004      	beq.n	800878a <USB_EPStartXfer+0xafe>
 8008780:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008784:	3301      	adds	r3, #1
 8008786:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800878a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800878c:	881b      	ldrh	r3, [r3, #0]
 800878e:	b29a      	uxth	r2, r3
 8008790:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008794:	b29b      	uxth	r3, r3
 8008796:	029b      	lsls	r3, r3, #10
 8008798:	b29b      	uxth	r3, r3
 800879a:	4313      	orrs	r3, r2
 800879c:	b29a      	uxth	r2, r3
 800879e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087a0:	801a      	strh	r2, [r3, #0]
 80087a2:	e024      	b.n	80087ee <USB_EPStartXfer+0xb62>
 80087a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	785b      	ldrb	r3, [r3, #1]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d11c      	bne.n	80087ee <USB_EPStartXfer+0xb62>
 80087b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	461a      	mov	r2, r3
 80087c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087c8:	4413      	add	r3, r2
 80087ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80087cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	011a      	lsls	r2, r3, #4
 80087da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087dc:	4413      	add	r3, r2
 80087de:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80087e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80087e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80087ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	895b      	ldrh	r3, [r3, #10]
 80087fa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008802:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6959      	ldr	r1, [r3, #20]
 800880a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800880e:	b29b      	uxth	r3, r3
 8008810:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008814:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008818:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800881c:	6800      	ldr	r0, [r0, #0]
 800881e:	f000 ff24 	bl	800966a <USB_WritePMA>
 8008822:	e0ca      	b.n	80089ba <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008824:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008828:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	785b      	ldrb	r3, [r3, #1]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d177      	bne.n	8008924 <USB_EPStartXfer+0xc98>
 8008834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008838:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008840:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008844:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800884e:	b29b      	uxth	r3, r3
 8008850:	461a      	mov	r2, r3
 8008852:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008854:	4413      	add	r3, r2
 8008856:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008858:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800885c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	011a      	lsls	r2, r3, #4
 8008866:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008868:	4413      	add	r3, r2
 800886a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800886e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008870:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008872:	881b      	ldrh	r3, [r3, #0]
 8008874:	b29b      	uxth	r3, r3
 8008876:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800887a:	b29a      	uxth	r2, r3
 800887c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800887e:	801a      	strh	r2, [r3, #0]
 8008880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008884:	2b3e      	cmp	r3, #62	@ 0x3e
 8008886:	d921      	bls.n	80088cc <USB_EPStartXfer+0xc40>
 8008888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800888c:	095b      	lsrs	r3, r3, #5
 800888e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008896:	f003 031f 	and.w	r3, r3, #31
 800889a:	2b00      	cmp	r3, #0
 800889c:	d104      	bne.n	80088a8 <USB_EPStartXfer+0xc1c>
 800889e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80088a2:	3b01      	subs	r3, #1
 80088a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80088a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088aa:	881b      	ldrh	r3, [r3, #0]
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	029b      	lsls	r3, r3, #10
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	4313      	orrs	r3, r2
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088c4:	b29a      	uxth	r2, r3
 80088c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088c8:	801a      	strh	r2, [r3, #0]
 80088ca:	e05c      	b.n	8008986 <USB_EPStartXfer+0xcfa>
 80088cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d10a      	bne.n	80088ea <USB_EPStartXfer+0xc5e>
 80088d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088d6:	881b      	ldrh	r3, [r3, #0]
 80088d8:	b29b      	uxth	r3, r3
 80088da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088e2:	b29a      	uxth	r2, r3
 80088e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088e6:	801a      	strh	r2, [r3, #0]
 80088e8:	e04d      	b.n	8008986 <USB_EPStartXfer+0xcfa>
 80088ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ee:	085b      	lsrs	r3, r3, #1
 80088f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80088f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d004      	beq.n	800890a <USB_EPStartXfer+0xc7e>
 8008900:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008904:	3301      	adds	r3, #1
 8008906:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800890a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800890c:	881b      	ldrh	r3, [r3, #0]
 800890e:	b29a      	uxth	r2, r3
 8008910:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008914:	b29b      	uxth	r3, r3
 8008916:	029b      	lsls	r3, r3, #10
 8008918:	b29b      	uxth	r3, r3
 800891a:	4313      	orrs	r3, r2
 800891c:	b29a      	uxth	r2, r3
 800891e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008920:	801a      	strh	r2, [r3, #0]
 8008922:	e030      	b.n	8008986 <USB_EPStartXfer+0xcfa>
 8008924:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008928:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	785b      	ldrb	r3, [r3, #1]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d128      	bne.n	8008986 <USB_EPStartXfer+0xcfa>
 8008934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008938:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008946:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008950:	b29b      	uxth	r3, r3
 8008952:	461a      	mov	r2, r3
 8008954:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008958:	4413      	add	r3, r2
 800895a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800895e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008962:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	011a      	lsls	r2, r3, #4
 800896c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008970:	4413      	add	r3, r2
 8008972:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008976:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800897a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800897e:	b29a      	uxth	r2, r3
 8008980:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008984:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008986:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800898a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	891b      	ldrh	r3, [r3, #8]
 8008992:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008996:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800899a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6959      	ldr	r1, [r3, #20]
 80089a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80089ac:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80089b0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80089b4:	6800      	ldr	r0, [r0, #0]
 80089b6:	f000 fe58 	bl	800966a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80089ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	4413      	add	r3, r2
 80089d4:	881b      	ldrh	r3, [r3, #0]
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089e0:	817b      	strh	r3, [r7, #10]
 80089e2:	897b      	ldrh	r3, [r7, #10]
 80089e4:	f083 0310 	eor.w	r3, r3, #16
 80089e8:	817b      	strh	r3, [r7, #10]
 80089ea:	897b      	ldrh	r3, [r7, #10]
 80089ec:	f083 0320 	eor.w	r3, r3, #32
 80089f0:	817b      	strh	r3, [r7, #10]
 80089f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	441a      	add	r2, r3
 8008a0c:	897b      	ldrh	r3, [r7, #10]
 8008a0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	8013      	strh	r3, [r2, #0]
 8008a22:	f000 bcde 	b.w	80093e2 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008a26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	7b1b      	ldrb	r3, [r3, #12]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f040 80bb 	bne.w	8008bae <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008a38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	699a      	ldr	r2, [r3, #24]
 8008a44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d917      	bls.n	8008a84 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008a54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	691b      	ldr	r3, [r3, #16]
 8008a60:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8008a64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	699a      	ldr	r2, [r3, #24]
 8008a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a74:	1ad2      	subs	r2, r2, r3
 8008a76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	619a      	str	r2, [r3, #24]
 8008a82:	e00e      	b.n	8008aa2 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	699b      	ldr	r3, [r3, #24]
 8008a90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8008a94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008aa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008aa6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008ab0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ab4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ac6:	4413      	add	r3, r2
 8008ac8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ad0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	011a      	lsls	r2, r3, #4
 8008ada:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ade:	4413      	add	r3, r2
 8008ae0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008ae4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008ae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008aec:	881b      	ldrh	r3, [r3, #0]
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008af4:	b29a      	uxth	r2, r3
 8008af6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008afa:	801a      	strh	r2, [r3, #0]
 8008afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b00:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b02:	d924      	bls.n	8008b4e <USB_EPStartXfer+0xec2>
 8008b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b08:	095b      	lsrs	r3, r3, #5
 8008b0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b12:	f003 031f 	and.w	r3, r3, #31
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d104      	bne.n	8008b24 <USB_EPStartXfer+0xe98>
 8008b1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b28:	881b      	ldrh	r3, [r3, #0]
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	029b      	lsls	r3, r3, #10
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	4313      	orrs	r3, r2
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b42:	b29a      	uxth	r2, r3
 8008b44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b48:	801a      	strh	r2, [r3, #0]
 8008b4a:	f000 bc10 	b.w	800936e <USB_EPStartXfer+0x16e2>
 8008b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10c      	bne.n	8008b70 <USB_EPStartXfer+0xee4>
 8008b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b5a:	881b      	ldrh	r3, [r3, #0]
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b6c:	801a      	strh	r2, [r3, #0]
 8008b6e:	e3fe      	b.n	800936e <USB_EPStartXfer+0x16e2>
 8008b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b74:	085b      	lsrs	r3, r3, #1
 8008b76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d004      	beq.n	8008b90 <USB_EPStartXfer+0xf04>
 8008b86:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b94:	881b      	ldrh	r3, [r3, #0]
 8008b96:	b29a      	uxth	r2, r3
 8008b98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	029b      	lsls	r3, r3, #10
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	b29a      	uxth	r2, r3
 8008ba6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008baa:	801a      	strh	r2, [r3, #0]
 8008bac:	e3df      	b.n	800936e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008bae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	78db      	ldrb	r3, [r3, #3]
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	f040 8218 	bne.w	8008ff0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008bc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	785b      	ldrb	r3, [r3, #1]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f040 809d 	bne.w	8008d0c <USB_EPStartXfer+0x1080>
 8008bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bd6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008be4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008bf6:	4413      	add	r3, r2
 8008bf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	011a      	lsls	r2, r3, #4
 8008c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c0e:	4413      	add	r3, r2
 8008c10:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008c14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008c18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c1c:	881b      	ldrh	r3, [r3, #0]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c24:	b29a      	uxth	r2, r3
 8008c26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c2a:	801a      	strh	r2, [r3, #0]
 8008c2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	691b      	ldr	r3, [r3, #16]
 8008c38:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c3a:	d92b      	bls.n	8008c94 <USB_EPStartXfer+0x1008>
 8008c3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	095b      	lsrs	r3, r3, #5
 8008c4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	f003 031f 	and.w	r3, r3, #31
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d104      	bne.n	8008c6c <USB_EPStartXfer+0xfe0>
 8008c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c66:	3b01      	subs	r3, #1
 8008c68:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c70:	881b      	ldrh	r3, [r3, #0]
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	029b      	lsls	r3, r3, #10
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c90:	801a      	strh	r2, [r3, #0]
 8008c92:	e070      	b.n	8008d76 <USB_EPStartXfer+0x10ea>
 8008c94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d10c      	bne.n	8008cbe <USB_EPStartXfer+0x1032>
 8008ca4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ca8:	881b      	ldrh	r3, [r3, #0]
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cb4:	b29a      	uxth	r2, r3
 8008cb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008cba:	801a      	strh	r2, [r3, #0]
 8008cbc:	e05b      	b.n	8008d76 <USB_EPStartXfer+0x10ea>
 8008cbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	691b      	ldr	r3, [r3, #16]
 8008cca:	085b      	lsrs	r3, r3, #1
 8008ccc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008cd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	f003 0301 	and.w	r3, r3, #1
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d004      	beq.n	8008cee <USB_EPStartXfer+0x1062>
 8008ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ce8:	3301      	adds	r3, #1
 8008cea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008cee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008cf2:	881b      	ldrh	r3, [r3, #0]
 8008cf4:	b29a      	uxth	r2, r3
 8008cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	029b      	lsls	r3, r3, #10
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	4313      	orrs	r3, r2
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008d08:	801a      	strh	r2, [r3, #0]
 8008d0a:	e034      	b.n	8008d76 <USB_EPStartXfer+0x10ea>
 8008d0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	785b      	ldrb	r3, [r3, #1]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d12c      	bne.n	8008d76 <USB_EPStartXfer+0x10ea>
 8008d1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008d40:	4413      	add	r3, r2
 8008d42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	011a      	lsls	r2, r3, #4
 8008d54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008d58:	4413      	add	r3, r2
 8008d5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008d5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	691b      	ldr	r3, [r3, #16]
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008d74:	801a      	strh	r2, [r3, #0]
 8008d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008d84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	785b      	ldrb	r3, [r3, #1]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f040 809d 	bne.w	8008ed0 <USB_EPStartXfer+0x1244>
 8008d96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008da4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008da8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	461a      	mov	r2, r3
 8008db6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dba:	4413      	add	r3, r2
 8008dbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008dc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008dc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	011a      	lsls	r2, r3, #4
 8008dce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008dd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ddc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008de0:	881b      	ldrh	r3, [r3, #0]
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008de8:	b29a      	uxth	r2, r3
 8008dea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008dee:	801a      	strh	r2, [r3, #0]
 8008df0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008df4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	691b      	ldr	r3, [r3, #16]
 8008dfc:	2b3e      	cmp	r3, #62	@ 0x3e
 8008dfe:	d92b      	bls.n	8008e58 <USB_EPStartXfer+0x11cc>
 8008e00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	691b      	ldr	r3, [r3, #16]
 8008e0c:	095b      	lsrs	r3, r3, #5
 8008e0e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	f003 031f 	and.w	r3, r3, #31
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d104      	bne.n	8008e30 <USB_EPStartXfer+0x11a4>
 8008e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e34:	881b      	ldrh	r3, [r3, #0]
 8008e36:	b29a      	uxth	r2, r3
 8008e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	029b      	lsls	r3, r3, #10
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	4313      	orrs	r3, r2
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e4e:	b29a      	uxth	r2, r3
 8008e50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e54:	801a      	strh	r2, [r3, #0]
 8008e56:	e069      	b.n	8008f2c <USB_EPStartXfer+0x12a0>
 8008e58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	691b      	ldr	r3, [r3, #16]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10c      	bne.n	8008e82 <USB_EPStartXfer+0x11f6>
 8008e68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e6c:	881b      	ldrh	r3, [r3, #0]
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e7e:	801a      	strh	r2, [r3, #0]
 8008e80:	e054      	b.n	8008f2c <USB_EPStartXfer+0x12a0>
 8008e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	085b      	lsrs	r3, r3, #1
 8008e90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	691b      	ldr	r3, [r3, #16]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d004      	beq.n	8008eb2 <USB_EPStartXfer+0x1226>
 8008ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008eac:	3301      	adds	r3, #1
 8008eae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008eb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008eb6:	881b      	ldrh	r3, [r3, #0]
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	029b      	lsls	r3, r3, #10
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ecc:	801a      	strh	r2, [r3, #0]
 8008ece:	e02d      	b.n	8008f2c <USB_EPStartXfer+0x12a0>
 8008ed0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ed4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	785b      	ldrb	r3, [r3, #1]
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d125      	bne.n	8008f2c <USB_EPStartXfer+0x12a0>
 8008ee0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ee4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008efc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	011a      	lsls	r2, r3, #4
 8008f0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f0e:	4413      	add	r3, r2
 8008f10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008f14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	691b      	ldr	r3, [r3, #16]
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f2a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	f000 8218 	beq.w	800936e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008f3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	4413      	add	r3, r2
 8008f58:	881b      	ldrh	r3, [r3, #0]
 8008f5a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008f5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d005      	beq.n	8008f76 <USB_EPStartXfer+0x12ea>
 8008f6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10d      	bne.n	8008f92 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008f76:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f040 81f5 	bne.w	800936e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008f84:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	f040 81ee 	bne.w	800936e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008f92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	781b      	ldrb	r3, [r3, #0]
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	4413      	add	r3, r2
 8008fac:	881b      	ldrh	r3, [r3, #0]
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fb8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fc4:	681a      	ldr	r2, [r3, #0]
 8008fc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	441a      	add	r2, r3
 8008fd6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008fda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fe2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fe6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	8013      	strh	r3, [r2, #0]
 8008fee:	e1be      	b.n	800936e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008ff0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ff4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	78db      	ldrb	r3, [r3, #3]
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	f040 81b4 	bne.w	800936a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009002:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009006:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	699a      	ldr	r2, [r3, #24]
 800900e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009012:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	429a      	cmp	r2, r3
 800901c:	d917      	bls.n	800904e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800901e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009022:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	691b      	ldr	r3, [r3, #16]
 800902a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800902e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009032:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	699a      	ldr	r2, [r3, #24]
 800903a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800903e:	1ad2      	subs	r2, r2, r3
 8009040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009044:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	619a      	str	r2, [r3, #24]
 800904c:	e00e      	b.n	800906c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800904e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009052:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800905e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009062:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2200      	movs	r2, #0
 800906a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800906c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009070:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	785b      	ldrb	r3, [r3, #1]
 8009078:	2b00      	cmp	r3, #0
 800907a:	f040 8085 	bne.w	8009188 <USB_EPStartXfer+0x14fc>
 800907e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009082:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800908c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009090:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800909a:	b29b      	uxth	r3, r3
 800909c:	461a      	mov	r2, r3
 800909e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090a2:	4413      	add	r3, r2
 80090a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80090a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	011a      	lsls	r2, r3, #4
 80090b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090ba:	4413      	add	r3, r2
 80090bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80090c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80090c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090c8:	881b      	ldrh	r3, [r3, #0]
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090d0:	b29a      	uxth	r2, r3
 80090d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090d6:	801a      	strh	r2, [r3, #0]
 80090d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80090de:	d923      	bls.n	8009128 <USB_EPStartXfer+0x149c>
 80090e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090e4:	095b      	lsrs	r3, r3, #5
 80090e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80090ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090ee:	f003 031f 	and.w	r3, r3, #31
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d104      	bne.n	8009100 <USB_EPStartXfer+0x1474>
 80090f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090fa:	3b01      	subs	r3, #1
 80090fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009100:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009104:	881b      	ldrh	r3, [r3, #0]
 8009106:	b29a      	uxth	r2, r3
 8009108:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800910c:	b29b      	uxth	r3, r3
 800910e:	029b      	lsls	r3, r3, #10
 8009110:	b29b      	uxth	r3, r3
 8009112:	4313      	orrs	r3, r2
 8009114:	b29b      	uxth	r3, r3
 8009116:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800911a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800911e:	b29a      	uxth	r2, r3
 8009120:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009124:	801a      	strh	r2, [r3, #0]
 8009126:	e060      	b.n	80091ea <USB_EPStartXfer+0x155e>
 8009128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800912c:	2b00      	cmp	r3, #0
 800912e:	d10c      	bne.n	800914a <USB_EPStartXfer+0x14be>
 8009130:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009134:	881b      	ldrh	r3, [r3, #0]
 8009136:	b29b      	uxth	r3, r3
 8009138:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800913c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009140:	b29a      	uxth	r2, r3
 8009142:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009146:	801a      	strh	r2, [r3, #0]
 8009148:	e04f      	b.n	80091ea <USB_EPStartXfer+0x155e>
 800914a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800914e:	085b      	lsrs	r3, r3, #1
 8009150:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009158:	f003 0301 	and.w	r3, r3, #1
 800915c:	2b00      	cmp	r3, #0
 800915e:	d004      	beq.n	800916a <USB_EPStartXfer+0x14de>
 8009160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009164:	3301      	adds	r3, #1
 8009166:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800916a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800916e:	881b      	ldrh	r3, [r3, #0]
 8009170:	b29a      	uxth	r2, r3
 8009172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009176:	b29b      	uxth	r3, r3
 8009178:	029b      	lsls	r3, r3, #10
 800917a:	b29b      	uxth	r3, r3
 800917c:	4313      	orrs	r3, r2
 800917e:	b29a      	uxth	r2, r3
 8009180:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009184:	801a      	strh	r2, [r3, #0]
 8009186:	e030      	b.n	80091ea <USB_EPStartXfer+0x155e>
 8009188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800918c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	785b      	ldrb	r3, [r3, #1]
 8009194:	2b01      	cmp	r3, #1
 8009196:	d128      	bne.n	80091ea <USB_EPStartXfer+0x155e>
 8009198:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800919c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80091a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	461a      	mov	r2, r3
 80091b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091bc:	4413      	add	r3, r2
 80091be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80091c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	011a      	lsls	r2, r3, #4
 80091d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091d4:	4413      	add	r3, r2
 80091d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80091da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80091e8:	801a      	strh	r2, [r3, #0]
 80091ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80091f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	785b      	ldrb	r3, [r3, #1]
 8009204:	2b00      	cmp	r3, #0
 8009206:	f040 8085 	bne.w	8009314 <USB_EPStartXfer+0x1688>
 800920a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800920e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800921c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009226:	b29b      	uxth	r3, r3
 8009228:	461a      	mov	r2, r3
 800922a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800922e:	4413      	add	r3, r2
 8009230:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009238:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	011a      	lsls	r2, r3, #4
 8009242:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009246:	4413      	add	r3, r2
 8009248:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800924c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009250:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009254:	881b      	ldrh	r3, [r3, #0]
 8009256:	b29b      	uxth	r3, r3
 8009258:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800925c:	b29a      	uxth	r2, r3
 800925e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009262:	801a      	strh	r2, [r3, #0]
 8009264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009268:	2b3e      	cmp	r3, #62	@ 0x3e
 800926a:	d923      	bls.n	80092b4 <USB_EPStartXfer+0x1628>
 800926c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009270:	095b      	lsrs	r3, r3, #5
 8009272:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800927a:	f003 031f 	and.w	r3, r3, #31
 800927e:	2b00      	cmp	r3, #0
 8009280:	d104      	bne.n	800928c <USB_EPStartXfer+0x1600>
 8009282:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009286:	3b01      	subs	r3, #1
 8009288:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800928c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009290:	881b      	ldrh	r3, [r3, #0]
 8009292:	b29a      	uxth	r2, r3
 8009294:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009298:	b29b      	uxth	r3, r3
 800929a:	029b      	lsls	r3, r3, #10
 800929c:	b29b      	uxth	r3, r3
 800929e:	4313      	orrs	r3, r2
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092aa:	b29a      	uxth	r2, r3
 80092ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80092b0:	801a      	strh	r2, [r3, #0]
 80092b2:	e05c      	b.n	800936e <USB_EPStartXfer+0x16e2>
 80092b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d10c      	bne.n	80092d6 <USB_EPStartXfer+0x164a>
 80092bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092cc:	b29a      	uxth	r2, r3
 80092ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80092d2:	801a      	strh	r2, [r3, #0]
 80092d4:	e04b      	b.n	800936e <USB_EPStartXfer+0x16e2>
 80092d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092da:	085b      	lsrs	r3, r3, #1
 80092dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80092e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092e4:	f003 0301 	and.w	r3, r3, #1
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d004      	beq.n	80092f6 <USB_EPStartXfer+0x166a>
 80092ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80092f0:	3301      	adds	r3, #1
 80092f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80092f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80092fa:	881b      	ldrh	r3, [r3, #0]
 80092fc:	b29a      	uxth	r2, r3
 80092fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009302:	b29b      	uxth	r3, r3
 8009304:	029b      	lsls	r3, r3, #10
 8009306:	b29b      	uxth	r3, r3
 8009308:	4313      	orrs	r3, r2
 800930a:	b29a      	uxth	r2, r3
 800930c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009310:	801a      	strh	r2, [r3, #0]
 8009312:	e02c      	b.n	800936e <USB_EPStartXfer+0x16e2>
 8009314:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009318:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	785b      	ldrb	r3, [r3, #1]
 8009320:	2b01      	cmp	r3, #1
 8009322:	d124      	bne.n	800936e <USB_EPStartXfer+0x16e2>
 8009324:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009328:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009332:	b29b      	uxth	r3, r3
 8009334:	461a      	mov	r2, r3
 8009336:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800933a:	4413      	add	r3, r2
 800933c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009340:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009344:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	011a      	lsls	r2, r3, #4
 800934e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009352:	4413      	add	r3, r2
 8009354:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009358:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800935c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009360:	b29a      	uxth	r2, r3
 8009362:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009366:	801a      	strh	r2, [r3, #0]
 8009368:	e001      	b.n	800936e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800936a:	2301      	movs	r3, #1
 800936c:	e03a      	b.n	80093e4 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800936e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009372:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800937c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4413      	add	r3, r2
 8009388:	881b      	ldrh	r3, [r3, #0]
 800938a:	b29b      	uxth	r3, r3
 800938c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009394:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009398:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800939c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80093a0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80093a4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80093a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80093ac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80093b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	441a      	add	r2, r3
 80093ca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80093ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093de:	b29b      	uxth	r3, r3
 80093e0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80093ee:	b480      	push	{r7}
 80093f0:	b085      	sub	sp, #20
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
 80093f6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	785b      	ldrb	r3, [r3, #1]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d020      	beq.n	8009442 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	4413      	add	r3, r2
 800940a:	881b      	ldrh	r3, [r3, #0]
 800940c:	b29b      	uxth	r3, r3
 800940e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009412:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009416:	81bb      	strh	r3, [r7, #12]
 8009418:	89bb      	ldrh	r3, [r7, #12]
 800941a:	f083 0310 	eor.w	r3, r3, #16
 800941e:	81bb      	strh	r3, [r7, #12]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	009b      	lsls	r3, r3, #2
 8009428:	441a      	add	r2, r3
 800942a:	89bb      	ldrh	r3, [r7, #12]
 800942c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009430:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800943c:	b29b      	uxth	r3, r3
 800943e:	8013      	strh	r3, [r2, #0]
 8009440:	e01f      	b.n	8009482 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009442:	687a      	ldr	r2, [r7, #4]
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	4413      	add	r3, r2
 800944c:	881b      	ldrh	r3, [r3, #0]
 800944e:	b29b      	uxth	r3, r3
 8009450:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009454:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009458:	81fb      	strh	r3, [r7, #14]
 800945a:	89fb      	ldrh	r3, [r7, #14]
 800945c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009460:	81fb      	strh	r3, [r7, #14]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	441a      	add	r2, r3
 800946c:	89fb      	ldrh	r3, [r7, #14]
 800946e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800947a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800947e:	b29b      	uxth	r3, r3
 8009480:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009482:	2300      	movs	r3, #0
}
 8009484:	4618      	mov	r0, r3
 8009486:	3714      	adds	r7, #20
 8009488:	46bd      	mov	sp, r7
 800948a:	bc80      	pop	{r7}
 800948c:	4770      	bx	lr

0800948e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800948e:	b480      	push	{r7}
 8009490:	b087      	sub	sp, #28
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
 8009496:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	7b1b      	ldrb	r3, [r3, #12]
 800949c:	2b00      	cmp	r3, #0
 800949e:	f040 809d 	bne.w	80095dc <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	785b      	ldrb	r3, [r3, #1]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d04c      	beq.n	8009544 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	4413      	add	r3, r2
 80094b4:	881b      	ldrh	r3, [r3, #0]
 80094b6:	823b      	strh	r3, [r7, #16]
 80094b8:	8a3b      	ldrh	r3, [r7, #16]
 80094ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d01b      	beq.n	80094fa <USB_EPClearStall+0x6c>
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	4413      	add	r3, r2
 80094cc:	881b      	ldrh	r3, [r3, #0]
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094d8:	81fb      	strh	r3, [r7, #14]
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	441a      	add	r2, r3
 80094e4:	89fb      	ldrh	r3, [r7, #14]
 80094e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80094f6:	b29b      	uxth	r3, r3
 80094f8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	78db      	ldrb	r3, [r3, #3]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d06c      	beq.n	80095dc <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	4413      	add	r3, r2
 800950c:	881b      	ldrh	r3, [r3, #0]
 800950e:	b29b      	uxth	r3, r3
 8009510:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009514:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009518:	81bb      	strh	r3, [r7, #12]
 800951a:	89bb      	ldrh	r3, [r7, #12]
 800951c:	f083 0320 	eor.w	r3, r3, #32
 8009520:	81bb      	strh	r3, [r7, #12]
 8009522:	687a      	ldr	r2, [r7, #4]
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	441a      	add	r2, r3
 800952c:	89bb      	ldrh	r3, [r7, #12]
 800952e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009532:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009536:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800953a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800953e:	b29b      	uxth	r3, r3
 8009540:	8013      	strh	r3, [r2, #0]
 8009542:	e04b      	b.n	80095dc <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	4413      	add	r3, r2
 800954e:	881b      	ldrh	r3, [r3, #0]
 8009550:	82fb      	strh	r3, [r7, #22]
 8009552:	8afb      	ldrh	r3, [r7, #22]
 8009554:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009558:	2b00      	cmp	r3, #0
 800955a:	d01b      	beq.n	8009594 <USB_EPClearStall+0x106>
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4413      	add	r3, r2
 8009566:	881b      	ldrh	r3, [r3, #0]
 8009568:	b29b      	uxth	r3, r3
 800956a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800956e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009572:	82bb      	strh	r3, [r7, #20]
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	441a      	add	r2, r3
 800957e:	8abb      	ldrh	r3, [r7, #20]
 8009580:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009584:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009588:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800958c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009590:	b29b      	uxth	r3, r3
 8009592:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	4413      	add	r3, r2
 800959e:	881b      	ldrh	r3, [r3, #0]
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095aa:	827b      	strh	r3, [r7, #18]
 80095ac:	8a7b      	ldrh	r3, [r7, #18]
 80095ae:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80095b2:	827b      	strh	r3, [r7, #18]
 80095b4:	8a7b      	ldrh	r3, [r7, #18]
 80095b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80095ba:	827b      	strh	r3, [r7, #18]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	781b      	ldrb	r3, [r3, #0]
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	441a      	add	r2, r3
 80095c6:	8a7b      	ldrh	r3, [r7, #18]
 80095c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095d8:	b29b      	uxth	r3, r3
 80095da:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	371c      	adds	r7, #28
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bc80      	pop	{r7}
 80095e6:	4770      	bx	lr

080095e8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b083      	sub	sp, #12
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
 80095f0:	460b      	mov	r3, r1
 80095f2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80095f4:	78fb      	ldrb	r3, [r7, #3]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d103      	bne.n	8009602 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2280      	movs	r2, #128	@ 0x80
 80095fe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	bc80      	pop	{r7}
 800960c:	4770      	bx	lr

0800960e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800960e:	b480      	push	{r7}
 8009610:	b083      	sub	sp, #12
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	bc80      	pop	{r7}
 8009620:	4770      	bx	lr

08009622 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009622:	b480      	push	{r7}
 8009624:	b083      	sub	sp, #12
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	bc80      	pop	{r7}
 8009634:	4770      	bx	lr

08009636 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009636:	b480      	push	{r7}
 8009638:	b085      	sub	sp, #20
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009644:	b29b      	uxth	r3, r3
 8009646:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009648:	68fb      	ldr	r3, [r7, #12]
}
 800964a:	4618      	mov	r0, r3
 800964c:	3714      	adds	r7, #20
 800964e:	46bd      	mov	sp, r7
 8009650:	bc80      	pop	{r7}
 8009652:	4770      	bx	lr

08009654 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	bc80      	pop	{r7}
 8009668:	4770      	bx	lr

0800966a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800966a:	b480      	push	{r7}
 800966c:	b08b      	sub	sp, #44	@ 0x2c
 800966e:	af00      	add	r7, sp, #0
 8009670:	60f8      	str	r0, [r7, #12]
 8009672:	60b9      	str	r1, [r7, #8]
 8009674:	4611      	mov	r1, r2
 8009676:	461a      	mov	r2, r3
 8009678:	460b      	mov	r3, r1
 800967a:	80fb      	strh	r3, [r7, #6]
 800967c:	4613      	mov	r3, r2
 800967e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009680:	88bb      	ldrh	r3, [r7, #4]
 8009682:	3301      	adds	r3, #1
 8009684:	085b      	lsrs	r3, r3, #1
 8009686:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009690:	88fb      	ldrh	r3, [r7, #6]
 8009692:	005a      	lsls	r2, r3, #1
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	4413      	add	r3, r2
 8009698:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800969c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80096a2:	e01f      	b.n	80096e4 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	781b      	ldrb	r3, [r3, #0]
 80096a8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80096aa:	69fb      	ldr	r3, [r7, #28]
 80096ac:	3301      	adds	r3, #1
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	b21b      	sxth	r3, r3
 80096b2:	021b      	lsls	r3, r3, #8
 80096b4:	b21a      	sxth	r2, r3
 80096b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	b21b      	sxth	r3, r3
 80096be:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	8a7a      	ldrh	r2, [r7, #18]
 80096c4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80096c6:	6a3b      	ldr	r3, [r7, #32]
 80096c8:	3302      	adds	r3, #2
 80096ca:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80096cc:	6a3b      	ldr	r3, [r7, #32]
 80096ce:	3302      	adds	r3, #2
 80096d0:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80096d2:	69fb      	ldr	r3, [r7, #28]
 80096d4:	3301      	adds	r3, #1
 80096d6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	3301      	adds	r3, #1
 80096dc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80096de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e0:	3b01      	subs	r3, #1
 80096e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80096e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d1dc      	bne.n	80096a4 <USB_WritePMA+0x3a>
  }
}
 80096ea:	bf00      	nop
 80096ec:	bf00      	nop
 80096ee:	372c      	adds	r7, #44	@ 0x2c
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bc80      	pop	{r7}
 80096f4:	4770      	bx	lr

080096f6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80096f6:	b480      	push	{r7}
 80096f8:	b08b      	sub	sp, #44	@ 0x2c
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	60f8      	str	r0, [r7, #12]
 80096fe:	60b9      	str	r1, [r7, #8]
 8009700:	4611      	mov	r1, r2
 8009702:	461a      	mov	r2, r3
 8009704:	460b      	mov	r3, r1
 8009706:	80fb      	strh	r3, [r7, #6]
 8009708:	4613      	mov	r3, r2
 800970a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800970c:	88bb      	ldrh	r3, [r7, #4]
 800970e:	085b      	lsrs	r3, r3, #1
 8009710:	b29b      	uxth	r3, r3
 8009712:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800971c:	88fb      	ldrh	r3, [r7, #6]
 800971e:	005a      	lsls	r2, r3, #1
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	4413      	add	r3, r2
 8009724:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009728:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	627b      	str	r3, [r7, #36]	@ 0x24
 800972e:	e01b      	b.n	8009768 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009730:	6a3b      	ldr	r3, [r7, #32]
 8009732:	881b      	ldrh	r3, [r3, #0]
 8009734:	b29b      	uxth	r3, r3
 8009736:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009738:	6a3b      	ldr	r3, [r7, #32]
 800973a:	3302      	adds	r3, #2
 800973c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	b2da      	uxtb	r2, r3
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	3301      	adds	r3, #1
 800974a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	0a1b      	lsrs	r3, r3, #8
 8009750:	b2da      	uxtb	r2, r3
 8009752:	69fb      	ldr	r3, [r7, #28]
 8009754:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	3301      	adds	r3, #1
 800975a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800975c:	6a3b      	ldr	r3, [r7, #32]
 800975e:	3302      	adds	r3, #2
 8009760:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8009762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009764:	3b01      	subs	r3, #1
 8009766:	627b      	str	r3, [r7, #36]	@ 0x24
 8009768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1e0      	bne.n	8009730 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800976e:	88bb      	ldrh	r3, [r7, #4]
 8009770:	f003 0301 	and.w	r3, r3, #1
 8009774:	b29b      	uxth	r3, r3
 8009776:	2b00      	cmp	r3, #0
 8009778:	d007      	beq.n	800978a <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800977a:	6a3b      	ldr	r3, [r7, #32]
 800977c:	881b      	ldrh	r3, [r3, #0]
 800977e:	b29b      	uxth	r3, r3
 8009780:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	b2da      	uxtb	r2, r3
 8009786:	69fb      	ldr	r3, [r7, #28]
 8009788:	701a      	strb	r2, [r3, #0]
  }
}
 800978a:	bf00      	nop
 800978c:	372c      	adds	r7, #44	@ 0x2c
 800978e:	46bd      	mov	sp, r7
 8009790:	bc80      	pop	{r7}
 8009792:	4770      	bx	lr

08009794 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b084      	sub	sp, #16
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	460b      	mov	r3, r1
 800979e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80097a0:	2300      	movs	r3, #0
 80097a2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	7c1b      	ldrb	r3, [r3, #16]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d115      	bne.n	80097d8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80097ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097b0:	2202      	movs	r2, #2
 80097b2:	2181      	movs	r1, #129	@ 0x81
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f001 feca 	bl	800b54e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2201      	movs	r2, #1
 80097be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80097c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097c4:	2202      	movs	r2, #2
 80097c6:	2101      	movs	r1, #1
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 fec0 	bl	800b54e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 80097d6:	e012      	b.n	80097fe <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80097d8:	2340      	movs	r3, #64	@ 0x40
 80097da:	2202      	movs	r2, #2
 80097dc:	2181      	movs	r1, #129	@ 0x81
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f001 feb5 	bl	800b54e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80097ea:	2340      	movs	r3, #64	@ 0x40
 80097ec:	2202      	movs	r2, #2
 80097ee:	2101      	movs	r1, #1
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f001 feac 	bl	800b54e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2201      	movs	r2, #1
 80097fa:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80097fe:	2308      	movs	r3, #8
 8009800:	2203      	movs	r2, #3
 8009802:	2182      	movs	r1, #130	@ 0x82
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f001 fea2 	bl	800b54e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2201      	movs	r2, #1
 800980e:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009810:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009814:	f001 ffc2 	bl	800b79c <USBD_static_malloc>
 8009818:	4602      	mov	r2, r0
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009826:	2b00      	cmp	r3, #0
 8009828:	d102      	bne.n	8009830 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800982a:	2301      	movs	r3, #1
 800982c:	73fb      	strb	r3, [r7, #15]
 800982e:	e026      	b.n	800987e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009836:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	2200      	movs	r2, #0
 8009846:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	2200      	movs	r2, #0
 800984e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	7c1b      	ldrb	r3, [r3, #16]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d109      	bne.n	800986e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009860:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009864:	2101      	movs	r1, #1
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f001 ff61 	bl	800b72e <USBD_LL_PrepareReceive>
 800986c:	e007      	b.n	800987e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009874:	2340      	movs	r3, #64	@ 0x40
 8009876:	2101      	movs	r1, #1
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f001 ff58 	bl	800b72e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800987e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009880:	4618      	mov	r0, r3
 8009882:	3710      	adds	r7, #16
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	460b      	mov	r3, r1
 8009892:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009894:	2300      	movs	r3, #0
 8009896:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009898:	2181      	movs	r1, #129	@ 0x81
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f001 fe7d 	bl	800b59a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2200      	movs	r2, #0
 80098a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80098a6:	2101      	movs	r1, #1
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f001 fe76 	bl	800b59a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80098b6:	2182      	movs	r1, #130	@ 0x82
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f001 fe6e 	bl	800b59a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d00e      	beq.n	80098ec <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098de:	4618      	mov	r0, r3
 80098e0:	f001 ff68 	bl	800b7b4 <USBD_static_free>
    pdev->pClassData = NULL;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b086      	sub	sp, #24
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009906:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009908:	2300      	movs	r3, #0
 800990a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800990c:	2300      	movs	r3, #0
 800990e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009910:	2300      	movs	r3, #0
 8009912:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800991c:	2b00      	cmp	r3, #0
 800991e:	d039      	beq.n	8009994 <USBD_CDC_Setup+0x9e>
 8009920:	2b20      	cmp	r3, #32
 8009922:	d17f      	bne.n	8009a24 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	88db      	ldrh	r3, [r3, #6]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d029      	beq.n	8009980 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	b25b      	sxtb	r3, r3
 8009932:	2b00      	cmp	r3, #0
 8009934:	da11      	bge.n	800995a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009942:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009944:	683a      	ldr	r2, [r7, #0]
 8009946:	88d2      	ldrh	r2, [r2, #6]
 8009948:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800994a:	6939      	ldr	r1, [r7, #16]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	88db      	ldrh	r3, [r3, #6]
 8009950:	461a      	mov	r2, r3
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f001 fa06 	bl	800ad64 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009958:	e06b      	b.n	8009a32 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	785a      	ldrb	r2, [r3, #1]
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	88db      	ldrh	r3, [r3, #6]
 8009968:	b2da      	uxtb	r2, r3
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009970:	6939      	ldr	r1, [r7, #16]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	88db      	ldrh	r3, [r3, #6]
 8009976:	461a      	mov	r2, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f001 fa21 	bl	800adc0 <USBD_CtlPrepareRx>
      break;
 800997e:	e058      	b.n	8009a32 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	683a      	ldr	r2, [r7, #0]
 800998a:	7850      	ldrb	r0, [r2, #1]
 800998c:	2200      	movs	r2, #0
 800998e:	6839      	ldr	r1, [r7, #0]
 8009990:	4798      	blx	r3
      break;
 8009992:	e04e      	b.n	8009a32 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	785b      	ldrb	r3, [r3, #1]
 8009998:	2b0b      	cmp	r3, #11
 800999a:	d02e      	beq.n	80099fa <USBD_CDC_Setup+0x104>
 800999c:	2b0b      	cmp	r3, #11
 800999e:	dc38      	bgt.n	8009a12 <USBD_CDC_Setup+0x11c>
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d002      	beq.n	80099aa <USBD_CDC_Setup+0xb4>
 80099a4:	2b0a      	cmp	r3, #10
 80099a6:	d014      	beq.n	80099d2 <USBD_CDC_Setup+0xdc>
 80099a8:	e033      	b.n	8009a12 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099b0:	2b03      	cmp	r3, #3
 80099b2:	d107      	bne.n	80099c4 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80099b4:	f107 030c 	add.w	r3, r7, #12
 80099b8:	2202      	movs	r2, #2
 80099ba:	4619      	mov	r1, r3
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f001 f9d1 	bl	800ad64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80099c2:	e02e      	b.n	8009a22 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80099c4:	6839      	ldr	r1, [r7, #0]
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f001 f962 	bl	800ac90 <USBD_CtlError>
            ret = USBD_FAIL;
 80099cc:	2302      	movs	r3, #2
 80099ce:	75fb      	strb	r3, [r7, #23]
          break;
 80099d0:	e027      	b.n	8009a22 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099d8:	2b03      	cmp	r3, #3
 80099da:	d107      	bne.n	80099ec <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80099dc:	f107 030f 	add.w	r3, r7, #15
 80099e0:	2201      	movs	r2, #1
 80099e2:	4619      	mov	r1, r3
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f001 f9bd 	bl	800ad64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80099ea:	e01a      	b.n	8009a22 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80099ec:	6839      	ldr	r1, [r7, #0]
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f001 f94e 	bl	800ac90 <USBD_CtlError>
            ret = USBD_FAIL;
 80099f4:	2302      	movs	r3, #2
 80099f6:	75fb      	strb	r3, [r7, #23]
          break;
 80099f8:	e013      	b.n	8009a22 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a00:	2b03      	cmp	r3, #3
 8009a02:	d00d      	beq.n	8009a20 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009a04:	6839      	ldr	r1, [r7, #0]
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f001 f942 	bl	800ac90 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a0c:	2302      	movs	r3, #2
 8009a0e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009a10:	e006      	b.n	8009a20 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009a12:	6839      	ldr	r1, [r7, #0]
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f001 f93b 	bl	800ac90 <USBD_CtlError>
          ret = USBD_FAIL;
 8009a1a:	2302      	movs	r3, #2
 8009a1c:	75fb      	strb	r3, [r7, #23]
          break;
 8009a1e:	e000      	b.n	8009a22 <USBD_CDC_Setup+0x12c>
          break;
 8009a20:	bf00      	nop
      }
      break;
 8009a22:	e006      	b.n	8009a32 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009a24:	6839      	ldr	r1, [r7, #0]
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f001 f932 	bl	800ac90 <USBD_CtlError>
      ret = USBD_FAIL;
 8009a2c:	2302      	movs	r3, #2
 8009a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8009a30:	bf00      	nop
  }

  return ret;
 8009a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3718      	adds	r7, #24
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b084      	sub	sp, #16
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	460b      	mov	r3, r1
 8009a46:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a4e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a56:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d03a      	beq.n	8009ad8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009a62:	78fa      	ldrb	r2, [r7, #3]
 8009a64:	6879      	ldr	r1, [r7, #4]
 8009a66:	4613      	mov	r3, r2
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	4413      	add	r3, r2
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	440b      	add	r3, r1
 8009a70:	331c      	adds	r3, #28
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d029      	beq.n	8009acc <USBD_CDC_DataIn+0x90>
 8009a78:	78fa      	ldrb	r2, [r7, #3]
 8009a7a:	6879      	ldr	r1, [r7, #4]
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	4413      	add	r3, r2
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	440b      	add	r3, r1
 8009a86:	331c      	adds	r3, #28
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	78f9      	ldrb	r1, [r7, #3]
 8009a8c:	68b8      	ldr	r0, [r7, #8]
 8009a8e:	460b      	mov	r3, r1
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	440b      	add	r3, r1
 8009a94:	00db      	lsls	r3, r3, #3
 8009a96:	4403      	add	r3, r0
 8009a98:	3320      	adds	r3, #32
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009aa0:	fb01 f303 	mul.w	r3, r1, r3
 8009aa4:	1ad3      	subs	r3, r2, r3
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d110      	bne.n	8009acc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009aaa:	78fa      	ldrb	r2, [r7, #3]
 8009aac:	6879      	ldr	r1, [r7, #4]
 8009aae:	4613      	mov	r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	4413      	add	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	440b      	add	r3, r1
 8009ab8:	331c      	adds	r3, #28
 8009aba:	2200      	movs	r2, #0
 8009abc:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009abe:	78f9      	ldrb	r1, [r7, #3]
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f001 fe0f 	bl	800b6e8 <USBD_LL_Transmit>
 8009aca:	e003      	b.n	8009ad4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	e000      	b.n	8009ada <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009ad8:	2302      	movs	r3, #2
  }
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b084      	sub	sp, #16
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
 8009aea:	460b      	mov	r3, r1
 8009aec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009af4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009af6:	78fb      	ldrb	r3, [r7, #3]
 8009af8:	4619      	mov	r1, r3
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f001 fe3a 	bl	800b774 <USBD_LL_GetRxDataSize>
 8009b00:	4602      	mov	r2, r0
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00d      	beq.n	8009b2e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	68fa      	ldr	r2, [r7, #12]
 8009b1c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009b26:	4611      	mov	r1, r2
 8009b28:	4798      	blx	r3

    return USBD_OK;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	e000      	b.n	8009b30 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009b2e:	2302      	movs	r3, #2
  }
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b46:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d014      	beq.n	8009b7c <USBD_CDC_EP0_RxReady+0x44>
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009b58:	2bff      	cmp	r3, #255	@ 0xff
 8009b5a:	d00f      	beq.n	8009b7c <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009b6a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009b72:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	22ff      	movs	r2, #255	@ 0xff
 8009b78:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3710      	adds	r7, #16
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
	...

08009b88 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b083      	sub	sp, #12
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2243      	movs	r2, #67	@ 0x43
 8009b94:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009b96:	4b03      	ldr	r3, [pc, #12]	@ (8009ba4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bc80      	pop	{r7}
 8009ba0:	4770      	bx	lr
 8009ba2:	bf00      	nop
 8009ba4:	20000094 	.word	0x20000094

08009ba8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b083      	sub	sp, #12
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2243      	movs	r2, #67	@ 0x43
 8009bb4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009bb6:	4b03      	ldr	r3, [pc, #12]	@ (8009bc4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	370c      	adds	r7, #12
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bc80      	pop	{r7}
 8009bc0:	4770      	bx	lr
 8009bc2:	bf00      	nop
 8009bc4:	20000050 	.word	0x20000050

08009bc8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b083      	sub	sp, #12
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2243      	movs	r2, #67	@ 0x43
 8009bd4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009bd6:	4b03      	ldr	r3, [pc, #12]	@ (8009be4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	370c      	adds	r7, #12
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bc80      	pop	{r7}
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop
 8009be4:	200000d8 	.word	0x200000d8

08009be8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b083      	sub	sp, #12
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	220a      	movs	r2, #10
 8009bf4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009bf6:	4b03      	ldr	r3, [pc, #12]	@ (8009c04 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	370c      	adds	r7, #12
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bc80      	pop	{r7}
 8009c00:	4770      	bx	lr
 8009c02:	bf00      	nop
 8009c04:	2000000c 	.word	0x2000000c

08009c08 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b085      	sub	sp, #20
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009c12:	2302      	movs	r3, #2
 8009c14:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d005      	beq.n	8009c28 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	683a      	ldr	r2, [r7, #0]
 8009c20:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8009c24:	2300      	movs	r3, #0
 8009c26:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3714      	adds	r7, #20
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bc80      	pop	{r7}
 8009c32:	4770      	bx	lr

08009c34 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b087      	sub	sp, #28
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c48:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	68ba      	ldr	r2, [r7, #8]
 8009c4e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009c52:	88fa      	ldrh	r2, [r7, #6]
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8009c5a:	2300      	movs	r3, #0
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	371c      	adds	r7, #28
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bc80      	pop	{r7}
 8009c64:	4770      	bx	lr

08009c66 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009c66:	b480      	push	{r7}
 8009c68:	b085      	sub	sp, #20
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
 8009c6e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c76:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	683a      	ldr	r2, [r7, #0]
 8009c7c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8009c80:	2300      	movs	r3, #0
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3714      	adds	r7, #20
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bc80      	pop	{r7}
 8009c8a:	4770      	bx	lr

08009c8c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c9a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d01c      	beq.n	8009ce0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d115      	bne.n	8009cdc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	2181      	movs	r1, #129	@ 0x81
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f001 fd08 	bl	800b6e8 <USBD_LL_Transmit>

      return USBD_OK;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	e002      	b.n	8009ce2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e000      	b.n	8009ce2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009ce0:	2302      	movs	r3, #2
  }
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3710      	adds	r7, #16
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b084      	sub	sp, #16
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cf8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d017      	beq.n	8009d34 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	7c1b      	ldrb	r3, [r3, #16]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d109      	bne.n	8009d20 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009d12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d16:	2101      	movs	r1, #1
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f001 fd08 	bl	800b72e <USBD_LL_PrepareReceive>
 8009d1e:	e007      	b.n	8009d30 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009d26:	2340      	movs	r3, #64	@ 0x40
 8009d28:	2101      	movs	r1, #1
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f001 fcff 	bl	800b72e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009d30:	2300      	movs	r3, #0
 8009d32:	e000      	b.n	8009d36 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009d34:	2302      	movs	r3, #2
  }
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009d3e:	b580      	push	{r7, lr}
 8009d40:	b084      	sub	sp, #16
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	60f8      	str	r0, [r7, #12]
 8009d46:	60b9      	str	r1, [r7, #8]
 8009d48:	4613      	mov	r3, r2
 8009d4a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d101      	bne.n	8009d56 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009d52:	2302      	movs	r3, #2
 8009d54:	e01a      	b.n	8009d8c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d003      	beq.n	8009d68 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d003      	beq.n	8009d76 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2201      	movs	r2, #1
 8009d7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	79fa      	ldrb	r2, [r7, #7]
 8009d82:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f001 fb6d 	bl	800b464 <USBD_LL_Init>

  return USBD_OK;
 8009d8a:	2300      	movs	r3, #0
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3710      	adds	r7, #16
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}

08009d94 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b085      	sub	sp, #20
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d006      	beq.n	8009db6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	683a      	ldr	r2, [r7, #0]
 8009dac:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8009db0:	2300      	movs	r3, #0
 8009db2:	73fb      	strb	r3, [r7, #15]
 8009db4:	e001      	b.n	8009dba <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009db6:	2302      	movs	r3, #2
 8009db8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3714      	adds	r7, #20
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bc80      	pop	{r7}
 8009dc4:	4770      	bx	lr

08009dc6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b082      	sub	sp, #8
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f001 fba2 	bl	800b518 <USBD_LL_Start>

  return USBD_OK;
 8009dd4:	2300      	movs	r3, #0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3708      	adds	r7, #8
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009dde:	b480      	push	{r7}
 8009de0:	b083      	sub	sp, #12
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009de6:	2300      	movs	r3, #0
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	370c      	adds	r7, #12
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bc80      	pop	{r7}
 8009df0:	4770      	bx	lr

08009df2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b084      	sub	sp, #16
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009dfe:	2302      	movs	r3, #2
 8009e00:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d00c      	beq.n	8009e26 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	78fa      	ldrb	r2, [r7, #3]
 8009e16:	4611      	mov	r1, r2
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	4798      	blx	r3
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	460b      	mov	r3, r1
 8009e3a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	78fa      	ldrb	r2, [r7, #3]
 8009e46:	4611      	mov	r1, r2
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	4798      	blx	r3

  return USBD_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3708      	adds	r7, #8
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b082      	sub	sp, #8
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
 8009e5e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009e66:	6839      	ldr	r1, [r7, #0]
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f000 fed8 	bl	800ac1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009e8a:	f003 031f 	and.w	r3, r3, #31
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d016      	beq.n	8009ec0 <USBD_LL_SetupStage+0x6a>
 8009e92:	2b02      	cmp	r3, #2
 8009e94:	d81c      	bhi.n	8009ed0 <USBD_LL_SetupStage+0x7a>
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d002      	beq.n	8009ea0 <USBD_LL_SetupStage+0x4a>
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d008      	beq.n	8009eb0 <USBD_LL_SetupStage+0x5a>
 8009e9e:	e017      	b.n	8009ed0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 f9cb 	bl	800a244 <USBD_StdDevReq>
      break;
 8009eae:	e01a      	b.n	8009ee6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fa2d 	bl	800a318 <USBD_StdItfReq>
      break;
 8009ebe:	e012      	b.n	8009ee6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009ec6:	4619      	mov	r1, r3
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f000 fa6d 	bl	800a3a8 <USBD_StdEPReq>
      break;
 8009ece:	e00a      	b.n	8009ee6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009ed6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	4619      	mov	r1, r3
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f001 fb7a 	bl	800b5d8 <USBD_LL_StallEP>
      break;
 8009ee4:	bf00      	nop
  }

  return USBD_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3708      	adds	r7, #8
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b086      	sub	sp, #24
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	460b      	mov	r3, r1
 8009efa:	607a      	str	r2, [r7, #4]
 8009efc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009efe:	7afb      	ldrb	r3, [r7, #11]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d14b      	bne.n	8009f9c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009f0a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f12:	2b03      	cmp	r3, #3
 8009f14:	d134      	bne.n	8009f80 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	68da      	ldr	r2, [r3, #12]
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	d919      	bls.n	8009f56 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	68da      	ldr	r2, [r3, #12]
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	691b      	ldr	r3, [r3, #16]
 8009f2a:	1ad2      	subs	r2, r2, r3
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d203      	bcs.n	8009f44 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	e002      	b.n	8009f4a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009f48:	b29b      	uxth	r3, r3
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	6879      	ldr	r1, [r7, #4]
 8009f4e:	68f8      	ldr	r0, [r7, #12]
 8009f50:	f000 ff54 	bl	800adfc <USBD_CtlContinueRx>
 8009f54:	e038      	b.n	8009fc8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d00a      	beq.n	8009f78 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009f68:	2b03      	cmp	r3, #3
 8009f6a:	d105      	bne.n	8009f78 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f72:	691b      	ldr	r3, [r3, #16]
 8009f74:	68f8      	ldr	r0, [r7, #12]
 8009f76:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f000 ff51 	bl	800ae20 <USBD_CtlSendStatus>
 8009f7e:	e023      	b.n	8009fc8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f86:	2b05      	cmp	r3, #5
 8009f88:	d11e      	bne.n	8009fc8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009f92:	2100      	movs	r1, #0
 8009f94:	68f8      	ldr	r0, [r7, #12]
 8009f96:	f001 fb1f 	bl	800b5d8 <USBD_LL_StallEP>
 8009f9a:	e015      	b.n	8009fc8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fa2:	699b      	ldr	r3, [r3, #24]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d00d      	beq.n	8009fc4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	d108      	bne.n	8009fc4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fb8:	699b      	ldr	r3, [r3, #24]
 8009fba:	7afa      	ldrb	r2, [r7, #11]
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	4798      	blx	r3
 8009fc2:	e001      	b.n	8009fc8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009fc4:	2302      	movs	r3, #2
 8009fc6:	e000      	b.n	8009fca <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009fc8:	2300      	movs	r3, #0
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3718      	adds	r7, #24
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b086      	sub	sp, #24
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	60f8      	str	r0, [r7, #12]
 8009fda:	460b      	mov	r3, r1
 8009fdc:	607a      	str	r2, [r7, #4]
 8009fde:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009fe0:	7afb      	ldrb	r3, [r7, #11]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d17f      	bne.n	800a0e6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	3314      	adds	r3, #20
 8009fea:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d15c      	bne.n	800a0b0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	68da      	ldr	r2, [r3, #12]
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d915      	bls.n	800a02e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	68da      	ldr	r2, [r3, #12]
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	1ad2      	subs	r2, r2, r3
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	b29b      	uxth	r3, r3
 800a016:	461a      	mov	r2, r3
 800a018:	6879      	ldr	r1, [r7, #4]
 800a01a:	68f8      	ldr	r0, [r7, #12]
 800a01c:	f000 febe 	bl	800ad9c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a020:	2300      	movs	r3, #0
 800a022:	2200      	movs	r2, #0
 800a024:	2100      	movs	r1, #0
 800a026:	68f8      	ldr	r0, [r7, #12]
 800a028:	f001 fb81 	bl	800b72e <USBD_LL_PrepareReceive>
 800a02c:	e04e      	b.n	800a0cc <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	697a      	ldr	r2, [r7, #20]
 800a034:	6912      	ldr	r2, [r2, #16]
 800a036:	fbb3 f1f2 	udiv	r1, r3, r2
 800a03a:	fb01 f202 	mul.w	r2, r1, r2
 800a03e:	1a9b      	subs	r3, r3, r2
 800a040:	2b00      	cmp	r3, #0
 800a042:	d11c      	bne.n	800a07e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	689a      	ldr	r2, [r3, #8]
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d316      	bcc.n	800a07e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	689a      	ldr	r2, [r3, #8]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d20f      	bcs.n	800a07e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a05e:	2200      	movs	r2, #0
 800a060:	2100      	movs	r1, #0
 800a062:	68f8      	ldr	r0, [r7, #12]
 800a064:	f000 fe9a 	bl	800ad9c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2200      	movs	r2, #0
 800a06c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a070:	2300      	movs	r3, #0
 800a072:	2200      	movs	r2, #0
 800a074:	2100      	movs	r1, #0
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f001 fb59 	bl	800b72e <USBD_LL_PrepareReceive>
 800a07c:	e026      	b.n	800a0cc <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00a      	beq.n	800a0a0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a090:	2b03      	cmp	r3, #3
 800a092:	d105      	bne.n	800a0a0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a0a0:	2180      	movs	r1, #128	@ 0x80
 800a0a2:	68f8      	ldr	r0, [r7, #12]
 800a0a4:	f001 fa98 	bl	800b5d8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a0a8:	68f8      	ldr	r0, [r7, #12]
 800a0aa:	f000 fecc 	bl	800ae46 <USBD_CtlReceiveStatus>
 800a0ae:	e00d      	b.n	800a0cc <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a0b6:	2b04      	cmp	r3, #4
 800a0b8:	d004      	beq.n	800a0c4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d103      	bne.n	800a0cc <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a0c4:	2180      	movs	r1, #128	@ 0x80
 800a0c6:	68f8      	ldr	r0, [r7, #12]
 800a0c8:	f001 fa86 	bl	800b5d8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d11d      	bne.n	800a112 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f7ff fe81 	bl	8009dde <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a0e4:	e015      	b.n	800a112 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00d      	beq.n	800a10e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a0f8:	2b03      	cmp	r3, #3
 800a0fa:	d108      	bne.n	800a10e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a102:	695b      	ldr	r3, [r3, #20]
 800a104:	7afa      	ldrb	r2, [r7, #11]
 800a106:	4611      	mov	r1, r2
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	4798      	blx	r3
 800a10c:	e001      	b.n	800a112 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a10e:	2302      	movs	r3, #2
 800a110:	e000      	b.n	800a114 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3718      	adds	r7, #24
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b082      	sub	sp, #8
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a124:	2340      	movs	r3, #64	@ 0x40
 800a126:	2200      	movs	r2, #0
 800a128:	2100      	movs	r1, #0
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f001 fa0f 	bl	800b54e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2201      	movs	r2, #1
 800a134:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2240      	movs	r2, #64	@ 0x40
 800a13c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a140:	2340      	movs	r3, #64	@ 0x40
 800a142:	2200      	movs	r2, #0
 800a144:	2180      	movs	r1, #128	@ 0x80
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f001 fa01 	bl	800b54e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2201      	movs	r2, #1
 800a150:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2240      	movs	r2, #64	@ 0x40
 800a156:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d009      	beq.n	800a194 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	687a      	ldr	r2, [r7, #4]
 800a18a:	6852      	ldr	r2, [r2, #4]
 800a18c:	b2d2      	uxtb	r2, r2
 800a18e:	4611      	mov	r1, r2
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	4798      	blx	r3
  }

  return USBD_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	3708      	adds	r7, #8
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a19e:	b480      	push	{r7}
 800a1a0:	b083      	sub	sp, #12
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	78fa      	ldrb	r2, [r7, #3]
 800a1ae:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a1b0:	2300      	movs	r3, #0
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	370c      	adds	r7, #12
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bc80      	pop	{r7}
 800a1ba:	4770      	bx	lr

0800a1bc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2204      	movs	r2, #4
 800a1d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a1d8:	2300      	movs	r3, #0
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	370c      	adds	r7, #12
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bc80      	pop	{r7}
 800a1e2:	4770      	bx	lr

0800a1e4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1f2:	2b04      	cmp	r3, #4
 800a1f4:	d105      	bne.n	800a202 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	bc80      	pop	{r7}
 800a20c:	4770      	bx	lr

0800a20e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b082      	sub	sp, #8
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	d10b      	bne.n	800a238 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a226:	69db      	ldr	r3, [r3, #28]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d005      	beq.n	800a238 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a232:	69db      	ldr	r3, [r3, #28]
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a238:	2300      	movs	r3, #0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
	...

0800a244 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a24e:	2300      	movs	r3, #0
 800a250:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a25a:	2b40      	cmp	r3, #64	@ 0x40
 800a25c:	d005      	beq.n	800a26a <USBD_StdDevReq+0x26>
 800a25e:	2b40      	cmp	r3, #64	@ 0x40
 800a260:	d84f      	bhi.n	800a302 <USBD_StdDevReq+0xbe>
 800a262:	2b00      	cmp	r3, #0
 800a264:	d009      	beq.n	800a27a <USBD_StdDevReq+0x36>
 800a266:	2b20      	cmp	r3, #32
 800a268:	d14b      	bne.n	800a302 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	6839      	ldr	r1, [r7, #0]
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	4798      	blx	r3
      break;
 800a278:	e048      	b.n	800a30c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	785b      	ldrb	r3, [r3, #1]
 800a27e:	2b09      	cmp	r3, #9
 800a280:	d839      	bhi.n	800a2f6 <USBD_StdDevReq+0xb2>
 800a282:	a201      	add	r2, pc, #4	@ (adr r2, 800a288 <USBD_StdDevReq+0x44>)
 800a284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a288:	0800a2d9 	.word	0x0800a2d9
 800a28c:	0800a2ed 	.word	0x0800a2ed
 800a290:	0800a2f7 	.word	0x0800a2f7
 800a294:	0800a2e3 	.word	0x0800a2e3
 800a298:	0800a2f7 	.word	0x0800a2f7
 800a29c:	0800a2bb 	.word	0x0800a2bb
 800a2a0:	0800a2b1 	.word	0x0800a2b1
 800a2a4:	0800a2f7 	.word	0x0800a2f7
 800a2a8:	0800a2cf 	.word	0x0800a2cf
 800a2ac:	0800a2c5 	.word	0x0800a2c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a2b0:	6839      	ldr	r1, [r7, #0]
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f9dc 	bl	800a670 <USBD_GetDescriptor>
          break;
 800a2b8:	e022      	b.n	800a300 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a2ba:	6839      	ldr	r1, [r7, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fb3f 	bl	800a940 <USBD_SetAddress>
          break;
 800a2c2:	e01d      	b.n	800a300 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a2c4:	6839      	ldr	r1, [r7, #0]
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 fb7e 	bl	800a9c8 <USBD_SetConfig>
          break;
 800a2cc:	e018      	b.n	800a300 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a2ce:	6839      	ldr	r1, [r7, #0]
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f000 fc07 	bl	800aae4 <USBD_GetConfig>
          break;
 800a2d6:	e013      	b.n	800a300 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a2d8:	6839      	ldr	r1, [r7, #0]
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 fc37 	bl	800ab4e <USBD_GetStatus>
          break;
 800a2e0:	e00e      	b.n	800a300 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a2e2:	6839      	ldr	r1, [r7, #0]
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f000 fc65 	bl	800abb4 <USBD_SetFeature>
          break;
 800a2ea:	e009      	b.n	800a300 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a2ec:	6839      	ldr	r1, [r7, #0]
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 fc74 	bl	800abdc <USBD_ClrFeature>
          break;
 800a2f4:	e004      	b.n	800a300 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a2f6:	6839      	ldr	r1, [r7, #0]
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 fcc9 	bl	800ac90 <USBD_CtlError>
          break;
 800a2fe:	bf00      	nop
      }
      break;
 800a300:	e004      	b.n	800a30c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a302:	6839      	ldr	r1, [r7, #0]
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f000 fcc3 	bl	800ac90 <USBD_CtlError>
      break;
 800a30a:	bf00      	nop
  }

  return ret;
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop

0800a318 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a322:	2300      	movs	r3, #0
 800a324:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a32e:	2b40      	cmp	r3, #64	@ 0x40
 800a330:	d005      	beq.n	800a33e <USBD_StdItfReq+0x26>
 800a332:	2b40      	cmp	r3, #64	@ 0x40
 800a334:	d82e      	bhi.n	800a394 <USBD_StdItfReq+0x7c>
 800a336:	2b00      	cmp	r3, #0
 800a338:	d001      	beq.n	800a33e <USBD_StdItfReq+0x26>
 800a33a:	2b20      	cmp	r3, #32
 800a33c:	d12a      	bne.n	800a394 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a344:	3b01      	subs	r3, #1
 800a346:	2b02      	cmp	r3, #2
 800a348:	d81d      	bhi.n	800a386 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	889b      	ldrh	r3, [r3, #4]
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	2b01      	cmp	r3, #1
 800a352:	d813      	bhi.n	800a37c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	6839      	ldr	r1, [r7, #0]
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	4798      	blx	r3
 800a362:	4603      	mov	r3, r0
 800a364:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	88db      	ldrh	r3, [r3, #6]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d110      	bne.n	800a390 <USBD_StdItfReq+0x78>
 800a36e:	7bfb      	ldrb	r3, [r7, #15]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d10d      	bne.n	800a390 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 fd53 	bl	800ae20 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a37a:	e009      	b.n	800a390 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a37c:	6839      	ldr	r1, [r7, #0]
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f000 fc86 	bl	800ac90 <USBD_CtlError>
          break;
 800a384:	e004      	b.n	800a390 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a386:	6839      	ldr	r1, [r7, #0]
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 fc81 	bl	800ac90 <USBD_CtlError>
          break;
 800a38e:	e000      	b.n	800a392 <USBD_StdItfReq+0x7a>
          break;
 800a390:	bf00      	nop
      }
      break;
 800a392:	e004      	b.n	800a39e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a394:	6839      	ldr	r1, [r7, #0]
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 fc7a 	bl	800ac90 <USBD_CtlError>
      break;
 800a39c:	bf00      	nop
  }

  return USBD_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	889b      	ldrh	r3, [r3, #4]
 800a3ba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a3c4:	2b40      	cmp	r3, #64	@ 0x40
 800a3c6:	d007      	beq.n	800a3d8 <USBD_StdEPReq+0x30>
 800a3c8:	2b40      	cmp	r3, #64	@ 0x40
 800a3ca:	f200 8146 	bhi.w	800a65a <USBD_StdEPReq+0x2b2>
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d00a      	beq.n	800a3e8 <USBD_StdEPReq+0x40>
 800a3d2:	2b20      	cmp	r3, #32
 800a3d4:	f040 8141 	bne.w	800a65a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	6839      	ldr	r1, [r7, #0]
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	4798      	blx	r3
      break;
 800a3e6:	e13d      	b.n	800a664 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a3f0:	2b20      	cmp	r3, #32
 800a3f2:	d10a      	bne.n	800a40a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	6839      	ldr	r1, [r7, #0]
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	4798      	blx	r3
 800a402:	4603      	mov	r3, r0
 800a404:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a406:	7bfb      	ldrb	r3, [r7, #15]
 800a408:	e12d      	b.n	800a666 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	785b      	ldrb	r3, [r3, #1]
 800a40e:	2b03      	cmp	r3, #3
 800a410:	d007      	beq.n	800a422 <USBD_StdEPReq+0x7a>
 800a412:	2b03      	cmp	r3, #3
 800a414:	f300 811b 	bgt.w	800a64e <USBD_StdEPReq+0x2a6>
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d072      	beq.n	800a502 <USBD_StdEPReq+0x15a>
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d03a      	beq.n	800a496 <USBD_StdEPReq+0xee>
 800a420:	e115      	b.n	800a64e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a428:	2b02      	cmp	r3, #2
 800a42a:	d002      	beq.n	800a432 <USBD_StdEPReq+0x8a>
 800a42c:	2b03      	cmp	r3, #3
 800a42e:	d015      	beq.n	800a45c <USBD_StdEPReq+0xb4>
 800a430:	e02b      	b.n	800a48a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a432:	7bbb      	ldrb	r3, [r7, #14]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00c      	beq.n	800a452 <USBD_StdEPReq+0xaa>
 800a438:	7bbb      	ldrb	r3, [r7, #14]
 800a43a:	2b80      	cmp	r3, #128	@ 0x80
 800a43c:	d009      	beq.n	800a452 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a43e:	7bbb      	ldrb	r3, [r7, #14]
 800a440:	4619      	mov	r1, r3
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f001 f8c8 	bl	800b5d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a448:	2180      	movs	r1, #128	@ 0x80
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f001 f8c4 	bl	800b5d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a450:	e020      	b.n	800a494 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a452:	6839      	ldr	r1, [r7, #0]
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 fc1b 	bl	800ac90 <USBD_CtlError>
              break;
 800a45a:	e01b      	b.n	800a494 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	885b      	ldrh	r3, [r3, #2]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d10e      	bne.n	800a482 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a464:	7bbb      	ldrb	r3, [r7, #14]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d00b      	beq.n	800a482 <USBD_StdEPReq+0xda>
 800a46a:	7bbb      	ldrb	r3, [r7, #14]
 800a46c:	2b80      	cmp	r3, #128	@ 0x80
 800a46e:	d008      	beq.n	800a482 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	88db      	ldrh	r3, [r3, #6]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d104      	bne.n	800a482 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a478:	7bbb      	ldrb	r3, [r7, #14]
 800a47a:	4619      	mov	r1, r3
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f001 f8ab 	bl	800b5d8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 fccc 	bl	800ae20 <USBD_CtlSendStatus>

              break;
 800a488:	e004      	b.n	800a494 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a48a:	6839      	ldr	r1, [r7, #0]
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 fbff 	bl	800ac90 <USBD_CtlError>
              break;
 800a492:	bf00      	nop
          }
          break;
 800a494:	e0e0      	b.n	800a658 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a49c:	2b02      	cmp	r3, #2
 800a49e:	d002      	beq.n	800a4a6 <USBD_StdEPReq+0xfe>
 800a4a0:	2b03      	cmp	r3, #3
 800a4a2:	d015      	beq.n	800a4d0 <USBD_StdEPReq+0x128>
 800a4a4:	e026      	b.n	800a4f4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a4a6:	7bbb      	ldrb	r3, [r7, #14]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00c      	beq.n	800a4c6 <USBD_StdEPReq+0x11e>
 800a4ac:	7bbb      	ldrb	r3, [r7, #14]
 800a4ae:	2b80      	cmp	r3, #128	@ 0x80
 800a4b0:	d009      	beq.n	800a4c6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a4b2:	7bbb      	ldrb	r3, [r7, #14]
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f001 f88e 	bl	800b5d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a4bc:	2180      	movs	r1, #128	@ 0x80
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f001 f88a 	bl	800b5d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a4c4:	e01c      	b.n	800a500 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a4c6:	6839      	ldr	r1, [r7, #0]
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 fbe1 	bl	800ac90 <USBD_CtlError>
              break;
 800a4ce:	e017      	b.n	800a500 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	885b      	ldrh	r3, [r3, #2]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d112      	bne.n	800a4fe <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a4d8:	7bbb      	ldrb	r3, [r7, #14]
 800a4da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d004      	beq.n	800a4ec <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a4e2:	7bbb      	ldrb	r3, [r7, #14]
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f001 f895 	bl	800b616 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f000 fc97 	bl	800ae20 <USBD_CtlSendStatus>
              }
              break;
 800a4f2:	e004      	b.n	800a4fe <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a4f4:	6839      	ldr	r1, [r7, #0]
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fbca 	bl	800ac90 <USBD_CtlError>
              break;
 800a4fc:	e000      	b.n	800a500 <USBD_StdEPReq+0x158>
              break;
 800a4fe:	bf00      	nop
          }
          break;
 800a500:	e0aa      	b.n	800a658 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d002      	beq.n	800a512 <USBD_StdEPReq+0x16a>
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	d032      	beq.n	800a576 <USBD_StdEPReq+0x1ce>
 800a510:	e097      	b.n	800a642 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a512:	7bbb      	ldrb	r3, [r7, #14]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d007      	beq.n	800a528 <USBD_StdEPReq+0x180>
 800a518:	7bbb      	ldrb	r3, [r7, #14]
 800a51a:	2b80      	cmp	r3, #128	@ 0x80
 800a51c:	d004      	beq.n	800a528 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a51e:	6839      	ldr	r1, [r7, #0]
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 fbb5 	bl	800ac90 <USBD_CtlError>
                break;
 800a526:	e091      	b.n	800a64c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a528:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	da0b      	bge.n	800a548 <USBD_StdEPReq+0x1a0>
 800a530:	7bbb      	ldrb	r3, [r7, #14]
 800a532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a536:	4613      	mov	r3, r2
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	4413      	add	r3, r2
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	3310      	adds	r3, #16
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	4413      	add	r3, r2
 800a544:	3304      	adds	r3, #4
 800a546:	e00b      	b.n	800a560 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a548:	7bbb      	ldrb	r3, [r7, #14]
 800a54a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a54e:	4613      	mov	r3, r2
 800a550:	009b      	lsls	r3, r3, #2
 800a552:	4413      	add	r3, r2
 800a554:	009b      	lsls	r3, r3, #2
 800a556:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	4413      	add	r3, r2
 800a55e:	3304      	adds	r3, #4
 800a560:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	2200      	movs	r2, #0
 800a566:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	2202      	movs	r2, #2
 800a56c:	4619      	mov	r1, r3
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 fbf8 	bl	800ad64 <USBD_CtlSendData>
              break;
 800a574:	e06a      	b.n	800a64c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a576:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	da11      	bge.n	800a5a2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a57e:	7bbb      	ldrb	r3, [r7, #14]
 800a580:	f003 020f 	and.w	r2, r3, #15
 800a584:	6879      	ldr	r1, [r7, #4]
 800a586:	4613      	mov	r3, r2
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	4413      	add	r3, r2
 800a58c:	009b      	lsls	r3, r3, #2
 800a58e:	440b      	add	r3, r1
 800a590:	3318      	adds	r3, #24
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d117      	bne.n	800a5c8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a598:	6839      	ldr	r1, [r7, #0]
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 fb78 	bl	800ac90 <USBD_CtlError>
                  break;
 800a5a0:	e054      	b.n	800a64c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a5a2:	7bbb      	ldrb	r3, [r7, #14]
 800a5a4:	f003 020f 	and.w	r2, r3, #15
 800a5a8:	6879      	ldr	r1, [r7, #4]
 800a5aa:	4613      	mov	r3, r2
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	4413      	add	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	440b      	add	r3, r1
 800a5b4:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d104      	bne.n	800a5c8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a5be:	6839      	ldr	r1, [r7, #0]
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 fb65 	bl	800ac90 <USBD_CtlError>
                  break;
 800a5c6:	e041      	b.n	800a64c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	da0b      	bge.n	800a5e8 <USBD_StdEPReq+0x240>
 800a5d0:	7bbb      	ldrb	r3, [r7, #14]
 800a5d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	4413      	add	r3, r2
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	3310      	adds	r3, #16
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	3304      	adds	r3, #4
 800a5e6:	e00b      	b.n	800a600 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	009b      	lsls	r3, r3, #2
 800a5f2:	4413      	add	r3, r2
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a5fa:	687a      	ldr	r2, [r7, #4]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	3304      	adds	r3, #4
 800a600:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a602:	7bbb      	ldrb	r3, [r7, #14]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d002      	beq.n	800a60e <USBD_StdEPReq+0x266>
 800a608:	7bbb      	ldrb	r3, [r7, #14]
 800a60a:	2b80      	cmp	r3, #128	@ 0x80
 800a60c:	d103      	bne.n	800a616 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	2200      	movs	r2, #0
 800a612:	601a      	str	r2, [r3, #0]
 800a614:	e00e      	b.n	800a634 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a616:	7bbb      	ldrb	r3, [r7, #14]
 800a618:	4619      	mov	r1, r3
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f001 f81a 	bl	800b654 <USBD_LL_IsStallEP>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d003      	beq.n	800a62e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	2201      	movs	r2, #1
 800a62a:	601a      	str	r2, [r3, #0]
 800a62c:	e002      	b.n	800a634 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	2200      	movs	r2, #0
 800a632:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	2202      	movs	r2, #2
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 fb92 	bl	800ad64 <USBD_CtlSendData>
              break;
 800a640:	e004      	b.n	800a64c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a642:	6839      	ldr	r1, [r7, #0]
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f000 fb23 	bl	800ac90 <USBD_CtlError>
              break;
 800a64a:	bf00      	nop
          }
          break;
 800a64c:	e004      	b.n	800a658 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a64e:	6839      	ldr	r1, [r7, #0]
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 fb1d 	bl	800ac90 <USBD_CtlError>
          break;
 800a656:	bf00      	nop
      }
      break;
 800a658:	e004      	b.n	800a664 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a65a:	6839      	ldr	r1, [r7, #0]
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f000 fb17 	bl	800ac90 <USBD_CtlError>
      break;
 800a662:	bf00      	nop
  }

  return ret;
 800a664:	7bfb      	ldrb	r3, [r7, #15]
}
 800a666:	4618      	mov	r0, r3
 800a668:	3710      	adds	r7, #16
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}
	...

0800a670 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a67a:	2300      	movs	r3, #0
 800a67c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a67e:	2300      	movs	r3, #0
 800a680:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a682:	2300      	movs	r3, #0
 800a684:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	885b      	ldrh	r3, [r3, #2]
 800a68a:	0a1b      	lsrs	r3, r3, #8
 800a68c:	b29b      	uxth	r3, r3
 800a68e:	3b01      	subs	r3, #1
 800a690:	2b06      	cmp	r3, #6
 800a692:	f200 8128 	bhi.w	800a8e6 <USBD_GetDescriptor+0x276>
 800a696:	a201      	add	r2, pc, #4	@ (adr r2, 800a69c <USBD_GetDescriptor+0x2c>)
 800a698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69c:	0800a6b9 	.word	0x0800a6b9
 800a6a0:	0800a6d1 	.word	0x0800a6d1
 800a6a4:	0800a711 	.word	0x0800a711
 800a6a8:	0800a8e7 	.word	0x0800a8e7
 800a6ac:	0800a8e7 	.word	0x0800a8e7
 800a6b0:	0800a887 	.word	0x0800a887
 800a6b4:	0800a8b3 	.word	0x0800a8b3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	687a      	ldr	r2, [r7, #4]
 800a6c2:	7c12      	ldrb	r2, [r2, #16]
 800a6c4:	f107 0108 	add.w	r1, r7, #8
 800a6c8:	4610      	mov	r0, r2
 800a6ca:	4798      	blx	r3
 800a6cc:	60f8      	str	r0, [r7, #12]
      break;
 800a6ce:	e112      	b.n	800a8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	7c1b      	ldrb	r3, [r3, #16]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d10d      	bne.n	800a6f4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e0:	f107 0208 	add.w	r2, r7, #8
 800a6e4:	4610      	mov	r0, r2
 800a6e6:	4798      	blx	r3
 800a6e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	3301      	adds	r3, #1
 800a6ee:	2202      	movs	r2, #2
 800a6f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a6f2:	e100      	b.n	800a8f6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6fc:	f107 0208 	add.w	r2, r7, #8
 800a700:	4610      	mov	r0, r2
 800a702:	4798      	blx	r3
 800a704:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	3301      	adds	r3, #1
 800a70a:	2202      	movs	r2, #2
 800a70c:	701a      	strb	r2, [r3, #0]
      break;
 800a70e:	e0f2      	b.n	800a8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	885b      	ldrh	r3, [r3, #2]
 800a714:	b2db      	uxtb	r3, r3
 800a716:	2b05      	cmp	r3, #5
 800a718:	f200 80ac 	bhi.w	800a874 <USBD_GetDescriptor+0x204>
 800a71c:	a201      	add	r2, pc, #4	@ (adr r2, 800a724 <USBD_GetDescriptor+0xb4>)
 800a71e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a722:	bf00      	nop
 800a724:	0800a73d 	.word	0x0800a73d
 800a728:	0800a771 	.word	0x0800a771
 800a72c:	0800a7a5 	.word	0x0800a7a5
 800a730:	0800a7d9 	.word	0x0800a7d9
 800a734:	0800a80d 	.word	0x0800a80d
 800a738:	0800a841 	.word	0x0800a841
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d00b      	beq.n	800a760 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	687a      	ldr	r2, [r7, #4]
 800a752:	7c12      	ldrb	r2, [r2, #16]
 800a754:	f107 0108 	add.w	r1, r7, #8
 800a758:	4610      	mov	r0, r2
 800a75a:	4798      	blx	r3
 800a75c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a75e:	e091      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a760:	6839      	ldr	r1, [r7, #0]
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fa94 	bl	800ac90 <USBD_CtlError>
            err++;
 800a768:	7afb      	ldrb	r3, [r7, #11]
 800a76a:	3301      	adds	r3, #1
 800a76c:	72fb      	strb	r3, [r7, #11]
          break;
 800a76e:	e089      	b.n	800a884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d00b      	beq.n	800a794 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	7c12      	ldrb	r2, [r2, #16]
 800a788:	f107 0108 	add.w	r1, r7, #8
 800a78c:	4610      	mov	r0, r2
 800a78e:	4798      	blx	r3
 800a790:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a792:	e077      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a794:	6839      	ldr	r1, [r7, #0]
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 fa7a 	bl	800ac90 <USBD_CtlError>
            err++;
 800a79c:	7afb      	ldrb	r3, [r7, #11]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	72fb      	strb	r3, [r7, #11]
          break;
 800a7a2:	e06f      	b.n	800a884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d00b      	beq.n	800a7c8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7b6:	68db      	ldr	r3, [r3, #12]
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	7c12      	ldrb	r2, [r2, #16]
 800a7bc:	f107 0108 	add.w	r1, r7, #8
 800a7c0:	4610      	mov	r0, r2
 800a7c2:	4798      	blx	r3
 800a7c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7c6:	e05d      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7c8:	6839      	ldr	r1, [r7, #0]
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 fa60 	bl	800ac90 <USBD_CtlError>
            err++;
 800a7d0:	7afb      	ldrb	r3, [r7, #11]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	72fb      	strb	r3, [r7, #11]
          break;
 800a7d6:	e055      	b.n	800a884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7de:	691b      	ldr	r3, [r3, #16]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d00b      	beq.n	800a7fc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7ea:	691b      	ldr	r3, [r3, #16]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	7c12      	ldrb	r2, [r2, #16]
 800a7f0:	f107 0108 	add.w	r1, r7, #8
 800a7f4:	4610      	mov	r0, r2
 800a7f6:	4798      	blx	r3
 800a7f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7fa:	e043      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7fc:	6839      	ldr	r1, [r7, #0]
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa46 	bl	800ac90 <USBD_CtlError>
            err++;
 800a804:	7afb      	ldrb	r3, [r7, #11]
 800a806:	3301      	adds	r3, #1
 800a808:	72fb      	strb	r3, [r7, #11]
          break;
 800a80a:	e03b      	b.n	800a884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a812:	695b      	ldr	r3, [r3, #20]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d00b      	beq.n	800a830 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a81e:	695b      	ldr	r3, [r3, #20]
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	7c12      	ldrb	r2, [r2, #16]
 800a824:	f107 0108 	add.w	r1, r7, #8
 800a828:	4610      	mov	r0, r2
 800a82a:	4798      	blx	r3
 800a82c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a82e:	e029      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a830:	6839      	ldr	r1, [r7, #0]
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fa2c 	bl	800ac90 <USBD_CtlError>
            err++;
 800a838:	7afb      	ldrb	r3, [r7, #11]
 800a83a:	3301      	adds	r3, #1
 800a83c:	72fb      	strb	r3, [r7, #11]
          break;
 800a83e:	e021      	b.n	800a884 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a846:	699b      	ldr	r3, [r3, #24]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00b      	beq.n	800a864 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a852:	699b      	ldr	r3, [r3, #24]
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	7c12      	ldrb	r2, [r2, #16]
 800a858:	f107 0108 	add.w	r1, r7, #8
 800a85c:	4610      	mov	r0, r2
 800a85e:	4798      	blx	r3
 800a860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a862:	e00f      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a864:	6839      	ldr	r1, [r7, #0]
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 fa12 	bl	800ac90 <USBD_CtlError>
            err++;
 800a86c:	7afb      	ldrb	r3, [r7, #11]
 800a86e:	3301      	adds	r3, #1
 800a870:	72fb      	strb	r3, [r7, #11]
          break;
 800a872:	e007      	b.n	800a884 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a874:	6839      	ldr	r1, [r7, #0]
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 fa0a 	bl	800ac90 <USBD_CtlError>
          err++;
 800a87c:	7afb      	ldrb	r3, [r7, #11]
 800a87e:	3301      	adds	r3, #1
 800a880:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a882:	e038      	b.n	800a8f6 <USBD_GetDescriptor+0x286>
 800a884:	e037      	b.n	800a8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	7c1b      	ldrb	r3, [r3, #16]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d109      	bne.n	800a8a2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a896:	f107 0208 	add.w	r2, r7, #8
 800a89a:	4610      	mov	r0, r2
 800a89c:	4798      	blx	r3
 800a89e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8a0:	e029      	b.n	800a8f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 f9f3 	bl	800ac90 <USBD_CtlError>
        err++;
 800a8aa:	7afb      	ldrb	r3, [r7, #11]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	72fb      	strb	r3, [r7, #11]
      break;
 800a8b0:	e021      	b.n	800a8f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	7c1b      	ldrb	r3, [r3, #16]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d10d      	bne.n	800a8d6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8c2:	f107 0208 	add.w	r2, r7, #8
 800a8c6:	4610      	mov	r0, r2
 800a8c8:	4798      	blx	r3
 800a8ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	2207      	movs	r2, #7
 800a8d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8d4:	e00f      	b.n	800a8f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a8d6:	6839      	ldr	r1, [r7, #0]
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 f9d9 	bl	800ac90 <USBD_CtlError>
        err++;
 800a8de:	7afb      	ldrb	r3, [r7, #11]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	72fb      	strb	r3, [r7, #11]
      break;
 800a8e4:	e007      	b.n	800a8f6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a8e6:	6839      	ldr	r1, [r7, #0]
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 f9d1 	bl	800ac90 <USBD_CtlError>
      err++;
 800a8ee:	7afb      	ldrb	r3, [r7, #11]
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	72fb      	strb	r3, [r7, #11]
      break;
 800a8f4:	bf00      	nop
  }

  if (err != 0U)
 800a8f6:	7afb      	ldrb	r3, [r7, #11]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d11c      	bne.n	800a936 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a8fc:	893b      	ldrh	r3, [r7, #8]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d011      	beq.n	800a926 <USBD_GetDescriptor+0x2b6>
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	88db      	ldrh	r3, [r3, #6]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00d      	beq.n	800a926 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	88da      	ldrh	r2, [r3, #6]
 800a90e:	893b      	ldrh	r3, [r7, #8]
 800a910:	4293      	cmp	r3, r2
 800a912:	bf28      	it	cs
 800a914:	4613      	movcs	r3, r2
 800a916:	b29b      	uxth	r3, r3
 800a918:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a91a:	893b      	ldrh	r3, [r7, #8]
 800a91c:	461a      	mov	r2, r3
 800a91e:	68f9      	ldr	r1, [r7, #12]
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 fa1f 	bl	800ad64 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	88db      	ldrh	r3, [r3, #6]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d104      	bne.n	800a938 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f000 fa76 	bl	800ae20 <USBD_CtlSendStatus>
 800a934:	e000      	b.n	800a938 <USBD_GetDescriptor+0x2c8>
    return;
 800a936:	bf00      	nop
    }
  }
}
 800a938:	3710      	adds	r7, #16
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop

0800a940 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	889b      	ldrh	r3, [r3, #4]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d130      	bne.n	800a9b4 <USBD_SetAddress+0x74>
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	88db      	ldrh	r3, [r3, #6]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d12c      	bne.n	800a9b4 <USBD_SetAddress+0x74>
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	885b      	ldrh	r3, [r3, #2]
 800a95e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a960:	d828      	bhi.n	800a9b4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	885b      	ldrh	r3, [r3, #2]
 800a966:	b2db      	uxtb	r3, r3
 800a968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a96c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a974:	2b03      	cmp	r3, #3
 800a976:	d104      	bne.n	800a982 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a978:	6839      	ldr	r1, [r7, #0]
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 f988 	bl	800ac90 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a980:	e01d      	b.n	800a9be <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	7bfa      	ldrb	r2, [r7, #15]
 800a986:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a98a:	7bfb      	ldrb	r3, [r7, #15]
 800a98c:	4619      	mov	r1, r3
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 fe8b 	bl	800b6aa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fa43 	bl	800ae20 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a99a:	7bfb      	ldrb	r3, [r7, #15]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d004      	beq.n	800a9aa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2202      	movs	r2, #2
 800a9a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9a8:	e009      	b.n	800a9be <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9b2:	e004      	b.n	800a9be <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a9b4:	6839      	ldr	r1, [r7, #0]
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f000 f96a 	bl	800ac90 <USBD_CtlError>
  }
}
 800a9bc:	bf00      	nop
 800a9be:	bf00      	nop
 800a9c0:	3710      	adds	r7, #16
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
	...

0800a9c8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	885b      	ldrh	r3, [r3, #2]
 800a9d6:	b2da      	uxtb	r2, r3
 800a9d8:	4b41      	ldr	r3, [pc, #260]	@ (800aae0 <USBD_SetConfig+0x118>)
 800a9da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a9dc:	4b40      	ldr	r3, [pc, #256]	@ (800aae0 <USBD_SetConfig+0x118>)
 800a9de:	781b      	ldrb	r3, [r3, #0]
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d904      	bls.n	800a9ee <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 f952 	bl	800ac90 <USBD_CtlError>
 800a9ec:	e075      	b.n	800aada <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9f4:	2b02      	cmp	r3, #2
 800a9f6:	d002      	beq.n	800a9fe <USBD_SetConfig+0x36>
 800a9f8:	2b03      	cmp	r3, #3
 800a9fa:	d023      	beq.n	800aa44 <USBD_SetConfig+0x7c>
 800a9fc:	e062      	b.n	800aac4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a9fe:	4b38      	ldr	r3, [pc, #224]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d01a      	beq.n	800aa3c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800aa06:	4b36      	ldr	r3, [pc, #216]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2203      	movs	r2, #3
 800aa14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800aa18:	4b31      	ldr	r3, [pc, #196]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	4619      	mov	r1, r3
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f7ff f9e7 	bl	8009df2 <USBD_SetClassConfig>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b02      	cmp	r3, #2
 800aa28:	d104      	bne.n	800aa34 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800aa2a:	6839      	ldr	r1, [r7, #0]
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 f92f 	bl	800ac90 <USBD_CtlError>
            return;
 800aa32:	e052      	b.n	800aada <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f9f3 	bl	800ae20 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800aa3a:	e04e      	b.n	800aada <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 f9ef 	bl	800ae20 <USBD_CtlSendStatus>
        break;
 800aa42:	e04a      	b.n	800aada <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800aa44:	4b26      	ldr	r3, [pc, #152]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d112      	bne.n	800aa72 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800aa54:	4b22      	ldr	r3, [pc, #136]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	461a      	mov	r2, r3
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800aa5e:	4b20      	ldr	r3, [pc, #128]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	4619      	mov	r1, r3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f7ff f9e3 	bl	8009e30 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 f9d8 	bl	800ae20 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800aa70:	e033      	b.n	800aada <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800aa72:	4b1b      	ldr	r3, [pc, #108]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	461a      	mov	r2, r3
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d01d      	beq.n	800aabc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	b2db      	uxtb	r3, r3
 800aa86:	4619      	mov	r1, r3
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f7ff f9d1 	bl	8009e30 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800aa8e:	4b14      	ldr	r3, [pc, #80]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	461a      	mov	r2, r3
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800aa98:	4b11      	ldr	r3, [pc, #68]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f7ff f9a7 	bl	8009df2 <USBD_SetClassConfig>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b02      	cmp	r3, #2
 800aaa8:	d104      	bne.n	800aab4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800aaaa:	6839      	ldr	r1, [r7, #0]
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 f8ef 	bl	800ac90 <USBD_CtlError>
            return;
 800aab2:	e012      	b.n	800aada <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 f9b3 	bl	800ae20 <USBD_CtlSendStatus>
        break;
 800aaba:	e00e      	b.n	800aada <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 f9af 	bl	800ae20 <USBD_CtlSendStatus>
        break;
 800aac2:	e00a      	b.n	800aada <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800aac4:	6839      	ldr	r1, [r7, #0]
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f000 f8e2 	bl	800ac90 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800aacc:	4b04      	ldr	r3, [pc, #16]	@ (800aae0 <USBD_SetConfig+0x118>)
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	4619      	mov	r1, r3
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f7ff f9ac 	bl	8009e30 <USBD_ClrClassConfig>
        break;
 800aad8:	bf00      	nop
    }
  }
}
 800aada:	3708      	adds	r7, #8
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	20000578 	.word	0x20000578

0800aae4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b082      	sub	sp, #8
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	88db      	ldrh	r3, [r3, #6]
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d004      	beq.n	800ab00 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aaf6:	6839      	ldr	r1, [r7, #0]
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f000 f8c9 	bl	800ac90 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aafe:	e022      	b.n	800ab46 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab06:	2b02      	cmp	r3, #2
 800ab08:	dc02      	bgt.n	800ab10 <USBD_GetConfig+0x2c>
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	dc03      	bgt.n	800ab16 <USBD_GetConfig+0x32>
 800ab0e:	e015      	b.n	800ab3c <USBD_GetConfig+0x58>
 800ab10:	2b03      	cmp	r3, #3
 800ab12:	d00b      	beq.n	800ab2c <USBD_GetConfig+0x48>
 800ab14:	e012      	b.n	800ab3c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	3308      	adds	r3, #8
 800ab20:	2201      	movs	r2, #1
 800ab22:	4619      	mov	r1, r3
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f000 f91d 	bl	800ad64 <USBD_CtlSendData>
        break;
 800ab2a:	e00c      	b.n	800ab46 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	3304      	adds	r3, #4
 800ab30:	2201      	movs	r2, #1
 800ab32:	4619      	mov	r1, r3
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f000 f915 	bl	800ad64 <USBD_CtlSendData>
        break;
 800ab3a:	e004      	b.n	800ab46 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800ab3c:	6839      	ldr	r1, [r7, #0]
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f8a6 	bl	800ac90 <USBD_CtlError>
        break;
 800ab44:	bf00      	nop
}
 800ab46:	bf00      	nop
 800ab48:	3708      	adds	r7, #8
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b082      	sub	sp, #8
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
 800ab56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab5e:	3b01      	subs	r3, #1
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d81e      	bhi.n	800aba2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	88db      	ldrh	r3, [r3, #6]
 800ab68:	2b02      	cmp	r3, #2
 800ab6a:	d004      	beq.n	800ab76 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800ab6c:	6839      	ldr	r1, [r7, #0]
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 f88e 	bl	800ac90 <USBD_CtlError>
        break;
 800ab74:	e01a      	b.n	800abac <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d005      	beq.n	800ab92 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	f043 0202 	orr.w	r2, r3, #2
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	330c      	adds	r3, #12
 800ab96:	2202      	movs	r2, #2
 800ab98:	4619      	mov	r1, r3
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 f8e2 	bl	800ad64 <USBD_CtlSendData>
      break;
 800aba0:	e004      	b.n	800abac <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800aba2:	6839      	ldr	r1, [r7, #0]
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 f873 	bl	800ac90 <USBD_CtlError>
      break;
 800abaa:	bf00      	nop
  }
}
 800abac:	bf00      	nop
 800abae:	3708      	adds	r7, #8
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	885b      	ldrh	r3, [r3, #2]
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d106      	bne.n	800abd4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2201      	movs	r2, #1
 800abca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 f926 	bl	800ae20 <USBD_CtlSendStatus>
  }
}
 800abd4:	bf00      	nop
 800abd6:	3708      	adds	r7, #8
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b082      	sub	sp, #8
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abec:	3b01      	subs	r3, #1
 800abee:	2b02      	cmp	r3, #2
 800abf0:	d80b      	bhi.n	800ac0a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	885b      	ldrh	r3, [r3, #2]
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	d10c      	bne.n	800ac14 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2200      	movs	r2, #0
 800abfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f90c 	bl	800ae20 <USBD_CtlSendStatus>
      }
      break;
 800ac08:	e004      	b.n	800ac14 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ac0a:	6839      	ldr	r1, [r7, #0]
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f000 f83f 	bl	800ac90 <USBD_CtlError>
      break;
 800ac12:	e000      	b.n	800ac16 <USBD_ClrFeature+0x3a>
      break;
 800ac14:	bf00      	nop
  }
}
 800ac16:	bf00      	nop
 800ac18:	3708      	adds	r7, #8
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}

0800ac1e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ac1e:	b480      	push	{r7}
 800ac20:	b083      	sub	sp, #12
 800ac22:	af00      	add	r7, sp, #0
 800ac24:	6078      	str	r0, [r7, #4]
 800ac26:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	781a      	ldrb	r2, [r3, #0]
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	785a      	ldrb	r2, [r3, #1]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	3302      	adds	r3, #2
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	3303      	adds	r3, #3
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	021b      	lsls	r3, r3, #8
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	4413      	add	r3, r2
 800ac4c:	b29a      	uxth	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	3304      	adds	r3, #4
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	461a      	mov	r2, r3
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	3305      	adds	r3, #5
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	021b      	lsls	r3, r3, #8
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	4413      	add	r3, r2
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	3306      	adds	r3, #6
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	461a      	mov	r2, r3
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	3307      	adds	r3, #7
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	021b      	lsls	r3, r3, #8
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	4413      	add	r3, r2
 800ac80:	b29a      	uxth	r2, r3
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	80da      	strh	r2, [r3, #6]

}
 800ac86:	bf00      	nop
 800ac88:	370c      	adds	r7, #12
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bc80      	pop	{r7}
 800ac8e:	4770      	bx	lr

0800ac90 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ac9a:	2180      	movs	r1, #128	@ 0x80
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 fc9b 	bl	800b5d8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800aca2:	2100      	movs	r1, #0
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 fc97 	bl	800b5d8 <USBD_LL_StallEP>
}
 800acaa:	bf00      	nop
 800acac:	3708      	adds	r7, #8
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}

0800acb2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800acb2:	b580      	push	{r7, lr}
 800acb4:	b086      	sub	sp, #24
 800acb6:	af00      	add	r7, sp, #0
 800acb8:	60f8      	str	r0, [r7, #12]
 800acba:	60b9      	str	r1, [r7, #8]
 800acbc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800acbe:	2300      	movs	r3, #0
 800acc0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d032      	beq.n	800ad2e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800acc8:	68f8      	ldr	r0, [r7, #12]
 800acca:	f000 f834 	bl	800ad36 <USBD_GetLen>
 800acce:	4603      	mov	r3, r0
 800acd0:	3301      	adds	r3, #1
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	005b      	lsls	r3, r3, #1
 800acd6:	b29a      	uxth	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800acdc:	7dfb      	ldrb	r3, [r7, #23]
 800acde:	1c5a      	adds	r2, r3, #1
 800ace0:	75fa      	strb	r2, [r7, #23]
 800ace2:	461a      	mov	r2, r3
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	4413      	add	r3, r2
 800ace8:	687a      	ldr	r2, [r7, #4]
 800acea:	7812      	ldrb	r2, [r2, #0]
 800acec:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800acee:	7dfb      	ldrb	r3, [r7, #23]
 800acf0:	1c5a      	adds	r2, r3, #1
 800acf2:	75fa      	strb	r2, [r7, #23]
 800acf4:	461a      	mov	r2, r3
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	4413      	add	r3, r2
 800acfa:	2203      	movs	r2, #3
 800acfc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800acfe:	e012      	b.n	800ad26 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	1c5a      	adds	r2, r3, #1
 800ad04:	60fa      	str	r2, [r7, #12]
 800ad06:	7dfa      	ldrb	r2, [r7, #23]
 800ad08:	1c51      	adds	r1, r2, #1
 800ad0a:	75f9      	strb	r1, [r7, #23]
 800ad0c:	4611      	mov	r1, r2
 800ad0e:	68ba      	ldr	r2, [r7, #8]
 800ad10:	440a      	add	r2, r1
 800ad12:	781b      	ldrb	r3, [r3, #0]
 800ad14:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ad16:	7dfb      	ldrb	r3, [r7, #23]
 800ad18:	1c5a      	adds	r2, r3, #1
 800ad1a:	75fa      	strb	r2, [r7, #23]
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	4413      	add	r3, r2
 800ad22:	2200      	movs	r2, #0
 800ad24:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	781b      	ldrb	r3, [r3, #0]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1e8      	bne.n	800ad00 <USBD_GetString+0x4e>
    }
  }
}
 800ad2e:	bf00      	nop
 800ad30:	3718      	adds	r7, #24
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}

0800ad36 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ad36:	b480      	push	{r7}
 800ad38:	b085      	sub	sp, #20
 800ad3a:	af00      	add	r7, sp, #0
 800ad3c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800ad42:	e005      	b.n	800ad50 <USBD_GetLen+0x1a>
  {
    len++;
 800ad44:	7bfb      	ldrb	r3, [r7, #15]
 800ad46:	3301      	adds	r3, #1
 800ad48:	73fb      	strb	r3, [r7, #15]
    buf++;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1f5      	bne.n	800ad44 <USBD_GetLen+0xe>
  }

  return len;
 800ad58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3714      	adds	r7, #20
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bc80      	pop	{r7}
 800ad62:	4770      	bx	lr

0800ad64 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b084      	sub	sp, #16
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	60f8      	str	r0, [r7, #12]
 800ad6c:	60b9      	str	r1, [r7, #8]
 800ad6e:	4613      	mov	r3, r2
 800ad70:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2202      	movs	r2, #2
 800ad76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ad7a:	88fa      	ldrh	r2, [r7, #6]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ad80:	88fa      	ldrh	r2, [r7, #6]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad86:	88fb      	ldrh	r3, [r7, #6]
 800ad88:	68ba      	ldr	r2, [r7, #8]
 800ad8a:	2100      	movs	r1, #0
 800ad8c:	68f8      	ldr	r0, [r7, #12]
 800ad8e:	f000 fcab 	bl	800b6e8 <USBD_LL_Transmit>

  return USBD_OK;
 800ad92:	2300      	movs	r3, #0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3710      	adds	r7, #16
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	4613      	mov	r3, r2
 800ada8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800adaa:	88fb      	ldrh	r3, [r7, #6]
 800adac:	68ba      	ldr	r2, [r7, #8]
 800adae:	2100      	movs	r1, #0
 800adb0:	68f8      	ldr	r0, [r7, #12]
 800adb2:	f000 fc99 	bl	800b6e8 <USBD_LL_Transmit>

  return USBD_OK;
 800adb6:	2300      	movs	r3, #0
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b084      	sub	sp, #16
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	4613      	mov	r3, r2
 800adcc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2203      	movs	r2, #3
 800add2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800add6:	88fa      	ldrh	r2, [r7, #6]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800adde:	88fa      	ldrh	r2, [r7, #6]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ade6:	88fb      	ldrh	r3, [r7, #6]
 800ade8:	68ba      	ldr	r2, [r7, #8]
 800adea:	2100      	movs	r1, #0
 800adec:	68f8      	ldr	r0, [r7, #12]
 800adee:	f000 fc9e 	bl	800b72e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3710      	adds	r7, #16
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	60f8      	str	r0, [r7, #12]
 800ae04:	60b9      	str	r1, [r7, #8]
 800ae06:	4613      	mov	r3, r2
 800ae08:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae0a:	88fb      	ldrh	r3, [r7, #6]
 800ae0c:	68ba      	ldr	r2, [r7, #8]
 800ae0e:	2100      	movs	r1, #0
 800ae10:	68f8      	ldr	r0, [r7, #12]
 800ae12:	f000 fc8c 	bl	800b72e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae16:	2300      	movs	r3, #0
}
 800ae18:	4618      	mov	r0, r3
 800ae1a:	3710      	adds	r7, #16
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b082      	sub	sp, #8
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2204      	movs	r2, #4
 800ae2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ae30:	2300      	movs	r3, #0
 800ae32:	2200      	movs	r2, #0
 800ae34:	2100      	movs	r1, #0
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 fc56 	bl	800b6e8 <USBD_LL_Transmit>

  return USBD_OK;
 800ae3c:	2300      	movs	r3, #0
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3708      	adds	r7, #8
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}

0800ae46 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ae46:	b580      	push	{r7, lr}
 800ae48:	b082      	sub	sp, #8
 800ae4a:	af00      	add	r7, sp, #0
 800ae4c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2205      	movs	r2, #5
 800ae52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae56:	2300      	movs	r3, #0
 800ae58:	2200      	movs	r2, #0
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f000 fc66 	bl	800b72e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae62:	2300      	movs	r3, #0
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3708      	adds	r7, #8
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}

0800ae6c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ae70:	2200      	movs	r2, #0
 800ae72:	4912      	ldr	r1, [pc, #72]	@ (800aebc <MX_USB_DEVICE_Init+0x50>)
 800ae74:	4812      	ldr	r0, [pc, #72]	@ (800aec0 <MX_USB_DEVICE_Init+0x54>)
 800ae76:	f7fe ff62 	bl	8009d3e <USBD_Init>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d001      	beq.n	800ae84 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ae80:	f7f6 ffa6 	bl	8001dd0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ae84:	490f      	ldr	r1, [pc, #60]	@ (800aec4 <MX_USB_DEVICE_Init+0x58>)
 800ae86:	480e      	ldr	r0, [pc, #56]	@ (800aec0 <MX_USB_DEVICE_Init+0x54>)
 800ae88:	f7fe ff84 	bl	8009d94 <USBD_RegisterClass>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d001      	beq.n	800ae96 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ae92:	f7f6 ff9d 	bl	8001dd0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ae96:	490c      	ldr	r1, [pc, #48]	@ (800aec8 <MX_USB_DEVICE_Init+0x5c>)
 800ae98:	4809      	ldr	r0, [pc, #36]	@ (800aec0 <MX_USB_DEVICE_Init+0x54>)
 800ae9a:	f7fe feb5 	bl	8009c08 <USBD_CDC_RegisterInterface>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d001      	beq.n	800aea8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aea4:	f7f6 ff94 	bl	8001dd0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aea8:	4805      	ldr	r0, [pc, #20]	@ (800aec0 <MX_USB_DEVICE_Init+0x54>)
 800aeaa:	f7fe ff8c 	bl	8009dc6 <USBD_Start>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d001      	beq.n	800aeb8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aeb4:	f7f6 ff8c 	bl	8001dd0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aeb8:	bf00      	nop
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	2000012c 	.word	0x2000012c
 800aec0:	2000057c 	.word	0x2000057c
 800aec4:	20000018 	.word	0x20000018
 800aec8:	2000011c 	.word	0x2000011c

0800aecc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aed0:	2200      	movs	r2, #0
 800aed2:	4905      	ldr	r1, [pc, #20]	@ (800aee8 <CDC_Init_FS+0x1c>)
 800aed4:	4805      	ldr	r0, [pc, #20]	@ (800aeec <CDC_Init_FS+0x20>)
 800aed6:	f7fe fead 	bl	8009c34 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aeda:	4905      	ldr	r1, [pc, #20]	@ (800aef0 <CDC_Init_FS+0x24>)
 800aedc:	4803      	ldr	r0, [pc, #12]	@ (800aeec <CDC_Init_FS+0x20>)
 800aede:	f7fe fec2 	bl	8009c66 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aee2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	20000c40 	.word	0x20000c40
 800aeec:	2000057c 	.word	0x2000057c
 800aef0:	20000840 	.word	0x20000840

0800aef4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aef4:	b480      	push	{r7}
 800aef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aef8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bc80      	pop	{r7}
 800af00:	4770      	bx	lr
	...

0800af04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
 800af0a:	4603      	mov	r3, r0
 800af0c:	6039      	str	r1, [r7, #0]
 800af0e:	71fb      	strb	r3, [r7, #7]
 800af10:	4613      	mov	r3, r2
 800af12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800af14:	79fb      	ldrb	r3, [r7, #7]
 800af16:	2b23      	cmp	r3, #35	@ 0x23
 800af18:	d84a      	bhi.n	800afb0 <CDC_Control_FS+0xac>
 800af1a:	a201      	add	r2, pc, #4	@ (adr r2, 800af20 <CDC_Control_FS+0x1c>)
 800af1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af20:	0800afb1 	.word	0x0800afb1
 800af24:	0800afb1 	.word	0x0800afb1
 800af28:	0800afb1 	.word	0x0800afb1
 800af2c:	0800afb1 	.word	0x0800afb1
 800af30:	0800afb1 	.word	0x0800afb1
 800af34:	0800afb1 	.word	0x0800afb1
 800af38:	0800afb1 	.word	0x0800afb1
 800af3c:	0800afb1 	.word	0x0800afb1
 800af40:	0800afb1 	.word	0x0800afb1
 800af44:	0800afb1 	.word	0x0800afb1
 800af48:	0800afb1 	.word	0x0800afb1
 800af4c:	0800afb1 	.word	0x0800afb1
 800af50:	0800afb1 	.word	0x0800afb1
 800af54:	0800afb1 	.word	0x0800afb1
 800af58:	0800afb1 	.word	0x0800afb1
 800af5c:	0800afb1 	.word	0x0800afb1
 800af60:	0800afb1 	.word	0x0800afb1
 800af64:	0800afb1 	.word	0x0800afb1
 800af68:	0800afb1 	.word	0x0800afb1
 800af6c:	0800afb1 	.word	0x0800afb1
 800af70:	0800afb1 	.word	0x0800afb1
 800af74:	0800afb1 	.word	0x0800afb1
 800af78:	0800afb1 	.word	0x0800afb1
 800af7c:	0800afb1 	.word	0x0800afb1
 800af80:	0800afb1 	.word	0x0800afb1
 800af84:	0800afb1 	.word	0x0800afb1
 800af88:	0800afb1 	.word	0x0800afb1
 800af8c:	0800afb1 	.word	0x0800afb1
 800af90:	0800afb1 	.word	0x0800afb1
 800af94:	0800afb1 	.word	0x0800afb1
 800af98:	0800afb1 	.word	0x0800afb1
 800af9c:	0800afb1 	.word	0x0800afb1
 800afa0:	0800afb1 	.word	0x0800afb1
 800afa4:	0800afb1 	.word	0x0800afb1
 800afa8:	0800afb1 	.word	0x0800afb1
 800afac:	0800afb1 	.word	0x0800afb1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800afb0:	bf00      	nop
  }

  return (USBD_OK);
 800afb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	370c      	adds	r7, #12
 800afb8:	46bd      	mov	sp, r7
 800afba:	bc80      	pop	{r7}
 800afbc:	4770      	bx	lr
 800afbe:	bf00      	nop

0800afc0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b082      	sub	sp, #8
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800afca:	6879      	ldr	r1, [r7, #4]
 800afcc:	480a      	ldr	r0, [pc, #40]	@ (800aff8 <CDC_Receive_FS+0x38>)
 800afce:	f7fe fe4a 	bl	8009c66 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800afd2:	4809      	ldr	r0, [pc, #36]	@ (800aff8 <CDC_Receive_FS+0x38>)
 800afd4:	f7fe fe89 	bl	8009cea <USBD_CDC_ReceivePacket>
  data_recieved += strlen(UserRxBufferFS);
 800afd8:	4808      	ldr	r0, [pc, #32]	@ (800affc <CDC_Receive_FS+0x3c>)
 800afda:	f7f5 f8b9 	bl	8000150 <strlen>
 800afde:	4603      	mov	r3, r0
 800afe0:	b2da      	uxtb	r2, r3
 800afe2:	4b07      	ldr	r3, [pc, #28]	@ (800b000 <CDC_Receive_FS+0x40>)
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	4413      	add	r3, r2
 800afe8:	b2da      	uxtb	r2, r3
 800afea:	4b05      	ldr	r3, [pc, #20]	@ (800b000 <CDC_Receive_FS+0x40>)
 800afec:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 800afee:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3708      	adds	r7, #8
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}
 800aff8:	2000057c 	.word	0x2000057c
 800affc:	20000840 	.word	0x20000840
 800b000:	20001040 	.word	0x20001040

0800b004 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	460b      	mov	r3, r1
 800b00e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b010:	2300      	movs	r3, #0
 800b012:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b014:	4b0d      	ldr	r3, [pc, #52]	@ (800b04c <CDC_Transmit_FS+0x48>)
 800b016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b01a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b022:	2b00      	cmp	r3, #0
 800b024:	d001      	beq.n	800b02a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b026:	2301      	movs	r3, #1
 800b028:	e00b      	b.n	800b042 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b02a:	887b      	ldrh	r3, [r7, #2]
 800b02c:	461a      	mov	r2, r3
 800b02e:	6879      	ldr	r1, [r7, #4]
 800b030:	4806      	ldr	r0, [pc, #24]	@ (800b04c <CDC_Transmit_FS+0x48>)
 800b032:	f7fe fdff 	bl	8009c34 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b036:	4805      	ldr	r0, [pc, #20]	@ (800b04c <CDC_Transmit_FS+0x48>)
 800b038:	f7fe fe28 	bl	8009c8c <USBD_CDC_TransmitPacket>
 800b03c:	4603      	mov	r3, r0
 800b03e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b040:	7bfb      	ldrb	r3, [r7, #15]
}
 800b042:	4618      	mov	r0, r3
 800b044:	3710      	adds	r7, #16
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	bf00      	nop
 800b04c:	2000057c 	.word	0x2000057c

0800b050 <CDC_data_recieved>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_data_recieved()
{
 800b050:	b480      	push	{r7}
 800b052:	af00      	add	r7, sp, #0
	return data_recieved;
 800b054:	4b02      	ldr	r3, [pc, #8]	@ (800b060 <CDC_data_recieved+0x10>)
 800b056:	781b      	ldrb	r3, [r3, #0]
}
 800b058:	4618      	mov	r0, r3
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bc80      	pop	{r7}
 800b05e:	4770      	bx	lr
 800b060:	20001040 	.word	0x20001040

0800b064 <CDC_Receive_data>:

uint8_t CDC_Receive_data(uint8_t* buf, size_t size)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b082      	sub	sp, #8
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
	if (data_recieved + 1 <= size) size = data_recieved + 1;
 800b06e:	4b13      	ldr	r3, [pc, #76]	@ (800b0bc <CDC_Receive_data+0x58>)
 800b070:	781b      	ldrb	r3, [r3, #0]
 800b072:	3301      	adds	r3, #1
 800b074:	461a      	mov	r2, r3
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	4293      	cmp	r3, r2
 800b07a:	d303      	bcc.n	800b084 <CDC_Receive_data+0x20>
 800b07c:	4b0f      	ldr	r3, [pc, #60]	@ (800b0bc <CDC_Receive_data+0x58>)
 800b07e:	781b      	ldrb	r3, [r3, #0]
 800b080:	3301      	adds	r3, #1
 800b082:	603b      	str	r3, [r7, #0]
	memset(buf, '\0', size);
 800b084:	683a      	ldr	r2, [r7, #0]
 800b086:	2100      	movs	r1, #0
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f001 fb06 	bl	800c69a <memset>
	memcpy(buf, UserRxBufferFS, size);
 800b08e:	683a      	ldr	r2, [r7, #0]
 800b090:	490b      	ldr	r1, [pc, #44]	@ (800b0c0 <CDC_Receive_data+0x5c>)
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f001 fb8f 	bl	800c7b6 <memcpy>
	memset(UserRxBufferFS, '\0', data_recieved);
 800b098:	4b08      	ldr	r3, [pc, #32]	@ (800b0bc <CDC_Receive_data+0x58>)
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	461a      	mov	r2, r3
 800b09e:	2100      	movs	r1, #0
 800b0a0:	4807      	ldr	r0, [pc, #28]	@ (800b0c0 <CDC_Receive_data+0x5c>)
 800b0a2:	f001 fafa 	bl	800c69a <memset>
	data_recieved = 0;
 800b0a6:	4b05      	ldr	r3, [pc, #20]	@ (800b0bc <CDC_Receive_data+0x58>)
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	701a      	strb	r2, [r3, #0]
	return size - 1;
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	3b01      	subs	r3, #1
 800b0b2:	b2db      	uxtb	r3, r3
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3708      	adds	r7, #8
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	20001040 	.word	0x20001040
 800b0c0:	20000840 	.word	0x20000840

0800b0c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	6039      	str	r1, [r7, #0]
 800b0ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	2212      	movs	r2, #18
 800b0d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b0d6:	4b03      	ldr	r3, [pc, #12]	@ (800b0e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	370c      	adds	r7, #12
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bc80      	pop	{r7}
 800b0e0:	4770      	bx	lr
 800b0e2:	bf00      	nop
 800b0e4:	20000148 	.word	0x20000148

0800b0e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	6039      	str	r1, [r7, #0]
 800b0f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	2204      	movs	r2, #4
 800b0f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b0fa:	4b03      	ldr	r3, [pc, #12]	@ (800b108 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	370c      	adds	r7, #12
 800b100:	46bd      	mov	sp, r7
 800b102:	bc80      	pop	{r7}
 800b104:	4770      	bx	lr
 800b106:	bf00      	nop
 800b108:	2000015c 	.word	0x2000015c

0800b10c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
 800b112:	4603      	mov	r3, r0
 800b114:	6039      	str	r1, [r7, #0]
 800b116:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b118:	79fb      	ldrb	r3, [r7, #7]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d105      	bne.n	800b12a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	4907      	ldr	r1, [pc, #28]	@ (800b140 <USBD_FS_ProductStrDescriptor+0x34>)
 800b122:	4808      	ldr	r0, [pc, #32]	@ (800b144 <USBD_FS_ProductStrDescriptor+0x38>)
 800b124:	f7ff fdc5 	bl	800acb2 <USBD_GetString>
 800b128:	e004      	b.n	800b134 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b12a:	683a      	ldr	r2, [r7, #0]
 800b12c:	4904      	ldr	r1, [pc, #16]	@ (800b140 <USBD_FS_ProductStrDescriptor+0x34>)
 800b12e:	4805      	ldr	r0, [pc, #20]	@ (800b144 <USBD_FS_ProductStrDescriptor+0x38>)
 800b130:	f7ff fdbf 	bl	800acb2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b134:	4b02      	ldr	r3, [pc, #8]	@ (800b140 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b136:	4618      	mov	r0, r3
 800b138:	3708      	adds	r7, #8
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	20001044 	.word	0x20001044
 800b144:	0800f408 	.word	0x0800f408

0800b148 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	4603      	mov	r3, r0
 800b150:	6039      	str	r1, [r7, #0]
 800b152:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b154:	683a      	ldr	r2, [r7, #0]
 800b156:	4904      	ldr	r1, [pc, #16]	@ (800b168 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b158:	4804      	ldr	r0, [pc, #16]	@ (800b16c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b15a:	f7ff fdaa 	bl	800acb2 <USBD_GetString>
  return USBD_StrDesc;
 800b15e:	4b02      	ldr	r3, [pc, #8]	@ (800b168 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b160:	4618      	mov	r0, r3
 800b162:	3708      	adds	r7, #8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	20001044 	.word	0x20001044
 800b16c:	0800f420 	.word	0x0800f420

0800b170 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b082      	sub	sp, #8
 800b174:	af00      	add	r7, sp, #0
 800b176:	4603      	mov	r3, r0
 800b178:	6039      	str	r1, [r7, #0]
 800b17a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	221a      	movs	r2, #26
 800b180:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b182:	f000 f843 	bl	800b20c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b186:	4b02      	ldr	r3, [pc, #8]	@ (800b190 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3708      	adds	r7, #8
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	20000160 	.word	0x20000160

0800b194 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	4603      	mov	r3, r0
 800b19c:	6039      	str	r1, [r7, #0]
 800b19e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b1a0:	79fb      	ldrb	r3, [r7, #7]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d105      	bne.n	800b1b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b1a6:	683a      	ldr	r2, [r7, #0]
 800b1a8:	4907      	ldr	r1, [pc, #28]	@ (800b1c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b1aa:	4808      	ldr	r0, [pc, #32]	@ (800b1cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b1ac:	f7ff fd81 	bl	800acb2 <USBD_GetString>
 800b1b0:	e004      	b.n	800b1bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b1b2:	683a      	ldr	r2, [r7, #0]
 800b1b4:	4904      	ldr	r1, [pc, #16]	@ (800b1c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b1b6:	4805      	ldr	r0, [pc, #20]	@ (800b1cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b1b8:	f7ff fd7b 	bl	800acb2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1bc:	4b02      	ldr	r3, [pc, #8]	@ (800b1c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	bf00      	nop
 800b1c8:	20001044 	.word	0x20001044
 800b1cc:	0800f434 	.word	0x0800f434

0800b1d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b082      	sub	sp, #8
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	6039      	str	r1, [r7, #0]
 800b1da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b1dc:	79fb      	ldrb	r3, [r7, #7]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d105      	bne.n	800b1ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b1e2:	683a      	ldr	r2, [r7, #0]
 800b1e4:	4907      	ldr	r1, [pc, #28]	@ (800b204 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b1e6:	4808      	ldr	r0, [pc, #32]	@ (800b208 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b1e8:	f7ff fd63 	bl	800acb2 <USBD_GetString>
 800b1ec:	e004      	b.n	800b1f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b1ee:	683a      	ldr	r2, [r7, #0]
 800b1f0:	4904      	ldr	r1, [pc, #16]	@ (800b204 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b1f2:	4805      	ldr	r0, [pc, #20]	@ (800b208 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b1f4:	f7ff fd5d 	bl	800acb2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1f8:	4b02      	ldr	r3, [pc, #8]	@ (800b204 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3708      	adds	r7, #8
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	20001044 	.word	0x20001044
 800b208:	0800f440 	.word	0x0800f440

0800b20c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b212:	4b0f      	ldr	r3, [pc, #60]	@ (800b250 <Get_SerialNum+0x44>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b218:	4b0e      	ldr	r3, [pc, #56]	@ (800b254 <Get_SerialNum+0x48>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b21e:	4b0e      	ldr	r3, [pc, #56]	@ (800b258 <Get_SerialNum+0x4c>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b224:	68fa      	ldr	r2, [r7, #12]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4413      	add	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d009      	beq.n	800b246 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b232:	2208      	movs	r2, #8
 800b234:	4909      	ldr	r1, [pc, #36]	@ (800b25c <Get_SerialNum+0x50>)
 800b236:	68f8      	ldr	r0, [r7, #12]
 800b238:	f000 f814 	bl	800b264 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b23c:	2204      	movs	r2, #4
 800b23e:	4908      	ldr	r1, [pc, #32]	@ (800b260 <Get_SerialNum+0x54>)
 800b240:	68b8      	ldr	r0, [r7, #8]
 800b242:	f000 f80f 	bl	800b264 <IntToUnicode>
  }
}
 800b246:	bf00      	nop
 800b248:	3710      	adds	r7, #16
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	bf00      	nop
 800b250:	1ffff7e8 	.word	0x1ffff7e8
 800b254:	1ffff7ec 	.word	0x1ffff7ec
 800b258:	1ffff7f0 	.word	0x1ffff7f0
 800b25c:	20000162 	.word	0x20000162
 800b260:	20000172 	.word	0x20000172

0800b264 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b264:	b480      	push	{r7}
 800b266:	b087      	sub	sp, #28
 800b268:	af00      	add	r7, sp, #0
 800b26a:	60f8      	str	r0, [r7, #12]
 800b26c:	60b9      	str	r1, [r7, #8]
 800b26e:	4613      	mov	r3, r2
 800b270:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b272:	2300      	movs	r3, #0
 800b274:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b276:	2300      	movs	r3, #0
 800b278:	75fb      	strb	r3, [r7, #23]
 800b27a:	e027      	b.n	800b2cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	0f1b      	lsrs	r3, r3, #28
 800b280:	2b09      	cmp	r3, #9
 800b282:	d80b      	bhi.n	800b29c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	0f1b      	lsrs	r3, r3, #28
 800b288:	b2da      	uxtb	r2, r3
 800b28a:	7dfb      	ldrb	r3, [r7, #23]
 800b28c:	005b      	lsls	r3, r3, #1
 800b28e:	4619      	mov	r1, r3
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	440b      	add	r3, r1
 800b294:	3230      	adds	r2, #48	@ 0x30
 800b296:	b2d2      	uxtb	r2, r2
 800b298:	701a      	strb	r2, [r3, #0]
 800b29a:	e00a      	b.n	800b2b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	0f1b      	lsrs	r3, r3, #28
 800b2a0:	b2da      	uxtb	r2, r3
 800b2a2:	7dfb      	ldrb	r3, [r7, #23]
 800b2a4:	005b      	lsls	r3, r3, #1
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	440b      	add	r3, r1
 800b2ac:	3237      	adds	r2, #55	@ 0x37
 800b2ae:	b2d2      	uxtb	r2, r2
 800b2b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	011b      	lsls	r3, r3, #4
 800b2b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b2b8:	7dfb      	ldrb	r3, [r7, #23]
 800b2ba:	005b      	lsls	r3, r3, #1
 800b2bc:	3301      	adds	r3, #1
 800b2be:	68ba      	ldr	r2, [r7, #8]
 800b2c0:	4413      	add	r3, r2
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b2c6:	7dfb      	ldrb	r3, [r7, #23]
 800b2c8:	3301      	adds	r3, #1
 800b2ca:	75fb      	strb	r3, [r7, #23]
 800b2cc:	7dfa      	ldrb	r2, [r7, #23]
 800b2ce:	79fb      	ldrb	r3, [r7, #7]
 800b2d0:	429a      	cmp	r2, r3
 800b2d2:	d3d3      	bcc.n	800b27c <IntToUnicode+0x18>
  }
}
 800b2d4:	bf00      	nop
 800b2d6:	bf00      	nop
 800b2d8:	371c      	adds	r7, #28
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bc80      	pop	{r7}
 800b2de:	4770      	bx	lr

0800b2e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b084      	sub	sp, #16
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a0d      	ldr	r2, [pc, #52]	@ (800b324 <HAL_PCD_MspInit+0x44>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d113      	bne.n	800b31a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b2f2:	4b0d      	ldr	r3, [pc, #52]	@ (800b328 <HAL_PCD_MspInit+0x48>)
 800b2f4:	69db      	ldr	r3, [r3, #28]
 800b2f6:	4a0c      	ldr	r2, [pc, #48]	@ (800b328 <HAL_PCD_MspInit+0x48>)
 800b2f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b2fc:	61d3      	str	r3, [r2, #28]
 800b2fe:	4b0a      	ldr	r3, [pc, #40]	@ (800b328 <HAL_PCD_MspInit+0x48>)
 800b300:	69db      	ldr	r3, [r3, #28]
 800b302:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b306:	60fb      	str	r3, [r7, #12]
 800b308:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b30a:	2200      	movs	r2, #0
 800b30c:	2100      	movs	r1, #0
 800b30e:	2014      	movs	r0, #20
 800b310:	f7f7 fca5 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b314:	2014      	movs	r0, #20
 800b316:	f7f7 fcbe 	bl	8002c96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b31a:	bf00      	nop
 800b31c:	3710      	adds	r7, #16
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	40005c00 	.word	0x40005c00
 800b328:	40021000 	.word	0x40021000

0800b32c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b082      	sub	sp, #8
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b340:	4619      	mov	r1, r3
 800b342:	4610      	mov	r0, r2
 800b344:	f7fe fd87 	bl	8009e56 <USBD_LL_SetupStage>
}
 800b348:	bf00      	nop
 800b34a:	3708      	adds	r7, #8
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b082      	sub	sp, #8
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	460b      	mov	r3, r1
 800b35a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800b362:	78fa      	ldrb	r2, [r7, #3]
 800b364:	6879      	ldr	r1, [r7, #4]
 800b366:	4613      	mov	r3, r2
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	4413      	add	r3, r2
 800b36c:	00db      	lsls	r3, r3, #3
 800b36e:	440b      	add	r3, r1
 800b370:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	78fb      	ldrb	r3, [r7, #3]
 800b378:	4619      	mov	r1, r3
 800b37a:	f7fe fdb9 	bl	8009ef0 <USBD_LL_DataOutStage>
}
 800b37e:	bf00      	nop
 800b380:	3708      	adds	r7, #8
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b082      	sub	sp, #8
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
 800b38e:	460b      	mov	r3, r1
 800b390:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800b398:	78fa      	ldrb	r2, [r7, #3]
 800b39a:	6879      	ldr	r1, [r7, #4]
 800b39c:	4613      	mov	r3, r2
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	00db      	lsls	r3, r3, #3
 800b3a4:	440b      	add	r3, r1
 800b3a6:	3324      	adds	r3, #36	@ 0x24
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	78fb      	ldrb	r3, [r7, #3]
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	f7fe fe10 	bl	8009fd2 <USBD_LL_DataInStage>
}
 800b3b2:	bf00      	nop
 800b3b4:	3708      	adds	r7, #8
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}

0800b3ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3ba:	b580      	push	{r7, lr}
 800b3bc:	b082      	sub	sp, #8
 800b3be:	af00      	add	r7, sp, #0
 800b3c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f7fe ff20 	bl	800a20e <USBD_LL_SOF>
}
 800b3ce:	bf00      	nop
 800b3d0:	3708      	adds	r7, #8
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b084      	sub	sp, #16
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	799b      	ldrb	r3, [r3, #6]
 800b3e6:	2b02      	cmp	r3, #2
 800b3e8:	d001      	beq.n	800b3ee <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b3ea:	f7f6 fcf1 	bl	8001dd0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b3f4:	7bfa      	ldrb	r2, [r7, #15]
 800b3f6:	4611      	mov	r1, r2
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f7fe fed0 	bl	800a19e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b404:	4618      	mov	r0, r3
 800b406:	f7fe fe89 	bl	800a11c <USBD_LL_Reset>
}
 800b40a:	bf00      	nop
 800b40c:	3710      	adds	r7, #16
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
	...

0800b414 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b422:	4618      	mov	r0, r3
 800b424:	f7fe feca 	bl	800a1bc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	7a9b      	ldrb	r3, [r3, #10]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d005      	beq.n	800b43c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b430:	4b04      	ldr	r3, [pc, #16]	@ (800b444 <HAL_PCD_SuspendCallback+0x30>)
 800b432:	691b      	ldr	r3, [r3, #16]
 800b434:	4a03      	ldr	r2, [pc, #12]	@ (800b444 <HAL_PCD_SuspendCallback+0x30>)
 800b436:	f043 0306 	orr.w	r3, r3, #6
 800b43a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b43c:	bf00      	nop
 800b43e:	3708      	adds	r7, #8
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}
 800b444:	e000ed00 	.word	0xe000ed00

0800b448 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b456:	4618      	mov	r0, r3
 800b458:	f7fe fec4 	bl	800a1e4 <USBD_LL_Resume>
}
 800b45c:	bf00      	nop
 800b45e:	3708      	adds	r7, #8
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b082      	sub	sp, #8
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b46c:	4a28      	ldr	r2, [pc, #160]	@ (800b510 <USBD_LL_Init+0xac>)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a26      	ldr	r2, [pc, #152]	@ (800b510 <USBD_LL_Init+0xac>)
 800b478:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b47c:	4b24      	ldr	r3, [pc, #144]	@ (800b510 <USBD_LL_Init+0xac>)
 800b47e:	4a25      	ldr	r2, [pc, #148]	@ (800b514 <USBD_LL_Init+0xb0>)
 800b480:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b482:	4b23      	ldr	r3, [pc, #140]	@ (800b510 <USBD_LL_Init+0xac>)
 800b484:	2208      	movs	r2, #8
 800b486:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b488:	4b21      	ldr	r3, [pc, #132]	@ (800b510 <USBD_LL_Init+0xac>)
 800b48a:	2202      	movs	r2, #2
 800b48c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b48e:	4b20      	ldr	r3, [pc, #128]	@ (800b510 <USBD_LL_Init+0xac>)
 800b490:	2200      	movs	r2, #0
 800b492:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b494:	4b1e      	ldr	r3, [pc, #120]	@ (800b510 <USBD_LL_Init+0xac>)
 800b496:	2200      	movs	r2, #0
 800b498:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b49a:	4b1d      	ldr	r3, [pc, #116]	@ (800b510 <USBD_LL_Init+0xac>)
 800b49c:	2200      	movs	r2, #0
 800b49e:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b4a0:	481b      	ldr	r0, [pc, #108]	@ (800b510 <USBD_LL_Init+0xac>)
 800b4a2:	f7f7 ffb7 	bl	8003414 <HAL_PCD_Init>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d001      	beq.n	800b4b0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b4ac:	f7f6 fc90 	bl	8001dd0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4b6:	2318      	movs	r3, #24
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	2100      	movs	r1, #0
 800b4bc:	f7f9 fcc8 	bl	8004e50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4c6:	2358      	movs	r3, #88	@ 0x58
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	2180      	movs	r1, #128	@ 0x80
 800b4cc:	f7f9 fcc0 	bl	8004e50 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4d6:	23c0      	movs	r3, #192	@ 0xc0
 800b4d8:	2200      	movs	r2, #0
 800b4da:	2181      	movs	r1, #129	@ 0x81
 800b4dc:	f7f9 fcb8 	bl	8004e50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4e6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	2101      	movs	r1, #1
 800b4ee:	f7f9 fcaf 	bl	8004e50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	2182      	movs	r1, #130	@ 0x82
 800b500:	f7f9 fca6 	bl	8004e50 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b504:	2300      	movs	r3, #0
}
 800b506:	4618      	mov	r0, r3
 800b508:	3708      	adds	r7, #8
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}
 800b50e:	bf00      	nop
 800b510:	20001244 	.word	0x20001244
 800b514:	40005c00 	.word	0x40005c00

0800b518 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b084      	sub	sp, #16
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b520:	2300      	movs	r3, #0
 800b522:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b524:	2300      	movs	r3, #0
 800b526:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b52e:	4618      	mov	r0, r3
 800b530:	f7f8 f866 	bl	8003600 <HAL_PCD_Start>
 800b534:	4603      	mov	r3, r0
 800b536:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b538:	7bfb      	ldrb	r3, [r7, #15]
 800b53a:	4618      	mov	r0, r3
 800b53c:	f000 f94e 	bl	800b7dc <USBD_Get_USB_Status>
 800b540:	4603      	mov	r3, r0
 800b542:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b544:	7bbb      	ldrb	r3, [r7, #14]
}
 800b546:	4618      	mov	r0, r3
 800b548:	3710      	adds	r7, #16
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}

0800b54e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b54e:	b580      	push	{r7, lr}
 800b550:	b084      	sub	sp, #16
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
 800b556:	4608      	mov	r0, r1
 800b558:	4611      	mov	r1, r2
 800b55a:	461a      	mov	r2, r3
 800b55c:	4603      	mov	r3, r0
 800b55e:	70fb      	strb	r3, [r7, #3]
 800b560:	460b      	mov	r3, r1
 800b562:	70bb      	strb	r3, [r7, #2]
 800b564:	4613      	mov	r3, r2
 800b566:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b568:	2300      	movs	r3, #0
 800b56a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b56c:	2300      	movs	r3, #0
 800b56e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b576:	78bb      	ldrb	r3, [r7, #2]
 800b578:	883a      	ldrh	r2, [r7, #0]
 800b57a:	78f9      	ldrb	r1, [r7, #3]
 800b57c:	f7f8 f9ba 	bl	80038f4 <HAL_PCD_EP_Open>
 800b580:	4603      	mov	r3, r0
 800b582:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b584:	7bfb      	ldrb	r3, [r7, #15]
 800b586:	4618      	mov	r0, r3
 800b588:	f000 f928 	bl	800b7dc <USBD_Get_USB_Status>
 800b58c:	4603      	mov	r3, r0
 800b58e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b590:	7bbb      	ldrb	r3, [r7, #14]
}
 800b592:	4618      	mov	r0, r3
 800b594:	3710      	adds	r7, #16
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b084      	sub	sp, #16
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b5b4:	78fa      	ldrb	r2, [r7, #3]
 800b5b6:	4611      	mov	r1, r2
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7f8 f9f8 	bl	80039ae <HAL_PCD_EP_Close>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5c2:	7bfb      	ldrb	r3, [r7, #15]
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	f000 f909 	bl	800b7dc <USBD_Get_USB_Status>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3710      	adds	r7, #16
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b084      	sub	sp, #16
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b5f2:	78fa      	ldrb	r2, [r7, #3]
 800b5f4:	4611      	mov	r1, r2
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7f8 faa0 	bl	8003b3c <HAL_PCD_EP_SetStall>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b600:	7bfb      	ldrb	r3, [r7, #15]
 800b602:	4618      	mov	r0, r3
 800b604:	f000 f8ea 	bl	800b7dc <USBD_Get_USB_Status>
 800b608:	4603      	mov	r3, r0
 800b60a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b60c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b60e:	4618      	mov	r0, r3
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}

0800b616 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b616:	b580      	push	{r7, lr}
 800b618:	b084      	sub	sp, #16
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
 800b61e:	460b      	mov	r3, r1
 800b620:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b622:	2300      	movs	r3, #0
 800b624:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b626:	2300      	movs	r3, #0
 800b628:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b630:	78fa      	ldrb	r2, [r7, #3]
 800b632:	4611      	mov	r1, r2
 800b634:	4618      	mov	r0, r3
 800b636:	f7f8 fae1 	bl	8003bfc <HAL_PCD_EP_ClrStall>
 800b63a:	4603      	mov	r3, r0
 800b63c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b63e:	7bfb      	ldrb	r3, [r7, #15]
 800b640:	4618      	mov	r0, r3
 800b642:	f000 f8cb 	bl	800b7dc <USBD_Get_USB_Status>
 800b646:	4603      	mov	r3, r0
 800b648:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b64a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3710      	adds	r7, #16
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b654:	b480      	push	{r7}
 800b656:	b085      	sub	sp, #20
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	460b      	mov	r3, r1
 800b65e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b666:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b668:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	da0b      	bge.n	800b688 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b670:	78fb      	ldrb	r3, [r7, #3]
 800b672:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b676:	68f9      	ldr	r1, [r7, #12]
 800b678:	4613      	mov	r3, r2
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	4413      	add	r3, r2
 800b67e:	00db      	lsls	r3, r3, #3
 800b680:	440b      	add	r3, r1
 800b682:	3312      	adds	r3, #18
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	e00b      	b.n	800b6a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b688:	78fb      	ldrb	r3, [r7, #3]
 800b68a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b68e:	68f9      	ldr	r1, [r7, #12]
 800b690:	4613      	mov	r3, r2
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	4413      	add	r3, r2
 800b696:	00db      	lsls	r3, r3, #3
 800b698:	440b      	add	r3, r1
 800b69a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800b69e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3714      	adds	r7, #20
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bc80      	pop	{r7}
 800b6a8:	4770      	bx	lr

0800b6aa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b6aa:	b580      	push	{r7, lr}
 800b6ac:	b084      	sub	sp, #16
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	6078      	str	r0, [r7, #4]
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b6c4:	78fa      	ldrb	r2, [r7, #3]
 800b6c6:	4611      	mov	r1, r2
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f7f8 f8ef 	bl	80038ac <HAL_PCD_SetAddress>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6d2:	7bfb      	ldrb	r3, [r7, #15]
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f000 f881 	bl	800b7dc <USBD_Get_USB_Status>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6de:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3710      	adds	r7, #16
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b086      	sub	sp, #24
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	607a      	str	r2, [r7, #4]
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	460b      	mov	r3, r1
 800b6f6:	72fb      	strb	r3, [r7, #11]
 800b6f8:	4613      	mov	r3, r2
 800b6fa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b700:	2300      	movs	r3, #0
 800b702:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b70a:	893b      	ldrh	r3, [r7, #8]
 800b70c:	7af9      	ldrb	r1, [r7, #11]
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	f7f8 f9dd 	bl	8003ace <HAL_PCD_EP_Transmit>
 800b714:	4603      	mov	r3, r0
 800b716:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b718:	7dfb      	ldrb	r3, [r7, #23]
 800b71a:	4618      	mov	r0, r3
 800b71c:	f000 f85e 	bl	800b7dc <USBD_Get_USB_Status>
 800b720:	4603      	mov	r3, r0
 800b722:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b724:	7dbb      	ldrb	r3, [r7, #22]
}
 800b726:	4618      	mov	r0, r3
 800b728:	3718      	adds	r7, #24
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}

0800b72e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b72e:	b580      	push	{r7, lr}
 800b730:	b086      	sub	sp, #24
 800b732:	af00      	add	r7, sp, #0
 800b734:	60f8      	str	r0, [r7, #12]
 800b736:	607a      	str	r2, [r7, #4]
 800b738:	461a      	mov	r2, r3
 800b73a:	460b      	mov	r3, r1
 800b73c:	72fb      	strb	r3, [r7, #11]
 800b73e:	4613      	mov	r3, r2
 800b740:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b742:	2300      	movs	r3, #0
 800b744:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b746:	2300      	movs	r3, #0
 800b748:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b750:	893b      	ldrh	r3, [r7, #8]
 800b752:	7af9      	ldrb	r1, [r7, #11]
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	f7f8 f972 	bl	8003a3e <HAL_PCD_EP_Receive>
 800b75a:	4603      	mov	r3, r0
 800b75c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b75e:	7dfb      	ldrb	r3, [r7, #23]
 800b760:	4618      	mov	r0, r3
 800b762:	f000 f83b 	bl	800b7dc <USBD_Get_USB_Status>
 800b766:	4603      	mov	r3, r0
 800b768:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b76a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3718      	adds	r7, #24
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}

0800b774 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b082      	sub	sp, #8
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	460b      	mov	r3, r1
 800b77e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b786:	78fa      	ldrb	r2, [r7, #3]
 800b788:	4611      	mov	r1, r2
 800b78a:	4618      	mov	r0, r3
 800b78c:	f7f8 f988 	bl	8003aa0 <HAL_PCD_EP_GetRxCount>
 800b790:	4603      	mov	r3, r0
}
 800b792:	4618      	mov	r0, r3
 800b794:	3708      	adds	r7, #8
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
	...

0800b79c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b083      	sub	sp, #12
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b7a4:	4b02      	ldr	r3, [pc, #8]	@ (800b7b0 <USBD_static_malloc+0x14>)
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	370c      	adds	r7, #12
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bc80      	pop	{r7}
 800b7ae:	4770      	bx	lr
 800b7b0:	2000151c 	.word	0x2000151c

0800b7b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b083      	sub	sp, #12
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]

}
 800b7bc:	bf00      	nop
 800b7be:	370c      	adds	r7, #12
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bc80      	pop	{r7}
 800b7c4:	4770      	bx	lr

0800b7c6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b083      	sub	sp, #12
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b7d2:	bf00      	nop
 800b7d4:	370c      	adds	r7, #12
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bc80      	pop	{r7}
 800b7da:	4770      	bx	lr

0800b7dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b7dc:	b480      	push	{r7}
 800b7de:	b085      	sub	sp, #20
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b7ea:	79fb      	ldrb	r3, [r7, #7]
 800b7ec:	2b03      	cmp	r3, #3
 800b7ee:	d817      	bhi.n	800b820 <USBD_Get_USB_Status+0x44>
 800b7f0:	a201      	add	r2, pc, #4	@ (adr r2, 800b7f8 <USBD_Get_USB_Status+0x1c>)
 800b7f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7f6:	bf00      	nop
 800b7f8:	0800b809 	.word	0x0800b809
 800b7fc:	0800b80f 	.word	0x0800b80f
 800b800:	0800b815 	.word	0x0800b815
 800b804:	0800b81b 	.word	0x0800b81b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b808:	2300      	movs	r3, #0
 800b80a:	73fb      	strb	r3, [r7, #15]
    break;
 800b80c:	e00b      	b.n	800b826 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b80e:	2302      	movs	r3, #2
 800b810:	73fb      	strb	r3, [r7, #15]
    break;
 800b812:	e008      	b.n	800b826 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b814:	2301      	movs	r3, #1
 800b816:	73fb      	strb	r3, [r7, #15]
    break;
 800b818:	e005      	b.n	800b826 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b81a:	2302      	movs	r3, #2
 800b81c:	73fb      	strb	r3, [r7, #15]
    break;
 800b81e:	e002      	b.n	800b826 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b820:	2302      	movs	r3, #2
 800b822:	73fb      	strb	r3, [r7, #15]
    break;
 800b824:	bf00      	nop
  }
  return usb_status;
 800b826:	7bfb      	ldrb	r3, [r7, #15]
}
 800b828:	4618      	mov	r0, r3
 800b82a:	3714      	adds	r7, #20
 800b82c:	46bd      	mov	sp, r7
 800b82e:	bc80      	pop	{r7}
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop

0800b834 <atof>:
 800b834:	2100      	movs	r1, #0
 800b836:	f000 bdfb 	b.w	800c430 <strtod>

0800b83a <sulp>:
 800b83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b83e:	460f      	mov	r7, r1
 800b840:	4690      	mov	r8, r2
 800b842:	f001 ff7b 	bl	800d73c <__ulp>
 800b846:	4604      	mov	r4, r0
 800b848:	460d      	mov	r5, r1
 800b84a:	f1b8 0f00 	cmp.w	r8, #0
 800b84e:	d011      	beq.n	800b874 <sulp+0x3a>
 800b850:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b854:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b858:	2b00      	cmp	r3, #0
 800b85a:	dd0b      	ble.n	800b874 <sulp+0x3a>
 800b85c:	2400      	movs	r4, #0
 800b85e:	051b      	lsls	r3, r3, #20
 800b860:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b864:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b868:	4622      	mov	r2, r4
 800b86a:	462b      	mov	r3, r5
 800b86c:	f7f4 fe34 	bl	80004d8 <__aeabi_dmul>
 800b870:	4604      	mov	r4, r0
 800b872:	460d      	mov	r5, r1
 800b874:	4620      	mov	r0, r4
 800b876:	4629      	mov	r1, r5
 800b878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b87c:	0000      	movs	r0, r0
	...

0800b880 <_strtod_l>:
 800b880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b884:	b09f      	sub	sp, #124	@ 0x7c
 800b886:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b888:	2200      	movs	r2, #0
 800b88a:	460c      	mov	r4, r1
 800b88c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b88e:	f04f 0a00 	mov.w	sl, #0
 800b892:	f04f 0b00 	mov.w	fp, #0
 800b896:	460a      	mov	r2, r1
 800b898:	9005      	str	r0, [sp, #20]
 800b89a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b89c:	7811      	ldrb	r1, [r2, #0]
 800b89e:	292b      	cmp	r1, #43	@ 0x2b
 800b8a0:	d048      	beq.n	800b934 <_strtod_l+0xb4>
 800b8a2:	d836      	bhi.n	800b912 <_strtod_l+0x92>
 800b8a4:	290d      	cmp	r1, #13
 800b8a6:	d830      	bhi.n	800b90a <_strtod_l+0x8a>
 800b8a8:	2908      	cmp	r1, #8
 800b8aa:	d830      	bhi.n	800b90e <_strtod_l+0x8e>
 800b8ac:	2900      	cmp	r1, #0
 800b8ae:	d039      	beq.n	800b924 <_strtod_l+0xa4>
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b8b6:	782a      	ldrb	r2, [r5, #0]
 800b8b8:	2a30      	cmp	r2, #48	@ 0x30
 800b8ba:	f040 80b0 	bne.w	800ba1e <_strtod_l+0x19e>
 800b8be:	786a      	ldrb	r2, [r5, #1]
 800b8c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b8c4:	2a58      	cmp	r2, #88	@ 0x58
 800b8c6:	d16c      	bne.n	800b9a2 <_strtod_l+0x122>
 800b8c8:	9302      	str	r3, [sp, #8]
 800b8ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8cc:	4a8f      	ldr	r2, [pc, #572]	@ (800bb0c <_strtod_l+0x28c>)
 800b8ce:	9301      	str	r3, [sp, #4]
 800b8d0:	ab1a      	add	r3, sp, #104	@ 0x68
 800b8d2:	9300      	str	r3, [sp, #0]
 800b8d4:	9805      	ldr	r0, [sp, #20]
 800b8d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b8d8:	a919      	add	r1, sp, #100	@ 0x64
 800b8da:	f001 f831 	bl	800c940 <__gethex>
 800b8de:	f010 060f 	ands.w	r6, r0, #15
 800b8e2:	4604      	mov	r4, r0
 800b8e4:	d005      	beq.n	800b8f2 <_strtod_l+0x72>
 800b8e6:	2e06      	cmp	r6, #6
 800b8e8:	d126      	bne.n	800b938 <_strtod_l+0xb8>
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	3501      	adds	r5, #1
 800b8ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800b8f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800b8f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	f040 8582 	bne.w	800c3fe <_strtod_l+0xb7e>
 800b8fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8fc:	b1bb      	cbz	r3, 800b92e <_strtod_l+0xae>
 800b8fe:	4650      	mov	r0, sl
 800b900:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800b904:	b01f      	add	sp, #124	@ 0x7c
 800b906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b90a:	2920      	cmp	r1, #32
 800b90c:	d1d0      	bne.n	800b8b0 <_strtod_l+0x30>
 800b90e:	3201      	adds	r2, #1
 800b910:	e7c3      	b.n	800b89a <_strtod_l+0x1a>
 800b912:	292d      	cmp	r1, #45	@ 0x2d
 800b914:	d1cc      	bne.n	800b8b0 <_strtod_l+0x30>
 800b916:	2101      	movs	r1, #1
 800b918:	910e      	str	r1, [sp, #56]	@ 0x38
 800b91a:	1c51      	adds	r1, r2, #1
 800b91c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b91e:	7852      	ldrb	r2, [r2, #1]
 800b920:	2a00      	cmp	r2, #0
 800b922:	d1c7      	bne.n	800b8b4 <_strtod_l+0x34>
 800b924:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b926:	9419      	str	r4, [sp, #100]	@ 0x64
 800b928:	2b00      	cmp	r3, #0
 800b92a:	f040 8566 	bne.w	800c3fa <_strtod_l+0xb7a>
 800b92e:	4650      	mov	r0, sl
 800b930:	4659      	mov	r1, fp
 800b932:	e7e7      	b.n	800b904 <_strtod_l+0x84>
 800b934:	2100      	movs	r1, #0
 800b936:	e7ef      	b.n	800b918 <_strtod_l+0x98>
 800b938:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b93a:	b13a      	cbz	r2, 800b94c <_strtod_l+0xcc>
 800b93c:	2135      	movs	r1, #53	@ 0x35
 800b93e:	a81c      	add	r0, sp, #112	@ 0x70
 800b940:	f002 f808 	bl	800d954 <__copybits>
 800b944:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b946:	9805      	ldr	r0, [sp, #20]
 800b948:	f001 fbcc 	bl	800d0e4 <_Bfree>
 800b94c:	3e01      	subs	r6, #1
 800b94e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b950:	2e04      	cmp	r6, #4
 800b952:	d806      	bhi.n	800b962 <_strtod_l+0xe2>
 800b954:	e8df f006 	tbb	[pc, r6]
 800b958:	201d0314 	.word	0x201d0314
 800b95c:	14          	.byte	0x14
 800b95d:	00          	.byte	0x00
 800b95e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b962:	05e1      	lsls	r1, r4, #23
 800b964:	bf48      	it	mi
 800b966:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b96a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b96e:	0d1b      	lsrs	r3, r3, #20
 800b970:	051b      	lsls	r3, r3, #20
 800b972:	2b00      	cmp	r3, #0
 800b974:	d1bd      	bne.n	800b8f2 <_strtod_l+0x72>
 800b976:	f000 fef1 	bl	800c75c <__errno>
 800b97a:	2322      	movs	r3, #34	@ 0x22
 800b97c:	6003      	str	r3, [r0, #0]
 800b97e:	e7b8      	b.n	800b8f2 <_strtod_l+0x72>
 800b980:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b984:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b988:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b98c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b990:	e7e7      	b.n	800b962 <_strtod_l+0xe2>
 800b992:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800bb10 <_strtod_l+0x290>
 800b996:	e7e4      	b.n	800b962 <_strtod_l+0xe2>
 800b998:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b99c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b9a0:	e7df      	b.n	800b962 <_strtod_l+0xe2>
 800b9a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9a4:	1c5a      	adds	r2, r3, #1
 800b9a6:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9a8:	785b      	ldrb	r3, [r3, #1]
 800b9aa:	2b30      	cmp	r3, #48	@ 0x30
 800b9ac:	d0f9      	beq.n	800b9a2 <_strtod_l+0x122>
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d09f      	beq.n	800b8f2 <_strtod_l+0x72>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	2700      	movs	r7, #0
 800b9b6:	220a      	movs	r2, #10
 800b9b8:	46b9      	mov	r9, r7
 800b9ba:	9308      	str	r3, [sp, #32]
 800b9bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9be:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b9c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b9c2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b9c4:	7805      	ldrb	r5, [r0, #0]
 800b9c6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b9ca:	b2d9      	uxtb	r1, r3
 800b9cc:	2909      	cmp	r1, #9
 800b9ce:	d928      	bls.n	800ba22 <_strtod_l+0x1a2>
 800b9d0:	2201      	movs	r2, #1
 800b9d2:	4950      	ldr	r1, [pc, #320]	@ (800bb14 <_strtod_l+0x294>)
 800b9d4:	f000 fe69 	bl	800c6aa <strncmp>
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	d032      	beq.n	800ba42 <_strtod_l+0x1c2>
 800b9dc:	2000      	movs	r0, #0
 800b9de:	462a      	mov	r2, r5
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	464d      	mov	r5, r9
 800b9e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b9e6:	2a65      	cmp	r2, #101	@ 0x65
 800b9e8:	d001      	beq.n	800b9ee <_strtod_l+0x16e>
 800b9ea:	2a45      	cmp	r2, #69	@ 0x45
 800b9ec:	d114      	bne.n	800ba18 <_strtod_l+0x198>
 800b9ee:	b91d      	cbnz	r5, 800b9f8 <_strtod_l+0x178>
 800b9f0:	9a08      	ldr	r2, [sp, #32]
 800b9f2:	4302      	orrs	r2, r0
 800b9f4:	d096      	beq.n	800b924 <_strtod_l+0xa4>
 800b9f6:	2500      	movs	r5, #0
 800b9f8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b9fa:	1c62      	adds	r2, r4, #1
 800b9fc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9fe:	7862      	ldrb	r2, [r4, #1]
 800ba00:	2a2b      	cmp	r2, #43	@ 0x2b
 800ba02:	d07a      	beq.n	800bafa <_strtod_l+0x27a>
 800ba04:	2a2d      	cmp	r2, #45	@ 0x2d
 800ba06:	d07e      	beq.n	800bb06 <_strtod_l+0x286>
 800ba08:	f04f 0c00 	mov.w	ip, #0
 800ba0c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ba10:	2909      	cmp	r1, #9
 800ba12:	f240 8085 	bls.w	800bb20 <_strtod_l+0x2a0>
 800ba16:	9419      	str	r4, [sp, #100]	@ 0x64
 800ba18:	f04f 0800 	mov.w	r8, #0
 800ba1c:	e0a5      	b.n	800bb6a <_strtod_l+0x2ea>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	e7c8      	b.n	800b9b4 <_strtod_l+0x134>
 800ba22:	f1b9 0f08 	cmp.w	r9, #8
 800ba26:	bfd8      	it	le
 800ba28:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800ba2a:	f100 0001 	add.w	r0, r0, #1
 800ba2e:	bfd6      	itet	le
 800ba30:	fb02 3301 	mlale	r3, r2, r1, r3
 800ba34:	fb02 3707 	mlagt	r7, r2, r7, r3
 800ba38:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800ba3a:	f109 0901 	add.w	r9, r9, #1
 800ba3e:	9019      	str	r0, [sp, #100]	@ 0x64
 800ba40:	e7bf      	b.n	800b9c2 <_strtod_l+0x142>
 800ba42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba44:	1c5a      	adds	r2, r3, #1
 800ba46:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba48:	785a      	ldrb	r2, [r3, #1]
 800ba4a:	f1b9 0f00 	cmp.w	r9, #0
 800ba4e:	d03b      	beq.n	800bac8 <_strtod_l+0x248>
 800ba50:	464d      	mov	r5, r9
 800ba52:	900a      	str	r0, [sp, #40]	@ 0x28
 800ba54:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ba58:	2b09      	cmp	r3, #9
 800ba5a:	d912      	bls.n	800ba82 <_strtod_l+0x202>
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	e7c2      	b.n	800b9e6 <_strtod_l+0x166>
 800ba60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba62:	3001      	adds	r0, #1
 800ba64:	1c5a      	adds	r2, r3, #1
 800ba66:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba68:	785a      	ldrb	r2, [r3, #1]
 800ba6a:	2a30      	cmp	r2, #48	@ 0x30
 800ba6c:	d0f8      	beq.n	800ba60 <_strtod_l+0x1e0>
 800ba6e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ba72:	2b08      	cmp	r3, #8
 800ba74:	f200 84c8 	bhi.w	800c408 <_strtod_l+0xb88>
 800ba78:	900a      	str	r0, [sp, #40]	@ 0x28
 800ba7a:	2000      	movs	r0, #0
 800ba7c:	4605      	mov	r5, r0
 800ba7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba80:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba82:	3a30      	subs	r2, #48	@ 0x30
 800ba84:	f100 0301 	add.w	r3, r0, #1
 800ba88:	d018      	beq.n	800babc <_strtod_l+0x23c>
 800ba8a:	462e      	mov	r6, r5
 800ba8c:	f04f 0e0a 	mov.w	lr, #10
 800ba90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba92:	4419      	add	r1, r3
 800ba94:	910a      	str	r1, [sp, #40]	@ 0x28
 800ba96:	1c71      	adds	r1, r6, #1
 800ba98:	eba1 0c05 	sub.w	ip, r1, r5
 800ba9c:	4563      	cmp	r3, ip
 800ba9e:	dc15      	bgt.n	800bacc <_strtod_l+0x24c>
 800baa0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800baa4:	182b      	adds	r3, r5, r0
 800baa6:	2b08      	cmp	r3, #8
 800baa8:	f105 0501 	add.w	r5, r5, #1
 800baac:	4405      	add	r5, r0
 800baae:	dc1a      	bgt.n	800bae6 <_strtod_l+0x266>
 800bab0:	230a      	movs	r3, #10
 800bab2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bab4:	fb03 2301 	mla	r3, r3, r1, r2
 800bab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800baba:	2300      	movs	r3, #0
 800babc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800babe:	4618      	mov	r0, r3
 800bac0:	1c51      	adds	r1, r2, #1
 800bac2:	9119      	str	r1, [sp, #100]	@ 0x64
 800bac4:	7852      	ldrb	r2, [r2, #1]
 800bac6:	e7c5      	b.n	800ba54 <_strtod_l+0x1d4>
 800bac8:	4648      	mov	r0, r9
 800baca:	e7ce      	b.n	800ba6a <_strtod_l+0x1ea>
 800bacc:	2e08      	cmp	r6, #8
 800bace:	dc05      	bgt.n	800badc <_strtod_l+0x25c>
 800bad0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bad2:	fb0e f606 	mul.w	r6, lr, r6
 800bad6:	960b      	str	r6, [sp, #44]	@ 0x2c
 800bad8:	460e      	mov	r6, r1
 800bada:	e7dc      	b.n	800ba96 <_strtod_l+0x216>
 800badc:	2910      	cmp	r1, #16
 800bade:	bfd8      	it	le
 800bae0:	fb0e f707 	mulle.w	r7, lr, r7
 800bae4:	e7f8      	b.n	800bad8 <_strtod_l+0x258>
 800bae6:	2b0f      	cmp	r3, #15
 800bae8:	bfdc      	itt	le
 800baea:	230a      	movle	r3, #10
 800baec:	fb03 2707 	mlale	r7, r3, r7, r2
 800baf0:	e7e3      	b.n	800baba <_strtod_l+0x23a>
 800baf2:	2300      	movs	r3, #0
 800baf4:	930a      	str	r3, [sp, #40]	@ 0x28
 800baf6:	2301      	movs	r3, #1
 800baf8:	e77a      	b.n	800b9f0 <_strtod_l+0x170>
 800bafa:	f04f 0c00 	mov.w	ip, #0
 800bafe:	1ca2      	adds	r2, r4, #2
 800bb00:	9219      	str	r2, [sp, #100]	@ 0x64
 800bb02:	78a2      	ldrb	r2, [r4, #2]
 800bb04:	e782      	b.n	800ba0c <_strtod_l+0x18c>
 800bb06:	f04f 0c01 	mov.w	ip, #1
 800bb0a:	e7f8      	b.n	800bafe <_strtod_l+0x27e>
 800bb0c:	0800f650 	.word	0x0800f650
 800bb10:	7ff00000 	.word	0x7ff00000
 800bb14:	0800f472 	.word	0x0800f472
 800bb18:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bb1a:	1c51      	adds	r1, r2, #1
 800bb1c:	9119      	str	r1, [sp, #100]	@ 0x64
 800bb1e:	7852      	ldrb	r2, [r2, #1]
 800bb20:	2a30      	cmp	r2, #48	@ 0x30
 800bb22:	d0f9      	beq.n	800bb18 <_strtod_l+0x298>
 800bb24:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bb28:	2908      	cmp	r1, #8
 800bb2a:	f63f af75 	bhi.w	800ba18 <_strtod_l+0x198>
 800bb2e:	f04f 080a 	mov.w	r8, #10
 800bb32:	3a30      	subs	r2, #48	@ 0x30
 800bb34:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bb38:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bb3a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bb3c:	1c56      	adds	r6, r2, #1
 800bb3e:	9619      	str	r6, [sp, #100]	@ 0x64
 800bb40:	7852      	ldrb	r2, [r2, #1]
 800bb42:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bb46:	f1be 0f09 	cmp.w	lr, #9
 800bb4a:	d939      	bls.n	800bbc0 <_strtod_l+0x340>
 800bb4c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bb4e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bb52:	1a76      	subs	r6, r6, r1
 800bb54:	2e08      	cmp	r6, #8
 800bb56:	dc03      	bgt.n	800bb60 <_strtod_l+0x2e0>
 800bb58:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb5a:	4588      	cmp	r8, r1
 800bb5c:	bfa8      	it	ge
 800bb5e:	4688      	movge	r8, r1
 800bb60:	f1bc 0f00 	cmp.w	ip, #0
 800bb64:	d001      	beq.n	800bb6a <_strtod_l+0x2ea>
 800bb66:	f1c8 0800 	rsb	r8, r8, #0
 800bb6a:	2d00      	cmp	r5, #0
 800bb6c:	d14e      	bne.n	800bc0c <_strtod_l+0x38c>
 800bb6e:	9908      	ldr	r1, [sp, #32]
 800bb70:	4308      	orrs	r0, r1
 800bb72:	f47f aebe 	bne.w	800b8f2 <_strtod_l+0x72>
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	f47f aed4 	bne.w	800b924 <_strtod_l+0xa4>
 800bb7c:	2a69      	cmp	r2, #105	@ 0x69
 800bb7e:	d028      	beq.n	800bbd2 <_strtod_l+0x352>
 800bb80:	dc25      	bgt.n	800bbce <_strtod_l+0x34e>
 800bb82:	2a49      	cmp	r2, #73	@ 0x49
 800bb84:	d025      	beq.n	800bbd2 <_strtod_l+0x352>
 800bb86:	2a4e      	cmp	r2, #78	@ 0x4e
 800bb88:	f47f aecc 	bne.w	800b924 <_strtod_l+0xa4>
 800bb8c:	4999      	ldr	r1, [pc, #612]	@ (800bdf4 <_strtod_l+0x574>)
 800bb8e:	a819      	add	r0, sp, #100	@ 0x64
 800bb90:	f001 f8f8 	bl	800cd84 <__match>
 800bb94:	2800      	cmp	r0, #0
 800bb96:	f43f aec5 	beq.w	800b924 <_strtod_l+0xa4>
 800bb9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	2b28      	cmp	r3, #40	@ 0x28
 800bba0:	d12e      	bne.n	800bc00 <_strtod_l+0x380>
 800bba2:	4995      	ldr	r1, [pc, #596]	@ (800bdf8 <_strtod_l+0x578>)
 800bba4:	aa1c      	add	r2, sp, #112	@ 0x70
 800bba6:	a819      	add	r0, sp, #100	@ 0x64
 800bba8:	f001 f900 	bl	800cdac <__hexnan>
 800bbac:	2805      	cmp	r0, #5
 800bbae:	d127      	bne.n	800bc00 <_strtod_l+0x380>
 800bbb0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bbb2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bbb6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bbba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bbbe:	e698      	b.n	800b8f2 <_strtod_l+0x72>
 800bbc0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bbc2:	fb08 2101 	mla	r1, r8, r1, r2
 800bbc6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bbca:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbcc:	e7b5      	b.n	800bb3a <_strtod_l+0x2ba>
 800bbce:	2a6e      	cmp	r2, #110	@ 0x6e
 800bbd0:	e7da      	b.n	800bb88 <_strtod_l+0x308>
 800bbd2:	498a      	ldr	r1, [pc, #552]	@ (800bdfc <_strtod_l+0x57c>)
 800bbd4:	a819      	add	r0, sp, #100	@ 0x64
 800bbd6:	f001 f8d5 	bl	800cd84 <__match>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	f43f aea2 	beq.w	800b924 <_strtod_l+0xa4>
 800bbe0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bbe2:	4987      	ldr	r1, [pc, #540]	@ (800be00 <_strtod_l+0x580>)
 800bbe4:	3b01      	subs	r3, #1
 800bbe6:	a819      	add	r0, sp, #100	@ 0x64
 800bbe8:	9319      	str	r3, [sp, #100]	@ 0x64
 800bbea:	f001 f8cb 	bl	800cd84 <__match>
 800bbee:	b910      	cbnz	r0, 800bbf6 <_strtod_l+0x376>
 800bbf0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	9319      	str	r3, [sp, #100]	@ 0x64
 800bbf6:	f04f 0a00 	mov.w	sl, #0
 800bbfa:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800be04 <_strtod_l+0x584>
 800bbfe:	e678      	b.n	800b8f2 <_strtod_l+0x72>
 800bc00:	4881      	ldr	r0, [pc, #516]	@ (800be08 <_strtod_l+0x588>)
 800bc02:	f000 fde7 	bl	800c7d4 <nan>
 800bc06:	4682      	mov	sl, r0
 800bc08:	468b      	mov	fp, r1
 800bc0a:	e672      	b.n	800b8f2 <_strtod_l+0x72>
 800bc0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc0e:	f1b9 0f00 	cmp.w	r9, #0
 800bc12:	bf08      	it	eq
 800bc14:	46a9      	moveq	r9, r5
 800bc16:	eba8 0303 	sub.w	r3, r8, r3
 800bc1a:	2d10      	cmp	r5, #16
 800bc1c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800bc1e:	462c      	mov	r4, r5
 800bc20:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc22:	bfa8      	it	ge
 800bc24:	2410      	movge	r4, #16
 800bc26:	f7f4 fbdd 	bl	80003e4 <__aeabi_ui2d>
 800bc2a:	2d09      	cmp	r5, #9
 800bc2c:	4682      	mov	sl, r0
 800bc2e:	468b      	mov	fp, r1
 800bc30:	dc11      	bgt.n	800bc56 <_strtod_l+0x3d6>
 800bc32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	f43f ae5c 	beq.w	800b8f2 <_strtod_l+0x72>
 800bc3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc3c:	dd76      	ble.n	800bd2c <_strtod_l+0x4ac>
 800bc3e:	2b16      	cmp	r3, #22
 800bc40:	dc5d      	bgt.n	800bcfe <_strtod_l+0x47e>
 800bc42:	4972      	ldr	r1, [pc, #456]	@ (800be0c <_strtod_l+0x58c>)
 800bc44:	4652      	mov	r2, sl
 800bc46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bc4a:	465b      	mov	r3, fp
 800bc4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc50:	f7f4 fc42 	bl	80004d8 <__aeabi_dmul>
 800bc54:	e7d7      	b.n	800bc06 <_strtod_l+0x386>
 800bc56:	4b6d      	ldr	r3, [pc, #436]	@ (800be0c <_strtod_l+0x58c>)
 800bc58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc5c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800bc60:	f7f4 fc3a 	bl	80004d8 <__aeabi_dmul>
 800bc64:	4682      	mov	sl, r0
 800bc66:	4638      	mov	r0, r7
 800bc68:	468b      	mov	fp, r1
 800bc6a:	f7f4 fbbb 	bl	80003e4 <__aeabi_ui2d>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	4650      	mov	r0, sl
 800bc74:	4659      	mov	r1, fp
 800bc76:	f7f4 fa79 	bl	800016c <__adddf3>
 800bc7a:	2d0f      	cmp	r5, #15
 800bc7c:	4682      	mov	sl, r0
 800bc7e:	468b      	mov	fp, r1
 800bc80:	ddd7      	ble.n	800bc32 <_strtod_l+0x3b2>
 800bc82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc84:	1b2c      	subs	r4, r5, r4
 800bc86:	441c      	add	r4, r3
 800bc88:	2c00      	cmp	r4, #0
 800bc8a:	f340 8093 	ble.w	800bdb4 <_strtod_l+0x534>
 800bc8e:	f014 030f 	ands.w	r3, r4, #15
 800bc92:	d00a      	beq.n	800bcaa <_strtod_l+0x42a>
 800bc94:	495d      	ldr	r1, [pc, #372]	@ (800be0c <_strtod_l+0x58c>)
 800bc96:	4652      	mov	r2, sl
 800bc98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bc9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bca0:	465b      	mov	r3, fp
 800bca2:	f7f4 fc19 	bl	80004d8 <__aeabi_dmul>
 800bca6:	4682      	mov	sl, r0
 800bca8:	468b      	mov	fp, r1
 800bcaa:	f034 040f 	bics.w	r4, r4, #15
 800bcae:	d073      	beq.n	800bd98 <_strtod_l+0x518>
 800bcb0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800bcb4:	dd49      	ble.n	800bd4a <_strtod_l+0x4ca>
 800bcb6:	2400      	movs	r4, #0
 800bcb8:	46a0      	mov	r8, r4
 800bcba:	46a1      	mov	r9, r4
 800bcbc:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bcbe:	2322      	movs	r3, #34	@ 0x22
 800bcc0:	f04f 0a00 	mov.w	sl, #0
 800bcc4:	9a05      	ldr	r2, [sp, #20]
 800bcc6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800be04 <_strtod_l+0x584>
 800bcca:	6013      	str	r3, [r2, #0]
 800bccc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	f43f ae0f 	beq.w	800b8f2 <_strtod_l+0x72>
 800bcd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bcd6:	9805      	ldr	r0, [sp, #20]
 800bcd8:	f001 fa04 	bl	800d0e4 <_Bfree>
 800bcdc:	4649      	mov	r1, r9
 800bcde:	9805      	ldr	r0, [sp, #20]
 800bce0:	f001 fa00 	bl	800d0e4 <_Bfree>
 800bce4:	4641      	mov	r1, r8
 800bce6:	9805      	ldr	r0, [sp, #20]
 800bce8:	f001 f9fc 	bl	800d0e4 <_Bfree>
 800bcec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bcee:	9805      	ldr	r0, [sp, #20]
 800bcf0:	f001 f9f8 	bl	800d0e4 <_Bfree>
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	9805      	ldr	r0, [sp, #20]
 800bcf8:	f001 f9f4 	bl	800d0e4 <_Bfree>
 800bcfc:	e5f9      	b.n	800b8f2 <_strtod_l+0x72>
 800bcfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd00:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bd04:	4293      	cmp	r3, r2
 800bd06:	dbbc      	blt.n	800bc82 <_strtod_l+0x402>
 800bd08:	4c40      	ldr	r4, [pc, #256]	@ (800be0c <_strtod_l+0x58c>)
 800bd0a:	f1c5 050f 	rsb	r5, r5, #15
 800bd0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bd12:	4652      	mov	r2, sl
 800bd14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd18:	465b      	mov	r3, fp
 800bd1a:	f7f4 fbdd 	bl	80004d8 <__aeabi_dmul>
 800bd1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd20:	1b5d      	subs	r5, r3, r5
 800bd22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bd26:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bd2a:	e791      	b.n	800bc50 <_strtod_l+0x3d0>
 800bd2c:	3316      	adds	r3, #22
 800bd2e:	dba8      	blt.n	800bc82 <_strtod_l+0x402>
 800bd30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd32:	4650      	mov	r0, sl
 800bd34:	eba3 0808 	sub.w	r8, r3, r8
 800bd38:	4b34      	ldr	r3, [pc, #208]	@ (800be0c <_strtod_l+0x58c>)
 800bd3a:	4659      	mov	r1, fp
 800bd3c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bd40:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bd44:	f7f4 fcf2 	bl	800072c <__aeabi_ddiv>
 800bd48:	e75d      	b.n	800bc06 <_strtod_l+0x386>
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	4650      	mov	r0, sl
 800bd4e:	4659      	mov	r1, fp
 800bd50:	461e      	mov	r6, r3
 800bd52:	4f2f      	ldr	r7, [pc, #188]	@ (800be10 <_strtod_l+0x590>)
 800bd54:	1124      	asrs	r4, r4, #4
 800bd56:	2c01      	cmp	r4, #1
 800bd58:	dc21      	bgt.n	800bd9e <_strtod_l+0x51e>
 800bd5a:	b10b      	cbz	r3, 800bd60 <_strtod_l+0x4e0>
 800bd5c:	4682      	mov	sl, r0
 800bd5e:	468b      	mov	fp, r1
 800bd60:	492b      	ldr	r1, [pc, #172]	@ (800be10 <_strtod_l+0x590>)
 800bd62:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bd66:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bd6a:	4652      	mov	r2, sl
 800bd6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd70:	465b      	mov	r3, fp
 800bd72:	f7f4 fbb1 	bl	80004d8 <__aeabi_dmul>
 800bd76:	4b23      	ldr	r3, [pc, #140]	@ (800be04 <_strtod_l+0x584>)
 800bd78:	460a      	mov	r2, r1
 800bd7a:	400b      	ands	r3, r1
 800bd7c:	4925      	ldr	r1, [pc, #148]	@ (800be14 <_strtod_l+0x594>)
 800bd7e:	4682      	mov	sl, r0
 800bd80:	428b      	cmp	r3, r1
 800bd82:	d898      	bhi.n	800bcb6 <_strtod_l+0x436>
 800bd84:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bd88:	428b      	cmp	r3, r1
 800bd8a:	bf86      	itte	hi
 800bd8c:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800bd90:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800be18 <_strtod_l+0x598>
 800bd94:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bd98:	2300      	movs	r3, #0
 800bd9a:	9308      	str	r3, [sp, #32]
 800bd9c:	e076      	b.n	800be8c <_strtod_l+0x60c>
 800bd9e:	07e2      	lsls	r2, r4, #31
 800bda0:	d504      	bpl.n	800bdac <_strtod_l+0x52c>
 800bda2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bda6:	f7f4 fb97 	bl	80004d8 <__aeabi_dmul>
 800bdaa:	2301      	movs	r3, #1
 800bdac:	3601      	adds	r6, #1
 800bdae:	1064      	asrs	r4, r4, #1
 800bdb0:	3708      	adds	r7, #8
 800bdb2:	e7d0      	b.n	800bd56 <_strtod_l+0x4d6>
 800bdb4:	d0f0      	beq.n	800bd98 <_strtod_l+0x518>
 800bdb6:	4264      	negs	r4, r4
 800bdb8:	f014 020f 	ands.w	r2, r4, #15
 800bdbc:	d00a      	beq.n	800bdd4 <_strtod_l+0x554>
 800bdbe:	4b13      	ldr	r3, [pc, #76]	@ (800be0c <_strtod_l+0x58c>)
 800bdc0:	4650      	mov	r0, sl
 800bdc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdc6:	4659      	mov	r1, fp
 800bdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdcc:	f7f4 fcae 	bl	800072c <__aeabi_ddiv>
 800bdd0:	4682      	mov	sl, r0
 800bdd2:	468b      	mov	fp, r1
 800bdd4:	1124      	asrs	r4, r4, #4
 800bdd6:	d0df      	beq.n	800bd98 <_strtod_l+0x518>
 800bdd8:	2c1f      	cmp	r4, #31
 800bdda:	dd1f      	ble.n	800be1c <_strtod_l+0x59c>
 800bddc:	2400      	movs	r4, #0
 800bdde:	46a0      	mov	r8, r4
 800bde0:	46a1      	mov	r9, r4
 800bde2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bde4:	2322      	movs	r3, #34	@ 0x22
 800bde6:	9a05      	ldr	r2, [sp, #20]
 800bde8:	f04f 0a00 	mov.w	sl, #0
 800bdec:	f04f 0b00 	mov.w	fp, #0
 800bdf0:	6013      	str	r3, [r2, #0]
 800bdf2:	e76b      	b.n	800bccc <_strtod_l+0x44c>
 800bdf4:	0800f477 	.word	0x0800f477
 800bdf8:	0800f63c 	.word	0x0800f63c
 800bdfc:	0800f474 	.word	0x0800f474
 800be00:	0800f5a2 	.word	0x0800f5a2
 800be04:	7ff00000 	.word	0x7ff00000
 800be08:	0800f59e 	.word	0x0800f59e
 800be0c:	0800f6c8 	.word	0x0800f6c8
 800be10:	0800f6a0 	.word	0x0800f6a0
 800be14:	7ca00000 	.word	0x7ca00000
 800be18:	7fefffff 	.word	0x7fefffff
 800be1c:	f014 0310 	ands.w	r3, r4, #16
 800be20:	bf18      	it	ne
 800be22:	236a      	movne	r3, #106	@ 0x6a
 800be24:	4650      	mov	r0, sl
 800be26:	9308      	str	r3, [sp, #32]
 800be28:	4659      	mov	r1, fp
 800be2a:	2300      	movs	r3, #0
 800be2c:	4e77      	ldr	r6, [pc, #476]	@ (800c00c <_strtod_l+0x78c>)
 800be2e:	07e7      	lsls	r7, r4, #31
 800be30:	d504      	bpl.n	800be3c <_strtod_l+0x5bc>
 800be32:	e9d6 2300 	ldrd	r2, r3, [r6]
 800be36:	f7f4 fb4f 	bl	80004d8 <__aeabi_dmul>
 800be3a:	2301      	movs	r3, #1
 800be3c:	1064      	asrs	r4, r4, #1
 800be3e:	f106 0608 	add.w	r6, r6, #8
 800be42:	d1f4      	bne.n	800be2e <_strtod_l+0x5ae>
 800be44:	b10b      	cbz	r3, 800be4a <_strtod_l+0x5ca>
 800be46:	4682      	mov	sl, r0
 800be48:	468b      	mov	fp, r1
 800be4a:	9b08      	ldr	r3, [sp, #32]
 800be4c:	b1b3      	cbz	r3, 800be7c <_strtod_l+0x5fc>
 800be4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800be52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800be56:	2b00      	cmp	r3, #0
 800be58:	4659      	mov	r1, fp
 800be5a:	dd0f      	ble.n	800be7c <_strtod_l+0x5fc>
 800be5c:	2b1f      	cmp	r3, #31
 800be5e:	dd58      	ble.n	800bf12 <_strtod_l+0x692>
 800be60:	2b34      	cmp	r3, #52	@ 0x34
 800be62:	bfd8      	it	le
 800be64:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800be68:	f04f 0a00 	mov.w	sl, #0
 800be6c:	bfcf      	iteee	gt
 800be6e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800be72:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800be76:	4093      	lslle	r3, r2
 800be78:	ea03 0b01 	andle.w	fp, r3, r1
 800be7c:	2200      	movs	r2, #0
 800be7e:	2300      	movs	r3, #0
 800be80:	4650      	mov	r0, sl
 800be82:	4659      	mov	r1, fp
 800be84:	f7f4 fd90 	bl	80009a8 <__aeabi_dcmpeq>
 800be88:	2800      	cmp	r0, #0
 800be8a:	d1a7      	bne.n	800bddc <_strtod_l+0x55c>
 800be8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be8e:	464a      	mov	r2, r9
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800be94:	462b      	mov	r3, r5
 800be96:	9805      	ldr	r0, [sp, #20]
 800be98:	f001 f98c 	bl	800d1b4 <__s2b>
 800be9c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800be9e:	2800      	cmp	r0, #0
 800bea0:	f43f af09 	beq.w	800bcb6 <_strtod_l+0x436>
 800bea4:	2400      	movs	r4, #0
 800bea6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800beaa:	2a00      	cmp	r2, #0
 800beac:	eba3 0308 	sub.w	r3, r3, r8
 800beb0:	bfa8      	it	ge
 800beb2:	2300      	movge	r3, #0
 800beb4:	46a0      	mov	r8, r4
 800beb6:	9312      	str	r3, [sp, #72]	@ 0x48
 800beb8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bebc:	9316      	str	r3, [sp, #88]	@ 0x58
 800bebe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bec0:	9805      	ldr	r0, [sp, #20]
 800bec2:	6859      	ldr	r1, [r3, #4]
 800bec4:	f001 f8ce 	bl	800d064 <_Balloc>
 800bec8:	4681      	mov	r9, r0
 800beca:	2800      	cmp	r0, #0
 800becc:	f43f aef7 	beq.w	800bcbe <_strtod_l+0x43e>
 800bed0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bed2:	300c      	adds	r0, #12
 800bed4:	691a      	ldr	r2, [r3, #16]
 800bed6:	f103 010c 	add.w	r1, r3, #12
 800beda:	3202      	adds	r2, #2
 800bedc:	0092      	lsls	r2, r2, #2
 800bede:	f000 fc6a 	bl	800c7b6 <memcpy>
 800bee2:	ab1c      	add	r3, sp, #112	@ 0x70
 800bee4:	9301      	str	r3, [sp, #4]
 800bee6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bee8:	9300      	str	r3, [sp, #0]
 800beea:	4652      	mov	r2, sl
 800beec:	465b      	mov	r3, fp
 800beee:	9805      	ldr	r0, [sp, #20]
 800bef0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bef4:	f001 fc8a 	bl	800d80c <__d2b>
 800bef8:	901a      	str	r0, [sp, #104]	@ 0x68
 800befa:	2800      	cmp	r0, #0
 800befc:	f43f aedf 	beq.w	800bcbe <_strtod_l+0x43e>
 800bf00:	2101      	movs	r1, #1
 800bf02:	9805      	ldr	r0, [sp, #20]
 800bf04:	f001 f9ec 	bl	800d2e0 <__i2b>
 800bf08:	4680      	mov	r8, r0
 800bf0a:	b948      	cbnz	r0, 800bf20 <_strtod_l+0x6a0>
 800bf0c:	f04f 0800 	mov.w	r8, #0
 800bf10:	e6d5      	b.n	800bcbe <_strtod_l+0x43e>
 800bf12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf16:	fa02 f303 	lsl.w	r3, r2, r3
 800bf1a:	ea03 0a0a 	and.w	sl, r3, sl
 800bf1e:	e7ad      	b.n	800be7c <_strtod_l+0x5fc>
 800bf20:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bf22:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bf24:	2d00      	cmp	r5, #0
 800bf26:	bfab      	itete	ge
 800bf28:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bf2a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bf2c:	18ef      	addge	r7, r5, r3
 800bf2e:	1b5e      	sublt	r6, r3, r5
 800bf30:	9b08      	ldr	r3, [sp, #32]
 800bf32:	bfa8      	it	ge
 800bf34:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bf36:	eba5 0503 	sub.w	r5, r5, r3
 800bf3a:	4415      	add	r5, r2
 800bf3c:	4b34      	ldr	r3, [pc, #208]	@ (800c010 <_strtod_l+0x790>)
 800bf3e:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 800bf42:	bfb8      	it	lt
 800bf44:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bf46:	429d      	cmp	r5, r3
 800bf48:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bf4c:	da50      	bge.n	800bff0 <_strtod_l+0x770>
 800bf4e:	1b5b      	subs	r3, r3, r5
 800bf50:	2b1f      	cmp	r3, #31
 800bf52:	f04f 0101 	mov.w	r1, #1
 800bf56:	eba2 0203 	sub.w	r2, r2, r3
 800bf5a:	dc3d      	bgt.n	800bfd8 <_strtod_l+0x758>
 800bf5c:	fa01 f303 	lsl.w	r3, r1, r3
 800bf60:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf62:	2300      	movs	r3, #0
 800bf64:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf66:	18bd      	adds	r5, r7, r2
 800bf68:	9b08      	ldr	r3, [sp, #32]
 800bf6a:	42af      	cmp	r7, r5
 800bf6c:	4416      	add	r6, r2
 800bf6e:	441e      	add	r6, r3
 800bf70:	463b      	mov	r3, r7
 800bf72:	bfa8      	it	ge
 800bf74:	462b      	movge	r3, r5
 800bf76:	42b3      	cmp	r3, r6
 800bf78:	bfa8      	it	ge
 800bf7a:	4633      	movge	r3, r6
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	bfc2      	ittt	gt
 800bf80:	1aed      	subgt	r5, r5, r3
 800bf82:	1af6      	subgt	r6, r6, r3
 800bf84:	1aff      	subgt	r7, r7, r3
 800bf86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	dd16      	ble.n	800bfba <_strtod_l+0x73a>
 800bf8c:	4641      	mov	r1, r8
 800bf8e:	461a      	mov	r2, r3
 800bf90:	9805      	ldr	r0, [sp, #20]
 800bf92:	f001 fa5d 	bl	800d450 <__pow5mult>
 800bf96:	4680      	mov	r8, r0
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d0b7      	beq.n	800bf0c <_strtod_l+0x68c>
 800bf9c:	4601      	mov	r1, r0
 800bf9e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bfa0:	9805      	ldr	r0, [sp, #20]
 800bfa2:	f001 f9b3 	bl	800d30c <__multiply>
 800bfa6:	900a      	str	r0, [sp, #40]	@ 0x28
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	f43f ae88 	beq.w	800bcbe <_strtod_l+0x43e>
 800bfae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfb0:	9805      	ldr	r0, [sp, #20]
 800bfb2:	f001 f897 	bl	800d0e4 <_Bfree>
 800bfb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfb8:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfba:	2d00      	cmp	r5, #0
 800bfbc:	dc1d      	bgt.n	800bffa <_strtod_l+0x77a>
 800bfbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	dd27      	ble.n	800c014 <_strtod_l+0x794>
 800bfc4:	4649      	mov	r1, r9
 800bfc6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bfc8:	9805      	ldr	r0, [sp, #20]
 800bfca:	f001 fa41 	bl	800d450 <__pow5mult>
 800bfce:	4681      	mov	r9, r0
 800bfd0:	bb00      	cbnz	r0, 800c014 <_strtod_l+0x794>
 800bfd2:	f04f 0900 	mov.w	r9, #0
 800bfd6:	e672      	b.n	800bcbe <_strtod_l+0x43e>
 800bfd8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bfdc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bfe0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bfe4:	35e2      	adds	r5, #226	@ 0xe2
 800bfe6:	fa01 f305 	lsl.w	r3, r1, r5
 800bfea:	9310      	str	r3, [sp, #64]	@ 0x40
 800bfec:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bfee:	e7ba      	b.n	800bf66 <_strtod_l+0x6e6>
 800bff0:	2300      	movs	r3, #0
 800bff2:	9310      	str	r3, [sp, #64]	@ 0x40
 800bff4:	2301      	movs	r3, #1
 800bff6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bff8:	e7b5      	b.n	800bf66 <_strtod_l+0x6e6>
 800bffa:	462a      	mov	r2, r5
 800bffc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bffe:	9805      	ldr	r0, [sp, #20]
 800c000:	f001 fa80 	bl	800d504 <__lshift>
 800c004:	901a      	str	r0, [sp, #104]	@ 0x68
 800c006:	2800      	cmp	r0, #0
 800c008:	d1d9      	bne.n	800bfbe <_strtod_l+0x73e>
 800c00a:	e658      	b.n	800bcbe <_strtod_l+0x43e>
 800c00c:	0800f668 	.word	0x0800f668
 800c010:	fffffc02 	.word	0xfffffc02
 800c014:	2e00      	cmp	r6, #0
 800c016:	dd07      	ble.n	800c028 <_strtod_l+0x7a8>
 800c018:	4649      	mov	r1, r9
 800c01a:	4632      	mov	r2, r6
 800c01c:	9805      	ldr	r0, [sp, #20]
 800c01e:	f001 fa71 	bl	800d504 <__lshift>
 800c022:	4681      	mov	r9, r0
 800c024:	2800      	cmp	r0, #0
 800c026:	d0d4      	beq.n	800bfd2 <_strtod_l+0x752>
 800c028:	2f00      	cmp	r7, #0
 800c02a:	dd08      	ble.n	800c03e <_strtod_l+0x7be>
 800c02c:	4641      	mov	r1, r8
 800c02e:	463a      	mov	r2, r7
 800c030:	9805      	ldr	r0, [sp, #20]
 800c032:	f001 fa67 	bl	800d504 <__lshift>
 800c036:	4680      	mov	r8, r0
 800c038:	2800      	cmp	r0, #0
 800c03a:	f43f ae40 	beq.w	800bcbe <_strtod_l+0x43e>
 800c03e:	464a      	mov	r2, r9
 800c040:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c042:	9805      	ldr	r0, [sp, #20]
 800c044:	f001 fae6 	bl	800d614 <__mdiff>
 800c048:	4604      	mov	r4, r0
 800c04a:	2800      	cmp	r0, #0
 800c04c:	f43f ae37 	beq.w	800bcbe <_strtod_l+0x43e>
 800c050:	68c3      	ldr	r3, [r0, #12]
 800c052:	4641      	mov	r1, r8
 800c054:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c056:	2300      	movs	r3, #0
 800c058:	60c3      	str	r3, [r0, #12]
 800c05a:	f001 fabf 	bl	800d5dc <__mcmp>
 800c05e:	2800      	cmp	r0, #0
 800c060:	da3d      	bge.n	800c0de <_strtod_l+0x85e>
 800c062:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c064:	ea53 030a 	orrs.w	r3, r3, sl
 800c068:	d163      	bne.n	800c132 <_strtod_l+0x8b2>
 800c06a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d15f      	bne.n	800c132 <_strtod_l+0x8b2>
 800c072:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c076:	0d1b      	lsrs	r3, r3, #20
 800c078:	051b      	lsls	r3, r3, #20
 800c07a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c07e:	d958      	bls.n	800c132 <_strtod_l+0x8b2>
 800c080:	6963      	ldr	r3, [r4, #20]
 800c082:	b913      	cbnz	r3, 800c08a <_strtod_l+0x80a>
 800c084:	6923      	ldr	r3, [r4, #16]
 800c086:	2b01      	cmp	r3, #1
 800c088:	dd53      	ble.n	800c132 <_strtod_l+0x8b2>
 800c08a:	4621      	mov	r1, r4
 800c08c:	2201      	movs	r2, #1
 800c08e:	9805      	ldr	r0, [sp, #20]
 800c090:	f001 fa38 	bl	800d504 <__lshift>
 800c094:	4641      	mov	r1, r8
 800c096:	4604      	mov	r4, r0
 800c098:	f001 faa0 	bl	800d5dc <__mcmp>
 800c09c:	2800      	cmp	r0, #0
 800c09e:	dd48      	ble.n	800c132 <_strtod_l+0x8b2>
 800c0a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c0a4:	9a08      	ldr	r2, [sp, #32]
 800c0a6:	0d1b      	lsrs	r3, r3, #20
 800c0a8:	051b      	lsls	r3, r3, #20
 800c0aa:	2a00      	cmp	r2, #0
 800c0ac:	d062      	beq.n	800c174 <_strtod_l+0x8f4>
 800c0ae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c0b2:	d85f      	bhi.n	800c174 <_strtod_l+0x8f4>
 800c0b4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c0b8:	f67f ae94 	bls.w	800bde4 <_strtod_l+0x564>
 800c0bc:	4650      	mov	r0, sl
 800c0be:	4659      	mov	r1, fp
 800c0c0:	4ba3      	ldr	r3, [pc, #652]	@ (800c350 <_strtod_l+0xad0>)
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f7f4 fa08 	bl	80004d8 <__aeabi_dmul>
 800c0c8:	4ba2      	ldr	r3, [pc, #648]	@ (800c354 <_strtod_l+0xad4>)
 800c0ca:	4682      	mov	sl, r0
 800c0cc:	400b      	ands	r3, r1
 800c0ce:	468b      	mov	fp, r1
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	f47f adff 	bne.w	800bcd4 <_strtod_l+0x454>
 800c0d6:	2322      	movs	r3, #34	@ 0x22
 800c0d8:	9a05      	ldr	r2, [sp, #20]
 800c0da:	6013      	str	r3, [r2, #0]
 800c0dc:	e5fa      	b.n	800bcd4 <_strtod_l+0x454>
 800c0de:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c0e2:	d165      	bne.n	800c1b0 <_strtod_l+0x930>
 800c0e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c0e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c0ea:	b35a      	cbz	r2, 800c144 <_strtod_l+0x8c4>
 800c0ec:	4a9a      	ldr	r2, [pc, #616]	@ (800c358 <_strtod_l+0xad8>)
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d12b      	bne.n	800c14a <_strtod_l+0x8ca>
 800c0f2:	9b08      	ldr	r3, [sp, #32]
 800c0f4:	4651      	mov	r1, sl
 800c0f6:	b303      	cbz	r3, 800c13a <_strtod_l+0x8ba>
 800c0f8:	465a      	mov	r2, fp
 800c0fa:	4b96      	ldr	r3, [pc, #600]	@ (800c354 <_strtod_l+0xad4>)
 800c0fc:	4013      	ands	r3, r2
 800c0fe:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c102:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c106:	d81b      	bhi.n	800c140 <_strtod_l+0x8c0>
 800c108:	0d1b      	lsrs	r3, r3, #20
 800c10a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c10e:	fa02 f303 	lsl.w	r3, r2, r3
 800c112:	4299      	cmp	r1, r3
 800c114:	d119      	bne.n	800c14a <_strtod_l+0x8ca>
 800c116:	4b91      	ldr	r3, [pc, #580]	@ (800c35c <_strtod_l+0xadc>)
 800c118:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d102      	bne.n	800c124 <_strtod_l+0x8a4>
 800c11e:	3101      	adds	r1, #1
 800c120:	f43f adcd 	beq.w	800bcbe <_strtod_l+0x43e>
 800c124:	f04f 0a00 	mov.w	sl, #0
 800c128:	4b8a      	ldr	r3, [pc, #552]	@ (800c354 <_strtod_l+0xad4>)
 800c12a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c12c:	401a      	ands	r2, r3
 800c12e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c132:	9b08      	ldr	r3, [sp, #32]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d1c1      	bne.n	800c0bc <_strtod_l+0x83c>
 800c138:	e5cc      	b.n	800bcd4 <_strtod_l+0x454>
 800c13a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c13e:	e7e8      	b.n	800c112 <_strtod_l+0x892>
 800c140:	4613      	mov	r3, r2
 800c142:	e7e6      	b.n	800c112 <_strtod_l+0x892>
 800c144:	ea53 030a 	orrs.w	r3, r3, sl
 800c148:	d0aa      	beq.n	800c0a0 <_strtod_l+0x820>
 800c14a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c14c:	b1db      	cbz	r3, 800c186 <_strtod_l+0x906>
 800c14e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c150:	4213      	tst	r3, r2
 800c152:	d0ee      	beq.n	800c132 <_strtod_l+0x8b2>
 800c154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c156:	4650      	mov	r0, sl
 800c158:	4659      	mov	r1, fp
 800c15a:	9a08      	ldr	r2, [sp, #32]
 800c15c:	b1bb      	cbz	r3, 800c18e <_strtod_l+0x90e>
 800c15e:	f7ff fb6c 	bl	800b83a <sulp>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c16a:	f7f3 ffff 	bl	800016c <__adddf3>
 800c16e:	4682      	mov	sl, r0
 800c170:	468b      	mov	fp, r1
 800c172:	e7de      	b.n	800c132 <_strtod_l+0x8b2>
 800c174:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c178:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c17c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c180:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c184:	e7d5      	b.n	800c132 <_strtod_l+0x8b2>
 800c186:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c188:	ea13 0f0a 	tst.w	r3, sl
 800c18c:	e7e1      	b.n	800c152 <_strtod_l+0x8d2>
 800c18e:	f7ff fb54 	bl	800b83a <sulp>
 800c192:	4602      	mov	r2, r0
 800c194:	460b      	mov	r3, r1
 800c196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c19a:	f7f3 ffe5 	bl	8000168 <__aeabi_dsub>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	4682      	mov	sl, r0
 800c1a4:	468b      	mov	fp, r1
 800c1a6:	f7f4 fbff 	bl	80009a8 <__aeabi_dcmpeq>
 800c1aa:	2800      	cmp	r0, #0
 800c1ac:	d0c1      	beq.n	800c132 <_strtod_l+0x8b2>
 800c1ae:	e619      	b.n	800bde4 <_strtod_l+0x564>
 800c1b0:	4641      	mov	r1, r8
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	f001 fb82 	bl	800d8bc <__ratio>
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c1be:	4606      	mov	r6, r0
 800c1c0:	460f      	mov	r7, r1
 800c1c2:	f7f4 fc05 	bl	80009d0 <__aeabi_dcmple>
 800c1c6:	2800      	cmp	r0, #0
 800c1c8:	d06d      	beq.n	800c2a6 <_strtod_l+0xa26>
 800c1ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d178      	bne.n	800c2c2 <_strtod_l+0xa42>
 800c1d0:	f1ba 0f00 	cmp.w	sl, #0
 800c1d4:	d156      	bne.n	800c284 <_strtod_l+0xa04>
 800c1d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d158      	bne.n	800c292 <_strtod_l+0xa12>
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	4630      	mov	r0, r6
 800c1e4:	4639      	mov	r1, r7
 800c1e6:	4b5e      	ldr	r3, [pc, #376]	@ (800c360 <_strtod_l+0xae0>)
 800c1e8:	f7f4 fbe8 	bl	80009bc <__aeabi_dcmplt>
 800c1ec:	2800      	cmp	r0, #0
 800c1ee:	d157      	bne.n	800c2a0 <_strtod_l+0xa20>
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	4639      	mov	r1, r7
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4b5b      	ldr	r3, [pc, #364]	@ (800c364 <_strtod_l+0xae4>)
 800c1f8:	f7f4 f96e 	bl	80004d8 <__aeabi_dmul>
 800c1fc:	4606      	mov	r6, r0
 800c1fe:	460f      	mov	r7, r1
 800c200:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c204:	9606      	str	r6, [sp, #24]
 800c206:	9307      	str	r3, [sp, #28]
 800c208:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c20c:	4d51      	ldr	r5, [pc, #324]	@ (800c354 <_strtod_l+0xad4>)
 800c20e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c214:	401d      	ands	r5, r3
 800c216:	4b54      	ldr	r3, [pc, #336]	@ (800c368 <_strtod_l+0xae8>)
 800c218:	429d      	cmp	r5, r3
 800c21a:	f040 80ab 	bne.w	800c374 <_strtod_l+0xaf4>
 800c21e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c220:	4650      	mov	r0, sl
 800c222:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c226:	4659      	mov	r1, fp
 800c228:	f001 fa88 	bl	800d73c <__ulp>
 800c22c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c230:	f7f4 f952 	bl	80004d8 <__aeabi_dmul>
 800c234:	4652      	mov	r2, sl
 800c236:	465b      	mov	r3, fp
 800c238:	f7f3 ff98 	bl	800016c <__adddf3>
 800c23c:	460b      	mov	r3, r1
 800c23e:	4945      	ldr	r1, [pc, #276]	@ (800c354 <_strtod_l+0xad4>)
 800c240:	4a4a      	ldr	r2, [pc, #296]	@ (800c36c <_strtod_l+0xaec>)
 800c242:	4019      	ands	r1, r3
 800c244:	4291      	cmp	r1, r2
 800c246:	4682      	mov	sl, r0
 800c248:	d942      	bls.n	800c2d0 <_strtod_l+0xa50>
 800c24a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c24c:	4b43      	ldr	r3, [pc, #268]	@ (800c35c <_strtod_l+0xadc>)
 800c24e:	429a      	cmp	r2, r3
 800c250:	d103      	bne.n	800c25a <_strtod_l+0x9da>
 800c252:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c254:	3301      	adds	r3, #1
 800c256:	f43f ad32 	beq.w	800bcbe <_strtod_l+0x43e>
 800c25a:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c25e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800c35c <_strtod_l+0xadc>
 800c262:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c264:	9805      	ldr	r0, [sp, #20]
 800c266:	f000 ff3d 	bl	800d0e4 <_Bfree>
 800c26a:	4649      	mov	r1, r9
 800c26c:	9805      	ldr	r0, [sp, #20]
 800c26e:	f000 ff39 	bl	800d0e4 <_Bfree>
 800c272:	4641      	mov	r1, r8
 800c274:	9805      	ldr	r0, [sp, #20]
 800c276:	f000 ff35 	bl	800d0e4 <_Bfree>
 800c27a:	4621      	mov	r1, r4
 800c27c:	9805      	ldr	r0, [sp, #20]
 800c27e:	f000 ff31 	bl	800d0e4 <_Bfree>
 800c282:	e61c      	b.n	800bebe <_strtod_l+0x63e>
 800c284:	f1ba 0f01 	cmp.w	sl, #1
 800c288:	d103      	bne.n	800c292 <_strtod_l+0xa12>
 800c28a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	f43f ada9 	beq.w	800bde4 <_strtod_l+0x564>
 800c292:	2200      	movs	r2, #0
 800c294:	4b36      	ldr	r3, [pc, #216]	@ (800c370 <_strtod_l+0xaf0>)
 800c296:	2600      	movs	r6, #0
 800c298:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c29c:	4f30      	ldr	r7, [pc, #192]	@ (800c360 <_strtod_l+0xae0>)
 800c29e:	e7b3      	b.n	800c208 <_strtod_l+0x988>
 800c2a0:	2600      	movs	r6, #0
 800c2a2:	4f30      	ldr	r7, [pc, #192]	@ (800c364 <_strtod_l+0xae4>)
 800c2a4:	e7ac      	b.n	800c200 <_strtod_l+0x980>
 800c2a6:	4630      	mov	r0, r6
 800c2a8:	4639      	mov	r1, r7
 800c2aa:	4b2e      	ldr	r3, [pc, #184]	@ (800c364 <_strtod_l+0xae4>)
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f7f4 f913 	bl	80004d8 <__aeabi_dmul>
 800c2b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2b4:	4606      	mov	r6, r0
 800c2b6:	460f      	mov	r7, r1
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d0a1      	beq.n	800c200 <_strtod_l+0x980>
 800c2bc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c2c0:	e7a2      	b.n	800c208 <_strtod_l+0x988>
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	4b26      	ldr	r3, [pc, #152]	@ (800c360 <_strtod_l+0xae0>)
 800c2c6:	4616      	mov	r6, r2
 800c2c8:	461f      	mov	r7, r3
 800c2ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c2ce:	e79b      	b.n	800c208 <_strtod_l+0x988>
 800c2d0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c2d4:	9b08      	ldr	r3, [sp, #32]
 800c2d6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d1c1      	bne.n	800c262 <_strtod_l+0x9e2>
 800c2de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c2e2:	0d1b      	lsrs	r3, r3, #20
 800c2e4:	051b      	lsls	r3, r3, #20
 800c2e6:	429d      	cmp	r5, r3
 800c2e8:	d1bb      	bne.n	800c262 <_strtod_l+0x9e2>
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	4639      	mov	r1, r7
 800c2ee:	f7f4 ff3f 	bl	8001170 <__aeabi_d2lz>
 800c2f2:	f7f4 f8c3 	bl	800047c <__aeabi_l2d>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	4630      	mov	r0, r6
 800c2fc:	4639      	mov	r1, r7
 800c2fe:	f7f3 ff33 	bl	8000168 <__aeabi_dsub>
 800c302:	460b      	mov	r3, r1
 800c304:	4602      	mov	r2, r0
 800c306:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c30a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c30e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c310:	ea46 060a 	orr.w	r6, r6, sl
 800c314:	431e      	orrs	r6, r3
 800c316:	d06a      	beq.n	800c3ee <_strtod_l+0xb6e>
 800c318:	a309      	add	r3, pc, #36	@ (adr r3, 800c340 <_strtod_l+0xac0>)
 800c31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31e:	f7f4 fb4d 	bl	80009bc <__aeabi_dcmplt>
 800c322:	2800      	cmp	r0, #0
 800c324:	f47f acd6 	bne.w	800bcd4 <_strtod_l+0x454>
 800c328:	a307      	add	r3, pc, #28	@ (adr r3, 800c348 <_strtod_l+0xac8>)
 800c32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c332:	f7f4 fb61 	bl	80009f8 <__aeabi_dcmpgt>
 800c336:	2800      	cmp	r0, #0
 800c338:	d093      	beq.n	800c262 <_strtod_l+0x9e2>
 800c33a:	e4cb      	b.n	800bcd4 <_strtod_l+0x454>
 800c33c:	f3af 8000 	nop.w
 800c340:	94a03595 	.word	0x94a03595
 800c344:	3fdfffff 	.word	0x3fdfffff
 800c348:	35afe535 	.word	0x35afe535
 800c34c:	3fe00000 	.word	0x3fe00000
 800c350:	39500000 	.word	0x39500000
 800c354:	7ff00000 	.word	0x7ff00000
 800c358:	000fffff 	.word	0x000fffff
 800c35c:	7fefffff 	.word	0x7fefffff
 800c360:	3ff00000 	.word	0x3ff00000
 800c364:	3fe00000 	.word	0x3fe00000
 800c368:	7fe00000 	.word	0x7fe00000
 800c36c:	7c9fffff 	.word	0x7c9fffff
 800c370:	bff00000 	.word	0xbff00000
 800c374:	9b08      	ldr	r3, [sp, #32]
 800c376:	b323      	cbz	r3, 800c3c2 <_strtod_l+0xb42>
 800c378:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c37c:	d821      	bhi.n	800c3c2 <_strtod_l+0xb42>
 800c37e:	a328      	add	r3, pc, #160	@ (adr r3, 800c420 <_strtod_l+0xba0>)
 800c380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c384:	4630      	mov	r0, r6
 800c386:	4639      	mov	r1, r7
 800c388:	f7f4 fb22 	bl	80009d0 <__aeabi_dcmple>
 800c38c:	b1a0      	cbz	r0, 800c3b8 <_strtod_l+0xb38>
 800c38e:	4639      	mov	r1, r7
 800c390:	4630      	mov	r0, r6
 800c392:	f7f4 fb63 	bl	8000a5c <__aeabi_d2uiz>
 800c396:	2801      	cmp	r0, #1
 800c398:	bf38      	it	cc
 800c39a:	2001      	movcc	r0, #1
 800c39c:	f7f4 f822 	bl	80003e4 <__aeabi_ui2d>
 800c3a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3a2:	4606      	mov	r6, r0
 800c3a4:	460f      	mov	r7, r1
 800c3a6:	b9fb      	cbnz	r3, 800c3e8 <_strtod_l+0xb68>
 800c3a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c3ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800c3ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800c3b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c3b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c3b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c3ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c3be:	1b5b      	subs	r3, r3, r5
 800c3c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c3c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c3c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c3ca:	f001 f9b7 	bl	800d73c <__ulp>
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	460b      	mov	r3, r1
 800c3d2:	4650      	mov	r0, sl
 800c3d4:	4659      	mov	r1, fp
 800c3d6:	f7f4 f87f 	bl	80004d8 <__aeabi_dmul>
 800c3da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c3de:	f7f3 fec5 	bl	800016c <__adddf3>
 800c3e2:	4682      	mov	sl, r0
 800c3e4:	468b      	mov	fp, r1
 800c3e6:	e775      	b.n	800c2d4 <_strtod_l+0xa54>
 800c3e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c3ec:	e7e0      	b.n	800c3b0 <_strtod_l+0xb30>
 800c3ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800c428 <_strtod_l+0xba8>)
 800c3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f4:	f7f4 fae2 	bl	80009bc <__aeabi_dcmplt>
 800c3f8:	e79d      	b.n	800c336 <_strtod_l+0xab6>
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	930e      	str	r3, [sp, #56]	@ 0x38
 800c3fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c400:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c402:	6013      	str	r3, [r2, #0]
 800c404:	f7ff ba79 	b.w	800b8fa <_strtod_l+0x7a>
 800c408:	2a65      	cmp	r2, #101	@ 0x65
 800c40a:	f43f ab72 	beq.w	800baf2 <_strtod_l+0x272>
 800c40e:	2a45      	cmp	r2, #69	@ 0x45
 800c410:	f43f ab6f 	beq.w	800baf2 <_strtod_l+0x272>
 800c414:	2301      	movs	r3, #1
 800c416:	f7ff bbaa 	b.w	800bb6e <_strtod_l+0x2ee>
 800c41a:	bf00      	nop
 800c41c:	f3af 8000 	nop.w
 800c420:	ffc00000 	.word	0xffc00000
 800c424:	41dfffff 	.word	0x41dfffff
 800c428:	94a03595 	.word	0x94a03595
 800c42c:	3fcfffff 	.word	0x3fcfffff

0800c430 <strtod>:
 800c430:	460a      	mov	r2, r1
 800c432:	4601      	mov	r1, r0
 800c434:	4802      	ldr	r0, [pc, #8]	@ (800c440 <strtod+0x10>)
 800c436:	4b03      	ldr	r3, [pc, #12]	@ (800c444 <strtod+0x14>)
 800c438:	6800      	ldr	r0, [r0, #0]
 800c43a:	f7ff ba21 	b.w	800b880 <_strtod_l>
 800c43e:	bf00      	nop
 800c440:	200002f4 	.word	0x200002f4
 800c444:	20000188 	.word	0x20000188

0800c448 <gcvt>:
 800c448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c44a:	461c      	mov	r4, r3
 800c44c:	4615      	mov	r5, r2
 800c44e:	2300      	movs	r3, #0
 800c450:	2200      	movs	r2, #0
 800c452:	b085      	sub	sp, #20
 800c454:	4606      	mov	r6, r0
 800c456:	460f      	mov	r7, r1
 800c458:	f7f4 fab0 	bl	80009bc <__aeabi_dcmplt>
 800c45c:	4623      	mov	r3, r4
 800c45e:	b118      	cbz	r0, 800c468 <gcvt+0x20>
 800c460:	222d      	movs	r2, #45	@ 0x2d
 800c462:	3d01      	subs	r5, #1
 800c464:	f803 2b01 	strb.w	r2, [r3], #1
 800c468:	2267      	movs	r2, #103	@ 0x67
 800c46a:	2100      	movs	r1, #0
 800c46c:	e9cd 5300 	strd	r5, r3, [sp]
 800c470:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800c474:	4905      	ldr	r1, [pc, #20]	@ (800c48c <gcvt+0x44>)
 800c476:	4632      	mov	r2, r6
 800c478:	463b      	mov	r3, r7
 800c47a:	6808      	ldr	r0, [r1, #0]
 800c47c:	f001 fb34 	bl	800dae8 <_gcvt>
 800c480:	2800      	cmp	r0, #0
 800c482:	bf18      	it	ne
 800c484:	4620      	movne	r0, r4
 800c486:	b005      	add	sp, #20
 800c488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c48a:	bf00      	nop
 800c48c:	200002f4 	.word	0x200002f4

0800c490 <std>:
 800c490:	2300      	movs	r3, #0
 800c492:	b510      	push	{r4, lr}
 800c494:	4604      	mov	r4, r0
 800c496:	e9c0 3300 	strd	r3, r3, [r0]
 800c49a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c49e:	6083      	str	r3, [r0, #8]
 800c4a0:	8181      	strh	r1, [r0, #12]
 800c4a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800c4a4:	81c2      	strh	r2, [r0, #14]
 800c4a6:	6183      	str	r3, [r0, #24]
 800c4a8:	4619      	mov	r1, r3
 800c4aa:	2208      	movs	r2, #8
 800c4ac:	305c      	adds	r0, #92	@ 0x5c
 800c4ae:	f000 f8f4 	bl	800c69a <memset>
 800c4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c4e8 <std+0x58>)
 800c4b4:	6224      	str	r4, [r4, #32]
 800c4b6:	6263      	str	r3, [r4, #36]	@ 0x24
 800c4b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c4ec <std+0x5c>)
 800c4ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c4bc:	4b0c      	ldr	r3, [pc, #48]	@ (800c4f0 <std+0x60>)
 800c4be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800c4f4 <std+0x64>)
 800c4c2:	6323      	str	r3, [r4, #48]	@ 0x30
 800c4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800c4f8 <std+0x68>)
 800c4c6:	429c      	cmp	r4, r3
 800c4c8:	d006      	beq.n	800c4d8 <std+0x48>
 800c4ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c4ce:	4294      	cmp	r4, r2
 800c4d0:	d002      	beq.n	800c4d8 <std+0x48>
 800c4d2:	33d0      	adds	r3, #208	@ 0xd0
 800c4d4:	429c      	cmp	r4, r3
 800c4d6:	d105      	bne.n	800c4e4 <std+0x54>
 800c4d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c4dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4e0:	f000 b966 	b.w	800c7b0 <__retarget_lock_init_recursive>
 800c4e4:	bd10      	pop	{r4, pc}
 800c4e6:	bf00      	nop
 800c4e8:	0800c615 	.word	0x0800c615
 800c4ec:	0800c637 	.word	0x0800c637
 800c4f0:	0800c66f 	.word	0x0800c66f
 800c4f4:	0800c693 	.word	0x0800c693
 800c4f8:	2000173c 	.word	0x2000173c

0800c4fc <stdio_exit_handler>:
 800c4fc:	4a02      	ldr	r2, [pc, #8]	@ (800c508 <stdio_exit_handler+0xc>)
 800c4fe:	4903      	ldr	r1, [pc, #12]	@ (800c50c <stdio_exit_handler+0x10>)
 800c500:	4803      	ldr	r0, [pc, #12]	@ (800c510 <stdio_exit_handler+0x14>)
 800c502:	f000 b869 	b.w	800c5d8 <_fwalk_sglue>
 800c506:	bf00      	nop
 800c508:	2000017c 	.word	0x2000017c
 800c50c:	0800dd89 	.word	0x0800dd89
 800c510:	200002f8 	.word	0x200002f8

0800c514 <cleanup_stdio>:
 800c514:	6841      	ldr	r1, [r0, #4]
 800c516:	4b0c      	ldr	r3, [pc, #48]	@ (800c548 <cleanup_stdio+0x34>)
 800c518:	b510      	push	{r4, lr}
 800c51a:	4299      	cmp	r1, r3
 800c51c:	4604      	mov	r4, r0
 800c51e:	d001      	beq.n	800c524 <cleanup_stdio+0x10>
 800c520:	f001 fc32 	bl	800dd88 <_fflush_r>
 800c524:	68a1      	ldr	r1, [r4, #8]
 800c526:	4b09      	ldr	r3, [pc, #36]	@ (800c54c <cleanup_stdio+0x38>)
 800c528:	4299      	cmp	r1, r3
 800c52a:	d002      	beq.n	800c532 <cleanup_stdio+0x1e>
 800c52c:	4620      	mov	r0, r4
 800c52e:	f001 fc2b 	bl	800dd88 <_fflush_r>
 800c532:	68e1      	ldr	r1, [r4, #12]
 800c534:	4b06      	ldr	r3, [pc, #24]	@ (800c550 <cleanup_stdio+0x3c>)
 800c536:	4299      	cmp	r1, r3
 800c538:	d004      	beq.n	800c544 <cleanup_stdio+0x30>
 800c53a:	4620      	mov	r0, r4
 800c53c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c540:	f001 bc22 	b.w	800dd88 <_fflush_r>
 800c544:	bd10      	pop	{r4, pc}
 800c546:	bf00      	nop
 800c548:	2000173c 	.word	0x2000173c
 800c54c:	200017a4 	.word	0x200017a4
 800c550:	2000180c 	.word	0x2000180c

0800c554 <global_stdio_init.part.0>:
 800c554:	b510      	push	{r4, lr}
 800c556:	4b0b      	ldr	r3, [pc, #44]	@ (800c584 <global_stdio_init.part.0+0x30>)
 800c558:	4c0b      	ldr	r4, [pc, #44]	@ (800c588 <global_stdio_init.part.0+0x34>)
 800c55a:	4a0c      	ldr	r2, [pc, #48]	@ (800c58c <global_stdio_init.part.0+0x38>)
 800c55c:	4620      	mov	r0, r4
 800c55e:	601a      	str	r2, [r3, #0]
 800c560:	2104      	movs	r1, #4
 800c562:	2200      	movs	r2, #0
 800c564:	f7ff ff94 	bl	800c490 <std>
 800c568:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c56c:	2201      	movs	r2, #1
 800c56e:	2109      	movs	r1, #9
 800c570:	f7ff ff8e 	bl	800c490 <std>
 800c574:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c578:	2202      	movs	r2, #2
 800c57a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c57e:	2112      	movs	r1, #18
 800c580:	f7ff bf86 	b.w	800c490 <std>
 800c584:	20001874 	.word	0x20001874
 800c588:	2000173c 	.word	0x2000173c
 800c58c:	0800c4fd 	.word	0x0800c4fd

0800c590 <__sfp_lock_acquire>:
 800c590:	4801      	ldr	r0, [pc, #4]	@ (800c598 <__sfp_lock_acquire+0x8>)
 800c592:	f000 b90e 	b.w	800c7b2 <__retarget_lock_acquire_recursive>
 800c596:	bf00      	nop
 800c598:	2000187d 	.word	0x2000187d

0800c59c <__sfp_lock_release>:
 800c59c:	4801      	ldr	r0, [pc, #4]	@ (800c5a4 <__sfp_lock_release+0x8>)
 800c59e:	f000 b909 	b.w	800c7b4 <__retarget_lock_release_recursive>
 800c5a2:	bf00      	nop
 800c5a4:	2000187d 	.word	0x2000187d

0800c5a8 <__sinit>:
 800c5a8:	b510      	push	{r4, lr}
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	f7ff fff0 	bl	800c590 <__sfp_lock_acquire>
 800c5b0:	6a23      	ldr	r3, [r4, #32]
 800c5b2:	b11b      	cbz	r3, 800c5bc <__sinit+0x14>
 800c5b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5b8:	f7ff bff0 	b.w	800c59c <__sfp_lock_release>
 800c5bc:	4b04      	ldr	r3, [pc, #16]	@ (800c5d0 <__sinit+0x28>)
 800c5be:	6223      	str	r3, [r4, #32]
 800c5c0:	4b04      	ldr	r3, [pc, #16]	@ (800c5d4 <__sinit+0x2c>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d1f5      	bne.n	800c5b4 <__sinit+0xc>
 800c5c8:	f7ff ffc4 	bl	800c554 <global_stdio_init.part.0>
 800c5cc:	e7f2      	b.n	800c5b4 <__sinit+0xc>
 800c5ce:	bf00      	nop
 800c5d0:	0800c515 	.word	0x0800c515
 800c5d4:	20001874 	.word	0x20001874

0800c5d8 <_fwalk_sglue>:
 800c5d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5dc:	4607      	mov	r7, r0
 800c5de:	4688      	mov	r8, r1
 800c5e0:	4614      	mov	r4, r2
 800c5e2:	2600      	movs	r6, #0
 800c5e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5e8:	f1b9 0901 	subs.w	r9, r9, #1
 800c5ec:	d505      	bpl.n	800c5fa <_fwalk_sglue+0x22>
 800c5ee:	6824      	ldr	r4, [r4, #0]
 800c5f0:	2c00      	cmp	r4, #0
 800c5f2:	d1f7      	bne.n	800c5e4 <_fwalk_sglue+0xc>
 800c5f4:	4630      	mov	r0, r6
 800c5f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5fa:	89ab      	ldrh	r3, [r5, #12]
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	d907      	bls.n	800c610 <_fwalk_sglue+0x38>
 800c600:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c604:	3301      	adds	r3, #1
 800c606:	d003      	beq.n	800c610 <_fwalk_sglue+0x38>
 800c608:	4629      	mov	r1, r5
 800c60a:	4638      	mov	r0, r7
 800c60c:	47c0      	blx	r8
 800c60e:	4306      	orrs	r6, r0
 800c610:	3568      	adds	r5, #104	@ 0x68
 800c612:	e7e9      	b.n	800c5e8 <_fwalk_sglue+0x10>

0800c614 <__sread>:
 800c614:	b510      	push	{r4, lr}
 800c616:	460c      	mov	r4, r1
 800c618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c61c:	f000 f87a 	bl	800c714 <_read_r>
 800c620:	2800      	cmp	r0, #0
 800c622:	bfab      	itete	ge
 800c624:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c626:	89a3      	ldrhlt	r3, [r4, #12]
 800c628:	181b      	addge	r3, r3, r0
 800c62a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c62e:	bfac      	ite	ge
 800c630:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c632:	81a3      	strhlt	r3, [r4, #12]
 800c634:	bd10      	pop	{r4, pc}

0800c636 <__swrite>:
 800c636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c63a:	461f      	mov	r7, r3
 800c63c:	898b      	ldrh	r3, [r1, #12]
 800c63e:	4605      	mov	r5, r0
 800c640:	05db      	lsls	r3, r3, #23
 800c642:	460c      	mov	r4, r1
 800c644:	4616      	mov	r6, r2
 800c646:	d505      	bpl.n	800c654 <__swrite+0x1e>
 800c648:	2302      	movs	r3, #2
 800c64a:	2200      	movs	r2, #0
 800c64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c650:	f000 f84e 	bl	800c6f0 <_lseek_r>
 800c654:	89a3      	ldrh	r3, [r4, #12]
 800c656:	4632      	mov	r2, r6
 800c658:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c65c:	81a3      	strh	r3, [r4, #12]
 800c65e:	4628      	mov	r0, r5
 800c660:	463b      	mov	r3, r7
 800c662:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c66a:	f000 b865 	b.w	800c738 <_write_r>

0800c66e <__sseek>:
 800c66e:	b510      	push	{r4, lr}
 800c670:	460c      	mov	r4, r1
 800c672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c676:	f000 f83b 	bl	800c6f0 <_lseek_r>
 800c67a:	1c43      	adds	r3, r0, #1
 800c67c:	89a3      	ldrh	r3, [r4, #12]
 800c67e:	bf15      	itete	ne
 800c680:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c682:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c686:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c68a:	81a3      	strheq	r3, [r4, #12]
 800c68c:	bf18      	it	ne
 800c68e:	81a3      	strhne	r3, [r4, #12]
 800c690:	bd10      	pop	{r4, pc}

0800c692 <__sclose>:
 800c692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c696:	f000 b81b 	b.w	800c6d0 <_close_r>

0800c69a <memset>:
 800c69a:	4603      	mov	r3, r0
 800c69c:	4402      	add	r2, r0
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d100      	bne.n	800c6a4 <memset+0xa>
 800c6a2:	4770      	bx	lr
 800c6a4:	f803 1b01 	strb.w	r1, [r3], #1
 800c6a8:	e7f9      	b.n	800c69e <memset+0x4>

0800c6aa <strncmp>:
 800c6aa:	b510      	push	{r4, lr}
 800c6ac:	b16a      	cbz	r2, 800c6ca <strncmp+0x20>
 800c6ae:	3901      	subs	r1, #1
 800c6b0:	1884      	adds	r4, r0, r2
 800c6b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6b6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	d103      	bne.n	800c6c6 <strncmp+0x1c>
 800c6be:	42a0      	cmp	r0, r4
 800c6c0:	d001      	beq.n	800c6c6 <strncmp+0x1c>
 800c6c2:	2a00      	cmp	r2, #0
 800c6c4:	d1f5      	bne.n	800c6b2 <strncmp+0x8>
 800c6c6:	1ad0      	subs	r0, r2, r3
 800c6c8:	bd10      	pop	{r4, pc}
 800c6ca:	4610      	mov	r0, r2
 800c6cc:	e7fc      	b.n	800c6c8 <strncmp+0x1e>
	...

0800c6d0 <_close_r>:
 800c6d0:	b538      	push	{r3, r4, r5, lr}
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	4d05      	ldr	r5, [pc, #20]	@ (800c6ec <_close_r+0x1c>)
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	4608      	mov	r0, r1
 800c6da:	602b      	str	r3, [r5, #0]
 800c6dc:	f7f5 fe05 	bl	80022ea <_close>
 800c6e0:	1c43      	adds	r3, r0, #1
 800c6e2:	d102      	bne.n	800c6ea <_close_r+0x1a>
 800c6e4:	682b      	ldr	r3, [r5, #0]
 800c6e6:	b103      	cbz	r3, 800c6ea <_close_r+0x1a>
 800c6e8:	6023      	str	r3, [r4, #0]
 800c6ea:	bd38      	pop	{r3, r4, r5, pc}
 800c6ec:	20001878 	.word	0x20001878

0800c6f0 <_lseek_r>:
 800c6f0:	b538      	push	{r3, r4, r5, lr}
 800c6f2:	4604      	mov	r4, r0
 800c6f4:	4608      	mov	r0, r1
 800c6f6:	4611      	mov	r1, r2
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	4d05      	ldr	r5, [pc, #20]	@ (800c710 <_lseek_r+0x20>)
 800c6fc:	602a      	str	r2, [r5, #0]
 800c6fe:	461a      	mov	r2, r3
 800c700:	f7f5 fe17 	bl	8002332 <_lseek>
 800c704:	1c43      	adds	r3, r0, #1
 800c706:	d102      	bne.n	800c70e <_lseek_r+0x1e>
 800c708:	682b      	ldr	r3, [r5, #0]
 800c70a:	b103      	cbz	r3, 800c70e <_lseek_r+0x1e>
 800c70c:	6023      	str	r3, [r4, #0]
 800c70e:	bd38      	pop	{r3, r4, r5, pc}
 800c710:	20001878 	.word	0x20001878

0800c714 <_read_r>:
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	4604      	mov	r4, r0
 800c718:	4608      	mov	r0, r1
 800c71a:	4611      	mov	r1, r2
 800c71c:	2200      	movs	r2, #0
 800c71e:	4d05      	ldr	r5, [pc, #20]	@ (800c734 <_read_r+0x20>)
 800c720:	602a      	str	r2, [r5, #0]
 800c722:	461a      	mov	r2, r3
 800c724:	f7f5 fda8 	bl	8002278 <_read>
 800c728:	1c43      	adds	r3, r0, #1
 800c72a:	d102      	bne.n	800c732 <_read_r+0x1e>
 800c72c:	682b      	ldr	r3, [r5, #0]
 800c72e:	b103      	cbz	r3, 800c732 <_read_r+0x1e>
 800c730:	6023      	str	r3, [r4, #0]
 800c732:	bd38      	pop	{r3, r4, r5, pc}
 800c734:	20001878 	.word	0x20001878

0800c738 <_write_r>:
 800c738:	b538      	push	{r3, r4, r5, lr}
 800c73a:	4604      	mov	r4, r0
 800c73c:	4608      	mov	r0, r1
 800c73e:	4611      	mov	r1, r2
 800c740:	2200      	movs	r2, #0
 800c742:	4d05      	ldr	r5, [pc, #20]	@ (800c758 <_write_r+0x20>)
 800c744:	602a      	str	r2, [r5, #0]
 800c746:	461a      	mov	r2, r3
 800c748:	f7f5 fdb3 	bl	80022b2 <_write>
 800c74c:	1c43      	adds	r3, r0, #1
 800c74e:	d102      	bne.n	800c756 <_write_r+0x1e>
 800c750:	682b      	ldr	r3, [r5, #0]
 800c752:	b103      	cbz	r3, 800c756 <_write_r+0x1e>
 800c754:	6023      	str	r3, [r4, #0]
 800c756:	bd38      	pop	{r3, r4, r5, pc}
 800c758:	20001878 	.word	0x20001878

0800c75c <__errno>:
 800c75c:	4b01      	ldr	r3, [pc, #4]	@ (800c764 <__errno+0x8>)
 800c75e:	6818      	ldr	r0, [r3, #0]
 800c760:	4770      	bx	lr
 800c762:	bf00      	nop
 800c764:	200002f4 	.word	0x200002f4

0800c768 <__libc_init_array>:
 800c768:	b570      	push	{r4, r5, r6, lr}
 800c76a:	2600      	movs	r6, #0
 800c76c:	4d0c      	ldr	r5, [pc, #48]	@ (800c7a0 <__libc_init_array+0x38>)
 800c76e:	4c0d      	ldr	r4, [pc, #52]	@ (800c7a4 <__libc_init_array+0x3c>)
 800c770:	1b64      	subs	r4, r4, r5
 800c772:	10a4      	asrs	r4, r4, #2
 800c774:	42a6      	cmp	r6, r4
 800c776:	d109      	bne.n	800c78c <__libc_init_array+0x24>
 800c778:	f002 fe30 	bl	800f3dc <_init>
 800c77c:	2600      	movs	r6, #0
 800c77e:	4d0a      	ldr	r5, [pc, #40]	@ (800c7a8 <__libc_init_array+0x40>)
 800c780:	4c0a      	ldr	r4, [pc, #40]	@ (800c7ac <__libc_init_array+0x44>)
 800c782:	1b64      	subs	r4, r4, r5
 800c784:	10a4      	asrs	r4, r4, #2
 800c786:	42a6      	cmp	r6, r4
 800c788:	d105      	bne.n	800c796 <__libc_init_array+0x2e>
 800c78a:	bd70      	pop	{r4, r5, r6, pc}
 800c78c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c790:	4798      	blx	r3
 800c792:	3601      	adds	r6, #1
 800c794:	e7ee      	b.n	800c774 <__libc_init_array+0xc>
 800c796:	f855 3b04 	ldr.w	r3, [r5], #4
 800c79a:	4798      	blx	r3
 800c79c:	3601      	adds	r6, #1
 800c79e:	e7f2      	b.n	800c786 <__libc_init_array+0x1e>
 800c7a0:	0800f89c 	.word	0x0800f89c
 800c7a4:	0800f89c 	.word	0x0800f89c
 800c7a8:	0800f89c 	.word	0x0800f89c
 800c7ac:	0800f8a0 	.word	0x0800f8a0

0800c7b0 <__retarget_lock_init_recursive>:
 800c7b0:	4770      	bx	lr

0800c7b2 <__retarget_lock_acquire_recursive>:
 800c7b2:	4770      	bx	lr

0800c7b4 <__retarget_lock_release_recursive>:
 800c7b4:	4770      	bx	lr

0800c7b6 <memcpy>:
 800c7b6:	440a      	add	r2, r1
 800c7b8:	4291      	cmp	r1, r2
 800c7ba:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c7be:	d100      	bne.n	800c7c2 <memcpy+0xc>
 800c7c0:	4770      	bx	lr
 800c7c2:	b510      	push	{r4, lr}
 800c7c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7c8:	4291      	cmp	r1, r2
 800c7ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7ce:	d1f9      	bne.n	800c7c4 <memcpy+0xe>
 800c7d0:	bd10      	pop	{r4, pc}
	...

0800c7d4 <nan>:
 800c7d4:	2000      	movs	r0, #0
 800c7d6:	4901      	ldr	r1, [pc, #4]	@ (800c7dc <nan+0x8>)
 800c7d8:	4770      	bx	lr
 800c7da:	bf00      	nop
 800c7dc:	7ff80000 	.word	0x7ff80000

0800c7e0 <_free_r>:
 800c7e0:	b538      	push	{r3, r4, r5, lr}
 800c7e2:	4605      	mov	r5, r0
 800c7e4:	2900      	cmp	r1, #0
 800c7e6:	d040      	beq.n	800c86a <_free_r+0x8a>
 800c7e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7ec:	1f0c      	subs	r4, r1, #4
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	bfb8      	it	lt
 800c7f2:	18e4      	addlt	r4, r4, r3
 800c7f4:	f000 fc2a 	bl	800d04c <__malloc_lock>
 800c7f8:	4a1c      	ldr	r2, [pc, #112]	@ (800c86c <_free_r+0x8c>)
 800c7fa:	6813      	ldr	r3, [r2, #0]
 800c7fc:	b933      	cbnz	r3, 800c80c <_free_r+0x2c>
 800c7fe:	6063      	str	r3, [r4, #4]
 800c800:	6014      	str	r4, [r2, #0]
 800c802:	4628      	mov	r0, r5
 800c804:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c808:	f000 bc26 	b.w	800d058 <__malloc_unlock>
 800c80c:	42a3      	cmp	r3, r4
 800c80e:	d908      	bls.n	800c822 <_free_r+0x42>
 800c810:	6820      	ldr	r0, [r4, #0]
 800c812:	1821      	adds	r1, r4, r0
 800c814:	428b      	cmp	r3, r1
 800c816:	bf01      	itttt	eq
 800c818:	6819      	ldreq	r1, [r3, #0]
 800c81a:	685b      	ldreq	r3, [r3, #4]
 800c81c:	1809      	addeq	r1, r1, r0
 800c81e:	6021      	streq	r1, [r4, #0]
 800c820:	e7ed      	b.n	800c7fe <_free_r+0x1e>
 800c822:	461a      	mov	r2, r3
 800c824:	685b      	ldr	r3, [r3, #4]
 800c826:	b10b      	cbz	r3, 800c82c <_free_r+0x4c>
 800c828:	42a3      	cmp	r3, r4
 800c82a:	d9fa      	bls.n	800c822 <_free_r+0x42>
 800c82c:	6811      	ldr	r1, [r2, #0]
 800c82e:	1850      	adds	r0, r2, r1
 800c830:	42a0      	cmp	r0, r4
 800c832:	d10b      	bne.n	800c84c <_free_r+0x6c>
 800c834:	6820      	ldr	r0, [r4, #0]
 800c836:	4401      	add	r1, r0
 800c838:	1850      	adds	r0, r2, r1
 800c83a:	4283      	cmp	r3, r0
 800c83c:	6011      	str	r1, [r2, #0]
 800c83e:	d1e0      	bne.n	800c802 <_free_r+0x22>
 800c840:	6818      	ldr	r0, [r3, #0]
 800c842:	685b      	ldr	r3, [r3, #4]
 800c844:	4408      	add	r0, r1
 800c846:	6010      	str	r0, [r2, #0]
 800c848:	6053      	str	r3, [r2, #4]
 800c84a:	e7da      	b.n	800c802 <_free_r+0x22>
 800c84c:	d902      	bls.n	800c854 <_free_r+0x74>
 800c84e:	230c      	movs	r3, #12
 800c850:	602b      	str	r3, [r5, #0]
 800c852:	e7d6      	b.n	800c802 <_free_r+0x22>
 800c854:	6820      	ldr	r0, [r4, #0]
 800c856:	1821      	adds	r1, r4, r0
 800c858:	428b      	cmp	r3, r1
 800c85a:	bf01      	itttt	eq
 800c85c:	6819      	ldreq	r1, [r3, #0]
 800c85e:	685b      	ldreq	r3, [r3, #4]
 800c860:	1809      	addeq	r1, r1, r0
 800c862:	6021      	streq	r1, [r4, #0]
 800c864:	6063      	str	r3, [r4, #4]
 800c866:	6054      	str	r4, [r2, #4]
 800c868:	e7cb      	b.n	800c802 <_free_r+0x22>
 800c86a:	bd38      	pop	{r3, r4, r5, pc}
 800c86c:	20001884 	.word	0x20001884

0800c870 <rshift>:
 800c870:	6903      	ldr	r3, [r0, #16]
 800c872:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c876:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c87a:	f100 0414 	add.w	r4, r0, #20
 800c87e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c882:	dd46      	ble.n	800c912 <rshift+0xa2>
 800c884:	f011 011f 	ands.w	r1, r1, #31
 800c888:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c88c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c890:	d10c      	bne.n	800c8ac <rshift+0x3c>
 800c892:	4629      	mov	r1, r5
 800c894:	f100 0710 	add.w	r7, r0, #16
 800c898:	42b1      	cmp	r1, r6
 800c89a:	d335      	bcc.n	800c908 <rshift+0x98>
 800c89c:	1a9b      	subs	r3, r3, r2
 800c89e:	009b      	lsls	r3, r3, #2
 800c8a0:	1eea      	subs	r2, r5, #3
 800c8a2:	4296      	cmp	r6, r2
 800c8a4:	bf38      	it	cc
 800c8a6:	2300      	movcc	r3, #0
 800c8a8:	4423      	add	r3, r4
 800c8aa:	e015      	b.n	800c8d8 <rshift+0x68>
 800c8ac:	46a1      	mov	r9, r4
 800c8ae:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c8b2:	f1c1 0820 	rsb	r8, r1, #32
 800c8b6:	40cf      	lsrs	r7, r1
 800c8b8:	f105 0e04 	add.w	lr, r5, #4
 800c8bc:	4576      	cmp	r6, lr
 800c8be:	46f4      	mov	ip, lr
 800c8c0:	d816      	bhi.n	800c8f0 <rshift+0x80>
 800c8c2:	1a9a      	subs	r2, r3, r2
 800c8c4:	0092      	lsls	r2, r2, #2
 800c8c6:	3a04      	subs	r2, #4
 800c8c8:	3501      	adds	r5, #1
 800c8ca:	42ae      	cmp	r6, r5
 800c8cc:	bf38      	it	cc
 800c8ce:	2200      	movcc	r2, #0
 800c8d0:	18a3      	adds	r3, r4, r2
 800c8d2:	50a7      	str	r7, [r4, r2]
 800c8d4:	b107      	cbz	r7, 800c8d8 <rshift+0x68>
 800c8d6:	3304      	adds	r3, #4
 800c8d8:	42a3      	cmp	r3, r4
 800c8da:	eba3 0204 	sub.w	r2, r3, r4
 800c8de:	bf08      	it	eq
 800c8e0:	2300      	moveq	r3, #0
 800c8e2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c8e6:	6102      	str	r2, [r0, #16]
 800c8e8:	bf08      	it	eq
 800c8ea:	6143      	streq	r3, [r0, #20]
 800c8ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8f0:	f8dc c000 	ldr.w	ip, [ip]
 800c8f4:	fa0c fc08 	lsl.w	ip, ip, r8
 800c8f8:	ea4c 0707 	orr.w	r7, ip, r7
 800c8fc:	f849 7b04 	str.w	r7, [r9], #4
 800c900:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c904:	40cf      	lsrs	r7, r1
 800c906:	e7d9      	b.n	800c8bc <rshift+0x4c>
 800c908:	f851 cb04 	ldr.w	ip, [r1], #4
 800c90c:	f847 cf04 	str.w	ip, [r7, #4]!
 800c910:	e7c2      	b.n	800c898 <rshift+0x28>
 800c912:	4623      	mov	r3, r4
 800c914:	e7e0      	b.n	800c8d8 <rshift+0x68>

0800c916 <__hexdig_fun>:
 800c916:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c91a:	2b09      	cmp	r3, #9
 800c91c:	d802      	bhi.n	800c924 <__hexdig_fun+0xe>
 800c91e:	3820      	subs	r0, #32
 800c920:	b2c0      	uxtb	r0, r0
 800c922:	4770      	bx	lr
 800c924:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c928:	2b05      	cmp	r3, #5
 800c92a:	d801      	bhi.n	800c930 <__hexdig_fun+0x1a>
 800c92c:	3847      	subs	r0, #71	@ 0x47
 800c92e:	e7f7      	b.n	800c920 <__hexdig_fun+0xa>
 800c930:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c934:	2b05      	cmp	r3, #5
 800c936:	d801      	bhi.n	800c93c <__hexdig_fun+0x26>
 800c938:	3827      	subs	r0, #39	@ 0x27
 800c93a:	e7f1      	b.n	800c920 <__hexdig_fun+0xa>
 800c93c:	2000      	movs	r0, #0
 800c93e:	4770      	bx	lr

0800c940 <__gethex>:
 800c940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c944:	468a      	mov	sl, r1
 800c946:	4690      	mov	r8, r2
 800c948:	b085      	sub	sp, #20
 800c94a:	9302      	str	r3, [sp, #8]
 800c94c:	680b      	ldr	r3, [r1, #0]
 800c94e:	9001      	str	r0, [sp, #4]
 800c950:	1c9c      	adds	r4, r3, #2
 800c952:	46a1      	mov	r9, r4
 800c954:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c958:	2830      	cmp	r0, #48	@ 0x30
 800c95a:	d0fa      	beq.n	800c952 <__gethex+0x12>
 800c95c:	eba9 0303 	sub.w	r3, r9, r3
 800c960:	f1a3 0b02 	sub.w	fp, r3, #2
 800c964:	f7ff ffd7 	bl	800c916 <__hexdig_fun>
 800c968:	4605      	mov	r5, r0
 800c96a:	2800      	cmp	r0, #0
 800c96c:	d168      	bne.n	800ca40 <__gethex+0x100>
 800c96e:	2201      	movs	r2, #1
 800c970:	4648      	mov	r0, r9
 800c972:	499f      	ldr	r1, [pc, #636]	@ (800cbf0 <__gethex+0x2b0>)
 800c974:	f7ff fe99 	bl	800c6aa <strncmp>
 800c978:	4607      	mov	r7, r0
 800c97a:	2800      	cmp	r0, #0
 800c97c:	d167      	bne.n	800ca4e <__gethex+0x10e>
 800c97e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c982:	4626      	mov	r6, r4
 800c984:	f7ff ffc7 	bl	800c916 <__hexdig_fun>
 800c988:	2800      	cmp	r0, #0
 800c98a:	d062      	beq.n	800ca52 <__gethex+0x112>
 800c98c:	4623      	mov	r3, r4
 800c98e:	7818      	ldrb	r0, [r3, #0]
 800c990:	4699      	mov	r9, r3
 800c992:	2830      	cmp	r0, #48	@ 0x30
 800c994:	f103 0301 	add.w	r3, r3, #1
 800c998:	d0f9      	beq.n	800c98e <__gethex+0x4e>
 800c99a:	f7ff ffbc 	bl	800c916 <__hexdig_fun>
 800c99e:	fab0 f580 	clz	r5, r0
 800c9a2:	f04f 0b01 	mov.w	fp, #1
 800c9a6:	096d      	lsrs	r5, r5, #5
 800c9a8:	464a      	mov	r2, r9
 800c9aa:	4616      	mov	r6, r2
 800c9ac:	7830      	ldrb	r0, [r6, #0]
 800c9ae:	3201      	adds	r2, #1
 800c9b0:	f7ff ffb1 	bl	800c916 <__hexdig_fun>
 800c9b4:	2800      	cmp	r0, #0
 800c9b6:	d1f8      	bne.n	800c9aa <__gethex+0x6a>
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	498c      	ldr	r1, [pc, #560]	@ (800cbf0 <__gethex+0x2b0>)
 800c9be:	f7ff fe74 	bl	800c6aa <strncmp>
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	d13f      	bne.n	800ca46 <__gethex+0x106>
 800c9c6:	b944      	cbnz	r4, 800c9da <__gethex+0x9a>
 800c9c8:	1c74      	adds	r4, r6, #1
 800c9ca:	4622      	mov	r2, r4
 800c9cc:	4616      	mov	r6, r2
 800c9ce:	7830      	ldrb	r0, [r6, #0]
 800c9d0:	3201      	adds	r2, #1
 800c9d2:	f7ff ffa0 	bl	800c916 <__hexdig_fun>
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	d1f8      	bne.n	800c9cc <__gethex+0x8c>
 800c9da:	1ba4      	subs	r4, r4, r6
 800c9dc:	00a7      	lsls	r7, r4, #2
 800c9de:	7833      	ldrb	r3, [r6, #0]
 800c9e0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c9e4:	2b50      	cmp	r3, #80	@ 0x50
 800c9e6:	d13e      	bne.n	800ca66 <__gethex+0x126>
 800c9e8:	7873      	ldrb	r3, [r6, #1]
 800c9ea:	2b2b      	cmp	r3, #43	@ 0x2b
 800c9ec:	d033      	beq.n	800ca56 <__gethex+0x116>
 800c9ee:	2b2d      	cmp	r3, #45	@ 0x2d
 800c9f0:	d034      	beq.n	800ca5c <__gethex+0x11c>
 800c9f2:	2400      	movs	r4, #0
 800c9f4:	1c71      	adds	r1, r6, #1
 800c9f6:	7808      	ldrb	r0, [r1, #0]
 800c9f8:	f7ff ff8d 	bl	800c916 <__hexdig_fun>
 800c9fc:	1e43      	subs	r3, r0, #1
 800c9fe:	b2db      	uxtb	r3, r3
 800ca00:	2b18      	cmp	r3, #24
 800ca02:	d830      	bhi.n	800ca66 <__gethex+0x126>
 800ca04:	f1a0 0210 	sub.w	r2, r0, #16
 800ca08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ca0c:	f7ff ff83 	bl	800c916 <__hexdig_fun>
 800ca10:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800ca14:	fa5f fc8c 	uxtb.w	ip, ip
 800ca18:	f1bc 0f18 	cmp.w	ip, #24
 800ca1c:	f04f 030a 	mov.w	r3, #10
 800ca20:	d91e      	bls.n	800ca60 <__gethex+0x120>
 800ca22:	b104      	cbz	r4, 800ca26 <__gethex+0xe6>
 800ca24:	4252      	negs	r2, r2
 800ca26:	4417      	add	r7, r2
 800ca28:	f8ca 1000 	str.w	r1, [sl]
 800ca2c:	b1ed      	cbz	r5, 800ca6a <__gethex+0x12a>
 800ca2e:	f1bb 0f00 	cmp.w	fp, #0
 800ca32:	bf0c      	ite	eq
 800ca34:	2506      	moveq	r5, #6
 800ca36:	2500      	movne	r5, #0
 800ca38:	4628      	mov	r0, r5
 800ca3a:	b005      	add	sp, #20
 800ca3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca40:	2500      	movs	r5, #0
 800ca42:	462c      	mov	r4, r5
 800ca44:	e7b0      	b.n	800c9a8 <__gethex+0x68>
 800ca46:	2c00      	cmp	r4, #0
 800ca48:	d1c7      	bne.n	800c9da <__gethex+0x9a>
 800ca4a:	4627      	mov	r7, r4
 800ca4c:	e7c7      	b.n	800c9de <__gethex+0x9e>
 800ca4e:	464e      	mov	r6, r9
 800ca50:	462f      	mov	r7, r5
 800ca52:	2501      	movs	r5, #1
 800ca54:	e7c3      	b.n	800c9de <__gethex+0x9e>
 800ca56:	2400      	movs	r4, #0
 800ca58:	1cb1      	adds	r1, r6, #2
 800ca5a:	e7cc      	b.n	800c9f6 <__gethex+0xb6>
 800ca5c:	2401      	movs	r4, #1
 800ca5e:	e7fb      	b.n	800ca58 <__gethex+0x118>
 800ca60:	fb03 0002 	mla	r0, r3, r2, r0
 800ca64:	e7ce      	b.n	800ca04 <__gethex+0xc4>
 800ca66:	4631      	mov	r1, r6
 800ca68:	e7de      	b.n	800ca28 <__gethex+0xe8>
 800ca6a:	4629      	mov	r1, r5
 800ca6c:	eba6 0309 	sub.w	r3, r6, r9
 800ca70:	3b01      	subs	r3, #1
 800ca72:	2b07      	cmp	r3, #7
 800ca74:	dc0a      	bgt.n	800ca8c <__gethex+0x14c>
 800ca76:	9801      	ldr	r0, [sp, #4]
 800ca78:	f000 faf4 	bl	800d064 <_Balloc>
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	b940      	cbnz	r0, 800ca92 <__gethex+0x152>
 800ca80:	4602      	mov	r2, r0
 800ca82:	21e4      	movs	r1, #228	@ 0xe4
 800ca84:	4b5b      	ldr	r3, [pc, #364]	@ (800cbf4 <__gethex+0x2b4>)
 800ca86:	485c      	ldr	r0, [pc, #368]	@ (800cbf8 <__gethex+0x2b8>)
 800ca88:	f001 f9be 	bl	800de08 <__assert_func>
 800ca8c:	3101      	adds	r1, #1
 800ca8e:	105b      	asrs	r3, r3, #1
 800ca90:	e7ef      	b.n	800ca72 <__gethex+0x132>
 800ca92:	2300      	movs	r3, #0
 800ca94:	f100 0a14 	add.w	sl, r0, #20
 800ca98:	4655      	mov	r5, sl
 800ca9a:	469b      	mov	fp, r3
 800ca9c:	45b1      	cmp	r9, r6
 800ca9e:	d337      	bcc.n	800cb10 <__gethex+0x1d0>
 800caa0:	f845 bb04 	str.w	fp, [r5], #4
 800caa4:	eba5 050a 	sub.w	r5, r5, sl
 800caa8:	10ad      	asrs	r5, r5, #2
 800caaa:	6125      	str	r5, [r4, #16]
 800caac:	4658      	mov	r0, fp
 800caae:	f000 fbcb 	bl	800d248 <__hi0bits>
 800cab2:	016d      	lsls	r5, r5, #5
 800cab4:	f8d8 6000 	ldr.w	r6, [r8]
 800cab8:	1a2d      	subs	r5, r5, r0
 800caba:	42b5      	cmp	r5, r6
 800cabc:	dd54      	ble.n	800cb68 <__gethex+0x228>
 800cabe:	1bad      	subs	r5, r5, r6
 800cac0:	4629      	mov	r1, r5
 800cac2:	4620      	mov	r0, r4
 800cac4:	f000 ff69 	bl	800d99a <__any_on>
 800cac8:	4681      	mov	r9, r0
 800caca:	b178      	cbz	r0, 800caec <__gethex+0x1ac>
 800cacc:	f04f 0901 	mov.w	r9, #1
 800cad0:	1e6b      	subs	r3, r5, #1
 800cad2:	1159      	asrs	r1, r3, #5
 800cad4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cad8:	f003 021f 	and.w	r2, r3, #31
 800cadc:	fa09 f202 	lsl.w	r2, r9, r2
 800cae0:	420a      	tst	r2, r1
 800cae2:	d003      	beq.n	800caec <__gethex+0x1ac>
 800cae4:	454b      	cmp	r3, r9
 800cae6:	dc36      	bgt.n	800cb56 <__gethex+0x216>
 800cae8:	f04f 0902 	mov.w	r9, #2
 800caec:	4629      	mov	r1, r5
 800caee:	4620      	mov	r0, r4
 800caf0:	f7ff febe 	bl	800c870 <rshift>
 800caf4:	442f      	add	r7, r5
 800caf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cafa:	42bb      	cmp	r3, r7
 800cafc:	da42      	bge.n	800cb84 <__gethex+0x244>
 800cafe:	4621      	mov	r1, r4
 800cb00:	9801      	ldr	r0, [sp, #4]
 800cb02:	f000 faef 	bl	800d0e4 <_Bfree>
 800cb06:	2300      	movs	r3, #0
 800cb08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cb0a:	25a3      	movs	r5, #163	@ 0xa3
 800cb0c:	6013      	str	r3, [r2, #0]
 800cb0e:	e793      	b.n	800ca38 <__gethex+0xf8>
 800cb10:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cb14:	2a2e      	cmp	r2, #46	@ 0x2e
 800cb16:	d012      	beq.n	800cb3e <__gethex+0x1fe>
 800cb18:	2b20      	cmp	r3, #32
 800cb1a:	d104      	bne.n	800cb26 <__gethex+0x1e6>
 800cb1c:	f845 bb04 	str.w	fp, [r5], #4
 800cb20:	f04f 0b00 	mov.w	fp, #0
 800cb24:	465b      	mov	r3, fp
 800cb26:	7830      	ldrb	r0, [r6, #0]
 800cb28:	9303      	str	r3, [sp, #12]
 800cb2a:	f7ff fef4 	bl	800c916 <__hexdig_fun>
 800cb2e:	9b03      	ldr	r3, [sp, #12]
 800cb30:	f000 000f 	and.w	r0, r0, #15
 800cb34:	4098      	lsls	r0, r3
 800cb36:	ea4b 0b00 	orr.w	fp, fp, r0
 800cb3a:	3304      	adds	r3, #4
 800cb3c:	e7ae      	b.n	800ca9c <__gethex+0x15c>
 800cb3e:	45b1      	cmp	r9, r6
 800cb40:	d8ea      	bhi.n	800cb18 <__gethex+0x1d8>
 800cb42:	2201      	movs	r2, #1
 800cb44:	4630      	mov	r0, r6
 800cb46:	492a      	ldr	r1, [pc, #168]	@ (800cbf0 <__gethex+0x2b0>)
 800cb48:	9303      	str	r3, [sp, #12]
 800cb4a:	f7ff fdae 	bl	800c6aa <strncmp>
 800cb4e:	9b03      	ldr	r3, [sp, #12]
 800cb50:	2800      	cmp	r0, #0
 800cb52:	d1e1      	bne.n	800cb18 <__gethex+0x1d8>
 800cb54:	e7a2      	b.n	800ca9c <__gethex+0x15c>
 800cb56:	4620      	mov	r0, r4
 800cb58:	1ea9      	subs	r1, r5, #2
 800cb5a:	f000 ff1e 	bl	800d99a <__any_on>
 800cb5e:	2800      	cmp	r0, #0
 800cb60:	d0c2      	beq.n	800cae8 <__gethex+0x1a8>
 800cb62:	f04f 0903 	mov.w	r9, #3
 800cb66:	e7c1      	b.n	800caec <__gethex+0x1ac>
 800cb68:	da09      	bge.n	800cb7e <__gethex+0x23e>
 800cb6a:	1b75      	subs	r5, r6, r5
 800cb6c:	4621      	mov	r1, r4
 800cb6e:	462a      	mov	r2, r5
 800cb70:	9801      	ldr	r0, [sp, #4]
 800cb72:	f000 fcc7 	bl	800d504 <__lshift>
 800cb76:	4604      	mov	r4, r0
 800cb78:	1b7f      	subs	r7, r7, r5
 800cb7a:	f100 0a14 	add.w	sl, r0, #20
 800cb7e:	f04f 0900 	mov.w	r9, #0
 800cb82:	e7b8      	b.n	800caf6 <__gethex+0x1b6>
 800cb84:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cb88:	42bd      	cmp	r5, r7
 800cb8a:	dd6f      	ble.n	800cc6c <__gethex+0x32c>
 800cb8c:	1bed      	subs	r5, r5, r7
 800cb8e:	42ae      	cmp	r6, r5
 800cb90:	dc34      	bgt.n	800cbfc <__gethex+0x2bc>
 800cb92:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cb96:	2b02      	cmp	r3, #2
 800cb98:	d022      	beq.n	800cbe0 <__gethex+0x2a0>
 800cb9a:	2b03      	cmp	r3, #3
 800cb9c:	d024      	beq.n	800cbe8 <__gethex+0x2a8>
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d115      	bne.n	800cbce <__gethex+0x28e>
 800cba2:	42ae      	cmp	r6, r5
 800cba4:	d113      	bne.n	800cbce <__gethex+0x28e>
 800cba6:	2e01      	cmp	r6, #1
 800cba8:	d10b      	bne.n	800cbc2 <__gethex+0x282>
 800cbaa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cbae:	9a02      	ldr	r2, [sp, #8]
 800cbb0:	2562      	movs	r5, #98	@ 0x62
 800cbb2:	6013      	str	r3, [r2, #0]
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	6123      	str	r3, [r4, #16]
 800cbb8:	f8ca 3000 	str.w	r3, [sl]
 800cbbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbbe:	601c      	str	r4, [r3, #0]
 800cbc0:	e73a      	b.n	800ca38 <__gethex+0xf8>
 800cbc2:	4620      	mov	r0, r4
 800cbc4:	1e71      	subs	r1, r6, #1
 800cbc6:	f000 fee8 	bl	800d99a <__any_on>
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	d1ed      	bne.n	800cbaa <__gethex+0x26a>
 800cbce:	4621      	mov	r1, r4
 800cbd0:	9801      	ldr	r0, [sp, #4]
 800cbd2:	f000 fa87 	bl	800d0e4 <_Bfree>
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbda:	2550      	movs	r5, #80	@ 0x50
 800cbdc:	6013      	str	r3, [r2, #0]
 800cbde:	e72b      	b.n	800ca38 <__gethex+0xf8>
 800cbe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d1f3      	bne.n	800cbce <__gethex+0x28e>
 800cbe6:	e7e0      	b.n	800cbaa <__gethex+0x26a>
 800cbe8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d1dd      	bne.n	800cbaa <__gethex+0x26a>
 800cbee:	e7ee      	b.n	800cbce <__gethex+0x28e>
 800cbf0:	0800f472 	.word	0x0800f472
 800cbf4:	0800f482 	.word	0x0800f482
 800cbf8:	0800f493 	.word	0x0800f493
 800cbfc:	1e6f      	subs	r7, r5, #1
 800cbfe:	f1b9 0f00 	cmp.w	r9, #0
 800cc02:	d130      	bne.n	800cc66 <__gethex+0x326>
 800cc04:	b127      	cbz	r7, 800cc10 <__gethex+0x2d0>
 800cc06:	4639      	mov	r1, r7
 800cc08:	4620      	mov	r0, r4
 800cc0a:	f000 fec6 	bl	800d99a <__any_on>
 800cc0e:	4681      	mov	r9, r0
 800cc10:	2301      	movs	r3, #1
 800cc12:	4629      	mov	r1, r5
 800cc14:	1b76      	subs	r6, r6, r5
 800cc16:	2502      	movs	r5, #2
 800cc18:	117a      	asrs	r2, r7, #5
 800cc1a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cc1e:	f007 071f 	and.w	r7, r7, #31
 800cc22:	40bb      	lsls	r3, r7
 800cc24:	4213      	tst	r3, r2
 800cc26:	4620      	mov	r0, r4
 800cc28:	bf18      	it	ne
 800cc2a:	f049 0902 	orrne.w	r9, r9, #2
 800cc2e:	f7ff fe1f 	bl	800c870 <rshift>
 800cc32:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cc36:	f1b9 0f00 	cmp.w	r9, #0
 800cc3a:	d047      	beq.n	800cccc <__gethex+0x38c>
 800cc3c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc40:	2b02      	cmp	r3, #2
 800cc42:	d015      	beq.n	800cc70 <__gethex+0x330>
 800cc44:	2b03      	cmp	r3, #3
 800cc46:	d017      	beq.n	800cc78 <__gethex+0x338>
 800cc48:	2b01      	cmp	r3, #1
 800cc4a:	d109      	bne.n	800cc60 <__gethex+0x320>
 800cc4c:	f019 0f02 	tst.w	r9, #2
 800cc50:	d006      	beq.n	800cc60 <__gethex+0x320>
 800cc52:	f8da 3000 	ldr.w	r3, [sl]
 800cc56:	ea49 0903 	orr.w	r9, r9, r3
 800cc5a:	f019 0f01 	tst.w	r9, #1
 800cc5e:	d10e      	bne.n	800cc7e <__gethex+0x33e>
 800cc60:	f045 0510 	orr.w	r5, r5, #16
 800cc64:	e032      	b.n	800cccc <__gethex+0x38c>
 800cc66:	f04f 0901 	mov.w	r9, #1
 800cc6a:	e7d1      	b.n	800cc10 <__gethex+0x2d0>
 800cc6c:	2501      	movs	r5, #1
 800cc6e:	e7e2      	b.n	800cc36 <__gethex+0x2f6>
 800cc70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc72:	f1c3 0301 	rsb	r3, r3, #1
 800cc76:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cc78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d0f0      	beq.n	800cc60 <__gethex+0x320>
 800cc7e:	f04f 0c00 	mov.w	ip, #0
 800cc82:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cc86:	f104 0314 	add.w	r3, r4, #20
 800cc8a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cc8e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cc92:	4618      	mov	r0, r3
 800cc94:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc98:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800cc9c:	d01b      	beq.n	800ccd6 <__gethex+0x396>
 800cc9e:	3201      	adds	r2, #1
 800cca0:	6002      	str	r2, [r0, #0]
 800cca2:	2d02      	cmp	r5, #2
 800cca4:	f104 0314 	add.w	r3, r4, #20
 800cca8:	d13c      	bne.n	800cd24 <__gethex+0x3e4>
 800ccaa:	f8d8 2000 	ldr.w	r2, [r8]
 800ccae:	3a01      	subs	r2, #1
 800ccb0:	42b2      	cmp	r2, r6
 800ccb2:	d109      	bne.n	800ccc8 <__gethex+0x388>
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	1171      	asrs	r1, r6, #5
 800ccb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ccbc:	f006 061f 	and.w	r6, r6, #31
 800ccc0:	fa02 f606 	lsl.w	r6, r2, r6
 800ccc4:	421e      	tst	r6, r3
 800ccc6:	d13a      	bne.n	800cd3e <__gethex+0x3fe>
 800ccc8:	f045 0520 	orr.w	r5, r5, #32
 800cccc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccce:	601c      	str	r4, [r3, #0]
 800ccd0:	9b02      	ldr	r3, [sp, #8]
 800ccd2:	601f      	str	r7, [r3, #0]
 800ccd4:	e6b0      	b.n	800ca38 <__gethex+0xf8>
 800ccd6:	4299      	cmp	r1, r3
 800ccd8:	f843 cc04 	str.w	ip, [r3, #-4]
 800ccdc:	d8d9      	bhi.n	800cc92 <__gethex+0x352>
 800ccde:	68a3      	ldr	r3, [r4, #8]
 800cce0:	459b      	cmp	fp, r3
 800cce2:	db17      	blt.n	800cd14 <__gethex+0x3d4>
 800cce4:	6861      	ldr	r1, [r4, #4]
 800cce6:	9801      	ldr	r0, [sp, #4]
 800cce8:	3101      	adds	r1, #1
 800ccea:	f000 f9bb 	bl	800d064 <_Balloc>
 800ccee:	4681      	mov	r9, r0
 800ccf0:	b918      	cbnz	r0, 800ccfa <__gethex+0x3ba>
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	2184      	movs	r1, #132	@ 0x84
 800ccf6:	4b19      	ldr	r3, [pc, #100]	@ (800cd5c <__gethex+0x41c>)
 800ccf8:	e6c5      	b.n	800ca86 <__gethex+0x146>
 800ccfa:	6922      	ldr	r2, [r4, #16]
 800ccfc:	f104 010c 	add.w	r1, r4, #12
 800cd00:	3202      	adds	r2, #2
 800cd02:	0092      	lsls	r2, r2, #2
 800cd04:	300c      	adds	r0, #12
 800cd06:	f7ff fd56 	bl	800c7b6 <memcpy>
 800cd0a:	4621      	mov	r1, r4
 800cd0c:	9801      	ldr	r0, [sp, #4]
 800cd0e:	f000 f9e9 	bl	800d0e4 <_Bfree>
 800cd12:	464c      	mov	r4, r9
 800cd14:	6923      	ldr	r3, [r4, #16]
 800cd16:	1c5a      	adds	r2, r3, #1
 800cd18:	6122      	str	r2, [r4, #16]
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd20:	615a      	str	r2, [r3, #20]
 800cd22:	e7be      	b.n	800cca2 <__gethex+0x362>
 800cd24:	6922      	ldr	r2, [r4, #16]
 800cd26:	455a      	cmp	r2, fp
 800cd28:	dd0b      	ble.n	800cd42 <__gethex+0x402>
 800cd2a:	2101      	movs	r1, #1
 800cd2c:	4620      	mov	r0, r4
 800cd2e:	f7ff fd9f 	bl	800c870 <rshift>
 800cd32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd36:	3701      	adds	r7, #1
 800cd38:	42bb      	cmp	r3, r7
 800cd3a:	f6ff aee0 	blt.w	800cafe <__gethex+0x1be>
 800cd3e:	2501      	movs	r5, #1
 800cd40:	e7c2      	b.n	800ccc8 <__gethex+0x388>
 800cd42:	f016 061f 	ands.w	r6, r6, #31
 800cd46:	d0fa      	beq.n	800cd3e <__gethex+0x3fe>
 800cd48:	4453      	add	r3, sl
 800cd4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cd4e:	f000 fa7b 	bl	800d248 <__hi0bits>
 800cd52:	f1c6 0620 	rsb	r6, r6, #32
 800cd56:	42b0      	cmp	r0, r6
 800cd58:	dbe7      	blt.n	800cd2a <__gethex+0x3ea>
 800cd5a:	e7f0      	b.n	800cd3e <__gethex+0x3fe>
 800cd5c:	0800f482 	.word	0x0800f482

0800cd60 <L_shift>:
 800cd60:	f1c2 0208 	rsb	r2, r2, #8
 800cd64:	0092      	lsls	r2, r2, #2
 800cd66:	b570      	push	{r4, r5, r6, lr}
 800cd68:	f1c2 0620 	rsb	r6, r2, #32
 800cd6c:	6843      	ldr	r3, [r0, #4]
 800cd6e:	6804      	ldr	r4, [r0, #0]
 800cd70:	fa03 f506 	lsl.w	r5, r3, r6
 800cd74:	432c      	orrs	r4, r5
 800cd76:	40d3      	lsrs	r3, r2
 800cd78:	6004      	str	r4, [r0, #0]
 800cd7a:	f840 3f04 	str.w	r3, [r0, #4]!
 800cd7e:	4288      	cmp	r0, r1
 800cd80:	d3f4      	bcc.n	800cd6c <L_shift+0xc>
 800cd82:	bd70      	pop	{r4, r5, r6, pc}

0800cd84 <__match>:
 800cd84:	b530      	push	{r4, r5, lr}
 800cd86:	6803      	ldr	r3, [r0, #0]
 800cd88:	3301      	adds	r3, #1
 800cd8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd8e:	b914      	cbnz	r4, 800cd96 <__match+0x12>
 800cd90:	6003      	str	r3, [r0, #0]
 800cd92:	2001      	movs	r0, #1
 800cd94:	bd30      	pop	{r4, r5, pc}
 800cd96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd9a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cd9e:	2d19      	cmp	r5, #25
 800cda0:	bf98      	it	ls
 800cda2:	3220      	addls	r2, #32
 800cda4:	42a2      	cmp	r2, r4
 800cda6:	d0f0      	beq.n	800cd8a <__match+0x6>
 800cda8:	2000      	movs	r0, #0
 800cdaa:	e7f3      	b.n	800cd94 <__match+0x10>

0800cdac <__hexnan>:
 800cdac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdb0:	2500      	movs	r5, #0
 800cdb2:	680b      	ldr	r3, [r1, #0]
 800cdb4:	4682      	mov	sl, r0
 800cdb6:	115e      	asrs	r6, r3, #5
 800cdb8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cdbc:	f013 031f 	ands.w	r3, r3, #31
 800cdc0:	bf18      	it	ne
 800cdc2:	3604      	addne	r6, #4
 800cdc4:	1f37      	subs	r7, r6, #4
 800cdc6:	4690      	mov	r8, r2
 800cdc8:	46b9      	mov	r9, r7
 800cdca:	463c      	mov	r4, r7
 800cdcc:	46ab      	mov	fp, r5
 800cdce:	b087      	sub	sp, #28
 800cdd0:	6801      	ldr	r1, [r0, #0]
 800cdd2:	9301      	str	r3, [sp, #4]
 800cdd4:	f846 5c04 	str.w	r5, [r6, #-4]
 800cdd8:	9502      	str	r5, [sp, #8]
 800cdda:	784a      	ldrb	r2, [r1, #1]
 800cddc:	1c4b      	adds	r3, r1, #1
 800cdde:	9303      	str	r3, [sp, #12]
 800cde0:	b342      	cbz	r2, 800ce34 <__hexnan+0x88>
 800cde2:	4610      	mov	r0, r2
 800cde4:	9105      	str	r1, [sp, #20]
 800cde6:	9204      	str	r2, [sp, #16]
 800cde8:	f7ff fd95 	bl	800c916 <__hexdig_fun>
 800cdec:	2800      	cmp	r0, #0
 800cdee:	d151      	bne.n	800ce94 <__hexnan+0xe8>
 800cdf0:	9a04      	ldr	r2, [sp, #16]
 800cdf2:	9905      	ldr	r1, [sp, #20]
 800cdf4:	2a20      	cmp	r2, #32
 800cdf6:	d818      	bhi.n	800ce2a <__hexnan+0x7e>
 800cdf8:	9b02      	ldr	r3, [sp, #8]
 800cdfa:	459b      	cmp	fp, r3
 800cdfc:	dd13      	ble.n	800ce26 <__hexnan+0x7a>
 800cdfe:	454c      	cmp	r4, r9
 800ce00:	d206      	bcs.n	800ce10 <__hexnan+0x64>
 800ce02:	2d07      	cmp	r5, #7
 800ce04:	dc04      	bgt.n	800ce10 <__hexnan+0x64>
 800ce06:	462a      	mov	r2, r5
 800ce08:	4649      	mov	r1, r9
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f7ff ffa8 	bl	800cd60 <L_shift>
 800ce10:	4544      	cmp	r4, r8
 800ce12:	d952      	bls.n	800ceba <__hexnan+0x10e>
 800ce14:	2300      	movs	r3, #0
 800ce16:	f1a4 0904 	sub.w	r9, r4, #4
 800ce1a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce1e:	461d      	mov	r5, r3
 800ce20:	464c      	mov	r4, r9
 800ce22:	f8cd b008 	str.w	fp, [sp, #8]
 800ce26:	9903      	ldr	r1, [sp, #12]
 800ce28:	e7d7      	b.n	800cdda <__hexnan+0x2e>
 800ce2a:	2a29      	cmp	r2, #41	@ 0x29
 800ce2c:	d157      	bne.n	800cede <__hexnan+0x132>
 800ce2e:	3102      	adds	r1, #2
 800ce30:	f8ca 1000 	str.w	r1, [sl]
 800ce34:	f1bb 0f00 	cmp.w	fp, #0
 800ce38:	d051      	beq.n	800cede <__hexnan+0x132>
 800ce3a:	454c      	cmp	r4, r9
 800ce3c:	d206      	bcs.n	800ce4c <__hexnan+0xa0>
 800ce3e:	2d07      	cmp	r5, #7
 800ce40:	dc04      	bgt.n	800ce4c <__hexnan+0xa0>
 800ce42:	462a      	mov	r2, r5
 800ce44:	4649      	mov	r1, r9
 800ce46:	4620      	mov	r0, r4
 800ce48:	f7ff ff8a 	bl	800cd60 <L_shift>
 800ce4c:	4544      	cmp	r4, r8
 800ce4e:	d936      	bls.n	800cebe <__hexnan+0x112>
 800ce50:	4623      	mov	r3, r4
 800ce52:	f1a8 0204 	sub.w	r2, r8, #4
 800ce56:	f853 1b04 	ldr.w	r1, [r3], #4
 800ce5a:	429f      	cmp	r7, r3
 800ce5c:	f842 1f04 	str.w	r1, [r2, #4]!
 800ce60:	d2f9      	bcs.n	800ce56 <__hexnan+0xaa>
 800ce62:	1b3b      	subs	r3, r7, r4
 800ce64:	f023 0303 	bic.w	r3, r3, #3
 800ce68:	3304      	adds	r3, #4
 800ce6a:	3401      	adds	r4, #1
 800ce6c:	3e03      	subs	r6, #3
 800ce6e:	42b4      	cmp	r4, r6
 800ce70:	bf88      	it	hi
 800ce72:	2304      	movhi	r3, #4
 800ce74:	2200      	movs	r2, #0
 800ce76:	4443      	add	r3, r8
 800ce78:	f843 2b04 	str.w	r2, [r3], #4
 800ce7c:	429f      	cmp	r7, r3
 800ce7e:	d2fb      	bcs.n	800ce78 <__hexnan+0xcc>
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	b91b      	cbnz	r3, 800ce8c <__hexnan+0xe0>
 800ce84:	4547      	cmp	r7, r8
 800ce86:	d128      	bne.n	800ceda <__hexnan+0x12e>
 800ce88:	2301      	movs	r3, #1
 800ce8a:	603b      	str	r3, [r7, #0]
 800ce8c:	2005      	movs	r0, #5
 800ce8e:	b007      	add	sp, #28
 800ce90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce94:	3501      	adds	r5, #1
 800ce96:	2d08      	cmp	r5, #8
 800ce98:	f10b 0b01 	add.w	fp, fp, #1
 800ce9c:	dd06      	ble.n	800ceac <__hexnan+0x100>
 800ce9e:	4544      	cmp	r4, r8
 800cea0:	d9c1      	bls.n	800ce26 <__hexnan+0x7a>
 800cea2:	2300      	movs	r3, #0
 800cea4:	2501      	movs	r5, #1
 800cea6:	f844 3c04 	str.w	r3, [r4, #-4]
 800ceaa:	3c04      	subs	r4, #4
 800ceac:	6822      	ldr	r2, [r4, #0]
 800ceae:	f000 000f 	and.w	r0, r0, #15
 800ceb2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ceb6:	6020      	str	r0, [r4, #0]
 800ceb8:	e7b5      	b.n	800ce26 <__hexnan+0x7a>
 800ceba:	2508      	movs	r5, #8
 800cebc:	e7b3      	b.n	800ce26 <__hexnan+0x7a>
 800cebe:	9b01      	ldr	r3, [sp, #4]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d0dd      	beq.n	800ce80 <__hexnan+0xd4>
 800cec4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cec8:	f1c3 0320 	rsb	r3, r3, #32
 800cecc:	40da      	lsrs	r2, r3
 800cece:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ced2:	4013      	ands	r3, r2
 800ced4:	f846 3c04 	str.w	r3, [r6, #-4]
 800ced8:	e7d2      	b.n	800ce80 <__hexnan+0xd4>
 800ceda:	3f04      	subs	r7, #4
 800cedc:	e7d0      	b.n	800ce80 <__hexnan+0xd4>
 800cede:	2004      	movs	r0, #4
 800cee0:	e7d5      	b.n	800ce8e <__hexnan+0xe2>
	...

0800cee4 <sbrk_aligned>:
 800cee4:	b570      	push	{r4, r5, r6, lr}
 800cee6:	4e0f      	ldr	r6, [pc, #60]	@ (800cf24 <sbrk_aligned+0x40>)
 800cee8:	460c      	mov	r4, r1
 800ceea:	6831      	ldr	r1, [r6, #0]
 800ceec:	4605      	mov	r5, r0
 800ceee:	b911      	cbnz	r1, 800cef6 <sbrk_aligned+0x12>
 800cef0:	f000 ff72 	bl	800ddd8 <_sbrk_r>
 800cef4:	6030      	str	r0, [r6, #0]
 800cef6:	4621      	mov	r1, r4
 800cef8:	4628      	mov	r0, r5
 800cefa:	f000 ff6d 	bl	800ddd8 <_sbrk_r>
 800cefe:	1c43      	adds	r3, r0, #1
 800cf00:	d103      	bne.n	800cf0a <sbrk_aligned+0x26>
 800cf02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cf06:	4620      	mov	r0, r4
 800cf08:	bd70      	pop	{r4, r5, r6, pc}
 800cf0a:	1cc4      	adds	r4, r0, #3
 800cf0c:	f024 0403 	bic.w	r4, r4, #3
 800cf10:	42a0      	cmp	r0, r4
 800cf12:	d0f8      	beq.n	800cf06 <sbrk_aligned+0x22>
 800cf14:	1a21      	subs	r1, r4, r0
 800cf16:	4628      	mov	r0, r5
 800cf18:	f000 ff5e 	bl	800ddd8 <_sbrk_r>
 800cf1c:	3001      	adds	r0, #1
 800cf1e:	d1f2      	bne.n	800cf06 <sbrk_aligned+0x22>
 800cf20:	e7ef      	b.n	800cf02 <sbrk_aligned+0x1e>
 800cf22:	bf00      	nop
 800cf24:	20001880 	.word	0x20001880

0800cf28 <_malloc_r>:
 800cf28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf2c:	1ccd      	adds	r5, r1, #3
 800cf2e:	f025 0503 	bic.w	r5, r5, #3
 800cf32:	3508      	adds	r5, #8
 800cf34:	2d0c      	cmp	r5, #12
 800cf36:	bf38      	it	cc
 800cf38:	250c      	movcc	r5, #12
 800cf3a:	2d00      	cmp	r5, #0
 800cf3c:	4606      	mov	r6, r0
 800cf3e:	db01      	blt.n	800cf44 <_malloc_r+0x1c>
 800cf40:	42a9      	cmp	r1, r5
 800cf42:	d904      	bls.n	800cf4e <_malloc_r+0x26>
 800cf44:	230c      	movs	r3, #12
 800cf46:	6033      	str	r3, [r6, #0]
 800cf48:	2000      	movs	r0, #0
 800cf4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d024 <_malloc_r+0xfc>
 800cf52:	f000 f87b 	bl	800d04c <__malloc_lock>
 800cf56:	f8d8 3000 	ldr.w	r3, [r8]
 800cf5a:	461c      	mov	r4, r3
 800cf5c:	bb44      	cbnz	r4, 800cfb0 <_malloc_r+0x88>
 800cf5e:	4629      	mov	r1, r5
 800cf60:	4630      	mov	r0, r6
 800cf62:	f7ff ffbf 	bl	800cee4 <sbrk_aligned>
 800cf66:	1c43      	adds	r3, r0, #1
 800cf68:	4604      	mov	r4, r0
 800cf6a:	d158      	bne.n	800d01e <_malloc_r+0xf6>
 800cf6c:	f8d8 4000 	ldr.w	r4, [r8]
 800cf70:	4627      	mov	r7, r4
 800cf72:	2f00      	cmp	r7, #0
 800cf74:	d143      	bne.n	800cffe <_malloc_r+0xd6>
 800cf76:	2c00      	cmp	r4, #0
 800cf78:	d04b      	beq.n	800d012 <_malloc_r+0xea>
 800cf7a:	6823      	ldr	r3, [r4, #0]
 800cf7c:	4639      	mov	r1, r7
 800cf7e:	4630      	mov	r0, r6
 800cf80:	eb04 0903 	add.w	r9, r4, r3
 800cf84:	f000 ff28 	bl	800ddd8 <_sbrk_r>
 800cf88:	4581      	cmp	r9, r0
 800cf8a:	d142      	bne.n	800d012 <_malloc_r+0xea>
 800cf8c:	6821      	ldr	r1, [r4, #0]
 800cf8e:	4630      	mov	r0, r6
 800cf90:	1a6d      	subs	r5, r5, r1
 800cf92:	4629      	mov	r1, r5
 800cf94:	f7ff ffa6 	bl	800cee4 <sbrk_aligned>
 800cf98:	3001      	adds	r0, #1
 800cf9a:	d03a      	beq.n	800d012 <_malloc_r+0xea>
 800cf9c:	6823      	ldr	r3, [r4, #0]
 800cf9e:	442b      	add	r3, r5
 800cfa0:	6023      	str	r3, [r4, #0]
 800cfa2:	f8d8 3000 	ldr.w	r3, [r8]
 800cfa6:	685a      	ldr	r2, [r3, #4]
 800cfa8:	bb62      	cbnz	r2, 800d004 <_malloc_r+0xdc>
 800cfaa:	f8c8 7000 	str.w	r7, [r8]
 800cfae:	e00f      	b.n	800cfd0 <_malloc_r+0xa8>
 800cfb0:	6822      	ldr	r2, [r4, #0]
 800cfb2:	1b52      	subs	r2, r2, r5
 800cfb4:	d420      	bmi.n	800cff8 <_malloc_r+0xd0>
 800cfb6:	2a0b      	cmp	r2, #11
 800cfb8:	d917      	bls.n	800cfea <_malloc_r+0xc2>
 800cfba:	1961      	adds	r1, r4, r5
 800cfbc:	42a3      	cmp	r3, r4
 800cfbe:	6025      	str	r5, [r4, #0]
 800cfc0:	bf18      	it	ne
 800cfc2:	6059      	strne	r1, [r3, #4]
 800cfc4:	6863      	ldr	r3, [r4, #4]
 800cfc6:	bf08      	it	eq
 800cfc8:	f8c8 1000 	streq.w	r1, [r8]
 800cfcc:	5162      	str	r2, [r4, r5]
 800cfce:	604b      	str	r3, [r1, #4]
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	f000 f841 	bl	800d058 <__malloc_unlock>
 800cfd6:	f104 000b 	add.w	r0, r4, #11
 800cfda:	1d23      	adds	r3, r4, #4
 800cfdc:	f020 0007 	bic.w	r0, r0, #7
 800cfe0:	1ac2      	subs	r2, r0, r3
 800cfe2:	bf1c      	itt	ne
 800cfe4:	1a1b      	subne	r3, r3, r0
 800cfe6:	50a3      	strne	r3, [r4, r2]
 800cfe8:	e7af      	b.n	800cf4a <_malloc_r+0x22>
 800cfea:	6862      	ldr	r2, [r4, #4]
 800cfec:	42a3      	cmp	r3, r4
 800cfee:	bf0c      	ite	eq
 800cff0:	f8c8 2000 	streq.w	r2, [r8]
 800cff4:	605a      	strne	r2, [r3, #4]
 800cff6:	e7eb      	b.n	800cfd0 <_malloc_r+0xa8>
 800cff8:	4623      	mov	r3, r4
 800cffa:	6864      	ldr	r4, [r4, #4]
 800cffc:	e7ae      	b.n	800cf5c <_malloc_r+0x34>
 800cffe:	463c      	mov	r4, r7
 800d000:	687f      	ldr	r7, [r7, #4]
 800d002:	e7b6      	b.n	800cf72 <_malloc_r+0x4a>
 800d004:	461a      	mov	r2, r3
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	42a3      	cmp	r3, r4
 800d00a:	d1fb      	bne.n	800d004 <_malloc_r+0xdc>
 800d00c:	2300      	movs	r3, #0
 800d00e:	6053      	str	r3, [r2, #4]
 800d010:	e7de      	b.n	800cfd0 <_malloc_r+0xa8>
 800d012:	230c      	movs	r3, #12
 800d014:	4630      	mov	r0, r6
 800d016:	6033      	str	r3, [r6, #0]
 800d018:	f000 f81e 	bl	800d058 <__malloc_unlock>
 800d01c:	e794      	b.n	800cf48 <_malloc_r+0x20>
 800d01e:	6005      	str	r5, [r0, #0]
 800d020:	e7d6      	b.n	800cfd0 <_malloc_r+0xa8>
 800d022:	bf00      	nop
 800d024:	20001884 	.word	0x20001884

0800d028 <__ascii_mbtowc>:
 800d028:	b082      	sub	sp, #8
 800d02a:	b901      	cbnz	r1, 800d02e <__ascii_mbtowc+0x6>
 800d02c:	a901      	add	r1, sp, #4
 800d02e:	b142      	cbz	r2, 800d042 <__ascii_mbtowc+0x1a>
 800d030:	b14b      	cbz	r3, 800d046 <__ascii_mbtowc+0x1e>
 800d032:	7813      	ldrb	r3, [r2, #0]
 800d034:	600b      	str	r3, [r1, #0]
 800d036:	7812      	ldrb	r2, [r2, #0]
 800d038:	1e10      	subs	r0, r2, #0
 800d03a:	bf18      	it	ne
 800d03c:	2001      	movne	r0, #1
 800d03e:	b002      	add	sp, #8
 800d040:	4770      	bx	lr
 800d042:	4610      	mov	r0, r2
 800d044:	e7fb      	b.n	800d03e <__ascii_mbtowc+0x16>
 800d046:	f06f 0001 	mvn.w	r0, #1
 800d04a:	e7f8      	b.n	800d03e <__ascii_mbtowc+0x16>

0800d04c <__malloc_lock>:
 800d04c:	4801      	ldr	r0, [pc, #4]	@ (800d054 <__malloc_lock+0x8>)
 800d04e:	f7ff bbb0 	b.w	800c7b2 <__retarget_lock_acquire_recursive>
 800d052:	bf00      	nop
 800d054:	2000187c 	.word	0x2000187c

0800d058 <__malloc_unlock>:
 800d058:	4801      	ldr	r0, [pc, #4]	@ (800d060 <__malloc_unlock+0x8>)
 800d05a:	f7ff bbab 	b.w	800c7b4 <__retarget_lock_release_recursive>
 800d05e:	bf00      	nop
 800d060:	2000187c 	.word	0x2000187c

0800d064 <_Balloc>:
 800d064:	b570      	push	{r4, r5, r6, lr}
 800d066:	69c6      	ldr	r6, [r0, #28]
 800d068:	4604      	mov	r4, r0
 800d06a:	460d      	mov	r5, r1
 800d06c:	b976      	cbnz	r6, 800d08c <_Balloc+0x28>
 800d06e:	2010      	movs	r0, #16
 800d070:	f001 fd5a 	bl	800eb28 <malloc>
 800d074:	4602      	mov	r2, r0
 800d076:	61e0      	str	r0, [r4, #28]
 800d078:	b920      	cbnz	r0, 800d084 <_Balloc+0x20>
 800d07a:	216b      	movs	r1, #107	@ 0x6b
 800d07c:	4b17      	ldr	r3, [pc, #92]	@ (800d0dc <_Balloc+0x78>)
 800d07e:	4818      	ldr	r0, [pc, #96]	@ (800d0e0 <_Balloc+0x7c>)
 800d080:	f000 fec2 	bl	800de08 <__assert_func>
 800d084:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d088:	6006      	str	r6, [r0, #0]
 800d08a:	60c6      	str	r6, [r0, #12]
 800d08c:	69e6      	ldr	r6, [r4, #28]
 800d08e:	68f3      	ldr	r3, [r6, #12]
 800d090:	b183      	cbz	r3, 800d0b4 <_Balloc+0x50>
 800d092:	69e3      	ldr	r3, [r4, #28]
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d09a:	b9b8      	cbnz	r0, 800d0cc <_Balloc+0x68>
 800d09c:	2101      	movs	r1, #1
 800d09e:	fa01 f605 	lsl.w	r6, r1, r5
 800d0a2:	1d72      	adds	r2, r6, #5
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	0092      	lsls	r2, r2, #2
 800d0a8:	f000 fecc 	bl	800de44 <_calloc_r>
 800d0ac:	b160      	cbz	r0, 800d0c8 <_Balloc+0x64>
 800d0ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d0b2:	e00e      	b.n	800d0d2 <_Balloc+0x6e>
 800d0b4:	2221      	movs	r2, #33	@ 0x21
 800d0b6:	2104      	movs	r1, #4
 800d0b8:	4620      	mov	r0, r4
 800d0ba:	f000 fec3 	bl	800de44 <_calloc_r>
 800d0be:	69e3      	ldr	r3, [r4, #28]
 800d0c0:	60f0      	str	r0, [r6, #12]
 800d0c2:	68db      	ldr	r3, [r3, #12]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d1e4      	bne.n	800d092 <_Balloc+0x2e>
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	bd70      	pop	{r4, r5, r6, pc}
 800d0cc:	6802      	ldr	r2, [r0, #0]
 800d0ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d0d8:	e7f7      	b.n	800d0ca <_Balloc+0x66>
 800d0da:	bf00      	nop
 800d0dc:	0800f4f3 	.word	0x0800f4f3
 800d0e0:	0800f50a 	.word	0x0800f50a

0800d0e4 <_Bfree>:
 800d0e4:	b570      	push	{r4, r5, r6, lr}
 800d0e6:	69c6      	ldr	r6, [r0, #28]
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	460c      	mov	r4, r1
 800d0ec:	b976      	cbnz	r6, 800d10c <_Bfree+0x28>
 800d0ee:	2010      	movs	r0, #16
 800d0f0:	f001 fd1a 	bl	800eb28 <malloc>
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	61e8      	str	r0, [r5, #28]
 800d0f8:	b920      	cbnz	r0, 800d104 <_Bfree+0x20>
 800d0fa:	218f      	movs	r1, #143	@ 0x8f
 800d0fc:	4b08      	ldr	r3, [pc, #32]	@ (800d120 <_Bfree+0x3c>)
 800d0fe:	4809      	ldr	r0, [pc, #36]	@ (800d124 <_Bfree+0x40>)
 800d100:	f000 fe82 	bl	800de08 <__assert_func>
 800d104:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d108:	6006      	str	r6, [r0, #0]
 800d10a:	60c6      	str	r6, [r0, #12]
 800d10c:	b13c      	cbz	r4, 800d11e <_Bfree+0x3a>
 800d10e:	69eb      	ldr	r3, [r5, #28]
 800d110:	6862      	ldr	r2, [r4, #4]
 800d112:	68db      	ldr	r3, [r3, #12]
 800d114:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d118:	6021      	str	r1, [r4, #0]
 800d11a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d11e:	bd70      	pop	{r4, r5, r6, pc}
 800d120:	0800f4f3 	.word	0x0800f4f3
 800d124:	0800f50a 	.word	0x0800f50a

0800d128 <__multadd>:
 800d128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d12c:	4607      	mov	r7, r0
 800d12e:	460c      	mov	r4, r1
 800d130:	461e      	mov	r6, r3
 800d132:	2000      	movs	r0, #0
 800d134:	690d      	ldr	r5, [r1, #16]
 800d136:	f101 0c14 	add.w	ip, r1, #20
 800d13a:	f8dc 3000 	ldr.w	r3, [ip]
 800d13e:	3001      	adds	r0, #1
 800d140:	b299      	uxth	r1, r3
 800d142:	fb02 6101 	mla	r1, r2, r1, r6
 800d146:	0c1e      	lsrs	r6, r3, #16
 800d148:	0c0b      	lsrs	r3, r1, #16
 800d14a:	fb02 3306 	mla	r3, r2, r6, r3
 800d14e:	b289      	uxth	r1, r1
 800d150:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d154:	4285      	cmp	r5, r0
 800d156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d15a:	f84c 1b04 	str.w	r1, [ip], #4
 800d15e:	dcec      	bgt.n	800d13a <__multadd+0x12>
 800d160:	b30e      	cbz	r6, 800d1a6 <__multadd+0x7e>
 800d162:	68a3      	ldr	r3, [r4, #8]
 800d164:	42ab      	cmp	r3, r5
 800d166:	dc19      	bgt.n	800d19c <__multadd+0x74>
 800d168:	6861      	ldr	r1, [r4, #4]
 800d16a:	4638      	mov	r0, r7
 800d16c:	3101      	adds	r1, #1
 800d16e:	f7ff ff79 	bl	800d064 <_Balloc>
 800d172:	4680      	mov	r8, r0
 800d174:	b928      	cbnz	r0, 800d182 <__multadd+0x5a>
 800d176:	4602      	mov	r2, r0
 800d178:	21ba      	movs	r1, #186	@ 0xba
 800d17a:	4b0c      	ldr	r3, [pc, #48]	@ (800d1ac <__multadd+0x84>)
 800d17c:	480c      	ldr	r0, [pc, #48]	@ (800d1b0 <__multadd+0x88>)
 800d17e:	f000 fe43 	bl	800de08 <__assert_func>
 800d182:	6922      	ldr	r2, [r4, #16]
 800d184:	f104 010c 	add.w	r1, r4, #12
 800d188:	3202      	adds	r2, #2
 800d18a:	0092      	lsls	r2, r2, #2
 800d18c:	300c      	adds	r0, #12
 800d18e:	f7ff fb12 	bl	800c7b6 <memcpy>
 800d192:	4621      	mov	r1, r4
 800d194:	4638      	mov	r0, r7
 800d196:	f7ff ffa5 	bl	800d0e4 <_Bfree>
 800d19a:	4644      	mov	r4, r8
 800d19c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d1a0:	3501      	adds	r5, #1
 800d1a2:	615e      	str	r6, [r3, #20]
 800d1a4:	6125      	str	r5, [r4, #16]
 800d1a6:	4620      	mov	r0, r4
 800d1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1ac:	0800f482 	.word	0x0800f482
 800d1b0:	0800f50a 	.word	0x0800f50a

0800d1b4 <__s2b>:
 800d1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1b8:	4615      	mov	r5, r2
 800d1ba:	2209      	movs	r2, #9
 800d1bc:	461f      	mov	r7, r3
 800d1be:	3308      	adds	r3, #8
 800d1c0:	460c      	mov	r4, r1
 800d1c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d1c6:	4606      	mov	r6, r0
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	2100      	movs	r1, #0
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	db09      	blt.n	800d1e4 <__s2b+0x30>
 800d1d0:	4630      	mov	r0, r6
 800d1d2:	f7ff ff47 	bl	800d064 <_Balloc>
 800d1d6:	b940      	cbnz	r0, 800d1ea <__s2b+0x36>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	21d3      	movs	r1, #211	@ 0xd3
 800d1dc:	4b18      	ldr	r3, [pc, #96]	@ (800d240 <__s2b+0x8c>)
 800d1de:	4819      	ldr	r0, [pc, #100]	@ (800d244 <__s2b+0x90>)
 800d1e0:	f000 fe12 	bl	800de08 <__assert_func>
 800d1e4:	0052      	lsls	r2, r2, #1
 800d1e6:	3101      	adds	r1, #1
 800d1e8:	e7f0      	b.n	800d1cc <__s2b+0x18>
 800d1ea:	9b08      	ldr	r3, [sp, #32]
 800d1ec:	2d09      	cmp	r5, #9
 800d1ee:	6143      	str	r3, [r0, #20]
 800d1f0:	f04f 0301 	mov.w	r3, #1
 800d1f4:	6103      	str	r3, [r0, #16]
 800d1f6:	dd16      	ble.n	800d226 <__s2b+0x72>
 800d1f8:	f104 0909 	add.w	r9, r4, #9
 800d1fc:	46c8      	mov	r8, r9
 800d1fe:	442c      	add	r4, r5
 800d200:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d204:	4601      	mov	r1, r0
 800d206:	220a      	movs	r2, #10
 800d208:	4630      	mov	r0, r6
 800d20a:	3b30      	subs	r3, #48	@ 0x30
 800d20c:	f7ff ff8c 	bl	800d128 <__multadd>
 800d210:	45a0      	cmp	r8, r4
 800d212:	d1f5      	bne.n	800d200 <__s2b+0x4c>
 800d214:	f1a5 0408 	sub.w	r4, r5, #8
 800d218:	444c      	add	r4, r9
 800d21a:	1b2d      	subs	r5, r5, r4
 800d21c:	1963      	adds	r3, r4, r5
 800d21e:	42bb      	cmp	r3, r7
 800d220:	db04      	blt.n	800d22c <__s2b+0x78>
 800d222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d226:	2509      	movs	r5, #9
 800d228:	340a      	adds	r4, #10
 800d22a:	e7f6      	b.n	800d21a <__s2b+0x66>
 800d22c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d230:	4601      	mov	r1, r0
 800d232:	220a      	movs	r2, #10
 800d234:	4630      	mov	r0, r6
 800d236:	3b30      	subs	r3, #48	@ 0x30
 800d238:	f7ff ff76 	bl	800d128 <__multadd>
 800d23c:	e7ee      	b.n	800d21c <__s2b+0x68>
 800d23e:	bf00      	nop
 800d240:	0800f482 	.word	0x0800f482
 800d244:	0800f50a 	.word	0x0800f50a

0800d248 <__hi0bits>:
 800d248:	4603      	mov	r3, r0
 800d24a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d24e:	bf3a      	itte	cc
 800d250:	0403      	lslcc	r3, r0, #16
 800d252:	2010      	movcc	r0, #16
 800d254:	2000      	movcs	r0, #0
 800d256:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d25a:	bf3c      	itt	cc
 800d25c:	021b      	lslcc	r3, r3, #8
 800d25e:	3008      	addcc	r0, #8
 800d260:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d264:	bf3c      	itt	cc
 800d266:	011b      	lslcc	r3, r3, #4
 800d268:	3004      	addcc	r0, #4
 800d26a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d26e:	bf3c      	itt	cc
 800d270:	009b      	lslcc	r3, r3, #2
 800d272:	3002      	addcc	r0, #2
 800d274:	2b00      	cmp	r3, #0
 800d276:	db05      	blt.n	800d284 <__hi0bits+0x3c>
 800d278:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d27c:	f100 0001 	add.w	r0, r0, #1
 800d280:	bf08      	it	eq
 800d282:	2020      	moveq	r0, #32
 800d284:	4770      	bx	lr

0800d286 <__lo0bits>:
 800d286:	6803      	ldr	r3, [r0, #0]
 800d288:	4602      	mov	r2, r0
 800d28a:	f013 0007 	ands.w	r0, r3, #7
 800d28e:	d00b      	beq.n	800d2a8 <__lo0bits+0x22>
 800d290:	07d9      	lsls	r1, r3, #31
 800d292:	d421      	bmi.n	800d2d8 <__lo0bits+0x52>
 800d294:	0798      	lsls	r0, r3, #30
 800d296:	bf49      	itett	mi
 800d298:	085b      	lsrmi	r3, r3, #1
 800d29a:	089b      	lsrpl	r3, r3, #2
 800d29c:	2001      	movmi	r0, #1
 800d29e:	6013      	strmi	r3, [r2, #0]
 800d2a0:	bf5c      	itt	pl
 800d2a2:	2002      	movpl	r0, #2
 800d2a4:	6013      	strpl	r3, [r2, #0]
 800d2a6:	4770      	bx	lr
 800d2a8:	b299      	uxth	r1, r3
 800d2aa:	b909      	cbnz	r1, 800d2b0 <__lo0bits+0x2a>
 800d2ac:	2010      	movs	r0, #16
 800d2ae:	0c1b      	lsrs	r3, r3, #16
 800d2b0:	b2d9      	uxtb	r1, r3
 800d2b2:	b909      	cbnz	r1, 800d2b8 <__lo0bits+0x32>
 800d2b4:	3008      	adds	r0, #8
 800d2b6:	0a1b      	lsrs	r3, r3, #8
 800d2b8:	0719      	lsls	r1, r3, #28
 800d2ba:	bf04      	itt	eq
 800d2bc:	091b      	lsreq	r3, r3, #4
 800d2be:	3004      	addeq	r0, #4
 800d2c0:	0799      	lsls	r1, r3, #30
 800d2c2:	bf04      	itt	eq
 800d2c4:	089b      	lsreq	r3, r3, #2
 800d2c6:	3002      	addeq	r0, #2
 800d2c8:	07d9      	lsls	r1, r3, #31
 800d2ca:	d403      	bmi.n	800d2d4 <__lo0bits+0x4e>
 800d2cc:	085b      	lsrs	r3, r3, #1
 800d2ce:	f100 0001 	add.w	r0, r0, #1
 800d2d2:	d003      	beq.n	800d2dc <__lo0bits+0x56>
 800d2d4:	6013      	str	r3, [r2, #0]
 800d2d6:	4770      	bx	lr
 800d2d8:	2000      	movs	r0, #0
 800d2da:	4770      	bx	lr
 800d2dc:	2020      	movs	r0, #32
 800d2de:	4770      	bx	lr

0800d2e0 <__i2b>:
 800d2e0:	b510      	push	{r4, lr}
 800d2e2:	460c      	mov	r4, r1
 800d2e4:	2101      	movs	r1, #1
 800d2e6:	f7ff febd 	bl	800d064 <_Balloc>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	b928      	cbnz	r0, 800d2fa <__i2b+0x1a>
 800d2ee:	f240 1145 	movw	r1, #325	@ 0x145
 800d2f2:	4b04      	ldr	r3, [pc, #16]	@ (800d304 <__i2b+0x24>)
 800d2f4:	4804      	ldr	r0, [pc, #16]	@ (800d308 <__i2b+0x28>)
 800d2f6:	f000 fd87 	bl	800de08 <__assert_func>
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	6144      	str	r4, [r0, #20]
 800d2fe:	6103      	str	r3, [r0, #16]
 800d300:	bd10      	pop	{r4, pc}
 800d302:	bf00      	nop
 800d304:	0800f482 	.word	0x0800f482
 800d308:	0800f50a 	.word	0x0800f50a

0800d30c <__multiply>:
 800d30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d310:	4617      	mov	r7, r2
 800d312:	690a      	ldr	r2, [r1, #16]
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	4689      	mov	r9, r1
 800d318:	429a      	cmp	r2, r3
 800d31a:	bfa2      	ittt	ge
 800d31c:	463b      	movge	r3, r7
 800d31e:	460f      	movge	r7, r1
 800d320:	4699      	movge	r9, r3
 800d322:	693d      	ldr	r5, [r7, #16]
 800d324:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	6879      	ldr	r1, [r7, #4]
 800d32c:	eb05 060a 	add.w	r6, r5, sl
 800d330:	42b3      	cmp	r3, r6
 800d332:	b085      	sub	sp, #20
 800d334:	bfb8      	it	lt
 800d336:	3101      	addlt	r1, #1
 800d338:	f7ff fe94 	bl	800d064 <_Balloc>
 800d33c:	b930      	cbnz	r0, 800d34c <__multiply+0x40>
 800d33e:	4602      	mov	r2, r0
 800d340:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d344:	4b40      	ldr	r3, [pc, #256]	@ (800d448 <__multiply+0x13c>)
 800d346:	4841      	ldr	r0, [pc, #260]	@ (800d44c <__multiply+0x140>)
 800d348:	f000 fd5e 	bl	800de08 <__assert_func>
 800d34c:	f100 0414 	add.w	r4, r0, #20
 800d350:	4623      	mov	r3, r4
 800d352:	2200      	movs	r2, #0
 800d354:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d358:	4573      	cmp	r3, lr
 800d35a:	d320      	bcc.n	800d39e <__multiply+0x92>
 800d35c:	f107 0814 	add.w	r8, r7, #20
 800d360:	f109 0114 	add.w	r1, r9, #20
 800d364:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d368:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d36c:	9302      	str	r3, [sp, #8]
 800d36e:	1beb      	subs	r3, r5, r7
 800d370:	3b15      	subs	r3, #21
 800d372:	f023 0303 	bic.w	r3, r3, #3
 800d376:	3304      	adds	r3, #4
 800d378:	3715      	adds	r7, #21
 800d37a:	42bd      	cmp	r5, r7
 800d37c:	bf38      	it	cc
 800d37e:	2304      	movcc	r3, #4
 800d380:	9301      	str	r3, [sp, #4]
 800d382:	9b02      	ldr	r3, [sp, #8]
 800d384:	9103      	str	r1, [sp, #12]
 800d386:	428b      	cmp	r3, r1
 800d388:	d80c      	bhi.n	800d3a4 <__multiply+0x98>
 800d38a:	2e00      	cmp	r6, #0
 800d38c:	dd03      	ble.n	800d396 <__multiply+0x8a>
 800d38e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d392:	2b00      	cmp	r3, #0
 800d394:	d055      	beq.n	800d442 <__multiply+0x136>
 800d396:	6106      	str	r6, [r0, #16]
 800d398:	b005      	add	sp, #20
 800d39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d39e:	f843 2b04 	str.w	r2, [r3], #4
 800d3a2:	e7d9      	b.n	800d358 <__multiply+0x4c>
 800d3a4:	f8b1 a000 	ldrh.w	sl, [r1]
 800d3a8:	f1ba 0f00 	cmp.w	sl, #0
 800d3ac:	d01f      	beq.n	800d3ee <__multiply+0xe2>
 800d3ae:	46c4      	mov	ip, r8
 800d3b0:	46a1      	mov	r9, r4
 800d3b2:	2700      	movs	r7, #0
 800d3b4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d3b8:	f8d9 3000 	ldr.w	r3, [r9]
 800d3bc:	fa1f fb82 	uxth.w	fp, r2
 800d3c0:	b29b      	uxth	r3, r3
 800d3c2:	fb0a 330b 	mla	r3, sl, fp, r3
 800d3c6:	443b      	add	r3, r7
 800d3c8:	f8d9 7000 	ldr.w	r7, [r9]
 800d3cc:	0c12      	lsrs	r2, r2, #16
 800d3ce:	0c3f      	lsrs	r7, r7, #16
 800d3d0:	fb0a 7202 	mla	r2, sl, r2, r7
 800d3d4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d3d8:	b29b      	uxth	r3, r3
 800d3da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d3de:	4565      	cmp	r5, ip
 800d3e0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d3e4:	f849 3b04 	str.w	r3, [r9], #4
 800d3e8:	d8e4      	bhi.n	800d3b4 <__multiply+0xa8>
 800d3ea:	9b01      	ldr	r3, [sp, #4]
 800d3ec:	50e7      	str	r7, [r4, r3]
 800d3ee:	9b03      	ldr	r3, [sp, #12]
 800d3f0:	3104      	adds	r1, #4
 800d3f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d3f6:	f1b9 0f00 	cmp.w	r9, #0
 800d3fa:	d020      	beq.n	800d43e <__multiply+0x132>
 800d3fc:	4647      	mov	r7, r8
 800d3fe:	46a4      	mov	ip, r4
 800d400:	f04f 0a00 	mov.w	sl, #0
 800d404:	6823      	ldr	r3, [r4, #0]
 800d406:	f8b7 b000 	ldrh.w	fp, [r7]
 800d40a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d40e:	b29b      	uxth	r3, r3
 800d410:	fb09 220b 	mla	r2, r9, fp, r2
 800d414:	4452      	add	r2, sl
 800d416:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d41a:	f84c 3b04 	str.w	r3, [ip], #4
 800d41e:	f857 3b04 	ldr.w	r3, [r7], #4
 800d422:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d426:	f8bc 3000 	ldrh.w	r3, [ip]
 800d42a:	42bd      	cmp	r5, r7
 800d42c:	fb09 330a 	mla	r3, r9, sl, r3
 800d430:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d434:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d438:	d8e5      	bhi.n	800d406 <__multiply+0xfa>
 800d43a:	9a01      	ldr	r2, [sp, #4]
 800d43c:	50a3      	str	r3, [r4, r2]
 800d43e:	3404      	adds	r4, #4
 800d440:	e79f      	b.n	800d382 <__multiply+0x76>
 800d442:	3e01      	subs	r6, #1
 800d444:	e7a1      	b.n	800d38a <__multiply+0x7e>
 800d446:	bf00      	nop
 800d448:	0800f482 	.word	0x0800f482
 800d44c:	0800f50a 	.word	0x0800f50a

0800d450 <__pow5mult>:
 800d450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d454:	4615      	mov	r5, r2
 800d456:	f012 0203 	ands.w	r2, r2, #3
 800d45a:	4607      	mov	r7, r0
 800d45c:	460e      	mov	r6, r1
 800d45e:	d007      	beq.n	800d470 <__pow5mult+0x20>
 800d460:	4c25      	ldr	r4, [pc, #148]	@ (800d4f8 <__pow5mult+0xa8>)
 800d462:	3a01      	subs	r2, #1
 800d464:	2300      	movs	r3, #0
 800d466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d46a:	f7ff fe5d 	bl	800d128 <__multadd>
 800d46e:	4606      	mov	r6, r0
 800d470:	10ad      	asrs	r5, r5, #2
 800d472:	d03d      	beq.n	800d4f0 <__pow5mult+0xa0>
 800d474:	69fc      	ldr	r4, [r7, #28]
 800d476:	b97c      	cbnz	r4, 800d498 <__pow5mult+0x48>
 800d478:	2010      	movs	r0, #16
 800d47a:	f001 fb55 	bl	800eb28 <malloc>
 800d47e:	4602      	mov	r2, r0
 800d480:	61f8      	str	r0, [r7, #28]
 800d482:	b928      	cbnz	r0, 800d490 <__pow5mult+0x40>
 800d484:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d488:	4b1c      	ldr	r3, [pc, #112]	@ (800d4fc <__pow5mult+0xac>)
 800d48a:	481d      	ldr	r0, [pc, #116]	@ (800d500 <__pow5mult+0xb0>)
 800d48c:	f000 fcbc 	bl	800de08 <__assert_func>
 800d490:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d494:	6004      	str	r4, [r0, #0]
 800d496:	60c4      	str	r4, [r0, #12]
 800d498:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d49c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d4a0:	b94c      	cbnz	r4, 800d4b6 <__pow5mult+0x66>
 800d4a2:	f240 2171 	movw	r1, #625	@ 0x271
 800d4a6:	4638      	mov	r0, r7
 800d4a8:	f7ff ff1a 	bl	800d2e0 <__i2b>
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	f8c8 0008 	str.w	r0, [r8, #8]
 800d4b4:	6003      	str	r3, [r0, #0]
 800d4b6:	f04f 0900 	mov.w	r9, #0
 800d4ba:	07eb      	lsls	r3, r5, #31
 800d4bc:	d50a      	bpl.n	800d4d4 <__pow5mult+0x84>
 800d4be:	4631      	mov	r1, r6
 800d4c0:	4622      	mov	r2, r4
 800d4c2:	4638      	mov	r0, r7
 800d4c4:	f7ff ff22 	bl	800d30c <__multiply>
 800d4c8:	4680      	mov	r8, r0
 800d4ca:	4631      	mov	r1, r6
 800d4cc:	4638      	mov	r0, r7
 800d4ce:	f7ff fe09 	bl	800d0e4 <_Bfree>
 800d4d2:	4646      	mov	r6, r8
 800d4d4:	106d      	asrs	r5, r5, #1
 800d4d6:	d00b      	beq.n	800d4f0 <__pow5mult+0xa0>
 800d4d8:	6820      	ldr	r0, [r4, #0]
 800d4da:	b938      	cbnz	r0, 800d4ec <__pow5mult+0x9c>
 800d4dc:	4622      	mov	r2, r4
 800d4de:	4621      	mov	r1, r4
 800d4e0:	4638      	mov	r0, r7
 800d4e2:	f7ff ff13 	bl	800d30c <__multiply>
 800d4e6:	6020      	str	r0, [r4, #0]
 800d4e8:	f8c0 9000 	str.w	r9, [r0]
 800d4ec:	4604      	mov	r4, r0
 800d4ee:	e7e4      	b.n	800d4ba <__pow5mult+0x6a>
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4f6:	bf00      	nop
 800d4f8:	0800f690 	.word	0x0800f690
 800d4fc:	0800f4f3 	.word	0x0800f4f3
 800d500:	0800f50a 	.word	0x0800f50a

0800d504 <__lshift>:
 800d504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d508:	460c      	mov	r4, r1
 800d50a:	4607      	mov	r7, r0
 800d50c:	4691      	mov	r9, r2
 800d50e:	6923      	ldr	r3, [r4, #16]
 800d510:	6849      	ldr	r1, [r1, #4]
 800d512:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d516:	68a3      	ldr	r3, [r4, #8]
 800d518:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d51c:	f108 0601 	add.w	r6, r8, #1
 800d520:	42b3      	cmp	r3, r6
 800d522:	db0b      	blt.n	800d53c <__lshift+0x38>
 800d524:	4638      	mov	r0, r7
 800d526:	f7ff fd9d 	bl	800d064 <_Balloc>
 800d52a:	4605      	mov	r5, r0
 800d52c:	b948      	cbnz	r0, 800d542 <__lshift+0x3e>
 800d52e:	4602      	mov	r2, r0
 800d530:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d534:	4b27      	ldr	r3, [pc, #156]	@ (800d5d4 <__lshift+0xd0>)
 800d536:	4828      	ldr	r0, [pc, #160]	@ (800d5d8 <__lshift+0xd4>)
 800d538:	f000 fc66 	bl	800de08 <__assert_func>
 800d53c:	3101      	adds	r1, #1
 800d53e:	005b      	lsls	r3, r3, #1
 800d540:	e7ee      	b.n	800d520 <__lshift+0x1c>
 800d542:	2300      	movs	r3, #0
 800d544:	f100 0114 	add.w	r1, r0, #20
 800d548:	f100 0210 	add.w	r2, r0, #16
 800d54c:	4618      	mov	r0, r3
 800d54e:	4553      	cmp	r3, sl
 800d550:	db33      	blt.n	800d5ba <__lshift+0xb6>
 800d552:	6920      	ldr	r0, [r4, #16]
 800d554:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d558:	f104 0314 	add.w	r3, r4, #20
 800d55c:	f019 091f 	ands.w	r9, r9, #31
 800d560:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d564:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d568:	d02b      	beq.n	800d5c2 <__lshift+0xbe>
 800d56a:	468a      	mov	sl, r1
 800d56c:	2200      	movs	r2, #0
 800d56e:	f1c9 0e20 	rsb	lr, r9, #32
 800d572:	6818      	ldr	r0, [r3, #0]
 800d574:	fa00 f009 	lsl.w	r0, r0, r9
 800d578:	4310      	orrs	r0, r2
 800d57a:	f84a 0b04 	str.w	r0, [sl], #4
 800d57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d582:	459c      	cmp	ip, r3
 800d584:	fa22 f20e 	lsr.w	r2, r2, lr
 800d588:	d8f3      	bhi.n	800d572 <__lshift+0x6e>
 800d58a:	ebac 0304 	sub.w	r3, ip, r4
 800d58e:	3b15      	subs	r3, #21
 800d590:	f023 0303 	bic.w	r3, r3, #3
 800d594:	3304      	adds	r3, #4
 800d596:	f104 0015 	add.w	r0, r4, #21
 800d59a:	4560      	cmp	r0, ip
 800d59c:	bf88      	it	hi
 800d59e:	2304      	movhi	r3, #4
 800d5a0:	50ca      	str	r2, [r1, r3]
 800d5a2:	b10a      	cbz	r2, 800d5a8 <__lshift+0xa4>
 800d5a4:	f108 0602 	add.w	r6, r8, #2
 800d5a8:	3e01      	subs	r6, #1
 800d5aa:	4638      	mov	r0, r7
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	612e      	str	r6, [r5, #16]
 800d5b0:	f7ff fd98 	bl	800d0e4 <_Bfree>
 800d5b4:	4628      	mov	r0, r5
 800d5b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800d5be:	3301      	adds	r3, #1
 800d5c0:	e7c5      	b.n	800d54e <__lshift+0x4a>
 800d5c2:	3904      	subs	r1, #4
 800d5c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5c8:	459c      	cmp	ip, r3
 800d5ca:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5ce:	d8f9      	bhi.n	800d5c4 <__lshift+0xc0>
 800d5d0:	e7ea      	b.n	800d5a8 <__lshift+0xa4>
 800d5d2:	bf00      	nop
 800d5d4:	0800f482 	.word	0x0800f482
 800d5d8:	0800f50a 	.word	0x0800f50a

0800d5dc <__mcmp>:
 800d5dc:	4603      	mov	r3, r0
 800d5de:	690a      	ldr	r2, [r1, #16]
 800d5e0:	6900      	ldr	r0, [r0, #16]
 800d5e2:	b530      	push	{r4, r5, lr}
 800d5e4:	1a80      	subs	r0, r0, r2
 800d5e6:	d10e      	bne.n	800d606 <__mcmp+0x2a>
 800d5e8:	3314      	adds	r3, #20
 800d5ea:	3114      	adds	r1, #20
 800d5ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d5f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d5f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d5f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d5fc:	4295      	cmp	r5, r2
 800d5fe:	d003      	beq.n	800d608 <__mcmp+0x2c>
 800d600:	d205      	bcs.n	800d60e <__mcmp+0x32>
 800d602:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d606:	bd30      	pop	{r4, r5, pc}
 800d608:	42a3      	cmp	r3, r4
 800d60a:	d3f3      	bcc.n	800d5f4 <__mcmp+0x18>
 800d60c:	e7fb      	b.n	800d606 <__mcmp+0x2a>
 800d60e:	2001      	movs	r0, #1
 800d610:	e7f9      	b.n	800d606 <__mcmp+0x2a>
	...

0800d614 <__mdiff>:
 800d614:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d618:	4689      	mov	r9, r1
 800d61a:	4606      	mov	r6, r0
 800d61c:	4611      	mov	r1, r2
 800d61e:	4648      	mov	r0, r9
 800d620:	4614      	mov	r4, r2
 800d622:	f7ff ffdb 	bl	800d5dc <__mcmp>
 800d626:	1e05      	subs	r5, r0, #0
 800d628:	d112      	bne.n	800d650 <__mdiff+0x3c>
 800d62a:	4629      	mov	r1, r5
 800d62c:	4630      	mov	r0, r6
 800d62e:	f7ff fd19 	bl	800d064 <_Balloc>
 800d632:	4602      	mov	r2, r0
 800d634:	b928      	cbnz	r0, 800d642 <__mdiff+0x2e>
 800d636:	f240 2137 	movw	r1, #567	@ 0x237
 800d63a:	4b3e      	ldr	r3, [pc, #248]	@ (800d734 <__mdiff+0x120>)
 800d63c:	483e      	ldr	r0, [pc, #248]	@ (800d738 <__mdiff+0x124>)
 800d63e:	f000 fbe3 	bl	800de08 <__assert_func>
 800d642:	2301      	movs	r3, #1
 800d644:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d648:	4610      	mov	r0, r2
 800d64a:	b003      	add	sp, #12
 800d64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d650:	bfbc      	itt	lt
 800d652:	464b      	movlt	r3, r9
 800d654:	46a1      	movlt	r9, r4
 800d656:	4630      	mov	r0, r6
 800d658:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d65c:	bfba      	itte	lt
 800d65e:	461c      	movlt	r4, r3
 800d660:	2501      	movlt	r5, #1
 800d662:	2500      	movge	r5, #0
 800d664:	f7ff fcfe 	bl	800d064 <_Balloc>
 800d668:	4602      	mov	r2, r0
 800d66a:	b918      	cbnz	r0, 800d674 <__mdiff+0x60>
 800d66c:	f240 2145 	movw	r1, #581	@ 0x245
 800d670:	4b30      	ldr	r3, [pc, #192]	@ (800d734 <__mdiff+0x120>)
 800d672:	e7e3      	b.n	800d63c <__mdiff+0x28>
 800d674:	f100 0b14 	add.w	fp, r0, #20
 800d678:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d67c:	f109 0310 	add.w	r3, r9, #16
 800d680:	60c5      	str	r5, [r0, #12]
 800d682:	f04f 0c00 	mov.w	ip, #0
 800d686:	f109 0514 	add.w	r5, r9, #20
 800d68a:	46d9      	mov	r9, fp
 800d68c:	6926      	ldr	r6, [r4, #16]
 800d68e:	f104 0e14 	add.w	lr, r4, #20
 800d692:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d696:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d69a:	9301      	str	r3, [sp, #4]
 800d69c:	9b01      	ldr	r3, [sp, #4]
 800d69e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d6a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d6a6:	b281      	uxth	r1, r0
 800d6a8:	9301      	str	r3, [sp, #4]
 800d6aa:	fa1f f38a 	uxth.w	r3, sl
 800d6ae:	1a5b      	subs	r3, r3, r1
 800d6b0:	0c00      	lsrs	r0, r0, #16
 800d6b2:	4463      	add	r3, ip
 800d6b4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d6b8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d6bc:	b29b      	uxth	r3, r3
 800d6be:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d6c2:	4576      	cmp	r6, lr
 800d6c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d6c8:	f849 3b04 	str.w	r3, [r9], #4
 800d6cc:	d8e6      	bhi.n	800d69c <__mdiff+0x88>
 800d6ce:	1b33      	subs	r3, r6, r4
 800d6d0:	3b15      	subs	r3, #21
 800d6d2:	f023 0303 	bic.w	r3, r3, #3
 800d6d6:	3415      	adds	r4, #21
 800d6d8:	3304      	adds	r3, #4
 800d6da:	42a6      	cmp	r6, r4
 800d6dc:	bf38      	it	cc
 800d6de:	2304      	movcc	r3, #4
 800d6e0:	441d      	add	r5, r3
 800d6e2:	445b      	add	r3, fp
 800d6e4:	461e      	mov	r6, r3
 800d6e6:	462c      	mov	r4, r5
 800d6e8:	4544      	cmp	r4, r8
 800d6ea:	d30e      	bcc.n	800d70a <__mdiff+0xf6>
 800d6ec:	f108 0103 	add.w	r1, r8, #3
 800d6f0:	1b49      	subs	r1, r1, r5
 800d6f2:	f021 0103 	bic.w	r1, r1, #3
 800d6f6:	3d03      	subs	r5, #3
 800d6f8:	45a8      	cmp	r8, r5
 800d6fa:	bf38      	it	cc
 800d6fc:	2100      	movcc	r1, #0
 800d6fe:	440b      	add	r3, r1
 800d700:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d704:	b199      	cbz	r1, 800d72e <__mdiff+0x11a>
 800d706:	6117      	str	r7, [r2, #16]
 800d708:	e79e      	b.n	800d648 <__mdiff+0x34>
 800d70a:	46e6      	mov	lr, ip
 800d70c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d710:	fa1f fc81 	uxth.w	ip, r1
 800d714:	44f4      	add	ip, lr
 800d716:	0c08      	lsrs	r0, r1, #16
 800d718:	4471      	add	r1, lr
 800d71a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d71e:	b289      	uxth	r1, r1
 800d720:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d724:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d728:	f846 1b04 	str.w	r1, [r6], #4
 800d72c:	e7dc      	b.n	800d6e8 <__mdiff+0xd4>
 800d72e:	3f01      	subs	r7, #1
 800d730:	e7e6      	b.n	800d700 <__mdiff+0xec>
 800d732:	bf00      	nop
 800d734:	0800f482 	.word	0x0800f482
 800d738:	0800f50a 	.word	0x0800f50a

0800d73c <__ulp>:
 800d73c:	4b0e      	ldr	r3, [pc, #56]	@ (800d778 <__ulp+0x3c>)
 800d73e:	400b      	ands	r3, r1
 800d740:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d744:	2b00      	cmp	r3, #0
 800d746:	dc08      	bgt.n	800d75a <__ulp+0x1e>
 800d748:	425b      	negs	r3, r3
 800d74a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d74e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d752:	da04      	bge.n	800d75e <__ulp+0x22>
 800d754:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d758:	4113      	asrs	r3, r2
 800d75a:	2200      	movs	r2, #0
 800d75c:	e008      	b.n	800d770 <__ulp+0x34>
 800d75e:	f1a2 0314 	sub.w	r3, r2, #20
 800d762:	2b1e      	cmp	r3, #30
 800d764:	bfd6      	itet	le
 800d766:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d76a:	2201      	movgt	r2, #1
 800d76c:	40da      	lsrle	r2, r3
 800d76e:	2300      	movs	r3, #0
 800d770:	4619      	mov	r1, r3
 800d772:	4610      	mov	r0, r2
 800d774:	4770      	bx	lr
 800d776:	bf00      	nop
 800d778:	7ff00000 	.word	0x7ff00000

0800d77c <__b2d>:
 800d77c:	6902      	ldr	r2, [r0, #16]
 800d77e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d780:	f100 0614 	add.w	r6, r0, #20
 800d784:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800d788:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800d78c:	4f1e      	ldr	r7, [pc, #120]	@ (800d808 <__b2d+0x8c>)
 800d78e:	4620      	mov	r0, r4
 800d790:	f7ff fd5a 	bl	800d248 <__hi0bits>
 800d794:	4603      	mov	r3, r0
 800d796:	f1c0 0020 	rsb	r0, r0, #32
 800d79a:	2b0a      	cmp	r3, #10
 800d79c:	f1a2 0504 	sub.w	r5, r2, #4
 800d7a0:	6008      	str	r0, [r1, #0]
 800d7a2:	dc12      	bgt.n	800d7ca <__b2d+0x4e>
 800d7a4:	42ae      	cmp	r6, r5
 800d7a6:	bf2c      	ite	cs
 800d7a8:	2200      	movcs	r2, #0
 800d7aa:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800d7ae:	f1c3 0c0b 	rsb	ip, r3, #11
 800d7b2:	3315      	adds	r3, #21
 800d7b4:	fa24 fe0c 	lsr.w	lr, r4, ip
 800d7b8:	fa04 f303 	lsl.w	r3, r4, r3
 800d7bc:	fa22 f20c 	lsr.w	r2, r2, ip
 800d7c0:	ea4e 0107 	orr.w	r1, lr, r7
 800d7c4:	431a      	orrs	r2, r3
 800d7c6:	4610      	mov	r0, r2
 800d7c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7ca:	42ae      	cmp	r6, r5
 800d7cc:	bf36      	itet	cc
 800d7ce:	f1a2 0508 	subcc.w	r5, r2, #8
 800d7d2:	2200      	movcs	r2, #0
 800d7d4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800d7d8:	3b0b      	subs	r3, #11
 800d7da:	d012      	beq.n	800d802 <__b2d+0x86>
 800d7dc:	f1c3 0720 	rsb	r7, r3, #32
 800d7e0:	fa22 f107 	lsr.w	r1, r2, r7
 800d7e4:	409c      	lsls	r4, r3
 800d7e6:	430c      	orrs	r4, r1
 800d7e8:	42b5      	cmp	r5, r6
 800d7ea:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800d7ee:	bf94      	ite	ls
 800d7f0:	2400      	movls	r4, #0
 800d7f2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800d7f6:	409a      	lsls	r2, r3
 800d7f8:	40fc      	lsrs	r4, r7
 800d7fa:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d7fe:	4322      	orrs	r2, r4
 800d800:	e7e1      	b.n	800d7c6 <__b2d+0x4a>
 800d802:	ea44 0107 	orr.w	r1, r4, r7
 800d806:	e7de      	b.n	800d7c6 <__b2d+0x4a>
 800d808:	3ff00000 	.word	0x3ff00000

0800d80c <__d2b>:
 800d80c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800d810:	2101      	movs	r1, #1
 800d812:	4690      	mov	r8, r2
 800d814:	4699      	mov	r9, r3
 800d816:	9e08      	ldr	r6, [sp, #32]
 800d818:	f7ff fc24 	bl	800d064 <_Balloc>
 800d81c:	4604      	mov	r4, r0
 800d81e:	b930      	cbnz	r0, 800d82e <__d2b+0x22>
 800d820:	4602      	mov	r2, r0
 800d822:	f240 310f 	movw	r1, #783	@ 0x30f
 800d826:	4b23      	ldr	r3, [pc, #140]	@ (800d8b4 <__d2b+0xa8>)
 800d828:	4823      	ldr	r0, [pc, #140]	@ (800d8b8 <__d2b+0xac>)
 800d82a:	f000 faed 	bl	800de08 <__assert_func>
 800d82e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d832:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d836:	b10d      	cbz	r5, 800d83c <__d2b+0x30>
 800d838:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d83c:	9301      	str	r3, [sp, #4]
 800d83e:	f1b8 0300 	subs.w	r3, r8, #0
 800d842:	d024      	beq.n	800d88e <__d2b+0x82>
 800d844:	4668      	mov	r0, sp
 800d846:	9300      	str	r3, [sp, #0]
 800d848:	f7ff fd1d 	bl	800d286 <__lo0bits>
 800d84c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d850:	b1d8      	cbz	r0, 800d88a <__d2b+0x7e>
 800d852:	f1c0 0320 	rsb	r3, r0, #32
 800d856:	fa02 f303 	lsl.w	r3, r2, r3
 800d85a:	430b      	orrs	r3, r1
 800d85c:	40c2      	lsrs	r2, r0
 800d85e:	6163      	str	r3, [r4, #20]
 800d860:	9201      	str	r2, [sp, #4]
 800d862:	9b01      	ldr	r3, [sp, #4]
 800d864:	2b00      	cmp	r3, #0
 800d866:	bf0c      	ite	eq
 800d868:	2201      	moveq	r2, #1
 800d86a:	2202      	movne	r2, #2
 800d86c:	61a3      	str	r3, [r4, #24]
 800d86e:	6122      	str	r2, [r4, #16]
 800d870:	b1ad      	cbz	r5, 800d89e <__d2b+0x92>
 800d872:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d876:	4405      	add	r5, r0
 800d878:	6035      	str	r5, [r6, #0]
 800d87a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d880:	6018      	str	r0, [r3, #0]
 800d882:	4620      	mov	r0, r4
 800d884:	b002      	add	sp, #8
 800d886:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800d88a:	6161      	str	r1, [r4, #20]
 800d88c:	e7e9      	b.n	800d862 <__d2b+0x56>
 800d88e:	a801      	add	r0, sp, #4
 800d890:	f7ff fcf9 	bl	800d286 <__lo0bits>
 800d894:	9b01      	ldr	r3, [sp, #4]
 800d896:	2201      	movs	r2, #1
 800d898:	6163      	str	r3, [r4, #20]
 800d89a:	3020      	adds	r0, #32
 800d89c:	e7e7      	b.n	800d86e <__d2b+0x62>
 800d89e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d8a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d8a6:	6030      	str	r0, [r6, #0]
 800d8a8:	6918      	ldr	r0, [r3, #16]
 800d8aa:	f7ff fccd 	bl	800d248 <__hi0bits>
 800d8ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8b2:	e7e4      	b.n	800d87e <__d2b+0x72>
 800d8b4:	0800f482 	.word	0x0800f482
 800d8b8:	0800f50a 	.word	0x0800f50a

0800d8bc <__ratio>:
 800d8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c0:	b085      	sub	sp, #20
 800d8c2:	e9cd 1000 	strd	r1, r0, [sp]
 800d8c6:	a902      	add	r1, sp, #8
 800d8c8:	f7ff ff58 	bl	800d77c <__b2d>
 800d8cc:	468b      	mov	fp, r1
 800d8ce:	4606      	mov	r6, r0
 800d8d0:	460f      	mov	r7, r1
 800d8d2:	9800      	ldr	r0, [sp, #0]
 800d8d4:	a903      	add	r1, sp, #12
 800d8d6:	f7ff ff51 	bl	800d77c <__b2d>
 800d8da:	460d      	mov	r5, r1
 800d8dc:	9b01      	ldr	r3, [sp, #4]
 800d8de:	4689      	mov	r9, r1
 800d8e0:	6919      	ldr	r1, [r3, #16]
 800d8e2:	9b00      	ldr	r3, [sp, #0]
 800d8e4:	4604      	mov	r4, r0
 800d8e6:	691b      	ldr	r3, [r3, #16]
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	1ac9      	subs	r1, r1, r3
 800d8ec:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d8f0:	1a9b      	subs	r3, r3, r2
 800d8f2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	bfcd      	iteet	gt
 800d8fa:	463a      	movgt	r2, r7
 800d8fc:	462a      	movle	r2, r5
 800d8fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d902:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d906:	bfd8      	it	le
 800d908:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d90c:	464b      	mov	r3, r9
 800d90e:	4622      	mov	r2, r4
 800d910:	4659      	mov	r1, fp
 800d912:	f7f2 ff0b 	bl	800072c <__aeabi_ddiv>
 800d916:	b005      	add	sp, #20
 800d918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d91c <_mprec_log10>:
 800d91c:	2817      	cmp	r0, #23
 800d91e:	b5d0      	push	{r4, r6, r7, lr}
 800d920:	4604      	mov	r4, r0
 800d922:	dc05      	bgt.n	800d930 <_mprec_log10+0x14>
 800d924:	4b08      	ldr	r3, [pc, #32]	@ (800d948 <_mprec_log10+0x2c>)
 800d926:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800d92a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d92e:	bdd0      	pop	{r4, r6, r7, pc}
 800d930:	2000      	movs	r0, #0
 800d932:	2600      	movs	r6, #0
 800d934:	4905      	ldr	r1, [pc, #20]	@ (800d94c <_mprec_log10+0x30>)
 800d936:	4f06      	ldr	r7, [pc, #24]	@ (800d950 <_mprec_log10+0x34>)
 800d938:	4632      	mov	r2, r6
 800d93a:	463b      	mov	r3, r7
 800d93c:	f7f2 fdcc 	bl	80004d8 <__aeabi_dmul>
 800d940:	3c01      	subs	r4, #1
 800d942:	d1f9      	bne.n	800d938 <_mprec_log10+0x1c>
 800d944:	e7f3      	b.n	800d92e <_mprec_log10+0x12>
 800d946:	bf00      	nop
 800d948:	0800f6c8 	.word	0x0800f6c8
 800d94c:	3ff00000 	.word	0x3ff00000
 800d950:	40240000 	.word	0x40240000

0800d954 <__copybits>:
 800d954:	3901      	subs	r1, #1
 800d956:	b570      	push	{r4, r5, r6, lr}
 800d958:	1149      	asrs	r1, r1, #5
 800d95a:	6914      	ldr	r4, [r2, #16]
 800d95c:	3101      	adds	r1, #1
 800d95e:	f102 0314 	add.w	r3, r2, #20
 800d962:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d966:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d96a:	1f05      	subs	r5, r0, #4
 800d96c:	42a3      	cmp	r3, r4
 800d96e:	d30c      	bcc.n	800d98a <__copybits+0x36>
 800d970:	1aa3      	subs	r3, r4, r2
 800d972:	3b11      	subs	r3, #17
 800d974:	f023 0303 	bic.w	r3, r3, #3
 800d978:	3211      	adds	r2, #17
 800d97a:	42a2      	cmp	r2, r4
 800d97c:	bf88      	it	hi
 800d97e:	2300      	movhi	r3, #0
 800d980:	4418      	add	r0, r3
 800d982:	2300      	movs	r3, #0
 800d984:	4288      	cmp	r0, r1
 800d986:	d305      	bcc.n	800d994 <__copybits+0x40>
 800d988:	bd70      	pop	{r4, r5, r6, pc}
 800d98a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d98e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d992:	e7eb      	b.n	800d96c <__copybits+0x18>
 800d994:	f840 3b04 	str.w	r3, [r0], #4
 800d998:	e7f4      	b.n	800d984 <__copybits+0x30>

0800d99a <__any_on>:
 800d99a:	f100 0214 	add.w	r2, r0, #20
 800d99e:	6900      	ldr	r0, [r0, #16]
 800d9a0:	114b      	asrs	r3, r1, #5
 800d9a2:	4298      	cmp	r0, r3
 800d9a4:	b510      	push	{r4, lr}
 800d9a6:	db11      	blt.n	800d9cc <__any_on+0x32>
 800d9a8:	dd0a      	ble.n	800d9c0 <__any_on+0x26>
 800d9aa:	f011 011f 	ands.w	r1, r1, #31
 800d9ae:	d007      	beq.n	800d9c0 <__any_on+0x26>
 800d9b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d9b4:	fa24 f001 	lsr.w	r0, r4, r1
 800d9b8:	fa00 f101 	lsl.w	r1, r0, r1
 800d9bc:	428c      	cmp	r4, r1
 800d9be:	d10b      	bne.n	800d9d8 <__any_on+0x3e>
 800d9c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d803      	bhi.n	800d9d0 <__any_on+0x36>
 800d9c8:	2000      	movs	r0, #0
 800d9ca:	bd10      	pop	{r4, pc}
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	e7f7      	b.n	800d9c0 <__any_on+0x26>
 800d9d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9d4:	2900      	cmp	r1, #0
 800d9d6:	d0f5      	beq.n	800d9c4 <__any_on+0x2a>
 800d9d8:	2001      	movs	r0, #1
 800d9da:	e7f6      	b.n	800d9ca <__any_on+0x30>

0800d9dc <__ascii_wctomb>:
 800d9dc:	4603      	mov	r3, r0
 800d9de:	4608      	mov	r0, r1
 800d9e0:	b141      	cbz	r1, 800d9f4 <__ascii_wctomb+0x18>
 800d9e2:	2aff      	cmp	r2, #255	@ 0xff
 800d9e4:	d904      	bls.n	800d9f0 <__ascii_wctomb+0x14>
 800d9e6:	228a      	movs	r2, #138	@ 0x8a
 800d9e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9ec:	601a      	str	r2, [r3, #0]
 800d9ee:	4770      	bx	lr
 800d9f0:	2001      	movs	r0, #1
 800d9f2:	700a      	strb	r2, [r1, #0]
 800d9f4:	4770      	bx	lr

0800d9f6 <print_e>:
 800d9f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9f8:	b08b      	sub	sp, #44	@ 0x2c
 800d9fa:	460d      	mov	r5, r1
 800d9fc:	a908      	add	r1, sp, #32
 800d9fe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800da00:	9104      	str	r1, [sp, #16]
 800da02:	a907      	add	r1, sp, #28
 800da04:	9103      	str	r1, [sp, #12]
 800da06:	a909      	add	r1, sp, #36	@ 0x24
 800da08:	9102      	str	r1, [sp, #8]
 800da0a:	1c71      	adds	r1, r6, #1
 800da0c:	9101      	str	r1, [sp, #4]
 800da0e:	2102      	movs	r1, #2
 800da10:	9100      	str	r1, [sp, #0]
 800da12:	f89d 7044 	ldrb.w	r7, [sp, #68]	@ 0x44
 800da16:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 800da18:	f000 fab2 	bl	800df80 <_dtoa_r>
 800da1c:	f242 730f 	movw	r3, #9999	@ 0x270f
 800da20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da22:	4601      	mov	r1, r0
 800da24:	429a      	cmp	r2, r3
 800da26:	d104      	bne.n	800da32 <print_e+0x3c>
 800da28:	4628      	mov	r0, r5
 800da2a:	f000 f9e5 	bl	800ddf8 <strcpy>
 800da2e:	b00b      	add	sp, #44	@ 0x2c
 800da30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da32:	462b      	mov	r3, r5
 800da34:	7800      	ldrb	r0, [r0, #0]
 800da36:	2e00      	cmp	r6, #0
 800da38:	f803 0b01 	strb.w	r0, [r3], #1
 800da3c:	bfc8      	it	gt
 800da3e:	2401      	movgt	r4, #1
 800da40:	202e      	movs	r0, #46	@ 0x2e
 800da42:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800da46:	b10d      	cbz	r5, 800da4c <print_e+0x56>
 800da48:	2e00      	cmp	r6, #0
 800da4a:	dc29      	bgt.n	800daa0 <print_e+0xaa>
 800da4c:	2f67      	cmp	r7, #103	@ 0x67
 800da4e:	d038      	beq.n	800dac2 <print_e+0xcc>
 800da50:	2f47      	cmp	r7, #71	@ 0x47
 800da52:	d038      	beq.n	800dac6 <print_e+0xd0>
 800da54:	212e      	movs	r1, #46	@ 0x2e
 800da56:	2030      	movs	r0, #48	@ 0x30
 800da58:	2e00      	cmp	r6, #0
 800da5a:	dc2a      	bgt.n	800dab2 <print_e+0xbc>
 800da5c:	1e51      	subs	r1, r2, #1
 800da5e:	2900      	cmp	r1, #0
 800da60:	bfa8      	it	ge
 800da62:	222b      	movge	r2, #43	@ 0x2b
 800da64:	9109      	str	r1, [sp, #36]	@ 0x24
 800da66:	bfbd      	ittte	lt
 800da68:	212d      	movlt	r1, #45	@ 0x2d
 800da6a:	f1c2 0201 	rsblt	r2, r2, #1
 800da6e:	9209      	strlt	r2, [sp, #36]	@ 0x24
 800da70:	705a      	strbge	r2, [r3, #1]
 800da72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da74:	bfb8      	it	lt
 800da76:	7059      	strblt	r1, [r3, #1]
 800da78:	2a63      	cmp	r2, #99	@ 0x63
 800da7a:	701f      	strb	r7, [r3, #0]
 800da7c:	dc25      	bgt.n	800daca <print_e+0xd4>
 800da7e:	1c98      	adds	r0, r3, #2
 800da80:	220a      	movs	r2, #10
 800da82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da84:	fb93 f2f2 	sdiv	r2, r3, r2
 800da88:	f102 0130 	add.w	r1, r2, #48	@ 0x30
 800da8c:	7001      	strb	r1, [r0, #0]
 800da8e:	f06f 0109 	mvn.w	r1, #9
 800da92:	fb01 3302 	mla	r3, r1, r2, r3
 800da96:	3330      	adds	r3, #48	@ 0x30
 800da98:	7043      	strb	r3, [r0, #1]
 800da9a:	2300      	movs	r3, #0
 800da9c:	7083      	strb	r3, [r0, #2]
 800da9e:	e7c6      	b.n	800da2e <print_e+0x38>
 800daa0:	b10c      	cbz	r4, 800daa6 <print_e+0xb0>
 800daa2:	f803 0b01 	strb.w	r0, [r3], #1
 800daa6:	780c      	ldrb	r4, [r1, #0]
 800daa8:	3e01      	subs	r6, #1
 800daaa:	f803 4b01 	strb.w	r4, [r3], #1
 800daae:	2400      	movs	r4, #0
 800dab0:	e7c7      	b.n	800da42 <print_e+0x4c>
 800dab2:	b10c      	cbz	r4, 800dab8 <print_e+0xc2>
 800dab4:	f803 1b01 	strb.w	r1, [r3], #1
 800dab8:	2400      	movs	r4, #0
 800daba:	f803 0b01 	strb.w	r0, [r3], #1
 800dabe:	3e01      	subs	r6, #1
 800dac0:	e7ca      	b.n	800da58 <print_e+0x62>
 800dac2:	2765      	movs	r7, #101	@ 0x65
 800dac4:	e7ca      	b.n	800da5c <print_e+0x66>
 800dac6:	2745      	movs	r7, #69	@ 0x45
 800dac8:	e7c8      	b.n	800da5c <print_e+0x66>
 800daca:	2164      	movs	r1, #100	@ 0x64
 800dacc:	fb92 f1f1 	sdiv	r1, r2, r1
 800dad0:	f101 0430 	add.w	r4, r1, #48	@ 0x30
 800dad4:	1cd8      	adds	r0, r3, #3
 800dad6:	709c      	strb	r4, [r3, #2]
 800dad8:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 800dadc:	fb03 2201 	mla	r2, r3, r1, r2
 800dae0:	9209      	str	r2, [sp, #36]	@ 0x24
 800dae2:	e7cd      	b.n	800da80 <print_e+0x8a>
 800dae4:	0000      	movs	r0, r0
	...

0800dae8 <_gcvt>:
 800dae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800daec:	4614      	mov	r4, r2
 800daee:	461d      	mov	r5, r3
 800daf0:	b08a      	sub	sp, #40	@ 0x28
 800daf2:	2200      	movs	r2, #0
 800daf4:	e9dd 8612 	ldrd	r8, r6, [sp, #72]	@ 0x48
 800daf8:	2300      	movs	r3, #0
 800dafa:	4681      	mov	r9, r0
 800dafc:	4629      	mov	r1, r5
 800dafe:	4620      	mov	r0, r4
 800db00:	f7f2 ff5c 	bl	80009bc <__aeabi_dcmplt>
 800db04:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800db06:	4682      	mov	sl, r0
 800db08:	2200      	movs	r2, #0
 800db0a:	2300      	movs	r3, #0
 800db0c:	b1c0      	cbz	r0, 800db40 <_gcvt+0x58>
 800db0e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800db12:	461d      	mov	r5, r3
 800db14:	a35a      	add	r3, pc, #360	@ (adr r3, 800dc80 <_gcvt+0x198>)
 800db16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1a:	4620      	mov	r0, r4
 800db1c:	4629      	mov	r1, r5
 800db1e:	f7f2 ff57 	bl	80009d0 <__aeabi_dcmple>
 800db22:	b1d8      	cbz	r0, 800db5c <_gcvt+0x74>
 800db24:	f89d 3050 	ldrb.w	r3, [sp, #80]	@ 0x50
 800db28:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 800db2c:	9301      	str	r3, [sp, #4]
 800db2e:	9000      	str	r0, [sp, #0]
 800db30:	4622      	mov	r2, r4
 800db32:	462b      	mov	r3, r5
 800db34:	4631      	mov	r1, r6
 800db36:	4648      	mov	r0, r9
 800db38:	9702      	str	r7, [sp, #8]
 800db3a:	f7ff ff5c 	bl	800d9f6 <print_e>
 800db3e:	e009      	b.n	800db54 <_gcvt+0x6c>
 800db40:	4620      	mov	r0, r4
 800db42:	4629      	mov	r1, r5
 800db44:	f7f2 ff30 	bl	80009a8 <__aeabi_dcmpeq>
 800db48:	2800      	cmp	r0, #0
 800db4a:	d0e3      	beq.n	800db14 <_gcvt+0x2c>
 800db4c:	2330      	movs	r3, #48	@ 0x30
 800db4e:	f886 a001 	strb.w	sl, [r6, #1]
 800db52:	7033      	strb	r3, [r6, #0]
 800db54:	4630      	mov	r0, r6
 800db56:	b00a      	add	sp, #40	@ 0x28
 800db58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db5c:	4640      	mov	r0, r8
 800db5e:	f7ff fedd 	bl	800d91c <_mprec_log10>
 800db62:	4622      	mov	r2, r4
 800db64:	462b      	mov	r3, r5
 800db66:	f7f2 ff33 	bl	80009d0 <__aeabi_dcmple>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d1da      	bne.n	800db24 <_gcvt+0x3c>
 800db6e:	ab09      	add	r3, sp, #36	@ 0x24
 800db70:	9304      	str	r3, [sp, #16]
 800db72:	ab08      	add	r3, sp, #32
 800db74:	9303      	str	r3, [sp, #12]
 800db76:	ab07      	add	r3, sp, #28
 800db78:	e9cd 8301 	strd	r8, r3, [sp, #4]
 800db7c:	2302      	movs	r3, #2
 800db7e:	4622      	mov	r2, r4
 800db80:	9300      	str	r3, [sp, #0]
 800db82:	4648      	mov	r0, r9
 800db84:	462b      	mov	r3, r5
 800db86:	f000 f9fb 	bl	800df80 <_dtoa_r>
 800db8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800db8e:	9a07      	ldr	r2, [sp, #28]
 800db90:	4601      	mov	r1, r0
 800db92:	429a      	cmp	r2, r3
 800db94:	d045      	beq.n	800dc22 <_gcvt+0x13a>
 800db96:	4633      	mov	r3, r6
 800db98:	460c      	mov	r4, r1
 800db9a:	f811 0b01 	ldrb.w	r0, [r1], #1
 800db9e:	9a07      	ldr	r2, [sp, #28]
 800dba0:	2800      	cmp	r0, #0
 800dba2:	d142      	bne.n	800dc2a <_gcvt+0x142>
 800dba4:	2100      	movs	r1, #0
 800dba6:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 800dbaa:	eb06 0008 	add.w	r0, r6, r8
 800dbae:	1ac0      	subs	r0, r0, r3
 800dbb0:	2a00      	cmp	r2, #0
 800dbb2:	4615      	mov	r5, r2
 800dbb4:	dc45      	bgt.n	800dc42 <_gcvt+0x15a>
 800dbb6:	b101      	cbz	r1, 800dbba <_gcvt+0xd2>
 800dbb8:	9207      	str	r2, [sp, #28]
 800dbba:	b90f      	cbnz	r7, 800dbc0 <_gcvt+0xd8>
 800dbbc:	7822      	ldrb	r2, [r4, #0]
 800dbbe:	b36a      	cbz	r2, 800dc1c <_gcvt+0x134>
 800dbc0:	42b3      	cmp	r3, r6
 800dbc2:	bf04      	itt	eq
 800dbc4:	2230      	moveq	r2, #48	@ 0x30
 800dbc6:	f803 2b01 	strbeq.w	r2, [r3], #1
 800dbca:	222e      	movs	r2, #46	@ 0x2e
 800dbcc:	f04f 0e00 	mov.w	lr, #0
 800dbd0:	701a      	strb	r2, [r3, #0]
 800dbd2:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	9907      	ldr	r1, [sp, #28]
 800dbda:	1acd      	subs	r5, r1, r3
 800dbdc:	42d5      	cmn	r5, r2
 800dbde:	d438      	bmi.n	800dc52 <_gcvt+0x16a>
 800dbe0:	2900      	cmp	r1, #0
 800dbe2:	bfcc      	ite	gt
 800dbe4:	f04f 0c00 	movgt.w	ip, #0
 800dbe8:	f04f 0c01 	movle.w	ip, #1
 800dbec:	424a      	negs	r2, r1
 800dbee:	f1bc 0f00 	cmp.w	ip, #0
 800dbf2:	bf14      	ite	ne
 800dbf4:	4615      	movne	r5, r2
 800dbf6:	2500      	moveq	r5, #0
 800dbf8:	3501      	adds	r5, #1
 800dbfa:	442b      	add	r3, r5
 800dbfc:	f1be 0f00 	cmp.w	lr, #0
 800dc00:	d005      	beq.n	800dc0e <_gcvt+0x126>
 800dc02:	f1bc 0f00 	cmp.w	ip, #0
 800dc06:	bf08      	it	eq
 800dc08:	2200      	moveq	r2, #0
 800dc0a:	440a      	add	r2, r1
 800dc0c:	9207      	str	r2, [sp, #28]
 800dc0e:	1e62      	subs	r2, r4, #1
 800dc10:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800dc14:	b109      	cbz	r1, 800dc1a <_gcvt+0x132>
 800dc16:	2800      	cmp	r0, #0
 800dc18:	dc20      	bgt.n	800dc5c <_gcvt+0x174>
 800dc1a:	bb67      	cbnz	r7, 800dc76 <_gcvt+0x18e>
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	701a      	strb	r2, [r3, #0]
 800dc20:	e798      	b.n	800db54 <_gcvt+0x6c>
 800dc22:	4630      	mov	r0, r6
 800dc24:	f000 f8e8 	bl	800ddf8 <strcpy>
 800dc28:	e794      	b.n	800db54 <_gcvt+0x6c>
 800dc2a:	2a00      	cmp	r2, #0
 800dc2c:	ddba      	ble.n	800dba4 <_gcvt+0xbc>
 800dc2e:	3a01      	subs	r2, #1
 800dc30:	f803 0b01 	strb.w	r0, [r3], #1
 800dc34:	9207      	str	r2, [sp, #28]
 800dc36:	e7af      	b.n	800db98 <_gcvt+0xb0>
 800dc38:	2101      	movs	r1, #1
 800dc3a:	f803 cb01 	strb.w	ip, [r3], #1
 800dc3e:	3801      	subs	r0, #1
 800dc40:	e7b6      	b.n	800dbb0 <_gcvt+0xc8>
 800dc42:	2800      	cmp	r0, #0
 800dc44:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 800dc48:	dcf6      	bgt.n	800dc38 <_gcvt+0x150>
 800dc4a:	2900      	cmp	r1, #0
 800dc4c:	d0b5      	beq.n	800dbba <_gcvt+0xd2>
 800dc4e:	9507      	str	r5, [sp, #28]
 800dc50:	e7b3      	b.n	800dbba <_gcvt+0xd2>
 800dc52:	f04f 0e01 	mov.w	lr, #1
 800dc56:	f802 cf01 	strb.w	ip, [r2, #1]!
 800dc5a:	e7bf      	b.n	800dbdc <_gcvt+0xf4>
 800dc5c:	f803 1b01 	strb.w	r1, [r3], #1
 800dc60:	3801      	subs	r0, #1
 800dc62:	e7d5      	b.n	800dc10 <_gcvt+0x128>
 800dc64:	f802 5b01 	strb.w	r5, [r2], #1
 800dc68:	1aa1      	subs	r1, r4, r2
 800dc6a:	2900      	cmp	r1, #0
 800dc6c:	dcfa      	bgt.n	800dc64 <_gcvt+0x17c>
 800dc6e:	2800      	cmp	r0, #0
 800dc70:	bfa8      	it	ge
 800dc72:	181b      	addge	r3, r3, r0
 800dc74:	e7d2      	b.n	800dc1c <_gcvt+0x134>
 800dc76:	461a      	mov	r2, r3
 800dc78:	2530      	movs	r5, #48	@ 0x30
 800dc7a:	181c      	adds	r4, r3, r0
 800dc7c:	e7f4      	b.n	800dc68 <_gcvt+0x180>
 800dc7e:	bf00      	nop
 800dc80:	eb1c432d 	.word	0xeb1c432d
 800dc84:	3f1a36e2 	.word	0x3f1a36e2

0800dc88 <__sflush_r>:
 800dc88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc8e:	0716      	lsls	r6, r2, #28
 800dc90:	4605      	mov	r5, r0
 800dc92:	460c      	mov	r4, r1
 800dc94:	d454      	bmi.n	800dd40 <__sflush_r+0xb8>
 800dc96:	684b      	ldr	r3, [r1, #4]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	dc02      	bgt.n	800dca2 <__sflush_r+0x1a>
 800dc9c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	dd48      	ble.n	800dd34 <__sflush_r+0xac>
 800dca2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dca4:	2e00      	cmp	r6, #0
 800dca6:	d045      	beq.n	800dd34 <__sflush_r+0xac>
 800dca8:	2300      	movs	r3, #0
 800dcaa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dcae:	682f      	ldr	r7, [r5, #0]
 800dcb0:	6a21      	ldr	r1, [r4, #32]
 800dcb2:	602b      	str	r3, [r5, #0]
 800dcb4:	d030      	beq.n	800dd18 <__sflush_r+0x90>
 800dcb6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dcb8:	89a3      	ldrh	r3, [r4, #12]
 800dcba:	0759      	lsls	r1, r3, #29
 800dcbc:	d505      	bpl.n	800dcca <__sflush_r+0x42>
 800dcbe:	6863      	ldr	r3, [r4, #4]
 800dcc0:	1ad2      	subs	r2, r2, r3
 800dcc2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dcc4:	b10b      	cbz	r3, 800dcca <__sflush_r+0x42>
 800dcc6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dcc8:	1ad2      	subs	r2, r2, r3
 800dcca:	2300      	movs	r3, #0
 800dccc:	4628      	mov	r0, r5
 800dcce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcd0:	6a21      	ldr	r1, [r4, #32]
 800dcd2:	47b0      	blx	r6
 800dcd4:	1c43      	adds	r3, r0, #1
 800dcd6:	89a3      	ldrh	r3, [r4, #12]
 800dcd8:	d106      	bne.n	800dce8 <__sflush_r+0x60>
 800dcda:	6829      	ldr	r1, [r5, #0]
 800dcdc:	291d      	cmp	r1, #29
 800dcde:	d82b      	bhi.n	800dd38 <__sflush_r+0xb0>
 800dce0:	4a28      	ldr	r2, [pc, #160]	@ (800dd84 <__sflush_r+0xfc>)
 800dce2:	40ca      	lsrs	r2, r1
 800dce4:	07d6      	lsls	r6, r2, #31
 800dce6:	d527      	bpl.n	800dd38 <__sflush_r+0xb0>
 800dce8:	2200      	movs	r2, #0
 800dcea:	6062      	str	r2, [r4, #4]
 800dcec:	6922      	ldr	r2, [r4, #16]
 800dcee:	04d9      	lsls	r1, r3, #19
 800dcf0:	6022      	str	r2, [r4, #0]
 800dcf2:	d504      	bpl.n	800dcfe <__sflush_r+0x76>
 800dcf4:	1c42      	adds	r2, r0, #1
 800dcf6:	d101      	bne.n	800dcfc <__sflush_r+0x74>
 800dcf8:	682b      	ldr	r3, [r5, #0]
 800dcfa:	b903      	cbnz	r3, 800dcfe <__sflush_r+0x76>
 800dcfc:	6560      	str	r0, [r4, #84]	@ 0x54
 800dcfe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd00:	602f      	str	r7, [r5, #0]
 800dd02:	b1b9      	cbz	r1, 800dd34 <__sflush_r+0xac>
 800dd04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd08:	4299      	cmp	r1, r3
 800dd0a:	d002      	beq.n	800dd12 <__sflush_r+0x8a>
 800dd0c:	4628      	mov	r0, r5
 800dd0e:	f7fe fd67 	bl	800c7e0 <_free_r>
 800dd12:	2300      	movs	r3, #0
 800dd14:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd16:	e00d      	b.n	800dd34 <__sflush_r+0xac>
 800dd18:	2301      	movs	r3, #1
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	47b0      	blx	r6
 800dd1e:	4602      	mov	r2, r0
 800dd20:	1c50      	adds	r0, r2, #1
 800dd22:	d1c9      	bne.n	800dcb8 <__sflush_r+0x30>
 800dd24:	682b      	ldr	r3, [r5, #0]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d0c6      	beq.n	800dcb8 <__sflush_r+0x30>
 800dd2a:	2b1d      	cmp	r3, #29
 800dd2c:	d001      	beq.n	800dd32 <__sflush_r+0xaa>
 800dd2e:	2b16      	cmp	r3, #22
 800dd30:	d11d      	bne.n	800dd6e <__sflush_r+0xe6>
 800dd32:	602f      	str	r7, [r5, #0]
 800dd34:	2000      	movs	r0, #0
 800dd36:	e021      	b.n	800dd7c <__sflush_r+0xf4>
 800dd38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd3c:	b21b      	sxth	r3, r3
 800dd3e:	e01a      	b.n	800dd76 <__sflush_r+0xee>
 800dd40:	690f      	ldr	r7, [r1, #16]
 800dd42:	2f00      	cmp	r7, #0
 800dd44:	d0f6      	beq.n	800dd34 <__sflush_r+0xac>
 800dd46:	0793      	lsls	r3, r2, #30
 800dd48:	bf18      	it	ne
 800dd4a:	2300      	movne	r3, #0
 800dd4c:	680e      	ldr	r6, [r1, #0]
 800dd4e:	bf08      	it	eq
 800dd50:	694b      	ldreq	r3, [r1, #20]
 800dd52:	1bf6      	subs	r6, r6, r7
 800dd54:	600f      	str	r7, [r1, #0]
 800dd56:	608b      	str	r3, [r1, #8]
 800dd58:	2e00      	cmp	r6, #0
 800dd5a:	ddeb      	ble.n	800dd34 <__sflush_r+0xac>
 800dd5c:	4633      	mov	r3, r6
 800dd5e:	463a      	mov	r2, r7
 800dd60:	4628      	mov	r0, r5
 800dd62:	6a21      	ldr	r1, [r4, #32]
 800dd64:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800dd68:	47e0      	blx	ip
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	dc07      	bgt.n	800dd7e <__sflush_r+0xf6>
 800dd6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd7a:	81a3      	strh	r3, [r4, #12]
 800dd7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd7e:	4407      	add	r7, r0
 800dd80:	1a36      	subs	r6, r6, r0
 800dd82:	e7e9      	b.n	800dd58 <__sflush_r+0xd0>
 800dd84:	20400001 	.word	0x20400001

0800dd88 <_fflush_r>:
 800dd88:	b538      	push	{r3, r4, r5, lr}
 800dd8a:	690b      	ldr	r3, [r1, #16]
 800dd8c:	4605      	mov	r5, r0
 800dd8e:	460c      	mov	r4, r1
 800dd90:	b913      	cbnz	r3, 800dd98 <_fflush_r+0x10>
 800dd92:	2500      	movs	r5, #0
 800dd94:	4628      	mov	r0, r5
 800dd96:	bd38      	pop	{r3, r4, r5, pc}
 800dd98:	b118      	cbz	r0, 800dda2 <_fflush_r+0x1a>
 800dd9a:	6a03      	ldr	r3, [r0, #32]
 800dd9c:	b90b      	cbnz	r3, 800dda2 <_fflush_r+0x1a>
 800dd9e:	f7fe fc03 	bl	800c5a8 <__sinit>
 800dda2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d0f3      	beq.n	800dd92 <_fflush_r+0xa>
 800ddaa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ddac:	07d0      	lsls	r0, r2, #31
 800ddae:	d404      	bmi.n	800ddba <_fflush_r+0x32>
 800ddb0:	0599      	lsls	r1, r3, #22
 800ddb2:	d402      	bmi.n	800ddba <_fflush_r+0x32>
 800ddb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddb6:	f7fe fcfc 	bl	800c7b2 <__retarget_lock_acquire_recursive>
 800ddba:	4628      	mov	r0, r5
 800ddbc:	4621      	mov	r1, r4
 800ddbe:	f7ff ff63 	bl	800dc88 <__sflush_r>
 800ddc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ddc4:	4605      	mov	r5, r0
 800ddc6:	07da      	lsls	r2, r3, #31
 800ddc8:	d4e4      	bmi.n	800dd94 <_fflush_r+0xc>
 800ddca:	89a3      	ldrh	r3, [r4, #12]
 800ddcc:	059b      	lsls	r3, r3, #22
 800ddce:	d4e1      	bmi.n	800dd94 <_fflush_r+0xc>
 800ddd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddd2:	f7fe fcef 	bl	800c7b4 <__retarget_lock_release_recursive>
 800ddd6:	e7dd      	b.n	800dd94 <_fflush_r+0xc>

0800ddd8 <_sbrk_r>:
 800ddd8:	b538      	push	{r3, r4, r5, lr}
 800ddda:	2300      	movs	r3, #0
 800dddc:	4d05      	ldr	r5, [pc, #20]	@ (800ddf4 <_sbrk_r+0x1c>)
 800ddde:	4604      	mov	r4, r0
 800dde0:	4608      	mov	r0, r1
 800dde2:	602b      	str	r3, [r5, #0]
 800dde4:	f7f4 fab2 	bl	800234c <_sbrk>
 800dde8:	1c43      	adds	r3, r0, #1
 800ddea:	d102      	bne.n	800ddf2 <_sbrk_r+0x1a>
 800ddec:	682b      	ldr	r3, [r5, #0]
 800ddee:	b103      	cbz	r3, 800ddf2 <_sbrk_r+0x1a>
 800ddf0:	6023      	str	r3, [r4, #0]
 800ddf2:	bd38      	pop	{r3, r4, r5, pc}
 800ddf4:	20001878 	.word	0x20001878

0800ddf8 <strcpy>:
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ddfe:	f803 2b01 	strb.w	r2, [r3], #1
 800de02:	2a00      	cmp	r2, #0
 800de04:	d1f9      	bne.n	800ddfa <strcpy+0x2>
 800de06:	4770      	bx	lr

0800de08 <__assert_func>:
 800de08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de0a:	4614      	mov	r4, r2
 800de0c:	461a      	mov	r2, r3
 800de0e:	4b09      	ldr	r3, [pc, #36]	@ (800de34 <__assert_func+0x2c>)
 800de10:	4605      	mov	r5, r0
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	68d8      	ldr	r0, [r3, #12]
 800de16:	b14c      	cbz	r4, 800de2c <__assert_func+0x24>
 800de18:	4b07      	ldr	r3, [pc, #28]	@ (800de38 <__assert_func+0x30>)
 800de1a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de1e:	9100      	str	r1, [sp, #0]
 800de20:	462b      	mov	r3, r5
 800de22:	4906      	ldr	r1, [pc, #24]	@ (800de3c <__assert_func+0x34>)
 800de24:	f000 fe88 	bl	800eb38 <fiprintf>
 800de28:	f000 fe98 	bl	800eb5c <abort>
 800de2c:	4b04      	ldr	r3, [pc, #16]	@ (800de40 <__assert_func+0x38>)
 800de2e:	461c      	mov	r4, r3
 800de30:	e7f3      	b.n	800de1a <__assert_func+0x12>
 800de32:	bf00      	nop
 800de34:	200002f4 	.word	0x200002f4
 800de38:	0800f563 	.word	0x0800f563
 800de3c:	0800f570 	.word	0x0800f570
 800de40:	0800f59e 	.word	0x0800f59e

0800de44 <_calloc_r>:
 800de44:	b570      	push	{r4, r5, r6, lr}
 800de46:	fba1 5402 	umull	r5, r4, r1, r2
 800de4a:	b934      	cbnz	r4, 800de5a <_calloc_r+0x16>
 800de4c:	4629      	mov	r1, r5
 800de4e:	f7ff f86b 	bl	800cf28 <_malloc_r>
 800de52:	4606      	mov	r6, r0
 800de54:	b928      	cbnz	r0, 800de62 <_calloc_r+0x1e>
 800de56:	4630      	mov	r0, r6
 800de58:	bd70      	pop	{r4, r5, r6, pc}
 800de5a:	220c      	movs	r2, #12
 800de5c:	2600      	movs	r6, #0
 800de5e:	6002      	str	r2, [r0, #0]
 800de60:	e7f9      	b.n	800de56 <_calloc_r+0x12>
 800de62:	462a      	mov	r2, r5
 800de64:	4621      	mov	r1, r4
 800de66:	f7fe fc18 	bl	800c69a <memset>
 800de6a:	e7f4      	b.n	800de56 <_calloc_r+0x12>

0800de6c <quorem>:
 800de6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de70:	6903      	ldr	r3, [r0, #16]
 800de72:	690c      	ldr	r4, [r1, #16]
 800de74:	4607      	mov	r7, r0
 800de76:	42a3      	cmp	r3, r4
 800de78:	db7e      	blt.n	800df78 <quorem+0x10c>
 800de7a:	3c01      	subs	r4, #1
 800de7c:	00a3      	lsls	r3, r4, #2
 800de7e:	f100 0514 	add.w	r5, r0, #20
 800de82:	f101 0814 	add.w	r8, r1, #20
 800de86:	9300      	str	r3, [sp, #0]
 800de88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de8c:	9301      	str	r3, [sp, #4]
 800de8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800de92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de96:	3301      	adds	r3, #1
 800de98:	429a      	cmp	r2, r3
 800de9a:	fbb2 f6f3 	udiv	r6, r2, r3
 800de9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dea2:	d32e      	bcc.n	800df02 <quorem+0x96>
 800dea4:	f04f 0a00 	mov.w	sl, #0
 800dea8:	46c4      	mov	ip, r8
 800deaa:	46ae      	mov	lr, r5
 800deac:	46d3      	mov	fp, sl
 800deae:	f85c 3b04 	ldr.w	r3, [ip], #4
 800deb2:	b298      	uxth	r0, r3
 800deb4:	fb06 a000 	mla	r0, r6, r0, sl
 800deb8:	0c1b      	lsrs	r3, r3, #16
 800deba:	0c02      	lsrs	r2, r0, #16
 800debc:	fb06 2303 	mla	r3, r6, r3, r2
 800dec0:	f8de 2000 	ldr.w	r2, [lr]
 800dec4:	b280      	uxth	r0, r0
 800dec6:	b292      	uxth	r2, r2
 800dec8:	1a12      	subs	r2, r2, r0
 800deca:	445a      	add	r2, fp
 800decc:	f8de 0000 	ldr.w	r0, [lr]
 800ded0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ded4:	b29b      	uxth	r3, r3
 800ded6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800deda:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dede:	b292      	uxth	r2, r2
 800dee0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dee4:	45e1      	cmp	r9, ip
 800dee6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800deea:	f84e 2b04 	str.w	r2, [lr], #4
 800deee:	d2de      	bcs.n	800deae <quorem+0x42>
 800def0:	9b00      	ldr	r3, [sp, #0]
 800def2:	58eb      	ldr	r3, [r5, r3]
 800def4:	b92b      	cbnz	r3, 800df02 <quorem+0x96>
 800def6:	9b01      	ldr	r3, [sp, #4]
 800def8:	3b04      	subs	r3, #4
 800defa:	429d      	cmp	r5, r3
 800defc:	461a      	mov	r2, r3
 800defe:	d32f      	bcc.n	800df60 <quorem+0xf4>
 800df00:	613c      	str	r4, [r7, #16]
 800df02:	4638      	mov	r0, r7
 800df04:	f7ff fb6a 	bl	800d5dc <__mcmp>
 800df08:	2800      	cmp	r0, #0
 800df0a:	db25      	blt.n	800df58 <quorem+0xec>
 800df0c:	4629      	mov	r1, r5
 800df0e:	2000      	movs	r0, #0
 800df10:	f858 2b04 	ldr.w	r2, [r8], #4
 800df14:	f8d1 c000 	ldr.w	ip, [r1]
 800df18:	fa1f fe82 	uxth.w	lr, r2
 800df1c:	fa1f f38c 	uxth.w	r3, ip
 800df20:	eba3 030e 	sub.w	r3, r3, lr
 800df24:	4403      	add	r3, r0
 800df26:	0c12      	lsrs	r2, r2, #16
 800df28:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800df2c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800df30:	b29b      	uxth	r3, r3
 800df32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df36:	45c1      	cmp	r9, r8
 800df38:	ea4f 4022 	mov.w	r0, r2, asr #16
 800df3c:	f841 3b04 	str.w	r3, [r1], #4
 800df40:	d2e6      	bcs.n	800df10 <quorem+0xa4>
 800df42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800df46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800df4a:	b922      	cbnz	r2, 800df56 <quorem+0xea>
 800df4c:	3b04      	subs	r3, #4
 800df4e:	429d      	cmp	r5, r3
 800df50:	461a      	mov	r2, r3
 800df52:	d30b      	bcc.n	800df6c <quorem+0x100>
 800df54:	613c      	str	r4, [r7, #16]
 800df56:	3601      	adds	r6, #1
 800df58:	4630      	mov	r0, r6
 800df5a:	b003      	add	sp, #12
 800df5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df60:	6812      	ldr	r2, [r2, #0]
 800df62:	3b04      	subs	r3, #4
 800df64:	2a00      	cmp	r2, #0
 800df66:	d1cb      	bne.n	800df00 <quorem+0x94>
 800df68:	3c01      	subs	r4, #1
 800df6a:	e7c6      	b.n	800defa <quorem+0x8e>
 800df6c:	6812      	ldr	r2, [r2, #0]
 800df6e:	3b04      	subs	r3, #4
 800df70:	2a00      	cmp	r2, #0
 800df72:	d1ef      	bne.n	800df54 <quorem+0xe8>
 800df74:	3c01      	subs	r4, #1
 800df76:	e7ea      	b.n	800df4e <quorem+0xe2>
 800df78:	2000      	movs	r0, #0
 800df7a:	e7ee      	b.n	800df5a <quorem+0xee>
 800df7c:	0000      	movs	r0, r0
	...

0800df80 <_dtoa_r>:
 800df80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df84:	4614      	mov	r4, r2
 800df86:	461d      	mov	r5, r3
 800df88:	69c7      	ldr	r7, [r0, #28]
 800df8a:	b097      	sub	sp, #92	@ 0x5c
 800df8c:	4681      	mov	r9, r0
 800df8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800df92:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800df94:	b97f      	cbnz	r7, 800dfb6 <_dtoa_r+0x36>
 800df96:	2010      	movs	r0, #16
 800df98:	f000 fdc6 	bl	800eb28 <malloc>
 800df9c:	4602      	mov	r2, r0
 800df9e:	f8c9 001c 	str.w	r0, [r9, #28]
 800dfa2:	b920      	cbnz	r0, 800dfae <_dtoa_r+0x2e>
 800dfa4:	21ef      	movs	r1, #239	@ 0xef
 800dfa6:	4bac      	ldr	r3, [pc, #688]	@ (800e258 <_dtoa_r+0x2d8>)
 800dfa8:	48ac      	ldr	r0, [pc, #688]	@ (800e25c <_dtoa_r+0x2dc>)
 800dfaa:	f7ff ff2d 	bl	800de08 <__assert_func>
 800dfae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dfb2:	6007      	str	r7, [r0, #0]
 800dfb4:	60c7      	str	r7, [r0, #12]
 800dfb6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfba:	6819      	ldr	r1, [r3, #0]
 800dfbc:	b159      	cbz	r1, 800dfd6 <_dtoa_r+0x56>
 800dfbe:	685a      	ldr	r2, [r3, #4]
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	4093      	lsls	r3, r2
 800dfc4:	604a      	str	r2, [r1, #4]
 800dfc6:	608b      	str	r3, [r1, #8]
 800dfc8:	4648      	mov	r0, r9
 800dfca:	f7ff f88b 	bl	800d0e4 <_Bfree>
 800dfce:	2200      	movs	r2, #0
 800dfd0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dfd4:	601a      	str	r2, [r3, #0]
 800dfd6:	1e2b      	subs	r3, r5, #0
 800dfd8:	bfaf      	iteee	ge
 800dfda:	2300      	movge	r3, #0
 800dfdc:	2201      	movlt	r2, #1
 800dfde:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dfe2:	9307      	strlt	r3, [sp, #28]
 800dfe4:	bfa8      	it	ge
 800dfe6:	6033      	strge	r3, [r6, #0]
 800dfe8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800dfec:	4b9c      	ldr	r3, [pc, #624]	@ (800e260 <_dtoa_r+0x2e0>)
 800dfee:	bfb8      	it	lt
 800dff0:	6032      	strlt	r2, [r6, #0]
 800dff2:	ea33 0308 	bics.w	r3, r3, r8
 800dff6:	d112      	bne.n	800e01e <_dtoa_r+0x9e>
 800dff8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dffc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800dffe:	6013      	str	r3, [r2, #0]
 800e000:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800e004:	4323      	orrs	r3, r4
 800e006:	f000 855e 	beq.w	800eac6 <_dtoa_r+0xb46>
 800e00a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e00c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e264 <_dtoa_r+0x2e4>
 800e010:	2b00      	cmp	r3, #0
 800e012:	f000 8560 	beq.w	800ead6 <_dtoa_r+0xb56>
 800e016:	f10a 0303 	add.w	r3, sl, #3
 800e01a:	f000 bd5a 	b.w	800ead2 <_dtoa_r+0xb52>
 800e01e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e022:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e02a:	2200      	movs	r2, #0
 800e02c:	2300      	movs	r3, #0
 800e02e:	f7f2 fcbb 	bl	80009a8 <__aeabi_dcmpeq>
 800e032:	4607      	mov	r7, r0
 800e034:	b158      	cbz	r0, 800e04e <_dtoa_r+0xce>
 800e036:	2301      	movs	r3, #1
 800e038:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e03a:	6013      	str	r3, [r2, #0]
 800e03c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e03e:	b113      	cbz	r3, 800e046 <_dtoa_r+0xc6>
 800e040:	4b89      	ldr	r3, [pc, #548]	@ (800e268 <_dtoa_r+0x2e8>)
 800e042:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e044:	6013      	str	r3, [r2, #0]
 800e046:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800e26c <_dtoa_r+0x2ec>
 800e04a:	f000 bd44 	b.w	800ead6 <_dtoa_r+0xb56>
 800e04e:	ab14      	add	r3, sp, #80	@ 0x50
 800e050:	9301      	str	r3, [sp, #4]
 800e052:	ab15      	add	r3, sp, #84	@ 0x54
 800e054:	9300      	str	r3, [sp, #0]
 800e056:	4648      	mov	r0, r9
 800e058:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e05c:	f7ff fbd6 	bl	800d80c <__d2b>
 800e060:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800e064:	9003      	str	r0, [sp, #12]
 800e066:	2e00      	cmp	r6, #0
 800e068:	d078      	beq.n	800e15c <_dtoa_r+0x1dc>
 800e06a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e06e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e070:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e078:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e07c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e080:	9712      	str	r7, [sp, #72]	@ 0x48
 800e082:	4619      	mov	r1, r3
 800e084:	2200      	movs	r2, #0
 800e086:	4b7a      	ldr	r3, [pc, #488]	@ (800e270 <_dtoa_r+0x2f0>)
 800e088:	f7f2 f86e 	bl	8000168 <__aeabi_dsub>
 800e08c:	a36c      	add	r3, pc, #432	@ (adr r3, 800e240 <_dtoa_r+0x2c0>)
 800e08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e092:	f7f2 fa21 	bl	80004d8 <__aeabi_dmul>
 800e096:	a36c      	add	r3, pc, #432	@ (adr r3, 800e248 <_dtoa_r+0x2c8>)
 800e098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09c:	f7f2 f866 	bl	800016c <__adddf3>
 800e0a0:	4604      	mov	r4, r0
 800e0a2:	4630      	mov	r0, r6
 800e0a4:	460d      	mov	r5, r1
 800e0a6:	f7f2 f9ad 	bl	8000404 <__aeabi_i2d>
 800e0aa:	a369      	add	r3, pc, #420	@ (adr r3, 800e250 <_dtoa_r+0x2d0>)
 800e0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b0:	f7f2 fa12 	bl	80004d8 <__aeabi_dmul>
 800e0b4:	4602      	mov	r2, r0
 800e0b6:	460b      	mov	r3, r1
 800e0b8:	4620      	mov	r0, r4
 800e0ba:	4629      	mov	r1, r5
 800e0bc:	f7f2 f856 	bl	800016c <__adddf3>
 800e0c0:	4604      	mov	r4, r0
 800e0c2:	460d      	mov	r5, r1
 800e0c4:	f7f2 fca2 	bl	8000a0c <__aeabi_d2iz>
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	4607      	mov	r7, r0
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	4629      	mov	r1, r5
 800e0d2:	f7f2 fc73 	bl	80009bc <__aeabi_dcmplt>
 800e0d6:	b140      	cbz	r0, 800e0ea <_dtoa_r+0x16a>
 800e0d8:	4638      	mov	r0, r7
 800e0da:	f7f2 f993 	bl	8000404 <__aeabi_i2d>
 800e0de:	4622      	mov	r2, r4
 800e0e0:	462b      	mov	r3, r5
 800e0e2:	f7f2 fc61 	bl	80009a8 <__aeabi_dcmpeq>
 800e0e6:	b900      	cbnz	r0, 800e0ea <_dtoa_r+0x16a>
 800e0e8:	3f01      	subs	r7, #1
 800e0ea:	2f16      	cmp	r7, #22
 800e0ec:	d854      	bhi.n	800e198 <_dtoa_r+0x218>
 800e0ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0f2:	4b60      	ldr	r3, [pc, #384]	@ (800e274 <_dtoa_r+0x2f4>)
 800e0f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fc:	f7f2 fc5e 	bl	80009bc <__aeabi_dcmplt>
 800e100:	2800      	cmp	r0, #0
 800e102:	d04b      	beq.n	800e19c <_dtoa_r+0x21c>
 800e104:	2300      	movs	r3, #0
 800e106:	3f01      	subs	r7, #1
 800e108:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e10a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e10c:	1b9b      	subs	r3, r3, r6
 800e10e:	1e5a      	subs	r2, r3, #1
 800e110:	bf49      	itett	mi
 800e112:	f1c3 0301 	rsbmi	r3, r3, #1
 800e116:	2300      	movpl	r3, #0
 800e118:	9304      	strmi	r3, [sp, #16]
 800e11a:	2300      	movmi	r3, #0
 800e11c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e11e:	bf54      	ite	pl
 800e120:	9304      	strpl	r3, [sp, #16]
 800e122:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800e124:	2f00      	cmp	r7, #0
 800e126:	db3b      	blt.n	800e1a0 <_dtoa_r+0x220>
 800e128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e12a:	970e      	str	r7, [sp, #56]	@ 0x38
 800e12c:	443b      	add	r3, r7
 800e12e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e130:	2300      	movs	r3, #0
 800e132:	930a      	str	r3, [sp, #40]	@ 0x28
 800e134:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e136:	2b09      	cmp	r3, #9
 800e138:	d865      	bhi.n	800e206 <_dtoa_r+0x286>
 800e13a:	2b05      	cmp	r3, #5
 800e13c:	bfc4      	itt	gt
 800e13e:	3b04      	subgt	r3, #4
 800e140:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800e142:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e144:	bfc8      	it	gt
 800e146:	2400      	movgt	r4, #0
 800e148:	f1a3 0302 	sub.w	r3, r3, #2
 800e14c:	bfd8      	it	le
 800e14e:	2401      	movle	r4, #1
 800e150:	2b03      	cmp	r3, #3
 800e152:	d864      	bhi.n	800e21e <_dtoa_r+0x29e>
 800e154:	e8df f003 	tbb	[pc, r3]
 800e158:	2c385553 	.word	0x2c385553
 800e15c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e160:	441e      	add	r6, r3
 800e162:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e166:	2b20      	cmp	r3, #32
 800e168:	bfc1      	itttt	gt
 800e16a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e16e:	fa08 f803 	lslgt.w	r8, r8, r3
 800e172:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e176:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e17a:	bfd6      	itet	le
 800e17c:	f1c3 0320 	rsble	r3, r3, #32
 800e180:	ea48 0003 	orrgt.w	r0, r8, r3
 800e184:	fa04 f003 	lslle.w	r0, r4, r3
 800e188:	f7f2 f92c 	bl	80003e4 <__aeabi_ui2d>
 800e18c:	2201      	movs	r2, #1
 800e18e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e192:	3e01      	subs	r6, #1
 800e194:	9212      	str	r2, [sp, #72]	@ 0x48
 800e196:	e774      	b.n	800e082 <_dtoa_r+0x102>
 800e198:	2301      	movs	r3, #1
 800e19a:	e7b5      	b.n	800e108 <_dtoa_r+0x188>
 800e19c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e19e:	e7b4      	b.n	800e10a <_dtoa_r+0x18a>
 800e1a0:	9b04      	ldr	r3, [sp, #16]
 800e1a2:	1bdb      	subs	r3, r3, r7
 800e1a4:	9304      	str	r3, [sp, #16]
 800e1a6:	427b      	negs	r3, r7
 800e1a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800e1ae:	e7c1      	b.n	800e134 <_dtoa_r+0x1b4>
 800e1b0:	2301      	movs	r3, #1
 800e1b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e1b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e1b6:	eb07 0b03 	add.w	fp, r7, r3
 800e1ba:	f10b 0301 	add.w	r3, fp, #1
 800e1be:	2b01      	cmp	r3, #1
 800e1c0:	9308      	str	r3, [sp, #32]
 800e1c2:	bfb8      	it	lt
 800e1c4:	2301      	movlt	r3, #1
 800e1c6:	e006      	b.n	800e1d6 <_dtoa_r+0x256>
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e1cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	dd28      	ble.n	800e224 <_dtoa_r+0x2a4>
 800e1d2:	469b      	mov	fp, r3
 800e1d4:	9308      	str	r3, [sp, #32]
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	2204      	movs	r2, #4
 800e1da:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e1de:	f102 0514 	add.w	r5, r2, #20
 800e1e2:	429d      	cmp	r5, r3
 800e1e4:	d926      	bls.n	800e234 <_dtoa_r+0x2b4>
 800e1e6:	6041      	str	r1, [r0, #4]
 800e1e8:	4648      	mov	r0, r9
 800e1ea:	f7fe ff3b 	bl	800d064 <_Balloc>
 800e1ee:	4682      	mov	sl, r0
 800e1f0:	2800      	cmp	r0, #0
 800e1f2:	d143      	bne.n	800e27c <_dtoa_r+0x2fc>
 800e1f4:	4602      	mov	r2, r0
 800e1f6:	f240 11af 	movw	r1, #431	@ 0x1af
 800e1fa:	4b1f      	ldr	r3, [pc, #124]	@ (800e278 <_dtoa_r+0x2f8>)
 800e1fc:	e6d4      	b.n	800dfa8 <_dtoa_r+0x28>
 800e1fe:	2300      	movs	r3, #0
 800e200:	e7e3      	b.n	800e1ca <_dtoa_r+0x24a>
 800e202:	2300      	movs	r3, #0
 800e204:	e7d5      	b.n	800e1b2 <_dtoa_r+0x232>
 800e206:	2401      	movs	r4, #1
 800e208:	2300      	movs	r3, #0
 800e20a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e20c:	9320      	str	r3, [sp, #128]	@ 0x80
 800e20e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800e212:	2200      	movs	r2, #0
 800e214:	2312      	movs	r3, #18
 800e216:	f8cd b020 	str.w	fp, [sp, #32]
 800e21a:	9221      	str	r2, [sp, #132]	@ 0x84
 800e21c:	e7db      	b.n	800e1d6 <_dtoa_r+0x256>
 800e21e:	2301      	movs	r3, #1
 800e220:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e222:	e7f4      	b.n	800e20e <_dtoa_r+0x28e>
 800e224:	f04f 0b01 	mov.w	fp, #1
 800e228:	465b      	mov	r3, fp
 800e22a:	f8cd b020 	str.w	fp, [sp, #32]
 800e22e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800e232:	e7d0      	b.n	800e1d6 <_dtoa_r+0x256>
 800e234:	3101      	adds	r1, #1
 800e236:	0052      	lsls	r2, r2, #1
 800e238:	e7d1      	b.n	800e1de <_dtoa_r+0x25e>
 800e23a:	bf00      	nop
 800e23c:	f3af 8000 	nop.w
 800e240:	636f4361 	.word	0x636f4361
 800e244:	3fd287a7 	.word	0x3fd287a7
 800e248:	8b60c8b3 	.word	0x8b60c8b3
 800e24c:	3fc68a28 	.word	0x3fc68a28
 800e250:	509f79fb 	.word	0x509f79fb
 800e254:	3fd34413 	.word	0x3fd34413
 800e258:	0800f4f3 	.word	0x0800f4f3
 800e25c:	0800f5ae 	.word	0x0800f5ae
 800e260:	7ff00000 	.word	0x7ff00000
 800e264:	0800f5a8 	.word	0x0800f5a8
 800e268:	0800f5ad 	.word	0x0800f5ad
 800e26c:	0800f5ac 	.word	0x0800f5ac
 800e270:	3ff80000 	.word	0x3ff80000
 800e274:	0800f6c8 	.word	0x0800f6c8
 800e278:	0800f482 	.word	0x0800f482
 800e27c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e280:	6018      	str	r0, [r3, #0]
 800e282:	9b08      	ldr	r3, [sp, #32]
 800e284:	2b0e      	cmp	r3, #14
 800e286:	f200 80a1 	bhi.w	800e3cc <_dtoa_r+0x44c>
 800e28a:	2c00      	cmp	r4, #0
 800e28c:	f000 809e 	beq.w	800e3cc <_dtoa_r+0x44c>
 800e290:	2f00      	cmp	r7, #0
 800e292:	dd33      	ble.n	800e2fc <_dtoa_r+0x37c>
 800e294:	4b9c      	ldr	r3, [pc, #624]	@ (800e508 <_dtoa_r+0x588>)
 800e296:	f007 020f 	and.w	r2, r7, #15
 800e29a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e29e:	05f8      	lsls	r0, r7, #23
 800e2a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e2a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800e2a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e2ac:	d516      	bpl.n	800e2dc <_dtoa_r+0x35c>
 800e2ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e2b2:	4b96      	ldr	r3, [pc, #600]	@ (800e50c <_dtoa_r+0x58c>)
 800e2b4:	2603      	movs	r6, #3
 800e2b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e2ba:	f7f2 fa37 	bl	800072c <__aeabi_ddiv>
 800e2be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e2c2:	f004 040f 	and.w	r4, r4, #15
 800e2c6:	4d91      	ldr	r5, [pc, #580]	@ (800e50c <_dtoa_r+0x58c>)
 800e2c8:	b954      	cbnz	r4, 800e2e0 <_dtoa_r+0x360>
 800e2ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e2ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e2d2:	f7f2 fa2b 	bl	800072c <__aeabi_ddiv>
 800e2d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e2da:	e028      	b.n	800e32e <_dtoa_r+0x3ae>
 800e2dc:	2602      	movs	r6, #2
 800e2de:	e7f2      	b.n	800e2c6 <_dtoa_r+0x346>
 800e2e0:	07e1      	lsls	r1, r4, #31
 800e2e2:	d508      	bpl.n	800e2f6 <_dtoa_r+0x376>
 800e2e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e2e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2ec:	f7f2 f8f4 	bl	80004d8 <__aeabi_dmul>
 800e2f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e2f4:	3601      	adds	r6, #1
 800e2f6:	1064      	asrs	r4, r4, #1
 800e2f8:	3508      	adds	r5, #8
 800e2fa:	e7e5      	b.n	800e2c8 <_dtoa_r+0x348>
 800e2fc:	f000 80af 	beq.w	800e45e <_dtoa_r+0x4de>
 800e300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e304:	427c      	negs	r4, r7
 800e306:	4b80      	ldr	r3, [pc, #512]	@ (800e508 <_dtoa_r+0x588>)
 800e308:	f004 020f 	and.w	r2, r4, #15
 800e30c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e314:	f7f2 f8e0 	bl	80004d8 <__aeabi_dmul>
 800e318:	2602      	movs	r6, #2
 800e31a:	2300      	movs	r3, #0
 800e31c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e320:	4d7a      	ldr	r5, [pc, #488]	@ (800e50c <_dtoa_r+0x58c>)
 800e322:	1124      	asrs	r4, r4, #4
 800e324:	2c00      	cmp	r4, #0
 800e326:	f040 808f 	bne.w	800e448 <_dtoa_r+0x4c8>
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d1d3      	bne.n	800e2d6 <_dtoa_r+0x356>
 800e32e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e332:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e334:	2b00      	cmp	r3, #0
 800e336:	f000 8094 	beq.w	800e462 <_dtoa_r+0x4e2>
 800e33a:	2200      	movs	r2, #0
 800e33c:	4620      	mov	r0, r4
 800e33e:	4629      	mov	r1, r5
 800e340:	4b73      	ldr	r3, [pc, #460]	@ (800e510 <_dtoa_r+0x590>)
 800e342:	f7f2 fb3b 	bl	80009bc <__aeabi_dcmplt>
 800e346:	2800      	cmp	r0, #0
 800e348:	f000 808b 	beq.w	800e462 <_dtoa_r+0x4e2>
 800e34c:	9b08      	ldr	r3, [sp, #32]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	f000 8087 	beq.w	800e462 <_dtoa_r+0x4e2>
 800e354:	f1bb 0f00 	cmp.w	fp, #0
 800e358:	dd34      	ble.n	800e3c4 <_dtoa_r+0x444>
 800e35a:	4620      	mov	r0, r4
 800e35c:	2200      	movs	r2, #0
 800e35e:	4629      	mov	r1, r5
 800e360:	4b6c      	ldr	r3, [pc, #432]	@ (800e514 <_dtoa_r+0x594>)
 800e362:	f7f2 f8b9 	bl	80004d8 <__aeabi_dmul>
 800e366:	465c      	mov	r4, fp
 800e368:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e36c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e370:	3601      	adds	r6, #1
 800e372:	4630      	mov	r0, r6
 800e374:	f7f2 f846 	bl	8000404 <__aeabi_i2d>
 800e378:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e37c:	f7f2 f8ac 	bl	80004d8 <__aeabi_dmul>
 800e380:	2200      	movs	r2, #0
 800e382:	4b65      	ldr	r3, [pc, #404]	@ (800e518 <_dtoa_r+0x598>)
 800e384:	f7f1 fef2 	bl	800016c <__adddf3>
 800e388:	4605      	mov	r5, r0
 800e38a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e38e:	2c00      	cmp	r4, #0
 800e390:	d16a      	bne.n	800e468 <_dtoa_r+0x4e8>
 800e392:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e396:	2200      	movs	r2, #0
 800e398:	4b60      	ldr	r3, [pc, #384]	@ (800e51c <_dtoa_r+0x59c>)
 800e39a:	f7f1 fee5 	bl	8000168 <__aeabi_dsub>
 800e39e:	4602      	mov	r2, r0
 800e3a0:	460b      	mov	r3, r1
 800e3a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e3a6:	462a      	mov	r2, r5
 800e3a8:	4633      	mov	r3, r6
 800e3aa:	f7f2 fb25 	bl	80009f8 <__aeabi_dcmpgt>
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	f040 8298 	bne.w	800e8e4 <_dtoa_r+0x964>
 800e3b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e3b8:	462a      	mov	r2, r5
 800e3ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e3be:	f7f2 fafd 	bl	80009bc <__aeabi_dcmplt>
 800e3c2:	bb38      	cbnz	r0, 800e414 <_dtoa_r+0x494>
 800e3c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e3c8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800e3cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	f2c0 8157 	blt.w	800e682 <_dtoa_r+0x702>
 800e3d4:	2f0e      	cmp	r7, #14
 800e3d6:	f300 8154 	bgt.w	800e682 <_dtoa_r+0x702>
 800e3da:	4b4b      	ldr	r3, [pc, #300]	@ (800e508 <_dtoa_r+0x588>)
 800e3dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e3e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e3e4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e3e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	f280 80e5 	bge.w	800e5ba <_dtoa_r+0x63a>
 800e3f0:	9b08      	ldr	r3, [sp, #32]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f300 80e1 	bgt.w	800e5ba <_dtoa_r+0x63a>
 800e3f8:	d10c      	bne.n	800e414 <_dtoa_r+0x494>
 800e3fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3fe:	2200      	movs	r2, #0
 800e400:	4b46      	ldr	r3, [pc, #280]	@ (800e51c <_dtoa_r+0x59c>)
 800e402:	f7f2 f869 	bl	80004d8 <__aeabi_dmul>
 800e406:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e40a:	f7f2 faeb 	bl	80009e4 <__aeabi_dcmpge>
 800e40e:	2800      	cmp	r0, #0
 800e410:	f000 8266 	beq.w	800e8e0 <_dtoa_r+0x960>
 800e414:	2400      	movs	r4, #0
 800e416:	4625      	mov	r5, r4
 800e418:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e41a:	4656      	mov	r6, sl
 800e41c:	ea6f 0803 	mvn.w	r8, r3
 800e420:	2700      	movs	r7, #0
 800e422:	4621      	mov	r1, r4
 800e424:	4648      	mov	r0, r9
 800e426:	f7fe fe5d 	bl	800d0e4 <_Bfree>
 800e42a:	2d00      	cmp	r5, #0
 800e42c:	f000 80bd 	beq.w	800e5aa <_dtoa_r+0x62a>
 800e430:	b12f      	cbz	r7, 800e43e <_dtoa_r+0x4be>
 800e432:	42af      	cmp	r7, r5
 800e434:	d003      	beq.n	800e43e <_dtoa_r+0x4be>
 800e436:	4639      	mov	r1, r7
 800e438:	4648      	mov	r0, r9
 800e43a:	f7fe fe53 	bl	800d0e4 <_Bfree>
 800e43e:	4629      	mov	r1, r5
 800e440:	4648      	mov	r0, r9
 800e442:	f7fe fe4f 	bl	800d0e4 <_Bfree>
 800e446:	e0b0      	b.n	800e5aa <_dtoa_r+0x62a>
 800e448:	07e2      	lsls	r2, r4, #31
 800e44a:	d505      	bpl.n	800e458 <_dtoa_r+0x4d8>
 800e44c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e450:	f7f2 f842 	bl	80004d8 <__aeabi_dmul>
 800e454:	2301      	movs	r3, #1
 800e456:	3601      	adds	r6, #1
 800e458:	1064      	asrs	r4, r4, #1
 800e45a:	3508      	adds	r5, #8
 800e45c:	e762      	b.n	800e324 <_dtoa_r+0x3a4>
 800e45e:	2602      	movs	r6, #2
 800e460:	e765      	b.n	800e32e <_dtoa_r+0x3ae>
 800e462:	46b8      	mov	r8, r7
 800e464:	9c08      	ldr	r4, [sp, #32]
 800e466:	e784      	b.n	800e372 <_dtoa_r+0x3f2>
 800e468:	4b27      	ldr	r3, [pc, #156]	@ (800e508 <_dtoa_r+0x588>)
 800e46a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e46c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e470:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e474:	4454      	add	r4, sl
 800e476:	2900      	cmp	r1, #0
 800e478:	d054      	beq.n	800e524 <_dtoa_r+0x5a4>
 800e47a:	2000      	movs	r0, #0
 800e47c:	4928      	ldr	r1, [pc, #160]	@ (800e520 <_dtoa_r+0x5a0>)
 800e47e:	f7f2 f955 	bl	800072c <__aeabi_ddiv>
 800e482:	4633      	mov	r3, r6
 800e484:	462a      	mov	r2, r5
 800e486:	f7f1 fe6f 	bl	8000168 <__aeabi_dsub>
 800e48a:	4656      	mov	r6, sl
 800e48c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e490:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e494:	f7f2 faba 	bl	8000a0c <__aeabi_d2iz>
 800e498:	4605      	mov	r5, r0
 800e49a:	f7f1 ffb3 	bl	8000404 <__aeabi_i2d>
 800e49e:	4602      	mov	r2, r0
 800e4a0:	460b      	mov	r3, r1
 800e4a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4a6:	f7f1 fe5f 	bl	8000168 <__aeabi_dsub>
 800e4aa:	4602      	mov	r2, r0
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	3530      	adds	r5, #48	@ 0x30
 800e4b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e4b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e4b8:	f806 5b01 	strb.w	r5, [r6], #1
 800e4bc:	f7f2 fa7e 	bl	80009bc <__aeabi_dcmplt>
 800e4c0:	2800      	cmp	r0, #0
 800e4c2:	d172      	bne.n	800e5aa <_dtoa_r+0x62a>
 800e4c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	4911      	ldr	r1, [pc, #68]	@ (800e510 <_dtoa_r+0x590>)
 800e4cc:	f7f1 fe4c 	bl	8000168 <__aeabi_dsub>
 800e4d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e4d4:	f7f2 fa72 	bl	80009bc <__aeabi_dcmplt>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	f040 80b4 	bne.w	800e646 <_dtoa_r+0x6c6>
 800e4de:	42a6      	cmp	r6, r4
 800e4e0:	f43f af70 	beq.w	800e3c4 <_dtoa_r+0x444>
 800e4e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	4b0a      	ldr	r3, [pc, #40]	@ (800e514 <_dtoa_r+0x594>)
 800e4ec:	f7f1 fff4 	bl	80004d8 <__aeabi_dmul>
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e4f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4fa:	4b06      	ldr	r3, [pc, #24]	@ (800e514 <_dtoa_r+0x594>)
 800e4fc:	f7f1 ffec 	bl	80004d8 <__aeabi_dmul>
 800e500:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e504:	e7c4      	b.n	800e490 <_dtoa_r+0x510>
 800e506:	bf00      	nop
 800e508:	0800f6c8 	.word	0x0800f6c8
 800e50c:	0800f6a0 	.word	0x0800f6a0
 800e510:	3ff00000 	.word	0x3ff00000
 800e514:	40240000 	.word	0x40240000
 800e518:	401c0000 	.word	0x401c0000
 800e51c:	40140000 	.word	0x40140000
 800e520:	3fe00000 	.word	0x3fe00000
 800e524:	4631      	mov	r1, r6
 800e526:	4628      	mov	r0, r5
 800e528:	f7f1 ffd6 	bl	80004d8 <__aeabi_dmul>
 800e52c:	4656      	mov	r6, sl
 800e52e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e532:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e538:	f7f2 fa68 	bl	8000a0c <__aeabi_d2iz>
 800e53c:	4605      	mov	r5, r0
 800e53e:	f7f1 ff61 	bl	8000404 <__aeabi_i2d>
 800e542:	4602      	mov	r2, r0
 800e544:	460b      	mov	r3, r1
 800e546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e54a:	f7f1 fe0d 	bl	8000168 <__aeabi_dsub>
 800e54e:	4602      	mov	r2, r0
 800e550:	460b      	mov	r3, r1
 800e552:	3530      	adds	r5, #48	@ 0x30
 800e554:	f806 5b01 	strb.w	r5, [r6], #1
 800e558:	42a6      	cmp	r6, r4
 800e55a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e55e:	f04f 0200 	mov.w	r2, #0
 800e562:	d124      	bne.n	800e5ae <_dtoa_r+0x62e>
 800e564:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e568:	4bae      	ldr	r3, [pc, #696]	@ (800e824 <_dtoa_r+0x8a4>)
 800e56a:	f7f1 fdff 	bl	800016c <__adddf3>
 800e56e:	4602      	mov	r2, r0
 800e570:	460b      	mov	r3, r1
 800e572:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e576:	f7f2 fa3f 	bl	80009f8 <__aeabi_dcmpgt>
 800e57a:	2800      	cmp	r0, #0
 800e57c:	d163      	bne.n	800e646 <_dtoa_r+0x6c6>
 800e57e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e582:	2000      	movs	r0, #0
 800e584:	49a7      	ldr	r1, [pc, #668]	@ (800e824 <_dtoa_r+0x8a4>)
 800e586:	f7f1 fdef 	bl	8000168 <__aeabi_dsub>
 800e58a:	4602      	mov	r2, r0
 800e58c:	460b      	mov	r3, r1
 800e58e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e592:	f7f2 fa13 	bl	80009bc <__aeabi_dcmplt>
 800e596:	2800      	cmp	r0, #0
 800e598:	f43f af14 	beq.w	800e3c4 <_dtoa_r+0x444>
 800e59c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e59e:	1e73      	subs	r3, r6, #1
 800e5a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e5a6:	2b30      	cmp	r3, #48	@ 0x30
 800e5a8:	d0f8      	beq.n	800e59c <_dtoa_r+0x61c>
 800e5aa:	4647      	mov	r7, r8
 800e5ac:	e03b      	b.n	800e626 <_dtoa_r+0x6a6>
 800e5ae:	4b9e      	ldr	r3, [pc, #632]	@ (800e828 <_dtoa_r+0x8a8>)
 800e5b0:	f7f1 ff92 	bl	80004d8 <__aeabi_dmul>
 800e5b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e5b8:	e7bc      	b.n	800e534 <_dtoa_r+0x5b4>
 800e5ba:	4656      	mov	r6, sl
 800e5bc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e5c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5c4:	4620      	mov	r0, r4
 800e5c6:	4629      	mov	r1, r5
 800e5c8:	f7f2 f8b0 	bl	800072c <__aeabi_ddiv>
 800e5cc:	f7f2 fa1e 	bl	8000a0c <__aeabi_d2iz>
 800e5d0:	4680      	mov	r8, r0
 800e5d2:	f7f1 ff17 	bl	8000404 <__aeabi_i2d>
 800e5d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e5da:	f7f1 ff7d 	bl	80004d8 <__aeabi_dmul>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	460b      	mov	r3, r1
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	4629      	mov	r1, r5
 800e5e6:	f7f1 fdbf 	bl	8000168 <__aeabi_dsub>
 800e5ea:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e5ee:	9d08      	ldr	r5, [sp, #32]
 800e5f0:	f806 4b01 	strb.w	r4, [r6], #1
 800e5f4:	eba6 040a 	sub.w	r4, r6, sl
 800e5f8:	42a5      	cmp	r5, r4
 800e5fa:	4602      	mov	r2, r0
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	d133      	bne.n	800e668 <_dtoa_r+0x6e8>
 800e600:	f7f1 fdb4 	bl	800016c <__adddf3>
 800e604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e608:	4604      	mov	r4, r0
 800e60a:	460d      	mov	r5, r1
 800e60c:	f7f2 f9f4 	bl	80009f8 <__aeabi_dcmpgt>
 800e610:	b9c0      	cbnz	r0, 800e644 <_dtoa_r+0x6c4>
 800e612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e616:	4620      	mov	r0, r4
 800e618:	4629      	mov	r1, r5
 800e61a:	f7f2 f9c5 	bl	80009a8 <__aeabi_dcmpeq>
 800e61e:	b110      	cbz	r0, 800e626 <_dtoa_r+0x6a6>
 800e620:	f018 0f01 	tst.w	r8, #1
 800e624:	d10e      	bne.n	800e644 <_dtoa_r+0x6c4>
 800e626:	4648      	mov	r0, r9
 800e628:	9903      	ldr	r1, [sp, #12]
 800e62a:	f7fe fd5b 	bl	800d0e4 <_Bfree>
 800e62e:	2300      	movs	r3, #0
 800e630:	7033      	strb	r3, [r6, #0]
 800e632:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e634:	3701      	adds	r7, #1
 800e636:	601f      	str	r7, [r3, #0]
 800e638:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	f000 824b 	beq.w	800ead6 <_dtoa_r+0xb56>
 800e640:	601e      	str	r6, [r3, #0]
 800e642:	e248      	b.n	800ead6 <_dtoa_r+0xb56>
 800e644:	46b8      	mov	r8, r7
 800e646:	4633      	mov	r3, r6
 800e648:	461e      	mov	r6, r3
 800e64a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e64e:	2a39      	cmp	r2, #57	@ 0x39
 800e650:	d106      	bne.n	800e660 <_dtoa_r+0x6e0>
 800e652:	459a      	cmp	sl, r3
 800e654:	d1f8      	bne.n	800e648 <_dtoa_r+0x6c8>
 800e656:	2230      	movs	r2, #48	@ 0x30
 800e658:	f108 0801 	add.w	r8, r8, #1
 800e65c:	f88a 2000 	strb.w	r2, [sl]
 800e660:	781a      	ldrb	r2, [r3, #0]
 800e662:	3201      	adds	r2, #1
 800e664:	701a      	strb	r2, [r3, #0]
 800e666:	e7a0      	b.n	800e5aa <_dtoa_r+0x62a>
 800e668:	2200      	movs	r2, #0
 800e66a:	4b6f      	ldr	r3, [pc, #444]	@ (800e828 <_dtoa_r+0x8a8>)
 800e66c:	f7f1 ff34 	bl	80004d8 <__aeabi_dmul>
 800e670:	2200      	movs	r2, #0
 800e672:	2300      	movs	r3, #0
 800e674:	4604      	mov	r4, r0
 800e676:	460d      	mov	r5, r1
 800e678:	f7f2 f996 	bl	80009a8 <__aeabi_dcmpeq>
 800e67c:	2800      	cmp	r0, #0
 800e67e:	d09f      	beq.n	800e5c0 <_dtoa_r+0x640>
 800e680:	e7d1      	b.n	800e626 <_dtoa_r+0x6a6>
 800e682:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e684:	2a00      	cmp	r2, #0
 800e686:	f000 80ea 	beq.w	800e85e <_dtoa_r+0x8de>
 800e68a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e68c:	2a01      	cmp	r2, #1
 800e68e:	f300 80cd 	bgt.w	800e82c <_dtoa_r+0x8ac>
 800e692:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e694:	2a00      	cmp	r2, #0
 800e696:	f000 80c1 	beq.w	800e81c <_dtoa_r+0x89c>
 800e69a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e69e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e6a0:	9e04      	ldr	r6, [sp, #16]
 800e6a2:	9a04      	ldr	r2, [sp, #16]
 800e6a4:	2101      	movs	r1, #1
 800e6a6:	441a      	add	r2, r3
 800e6a8:	9204      	str	r2, [sp, #16]
 800e6aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6ac:	4648      	mov	r0, r9
 800e6ae:	441a      	add	r2, r3
 800e6b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6b2:	f7fe fe15 	bl	800d2e0 <__i2b>
 800e6b6:	4605      	mov	r5, r0
 800e6b8:	b166      	cbz	r6, 800e6d4 <_dtoa_r+0x754>
 800e6ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	dd09      	ble.n	800e6d4 <_dtoa_r+0x754>
 800e6c0:	42b3      	cmp	r3, r6
 800e6c2:	bfa8      	it	ge
 800e6c4:	4633      	movge	r3, r6
 800e6c6:	9a04      	ldr	r2, [sp, #16]
 800e6c8:	1af6      	subs	r6, r6, r3
 800e6ca:	1ad2      	subs	r2, r2, r3
 800e6cc:	9204      	str	r2, [sp, #16]
 800e6ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6d0:	1ad3      	subs	r3, r2, r3
 800e6d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6d6:	b30b      	cbz	r3, 800e71c <_dtoa_r+0x79c>
 800e6d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	f000 80c6 	beq.w	800e86c <_dtoa_r+0x8ec>
 800e6e0:	2c00      	cmp	r4, #0
 800e6e2:	f000 80c0 	beq.w	800e866 <_dtoa_r+0x8e6>
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	4622      	mov	r2, r4
 800e6ea:	4648      	mov	r0, r9
 800e6ec:	f7fe feb0 	bl	800d450 <__pow5mult>
 800e6f0:	9a03      	ldr	r2, [sp, #12]
 800e6f2:	4601      	mov	r1, r0
 800e6f4:	4605      	mov	r5, r0
 800e6f6:	4648      	mov	r0, r9
 800e6f8:	f7fe fe08 	bl	800d30c <__multiply>
 800e6fc:	9903      	ldr	r1, [sp, #12]
 800e6fe:	4680      	mov	r8, r0
 800e700:	4648      	mov	r0, r9
 800e702:	f7fe fcef 	bl	800d0e4 <_Bfree>
 800e706:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e708:	1b1b      	subs	r3, r3, r4
 800e70a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e70c:	f000 80b1 	beq.w	800e872 <_dtoa_r+0x8f2>
 800e710:	4641      	mov	r1, r8
 800e712:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e714:	4648      	mov	r0, r9
 800e716:	f7fe fe9b 	bl	800d450 <__pow5mult>
 800e71a:	9003      	str	r0, [sp, #12]
 800e71c:	2101      	movs	r1, #1
 800e71e:	4648      	mov	r0, r9
 800e720:	f7fe fdde 	bl	800d2e0 <__i2b>
 800e724:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e726:	4604      	mov	r4, r0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	f000 81d8 	beq.w	800eade <_dtoa_r+0xb5e>
 800e72e:	461a      	mov	r2, r3
 800e730:	4601      	mov	r1, r0
 800e732:	4648      	mov	r0, r9
 800e734:	f7fe fe8c 	bl	800d450 <__pow5mult>
 800e738:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e73a:	4604      	mov	r4, r0
 800e73c:	2b01      	cmp	r3, #1
 800e73e:	f300 809f 	bgt.w	800e880 <_dtoa_r+0x900>
 800e742:	9b06      	ldr	r3, [sp, #24]
 800e744:	2b00      	cmp	r3, #0
 800e746:	f040 8097 	bne.w	800e878 <_dtoa_r+0x8f8>
 800e74a:	9b07      	ldr	r3, [sp, #28]
 800e74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e750:	2b00      	cmp	r3, #0
 800e752:	f040 8093 	bne.w	800e87c <_dtoa_r+0x8fc>
 800e756:	9b07      	ldr	r3, [sp, #28]
 800e758:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e75c:	0d1b      	lsrs	r3, r3, #20
 800e75e:	051b      	lsls	r3, r3, #20
 800e760:	b133      	cbz	r3, 800e770 <_dtoa_r+0x7f0>
 800e762:	9b04      	ldr	r3, [sp, #16]
 800e764:	3301      	adds	r3, #1
 800e766:	9304      	str	r3, [sp, #16]
 800e768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e76a:	3301      	adds	r3, #1
 800e76c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e76e:	2301      	movs	r3, #1
 800e770:	930a      	str	r3, [sp, #40]	@ 0x28
 800e772:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e774:	2b00      	cmp	r3, #0
 800e776:	f000 81b8 	beq.w	800eaea <_dtoa_r+0xb6a>
 800e77a:	6923      	ldr	r3, [r4, #16]
 800e77c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e780:	6918      	ldr	r0, [r3, #16]
 800e782:	f7fe fd61 	bl	800d248 <__hi0bits>
 800e786:	f1c0 0020 	rsb	r0, r0, #32
 800e78a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e78c:	4418      	add	r0, r3
 800e78e:	f010 001f 	ands.w	r0, r0, #31
 800e792:	f000 8082 	beq.w	800e89a <_dtoa_r+0x91a>
 800e796:	f1c0 0320 	rsb	r3, r0, #32
 800e79a:	2b04      	cmp	r3, #4
 800e79c:	dd73      	ble.n	800e886 <_dtoa_r+0x906>
 800e79e:	9b04      	ldr	r3, [sp, #16]
 800e7a0:	f1c0 001c 	rsb	r0, r0, #28
 800e7a4:	4403      	add	r3, r0
 800e7a6:	9304      	str	r3, [sp, #16]
 800e7a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7aa:	4406      	add	r6, r0
 800e7ac:	4403      	add	r3, r0
 800e7ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7b0:	9b04      	ldr	r3, [sp, #16]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	dd05      	ble.n	800e7c2 <_dtoa_r+0x842>
 800e7b6:	461a      	mov	r2, r3
 800e7b8:	4648      	mov	r0, r9
 800e7ba:	9903      	ldr	r1, [sp, #12]
 800e7bc:	f7fe fea2 	bl	800d504 <__lshift>
 800e7c0:	9003      	str	r0, [sp, #12]
 800e7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	dd05      	ble.n	800e7d4 <_dtoa_r+0x854>
 800e7c8:	4621      	mov	r1, r4
 800e7ca:	461a      	mov	r2, r3
 800e7cc:	4648      	mov	r0, r9
 800e7ce:	f7fe fe99 	bl	800d504 <__lshift>
 800e7d2:	4604      	mov	r4, r0
 800e7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d061      	beq.n	800e89e <_dtoa_r+0x91e>
 800e7da:	4621      	mov	r1, r4
 800e7dc:	9803      	ldr	r0, [sp, #12]
 800e7de:	f7fe fefd 	bl	800d5dc <__mcmp>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	da5b      	bge.n	800e89e <_dtoa_r+0x91e>
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	220a      	movs	r2, #10
 800e7ea:	4648      	mov	r0, r9
 800e7ec:	9903      	ldr	r1, [sp, #12]
 800e7ee:	f7fe fc9b 	bl	800d128 <__multadd>
 800e7f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e7f4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e7f8:	9003      	str	r0, [sp, #12]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	f000 8177 	beq.w	800eaee <_dtoa_r+0xb6e>
 800e800:	4629      	mov	r1, r5
 800e802:	2300      	movs	r3, #0
 800e804:	220a      	movs	r2, #10
 800e806:	4648      	mov	r0, r9
 800e808:	f7fe fc8e 	bl	800d128 <__multadd>
 800e80c:	f1bb 0f00 	cmp.w	fp, #0
 800e810:	4605      	mov	r5, r0
 800e812:	dc6f      	bgt.n	800e8f4 <_dtoa_r+0x974>
 800e814:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e816:	2b02      	cmp	r3, #2
 800e818:	dc49      	bgt.n	800e8ae <_dtoa_r+0x92e>
 800e81a:	e06b      	b.n	800e8f4 <_dtoa_r+0x974>
 800e81c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e81e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e822:	e73c      	b.n	800e69e <_dtoa_r+0x71e>
 800e824:	3fe00000 	.word	0x3fe00000
 800e828:	40240000 	.word	0x40240000
 800e82c:	9b08      	ldr	r3, [sp, #32]
 800e82e:	1e5c      	subs	r4, r3, #1
 800e830:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e832:	42a3      	cmp	r3, r4
 800e834:	db09      	blt.n	800e84a <_dtoa_r+0x8ca>
 800e836:	1b1c      	subs	r4, r3, r4
 800e838:	9b08      	ldr	r3, [sp, #32]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	f6bf af30 	bge.w	800e6a0 <_dtoa_r+0x720>
 800e840:	9b04      	ldr	r3, [sp, #16]
 800e842:	9a08      	ldr	r2, [sp, #32]
 800e844:	1a9e      	subs	r6, r3, r2
 800e846:	2300      	movs	r3, #0
 800e848:	e72b      	b.n	800e6a2 <_dtoa_r+0x722>
 800e84a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e84c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e84e:	1ae3      	subs	r3, r4, r3
 800e850:	441a      	add	r2, r3
 800e852:	940a      	str	r4, [sp, #40]	@ 0x28
 800e854:	9e04      	ldr	r6, [sp, #16]
 800e856:	2400      	movs	r4, #0
 800e858:	9b08      	ldr	r3, [sp, #32]
 800e85a:	920e      	str	r2, [sp, #56]	@ 0x38
 800e85c:	e721      	b.n	800e6a2 <_dtoa_r+0x722>
 800e85e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e860:	9e04      	ldr	r6, [sp, #16]
 800e862:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e864:	e728      	b.n	800e6b8 <_dtoa_r+0x738>
 800e866:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e86a:	e751      	b.n	800e710 <_dtoa_r+0x790>
 800e86c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e86e:	9903      	ldr	r1, [sp, #12]
 800e870:	e750      	b.n	800e714 <_dtoa_r+0x794>
 800e872:	f8cd 800c 	str.w	r8, [sp, #12]
 800e876:	e751      	b.n	800e71c <_dtoa_r+0x79c>
 800e878:	2300      	movs	r3, #0
 800e87a:	e779      	b.n	800e770 <_dtoa_r+0x7f0>
 800e87c:	9b06      	ldr	r3, [sp, #24]
 800e87e:	e777      	b.n	800e770 <_dtoa_r+0x7f0>
 800e880:	2300      	movs	r3, #0
 800e882:	930a      	str	r3, [sp, #40]	@ 0x28
 800e884:	e779      	b.n	800e77a <_dtoa_r+0x7fa>
 800e886:	d093      	beq.n	800e7b0 <_dtoa_r+0x830>
 800e888:	9a04      	ldr	r2, [sp, #16]
 800e88a:	331c      	adds	r3, #28
 800e88c:	441a      	add	r2, r3
 800e88e:	9204      	str	r2, [sp, #16]
 800e890:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e892:	441e      	add	r6, r3
 800e894:	441a      	add	r2, r3
 800e896:	9209      	str	r2, [sp, #36]	@ 0x24
 800e898:	e78a      	b.n	800e7b0 <_dtoa_r+0x830>
 800e89a:	4603      	mov	r3, r0
 800e89c:	e7f4      	b.n	800e888 <_dtoa_r+0x908>
 800e89e:	9b08      	ldr	r3, [sp, #32]
 800e8a0:	46b8      	mov	r8, r7
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	dc20      	bgt.n	800e8e8 <_dtoa_r+0x968>
 800e8a6:	469b      	mov	fp, r3
 800e8a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e8aa:	2b02      	cmp	r3, #2
 800e8ac:	dd1e      	ble.n	800e8ec <_dtoa_r+0x96c>
 800e8ae:	f1bb 0f00 	cmp.w	fp, #0
 800e8b2:	f47f adb1 	bne.w	800e418 <_dtoa_r+0x498>
 800e8b6:	4621      	mov	r1, r4
 800e8b8:	465b      	mov	r3, fp
 800e8ba:	2205      	movs	r2, #5
 800e8bc:	4648      	mov	r0, r9
 800e8be:	f7fe fc33 	bl	800d128 <__multadd>
 800e8c2:	4601      	mov	r1, r0
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	9803      	ldr	r0, [sp, #12]
 800e8c8:	f7fe fe88 	bl	800d5dc <__mcmp>
 800e8cc:	2800      	cmp	r0, #0
 800e8ce:	f77f ada3 	ble.w	800e418 <_dtoa_r+0x498>
 800e8d2:	4656      	mov	r6, sl
 800e8d4:	2331      	movs	r3, #49	@ 0x31
 800e8d6:	f108 0801 	add.w	r8, r8, #1
 800e8da:	f806 3b01 	strb.w	r3, [r6], #1
 800e8de:	e59f      	b.n	800e420 <_dtoa_r+0x4a0>
 800e8e0:	46b8      	mov	r8, r7
 800e8e2:	9c08      	ldr	r4, [sp, #32]
 800e8e4:	4625      	mov	r5, r4
 800e8e6:	e7f4      	b.n	800e8d2 <_dtoa_r+0x952>
 800e8e8:	f8dd b020 	ldr.w	fp, [sp, #32]
 800e8ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	f000 8101 	beq.w	800eaf6 <_dtoa_r+0xb76>
 800e8f4:	2e00      	cmp	r6, #0
 800e8f6:	dd05      	ble.n	800e904 <_dtoa_r+0x984>
 800e8f8:	4629      	mov	r1, r5
 800e8fa:	4632      	mov	r2, r6
 800e8fc:	4648      	mov	r0, r9
 800e8fe:	f7fe fe01 	bl	800d504 <__lshift>
 800e902:	4605      	mov	r5, r0
 800e904:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e906:	2b00      	cmp	r3, #0
 800e908:	d05c      	beq.n	800e9c4 <_dtoa_r+0xa44>
 800e90a:	4648      	mov	r0, r9
 800e90c:	6869      	ldr	r1, [r5, #4]
 800e90e:	f7fe fba9 	bl	800d064 <_Balloc>
 800e912:	4606      	mov	r6, r0
 800e914:	b928      	cbnz	r0, 800e922 <_dtoa_r+0x9a2>
 800e916:	4602      	mov	r2, r0
 800e918:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e91c:	4b80      	ldr	r3, [pc, #512]	@ (800eb20 <_dtoa_r+0xba0>)
 800e91e:	f7ff bb43 	b.w	800dfa8 <_dtoa_r+0x28>
 800e922:	692a      	ldr	r2, [r5, #16]
 800e924:	f105 010c 	add.w	r1, r5, #12
 800e928:	3202      	adds	r2, #2
 800e92a:	0092      	lsls	r2, r2, #2
 800e92c:	300c      	adds	r0, #12
 800e92e:	f7fd ff42 	bl	800c7b6 <memcpy>
 800e932:	2201      	movs	r2, #1
 800e934:	4631      	mov	r1, r6
 800e936:	4648      	mov	r0, r9
 800e938:	f7fe fde4 	bl	800d504 <__lshift>
 800e93c:	462f      	mov	r7, r5
 800e93e:	4605      	mov	r5, r0
 800e940:	f10a 0301 	add.w	r3, sl, #1
 800e944:	9304      	str	r3, [sp, #16]
 800e946:	eb0a 030b 	add.w	r3, sl, fp
 800e94a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e94c:	9b06      	ldr	r3, [sp, #24]
 800e94e:	f003 0301 	and.w	r3, r3, #1
 800e952:	9309      	str	r3, [sp, #36]	@ 0x24
 800e954:	9b04      	ldr	r3, [sp, #16]
 800e956:	4621      	mov	r1, r4
 800e958:	9803      	ldr	r0, [sp, #12]
 800e95a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e95e:	f7ff fa85 	bl	800de6c <quorem>
 800e962:	4603      	mov	r3, r0
 800e964:	4639      	mov	r1, r7
 800e966:	3330      	adds	r3, #48	@ 0x30
 800e968:	9006      	str	r0, [sp, #24]
 800e96a:	9803      	ldr	r0, [sp, #12]
 800e96c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e96e:	f7fe fe35 	bl	800d5dc <__mcmp>
 800e972:	462a      	mov	r2, r5
 800e974:	9008      	str	r0, [sp, #32]
 800e976:	4621      	mov	r1, r4
 800e978:	4648      	mov	r0, r9
 800e97a:	f7fe fe4b 	bl	800d614 <__mdiff>
 800e97e:	68c2      	ldr	r2, [r0, #12]
 800e980:	4606      	mov	r6, r0
 800e982:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e984:	bb02      	cbnz	r2, 800e9c8 <_dtoa_r+0xa48>
 800e986:	4601      	mov	r1, r0
 800e988:	9803      	ldr	r0, [sp, #12]
 800e98a:	f7fe fe27 	bl	800d5dc <__mcmp>
 800e98e:	4602      	mov	r2, r0
 800e990:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e992:	4631      	mov	r1, r6
 800e994:	4648      	mov	r0, r9
 800e996:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800e99a:	f7fe fba3 	bl	800d0e4 <_Bfree>
 800e99e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e9a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e9a2:	9e04      	ldr	r6, [sp, #16]
 800e9a4:	ea42 0103 	orr.w	r1, r2, r3
 800e9a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9aa:	4319      	orrs	r1, r3
 800e9ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9ae:	d10d      	bne.n	800e9cc <_dtoa_r+0xa4c>
 800e9b0:	2b39      	cmp	r3, #57	@ 0x39
 800e9b2:	d027      	beq.n	800ea04 <_dtoa_r+0xa84>
 800e9b4:	9a08      	ldr	r2, [sp, #32]
 800e9b6:	2a00      	cmp	r2, #0
 800e9b8:	dd01      	ble.n	800e9be <_dtoa_r+0xa3e>
 800e9ba:	9b06      	ldr	r3, [sp, #24]
 800e9bc:	3331      	adds	r3, #49	@ 0x31
 800e9be:	f88b 3000 	strb.w	r3, [fp]
 800e9c2:	e52e      	b.n	800e422 <_dtoa_r+0x4a2>
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	e7b9      	b.n	800e93c <_dtoa_r+0x9bc>
 800e9c8:	2201      	movs	r2, #1
 800e9ca:	e7e2      	b.n	800e992 <_dtoa_r+0xa12>
 800e9cc:	9908      	ldr	r1, [sp, #32]
 800e9ce:	2900      	cmp	r1, #0
 800e9d0:	db04      	blt.n	800e9dc <_dtoa_r+0xa5c>
 800e9d2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800e9d4:	4301      	orrs	r1, r0
 800e9d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9d8:	4301      	orrs	r1, r0
 800e9da:	d120      	bne.n	800ea1e <_dtoa_r+0xa9e>
 800e9dc:	2a00      	cmp	r2, #0
 800e9de:	ddee      	ble.n	800e9be <_dtoa_r+0xa3e>
 800e9e0:	2201      	movs	r2, #1
 800e9e2:	9903      	ldr	r1, [sp, #12]
 800e9e4:	4648      	mov	r0, r9
 800e9e6:	9304      	str	r3, [sp, #16]
 800e9e8:	f7fe fd8c 	bl	800d504 <__lshift>
 800e9ec:	4621      	mov	r1, r4
 800e9ee:	9003      	str	r0, [sp, #12]
 800e9f0:	f7fe fdf4 	bl	800d5dc <__mcmp>
 800e9f4:	2800      	cmp	r0, #0
 800e9f6:	9b04      	ldr	r3, [sp, #16]
 800e9f8:	dc02      	bgt.n	800ea00 <_dtoa_r+0xa80>
 800e9fa:	d1e0      	bne.n	800e9be <_dtoa_r+0xa3e>
 800e9fc:	07da      	lsls	r2, r3, #31
 800e9fe:	d5de      	bpl.n	800e9be <_dtoa_r+0xa3e>
 800ea00:	2b39      	cmp	r3, #57	@ 0x39
 800ea02:	d1da      	bne.n	800e9ba <_dtoa_r+0xa3a>
 800ea04:	2339      	movs	r3, #57	@ 0x39
 800ea06:	f88b 3000 	strb.w	r3, [fp]
 800ea0a:	4633      	mov	r3, r6
 800ea0c:	461e      	mov	r6, r3
 800ea0e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ea12:	3b01      	subs	r3, #1
 800ea14:	2a39      	cmp	r2, #57	@ 0x39
 800ea16:	d04e      	beq.n	800eab6 <_dtoa_r+0xb36>
 800ea18:	3201      	adds	r2, #1
 800ea1a:	701a      	strb	r2, [r3, #0]
 800ea1c:	e501      	b.n	800e422 <_dtoa_r+0x4a2>
 800ea1e:	2a00      	cmp	r2, #0
 800ea20:	dd03      	ble.n	800ea2a <_dtoa_r+0xaaa>
 800ea22:	2b39      	cmp	r3, #57	@ 0x39
 800ea24:	d0ee      	beq.n	800ea04 <_dtoa_r+0xa84>
 800ea26:	3301      	adds	r3, #1
 800ea28:	e7c9      	b.n	800e9be <_dtoa_r+0xa3e>
 800ea2a:	9a04      	ldr	r2, [sp, #16]
 800ea2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ea2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ea32:	428a      	cmp	r2, r1
 800ea34:	d028      	beq.n	800ea88 <_dtoa_r+0xb08>
 800ea36:	2300      	movs	r3, #0
 800ea38:	220a      	movs	r2, #10
 800ea3a:	9903      	ldr	r1, [sp, #12]
 800ea3c:	4648      	mov	r0, r9
 800ea3e:	f7fe fb73 	bl	800d128 <__multadd>
 800ea42:	42af      	cmp	r7, r5
 800ea44:	9003      	str	r0, [sp, #12]
 800ea46:	f04f 0300 	mov.w	r3, #0
 800ea4a:	f04f 020a 	mov.w	r2, #10
 800ea4e:	4639      	mov	r1, r7
 800ea50:	4648      	mov	r0, r9
 800ea52:	d107      	bne.n	800ea64 <_dtoa_r+0xae4>
 800ea54:	f7fe fb68 	bl	800d128 <__multadd>
 800ea58:	4607      	mov	r7, r0
 800ea5a:	4605      	mov	r5, r0
 800ea5c:	9b04      	ldr	r3, [sp, #16]
 800ea5e:	3301      	adds	r3, #1
 800ea60:	9304      	str	r3, [sp, #16]
 800ea62:	e777      	b.n	800e954 <_dtoa_r+0x9d4>
 800ea64:	f7fe fb60 	bl	800d128 <__multadd>
 800ea68:	4629      	mov	r1, r5
 800ea6a:	4607      	mov	r7, r0
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	220a      	movs	r2, #10
 800ea70:	4648      	mov	r0, r9
 800ea72:	f7fe fb59 	bl	800d128 <__multadd>
 800ea76:	4605      	mov	r5, r0
 800ea78:	e7f0      	b.n	800ea5c <_dtoa_r+0xadc>
 800ea7a:	f1bb 0f00 	cmp.w	fp, #0
 800ea7e:	bfcc      	ite	gt
 800ea80:	465e      	movgt	r6, fp
 800ea82:	2601      	movle	r6, #1
 800ea84:	2700      	movs	r7, #0
 800ea86:	4456      	add	r6, sl
 800ea88:	2201      	movs	r2, #1
 800ea8a:	9903      	ldr	r1, [sp, #12]
 800ea8c:	4648      	mov	r0, r9
 800ea8e:	9304      	str	r3, [sp, #16]
 800ea90:	f7fe fd38 	bl	800d504 <__lshift>
 800ea94:	4621      	mov	r1, r4
 800ea96:	9003      	str	r0, [sp, #12]
 800ea98:	f7fe fda0 	bl	800d5dc <__mcmp>
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	dcb4      	bgt.n	800ea0a <_dtoa_r+0xa8a>
 800eaa0:	d102      	bne.n	800eaa8 <_dtoa_r+0xb28>
 800eaa2:	9b04      	ldr	r3, [sp, #16]
 800eaa4:	07db      	lsls	r3, r3, #31
 800eaa6:	d4b0      	bmi.n	800ea0a <_dtoa_r+0xa8a>
 800eaa8:	4633      	mov	r3, r6
 800eaaa:	461e      	mov	r6, r3
 800eaac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eab0:	2a30      	cmp	r2, #48	@ 0x30
 800eab2:	d0fa      	beq.n	800eaaa <_dtoa_r+0xb2a>
 800eab4:	e4b5      	b.n	800e422 <_dtoa_r+0x4a2>
 800eab6:	459a      	cmp	sl, r3
 800eab8:	d1a8      	bne.n	800ea0c <_dtoa_r+0xa8c>
 800eaba:	2331      	movs	r3, #49	@ 0x31
 800eabc:	f108 0801 	add.w	r8, r8, #1
 800eac0:	f88a 3000 	strb.w	r3, [sl]
 800eac4:	e4ad      	b.n	800e422 <_dtoa_r+0x4a2>
 800eac6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800eac8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800eb24 <_dtoa_r+0xba4>
 800eacc:	b11b      	cbz	r3, 800ead6 <_dtoa_r+0xb56>
 800eace:	f10a 0308 	add.w	r3, sl, #8
 800ead2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ead4:	6013      	str	r3, [r2, #0]
 800ead6:	4650      	mov	r0, sl
 800ead8:	b017      	add	sp, #92	@ 0x5c
 800eada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eade:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800eae0:	2b01      	cmp	r3, #1
 800eae2:	f77f ae2e 	ble.w	800e742 <_dtoa_r+0x7c2>
 800eae6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eae8:	930a      	str	r3, [sp, #40]	@ 0x28
 800eaea:	2001      	movs	r0, #1
 800eaec:	e64d      	b.n	800e78a <_dtoa_r+0x80a>
 800eaee:	f1bb 0f00 	cmp.w	fp, #0
 800eaf2:	f77f aed9 	ble.w	800e8a8 <_dtoa_r+0x928>
 800eaf6:	4656      	mov	r6, sl
 800eaf8:	4621      	mov	r1, r4
 800eafa:	9803      	ldr	r0, [sp, #12]
 800eafc:	f7ff f9b6 	bl	800de6c <quorem>
 800eb00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800eb04:	f806 3b01 	strb.w	r3, [r6], #1
 800eb08:	eba6 020a 	sub.w	r2, r6, sl
 800eb0c:	4593      	cmp	fp, r2
 800eb0e:	ddb4      	ble.n	800ea7a <_dtoa_r+0xafa>
 800eb10:	2300      	movs	r3, #0
 800eb12:	220a      	movs	r2, #10
 800eb14:	4648      	mov	r0, r9
 800eb16:	9903      	ldr	r1, [sp, #12]
 800eb18:	f7fe fb06 	bl	800d128 <__multadd>
 800eb1c:	9003      	str	r0, [sp, #12]
 800eb1e:	e7eb      	b.n	800eaf8 <_dtoa_r+0xb78>
 800eb20:	0800f482 	.word	0x0800f482
 800eb24:	0800f59f 	.word	0x0800f59f

0800eb28 <malloc>:
 800eb28:	4b02      	ldr	r3, [pc, #8]	@ (800eb34 <malloc+0xc>)
 800eb2a:	4601      	mov	r1, r0
 800eb2c:	6818      	ldr	r0, [r3, #0]
 800eb2e:	f7fe b9fb 	b.w	800cf28 <_malloc_r>
 800eb32:	bf00      	nop
 800eb34:	200002f4 	.word	0x200002f4

0800eb38 <fiprintf>:
 800eb38:	b40e      	push	{r1, r2, r3}
 800eb3a:	b503      	push	{r0, r1, lr}
 800eb3c:	4601      	mov	r1, r0
 800eb3e:	ab03      	add	r3, sp, #12
 800eb40:	4805      	ldr	r0, [pc, #20]	@ (800eb58 <fiprintf+0x20>)
 800eb42:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb46:	6800      	ldr	r0, [r0, #0]
 800eb48:	9301      	str	r3, [sp, #4]
 800eb4a:	f000 f835 	bl	800ebb8 <_vfiprintf_r>
 800eb4e:	b002      	add	sp, #8
 800eb50:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb54:	b003      	add	sp, #12
 800eb56:	4770      	bx	lr
 800eb58:	200002f4 	.word	0x200002f4

0800eb5c <abort>:
 800eb5c:	2006      	movs	r0, #6
 800eb5e:	b508      	push	{r3, lr}
 800eb60:	f000 fb8e 	bl	800f280 <raise>
 800eb64:	2001      	movs	r0, #1
 800eb66:	f7f3 fb7c 	bl	8002262 <_exit>

0800eb6a <__sfputc_r>:
 800eb6a:	6893      	ldr	r3, [r2, #8]
 800eb6c:	b410      	push	{r4}
 800eb6e:	3b01      	subs	r3, #1
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	6093      	str	r3, [r2, #8]
 800eb74:	da07      	bge.n	800eb86 <__sfputc_r+0x1c>
 800eb76:	6994      	ldr	r4, [r2, #24]
 800eb78:	42a3      	cmp	r3, r4
 800eb7a:	db01      	blt.n	800eb80 <__sfputc_r+0x16>
 800eb7c:	290a      	cmp	r1, #10
 800eb7e:	d102      	bne.n	800eb86 <__sfputc_r+0x1c>
 800eb80:	bc10      	pop	{r4}
 800eb82:	f000 bac1 	b.w	800f108 <__swbuf_r>
 800eb86:	6813      	ldr	r3, [r2, #0]
 800eb88:	1c58      	adds	r0, r3, #1
 800eb8a:	6010      	str	r0, [r2, #0]
 800eb8c:	7019      	strb	r1, [r3, #0]
 800eb8e:	4608      	mov	r0, r1
 800eb90:	bc10      	pop	{r4}
 800eb92:	4770      	bx	lr

0800eb94 <__sfputs_r>:
 800eb94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb96:	4606      	mov	r6, r0
 800eb98:	460f      	mov	r7, r1
 800eb9a:	4614      	mov	r4, r2
 800eb9c:	18d5      	adds	r5, r2, r3
 800eb9e:	42ac      	cmp	r4, r5
 800eba0:	d101      	bne.n	800eba6 <__sfputs_r+0x12>
 800eba2:	2000      	movs	r0, #0
 800eba4:	e007      	b.n	800ebb6 <__sfputs_r+0x22>
 800eba6:	463a      	mov	r2, r7
 800eba8:	4630      	mov	r0, r6
 800ebaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebae:	f7ff ffdc 	bl	800eb6a <__sfputc_r>
 800ebb2:	1c43      	adds	r3, r0, #1
 800ebb4:	d1f3      	bne.n	800eb9e <__sfputs_r+0xa>
 800ebb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ebb8 <_vfiprintf_r>:
 800ebb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebbc:	460d      	mov	r5, r1
 800ebbe:	4614      	mov	r4, r2
 800ebc0:	4698      	mov	r8, r3
 800ebc2:	4606      	mov	r6, r0
 800ebc4:	b09d      	sub	sp, #116	@ 0x74
 800ebc6:	b118      	cbz	r0, 800ebd0 <_vfiprintf_r+0x18>
 800ebc8:	6a03      	ldr	r3, [r0, #32]
 800ebca:	b90b      	cbnz	r3, 800ebd0 <_vfiprintf_r+0x18>
 800ebcc:	f7fd fcec 	bl	800c5a8 <__sinit>
 800ebd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ebd2:	07d9      	lsls	r1, r3, #31
 800ebd4:	d405      	bmi.n	800ebe2 <_vfiprintf_r+0x2a>
 800ebd6:	89ab      	ldrh	r3, [r5, #12]
 800ebd8:	059a      	lsls	r2, r3, #22
 800ebda:	d402      	bmi.n	800ebe2 <_vfiprintf_r+0x2a>
 800ebdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ebde:	f7fd fde8 	bl	800c7b2 <__retarget_lock_acquire_recursive>
 800ebe2:	89ab      	ldrh	r3, [r5, #12]
 800ebe4:	071b      	lsls	r3, r3, #28
 800ebe6:	d501      	bpl.n	800ebec <_vfiprintf_r+0x34>
 800ebe8:	692b      	ldr	r3, [r5, #16]
 800ebea:	b99b      	cbnz	r3, 800ec14 <_vfiprintf_r+0x5c>
 800ebec:	4629      	mov	r1, r5
 800ebee:	4630      	mov	r0, r6
 800ebf0:	f000 fac8 	bl	800f184 <__swsetup_r>
 800ebf4:	b170      	cbz	r0, 800ec14 <_vfiprintf_r+0x5c>
 800ebf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ebf8:	07dc      	lsls	r4, r3, #31
 800ebfa:	d504      	bpl.n	800ec06 <_vfiprintf_r+0x4e>
 800ebfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec00:	b01d      	add	sp, #116	@ 0x74
 800ec02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec06:	89ab      	ldrh	r3, [r5, #12]
 800ec08:	0598      	lsls	r0, r3, #22
 800ec0a:	d4f7      	bmi.n	800ebfc <_vfiprintf_r+0x44>
 800ec0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec0e:	f7fd fdd1 	bl	800c7b4 <__retarget_lock_release_recursive>
 800ec12:	e7f3      	b.n	800ebfc <_vfiprintf_r+0x44>
 800ec14:	2300      	movs	r3, #0
 800ec16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec18:	2320      	movs	r3, #32
 800ec1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec1e:	2330      	movs	r3, #48	@ 0x30
 800ec20:	f04f 0901 	mov.w	r9, #1
 800ec24:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec28:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800edd4 <_vfiprintf_r+0x21c>
 800ec2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec30:	4623      	mov	r3, r4
 800ec32:	469a      	mov	sl, r3
 800ec34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec38:	b10a      	cbz	r2, 800ec3e <_vfiprintf_r+0x86>
 800ec3a:	2a25      	cmp	r2, #37	@ 0x25
 800ec3c:	d1f9      	bne.n	800ec32 <_vfiprintf_r+0x7a>
 800ec3e:	ebba 0b04 	subs.w	fp, sl, r4
 800ec42:	d00b      	beq.n	800ec5c <_vfiprintf_r+0xa4>
 800ec44:	465b      	mov	r3, fp
 800ec46:	4622      	mov	r2, r4
 800ec48:	4629      	mov	r1, r5
 800ec4a:	4630      	mov	r0, r6
 800ec4c:	f7ff ffa2 	bl	800eb94 <__sfputs_r>
 800ec50:	3001      	adds	r0, #1
 800ec52:	f000 80a7 	beq.w	800eda4 <_vfiprintf_r+0x1ec>
 800ec56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec58:	445a      	add	r2, fp
 800ec5a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec5c:	f89a 3000 	ldrb.w	r3, [sl]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	f000 809f 	beq.w	800eda4 <_vfiprintf_r+0x1ec>
 800ec66:	2300      	movs	r3, #0
 800ec68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ec6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec70:	f10a 0a01 	add.w	sl, sl, #1
 800ec74:	9304      	str	r3, [sp, #16]
 800ec76:	9307      	str	r3, [sp, #28]
 800ec78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ec7c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec7e:	4654      	mov	r4, sl
 800ec80:	2205      	movs	r2, #5
 800ec82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec86:	4853      	ldr	r0, [pc, #332]	@ (800edd4 <_vfiprintf_r+0x21c>)
 800ec88:	f000 fb16 	bl	800f2b8 <memchr>
 800ec8c:	9a04      	ldr	r2, [sp, #16]
 800ec8e:	b9d8      	cbnz	r0, 800ecc8 <_vfiprintf_r+0x110>
 800ec90:	06d1      	lsls	r1, r2, #27
 800ec92:	bf44      	itt	mi
 800ec94:	2320      	movmi	r3, #32
 800ec96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec9a:	0713      	lsls	r3, r2, #28
 800ec9c:	bf44      	itt	mi
 800ec9e:	232b      	movmi	r3, #43	@ 0x2b
 800eca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eca4:	f89a 3000 	ldrb.w	r3, [sl]
 800eca8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecaa:	d015      	beq.n	800ecd8 <_vfiprintf_r+0x120>
 800ecac:	4654      	mov	r4, sl
 800ecae:	2000      	movs	r0, #0
 800ecb0:	f04f 0c0a 	mov.w	ip, #10
 800ecb4:	9a07      	ldr	r2, [sp, #28]
 800ecb6:	4621      	mov	r1, r4
 800ecb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecbc:	3b30      	subs	r3, #48	@ 0x30
 800ecbe:	2b09      	cmp	r3, #9
 800ecc0:	d94b      	bls.n	800ed5a <_vfiprintf_r+0x1a2>
 800ecc2:	b1b0      	cbz	r0, 800ecf2 <_vfiprintf_r+0x13a>
 800ecc4:	9207      	str	r2, [sp, #28]
 800ecc6:	e014      	b.n	800ecf2 <_vfiprintf_r+0x13a>
 800ecc8:	eba0 0308 	sub.w	r3, r0, r8
 800eccc:	fa09 f303 	lsl.w	r3, r9, r3
 800ecd0:	4313      	orrs	r3, r2
 800ecd2:	46a2      	mov	sl, r4
 800ecd4:	9304      	str	r3, [sp, #16]
 800ecd6:	e7d2      	b.n	800ec7e <_vfiprintf_r+0xc6>
 800ecd8:	9b03      	ldr	r3, [sp, #12]
 800ecda:	1d19      	adds	r1, r3, #4
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	9103      	str	r1, [sp, #12]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	bfbb      	ittet	lt
 800ece4:	425b      	neglt	r3, r3
 800ece6:	f042 0202 	orrlt.w	r2, r2, #2
 800ecea:	9307      	strge	r3, [sp, #28]
 800ecec:	9307      	strlt	r3, [sp, #28]
 800ecee:	bfb8      	it	lt
 800ecf0:	9204      	strlt	r2, [sp, #16]
 800ecf2:	7823      	ldrb	r3, [r4, #0]
 800ecf4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ecf6:	d10a      	bne.n	800ed0e <_vfiprintf_r+0x156>
 800ecf8:	7863      	ldrb	r3, [r4, #1]
 800ecfa:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecfc:	d132      	bne.n	800ed64 <_vfiprintf_r+0x1ac>
 800ecfe:	9b03      	ldr	r3, [sp, #12]
 800ed00:	3402      	adds	r4, #2
 800ed02:	1d1a      	adds	r2, r3, #4
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	9203      	str	r2, [sp, #12]
 800ed08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed0c:	9305      	str	r3, [sp, #20]
 800ed0e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800edd8 <_vfiprintf_r+0x220>
 800ed12:	2203      	movs	r2, #3
 800ed14:	4650      	mov	r0, sl
 800ed16:	7821      	ldrb	r1, [r4, #0]
 800ed18:	f000 face 	bl	800f2b8 <memchr>
 800ed1c:	b138      	cbz	r0, 800ed2e <_vfiprintf_r+0x176>
 800ed1e:	2240      	movs	r2, #64	@ 0x40
 800ed20:	9b04      	ldr	r3, [sp, #16]
 800ed22:	eba0 000a 	sub.w	r0, r0, sl
 800ed26:	4082      	lsls	r2, r0
 800ed28:	4313      	orrs	r3, r2
 800ed2a:	3401      	adds	r4, #1
 800ed2c:	9304      	str	r3, [sp, #16]
 800ed2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed32:	2206      	movs	r2, #6
 800ed34:	4829      	ldr	r0, [pc, #164]	@ (800eddc <_vfiprintf_r+0x224>)
 800ed36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed3a:	f000 fabd 	bl	800f2b8 <memchr>
 800ed3e:	2800      	cmp	r0, #0
 800ed40:	d03f      	beq.n	800edc2 <_vfiprintf_r+0x20a>
 800ed42:	4b27      	ldr	r3, [pc, #156]	@ (800ede0 <_vfiprintf_r+0x228>)
 800ed44:	bb1b      	cbnz	r3, 800ed8e <_vfiprintf_r+0x1d6>
 800ed46:	9b03      	ldr	r3, [sp, #12]
 800ed48:	3307      	adds	r3, #7
 800ed4a:	f023 0307 	bic.w	r3, r3, #7
 800ed4e:	3308      	adds	r3, #8
 800ed50:	9303      	str	r3, [sp, #12]
 800ed52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed54:	443b      	add	r3, r7
 800ed56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed58:	e76a      	b.n	800ec30 <_vfiprintf_r+0x78>
 800ed5a:	460c      	mov	r4, r1
 800ed5c:	2001      	movs	r0, #1
 800ed5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed62:	e7a8      	b.n	800ecb6 <_vfiprintf_r+0xfe>
 800ed64:	2300      	movs	r3, #0
 800ed66:	f04f 0c0a 	mov.w	ip, #10
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	3401      	adds	r4, #1
 800ed6e:	9305      	str	r3, [sp, #20]
 800ed70:	4620      	mov	r0, r4
 800ed72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed76:	3a30      	subs	r2, #48	@ 0x30
 800ed78:	2a09      	cmp	r2, #9
 800ed7a:	d903      	bls.n	800ed84 <_vfiprintf_r+0x1cc>
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d0c6      	beq.n	800ed0e <_vfiprintf_r+0x156>
 800ed80:	9105      	str	r1, [sp, #20]
 800ed82:	e7c4      	b.n	800ed0e <_vfiprintf_r+0x156>
 800ed84:	4604      	mov	r4, r0
 800ed86:	2301      	movs	r3, #1
 800ed88:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed8c:	e7f0      	b.n	800ed70 <_vfiprintf_r+0x1b8>
 800ed8e:	ab03      	add	r3, sp, #12
 800ed90:	9300      	str	r3, [sp, #0]
 800ed92:	462a      	mov	r2, r5
 800ed94:	4630      	mov	r0, r6
 800ed96:	4b13      	ldr	r3, [pc, #76]	@ (800ede4 <_vfiprintf_r+0x22c>)
 800ed98:	a904      	add	r1, sp, #16
 800ed9a:	f3af 8000 	nop.w
 800ed9e:	4607      	mov	r7, r0
 800eda0:	1c78      	adds	r0, r7, #1
 800eda2:	d1d6      	bne.n	800ed52 <_vfiprintf_r+0x19a>
 800eda4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eda6:	07d9      	lsls	r1, r3, #31
 800eda8:	d405      	bmi.n	800edb6 <_vfiprintf_r+0x1fe>
 800edaa:	89ab      	ldrh	r3, [r5, #12]
 800edac:	059a      	lsls	r2, r3, #22
 800edae:	d402      	bmi.n	800edb6 <_vfiprintf_r+0x1fe>
 800edb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800edb2:	f7fd fcff 	bl	800c7b4 <__retarget_lock_release_recursive>
 800edb6:	89ab      	ldrh	r3, [r5, #12]
 800edb8:	065b      	lsls	r3, r3, #25
 800edba:	f53f af1f 	bmi.w	800ebfc <_vfiprintf_r+0x44>
 800edbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800edc0:	e71e      	b.n	800ec00 <_vfiprintf_r+0x48>
 800edc2:	ab03      	add	r3, sp, #12
 800edc4:	9300      	str	r3, [sp, #0]
 800edc6:	462a      	mov	r2, r5
 800edc8:	4630      	mov	r0, r6
 800edca:	4b06      	ldr	r3, [pc, #24]	@ (800ede4 <_vfiprintf_r+0x22c>)
 800edcc:	a904      	add	r1, sp, #16
 800edce:	f000 f87d 	bl	800eecc <_printf_i>
 800edd2:	e7e4      	b.n	800ed9e <_vfiprintf_r+0x1e6>
 800edd4:	0800f606 	.word	0x0800f606
 800edd8:	0800f60c 	.word	0x0800f60c
 800eddc:	0800f610 	.word	0x0800f610
 800ede0:	00000000 	.word	0x00000000
 800ede4:	0800eb95 	.word	0x0800eb95

0800ede8 <_printf_common>:
 800ede8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edec:	4616      	mov	r6, r2
 800edee:	4698      	mov	r8, r3
 800edf0:	688a      	ldr	r2, [r1, #8]
 800edf2:	690b      	ldr	r3, [r1, #16]
 800edf4:	4607      	mov	r7, r0
 800edf6:	4293      	cmp	r3, r2
 800edf8:	bfb8      	it	lt
 800edfa:	4613      	movlt	r3, r2
 800edfc:	6033      	str	r3, [r6, #0]
 800edfe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ee02:	460c      	mov	r4, r1
 800ee04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ee08:	b10a      	cbz	r2, 800ee0e <_printf_common+0x26>
 800ee0a:	3301      	adds	r3, #1
 800ee0c:	6033      	str	r3, [r6, #0]
 800ee0e:	6823      	ldr	r3, [r4, #0]
 800ee10:	0699      	lsls	r1, r3, #26
 800ee12:	bf42      	ittt	mi
 800ee14:	6833      	ldrmi	r3, [r6, #0]
 800ee16:	3302      	addmi	r3, #2
 800ee18:	6033      	strmi	r3, [r6, #0]
 800ee1a:	6825      	ldr	r5, [r4, #0]
 800ee1c:	f015 0506 	ands.w	r5, r5, #6
 800ee20:	d106      	bne.n	800ee30 <_printf_common+0x48>
 800ee22:	f104 0a19 	add.w	sl, r4, #25
 800ee26:	68e3      	ldr	r3, [r4, #12]
 800ee28:	6832      	ldr	r2, [r6, #0]
 800ee2a:	1a9b      	subs	r3, r3, r2
 800ee2c:	42ab      	cmp	r3, r5
 800ee2e:	dc2b      	bgt.n	800ee88 <_printf_common+0xa0>
 800ee30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ee34:	6822      	ldr	r2, [r4, #0]
 800ee36:	3b00      	subs	r3, #0
 800ee38:	bf18      	it	ne
 800ee3a:	2301      	movne	r3, #1
 800ee3c:	0692      	lsls	r2, r2, #26
 800ee3e:	d430      	bmi.n	800eea2 <_printf_common+0xba>
 800ee40:	4641      	mov	r1, r8
 800ee42:	4638      	mov	r0, r7
 800ee44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ee48:	47c8      	blx	r9
 800ee4a:	3001      	adds	r0, #1
 800ee4c:	d023      	beq.n	800ee96 <_printf_common+0xae>
 800ee4e:	6823      	ldr	r3, [r4, #0]
 800ee50:	6922      	ldr	r2, [r4, #16]
 800ee52:	f003 0306 	and.w	r3, r3, #6
 800ee56:	2b04      	cmp	r3, #4
 800ee58:	bf14      	ite	ne
 800ee5a:	2500      	movne	r5, #0
 800ee5c:	6833      	ldreq	r3, [r6, #0]
 800ee5e:	f04f 0600 	mov.w	r6, #0
 800ee62:	bf08      	it	eq
 800ee64:	68e5      	ldreq	r5, [r4, #12]
 800ee66:	f104 041a 	add.w	r4, r4, #26
 800ee6a:	bf08      	it	eq
 800ee6c:	1aed      	subeq	r5, r5, r3
 800ee6e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ee72:	bf08      	it	eq
 800ee74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee78:	4293      	cmp	r3, r2
 800ee7a:	bfc4      	itt	gt
 800ee7c:	1a9b      	subgt	r3, r3, r2
 800ee7e:	18ed      	addgt	r5, r5, r3
 800ee80:	42b5      	cmp	r5, r6
 800ee82:	d11a      	bne.n	800eeba <_printf_common+0xd2>
 800ee84:	2000      	movs	r0, #0
 800ee86:	e008      	b.n	800ee9a <_printf_common+0xb2>
 800ee88:	2301      	movs	r3, #1
 800ee8a:	4652      	mov	r2, sl
 800ee8c:	4641      	mov	r1, r8
 800ee8e:	4638      	mov	r0, r7
 800ee90:	47c8      	blx	r9
 800ee92:	3001      	adds	r0, #1
 800ee94:	d103      	bne.n	800ee9e <_printf_common+0xb6>
 800ee96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee9e:	3501      	adds	r5, #1
 800eea0:	e7c1      	b.n	800ee26 <_printf_common+0x3e>
 800eea2:	2030      	movs	r0, #48	@ 0x30
 800eea4:	18e1      	adds	r1, r4, r3
 800eea6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eeaa:	1c5a      	adds	r2, r3, #1
 800eeac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eeb0:	4422      	add	r2, r4
 800eeb2:	3302      	adds	r3, #2
 800eeb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eeb8:	e7c2      	b.n	800ee40 <_printf_common+0x58>
 800eeba:	2301      	movs	r3, #1
 800eebc:	4622      	mov	r2, r4
 800eebe:	4641      	mov	r1, r8
 800eec0:	4638      	mov	r0, r7
 800eec2:	47c8      	blx	r9
 800eec4:	3001      	adds	r0, #1
 800eec6:	d0e6      	beq.n	800ee96 <_printf_common+0xae>
 800eec8:	3601      	adds	r6, #1
 800eeca:	e7d9      	b.n	800ee80 <_printf_common+0x98>

0800eecc <_printf_i>:
 800eecc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eed0:	7e0f      	ldrb	r7, [r1, #24]
 800eed2:	4691      	mov	r9, r2
 800eed4:	2f78      	cmp	r7, #120	@ 0x78
 800eed6:	4680      	mov	r8, r0
 800eed8:	460c      	mov	r4, r1
 800eeda:	469a      	mov	sl, r3
 800eedc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800eede:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800eee2:	d807      	bhi.n	800eef4 <_printf_i+0x28>
 800eee4:	2f62      	cmp	r7, #98	@ 0x62
 800eee6:	d80a      	bhi.n	800eefe <_printf_i+0x32>
 800eee8:	2f00      	cmp	r7, #0
 800eeea:	f000 80d1 	beq.w	800f090 <_printf_i+0x1c4>
 800eeee:	2f58      	cmp	r7, #88	@ 0x58
 800eef0:	f000 80b8 	beq.w	800f064 <_printf_i+0x198>
 800eef4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eef8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800eefc:	e03a      	b.n	800ef74 <_printf_i+0xa8>
 800eefe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ef02:	2b15      	cmp	r3, #21
 800ef04:	d8f6      	bhi.n	800eef4 <_printf_i+0x28>
 800ef06:	a101      	add	r1, pc, #4	@ (adr r1, 800ef0c <_printf_i+0x40>)
 800ef08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ef0c:	0800ef65 	.word	0x0800ef65
 800ef10:	0800ef79 	.word	0x0800ef79
 800ef14:	0800eef5 	.word	0x0800eef5
 800ef18:	0800eef5 	.word	0x0800eef5
 800ef1c:	0800eef5 	.word	0x0800eef5
 800ef20:	0800eef5 	.word	0x0800eef5
 800ef24:	0800ef79 	.word	0x0800ef79
 800ef28:	0800eef5 	.word	0x0800eef5
 800ef2c:	0800eef5 	.word	0x0800eef5
 800ef30:	0800eef5 	.word	0x0800eef5
 800ef34:	0800eef5 	.word	0x0800eef5
 800ef38:	0800f077 	.word	0x0800f077
 800ef3c:	0800efa3 	.word	0x0800efa3
 800ef40:	0800f031 	.word	0x0800f031
 800ef44:	0800eef5 	.word	0x0800eef5
 800ef48:	0800eef5 	.word	0x0800eef5
 800ef4c:	0800f099 	.word	0x0800f099
 800ef50:	0800eef5 	.word	0x0800eef5
 800ef54:	0800efa3 	.word	0x0800efa3
 800ef58:	0800eef5 	.word	0x0800eef5
 800ef5c:	0800eef5 	.word	0x0800eef5
 800ef60:	0800f039 	.word	0x0800f039
 800ef64:	6833      	ldr	r3, [r6, #0]
 800ef66:	1d1a      	adds	r2, r3, #4
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	6032      	str	r2, [r6, #0]
 800ef6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ef70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ef74:	2301      	movs	r3, #1
 800ef76:	e09c      	b.n	800f0b2 <_printf_i+0x1e6>
 800ef78:	6833      	ldr	r3, [r6, #0]
 800ef7a:	6820      	ldr	r0, [r4, #0]
 800ef7c:	1d19      	adds	r1, r3, #4
 800ef7e:	6031      	str	r1, [r6, #0]
 800ef80:	0606      	lsls	r6, r0, #24
 800ef82:	d501      	bpl.n	800ef88 <_printf_i+0xbc>
 800ef84:	681d      	ldr	r5, [r3, #0]
 800ef86:	e003      	b.n	800ef90 <_printf_i+0xc4>
 800ef88:	0645      	lsls	r5, r0, #25
 800ef8a:	d5fb      	bpl.n	800ef84 <_printf_i+0xb8>
 800ef8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ef90:	2d00      	cmp	r5, #0
 800ef92:	da03      	bge.n	800ef9c <_printf_i+0xd0>
 800ef94:	232d      	movs	r3, #45	@ 0x2d
 800ef96:	426d      	negs	r5, r5
 800ef98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef9c:	230a      	movs	r3, #10
 800ef9e:	4858      	ldr	r0, [pc, #352]	@ (800f100 <_printf_i+0x234>)
 800efa0:	e011      	b.n	800efc6 <_printf_i+0xfa>
 800efa2:	6821      	ldr	r1, [r4, #0]
 800efa4:	6833      	ldr	r3, [r6, #0]
 800efa6:	0608      	lsls	r0, r1, #24
 800efa8:	f853 5b04 	ldr.w	r5, [r3], #4
 800efac:	d402      	bmi.n	800efb4 <_printf_i+0xe8>
 800efae:	0649      	lsls	r1, r1, #25
 800efb0:	bf48      	it	mi
 800efb2:	b2ad      	uxthmi	r5, r5
 800efb4:	2f6f      	cmp	r7, #111	@ 0x6f
 800efb6:	6033      	str	r3, [r6, #0]
 800efb8:	bf14      	ite	ne
 800efba:	230a      	movne	r3, #10
 800efbc:	2308      	moveq	r3, #8
 800efbe:	4850      	ldr	r0, [pc, #320]	@ (800f100 <_printf_i+0x234>)
 800efc0:	2100      	movs	r1, #0
 800efc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800efc6:	6866      	ldr	r6, [r4, #4]
 800efc8:	2e00      	cmp	r6, #0
 800efca:	60a6      	str	r6, [r4, #8]
 800efcc:	db05      	blt.n	800efda <_printf_i+0x10e>
 800efce:	6821      	ldr	r1, [r4, #0]
 800efd0:	432e      	orrs	r6, r5
 800efd2:	f021 0104 	bic.w	r1, r1, #4
 800efd6:	6021      	str	r1, [r4, #0]
 800efd8:	d04b      	beq.n	800f072 <_printf_i+0x1a6>
 800efda:	4616      	mov	r6, r2
 800efdc:	fbb5 f1f3 	udiv	r1, r5, r3
 800efe0:	fb03 5711 	mls	r7, r3, r1, r5
 800efe4:	5dc7      	ldrb	r7, [r0, r7]
 800efe6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800efea:	462f      	mov	r7, r5
 800efec:	42bb      	cmp	r3, r7
 800efee:	460d      	mov	r5, r1
 800eff0:	d9f4      	bls.n	800efdc <_printf_i+0x110>
 800eff2:	2b08      	cmp	r3, #8
 800eff4:	d10b      	bne.n	800f00e <_printf_i+0x142>
 800eff6:	6823      	ldr	r3, [r4, #0]
 800eff8:	07df      	lsls	r7, r3, #31
 800effa:	d508      	bpl.n	800f00e <_printf_i+0x142>
 800effc:	6923      	ldr	r3, [r4, #16]
 800effe:	6861      	ldr	r1, [r4, #4]
 800f000:	4299      	cmp	r1, r3
 800f002:	bfde      	ittt	le
 800f004:	2330      	movle	r3, #48	@ 0x30
 800f006:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f00a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f00e:	1b92      	subs	r2, r2, r6
 800f010:	6122      	str	r2, [r4, #16]
 800f012:	464b      	mov	r3, r9
 800f014:	4621      	mov	r1, r4
 800f016:	4640      	mov	r0, r8
 800f018:	f8cd a000 	str.w	sl, [sp]
 800f01c:	aa03      	add	r2, sp, #12
 800f01e:	f7ff fee3 	bl	800ede8 <_printf_common>
 800f022:	3001      	adds	r0, #1
 800f024:	d14a      	bne.n	800f0bc <_printf_i+0x1f0>
 800f026:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f02a:	b004      	add	sp, #16
 800f02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f030:	6823      	ldr	r3, [r4, #0]
 800f032:	f043 0320 	orr.w	r3, r3, #32
 800f036:	6023      	str	r3, [r4, #0]
 800f038:	2778      	movs	r7, #120	@ 0x78
 800f03a:	4832      	ldr	r0, [pc, #200]	@ (800f104 <_printf_i+0x238>)
 800f03c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f040:	6823      	ldr	r3, [r4, #0]
 800f042:	6831      	ldr	r1, [r6, #0]
 800f044:	061f      	lsls	r7, r3, #24
 800f046:	f851 5b04 	ldr.w	r5, [r1], #4
 800f04a:	d402      	bmi.n	800f052 <_printf_i+0x186>
 800f04c:	065f      	lsls	r7, r3, #25
 800f04e:	bf48      	it	mi
 800f050:	b2ad      	uxthmi	r5, r5
 800f052:	6031      	str	r1, [r6, #0]
 800f054:	07d9      	lsls	r1, r3, #31
 800f056:	bf44      	itt	mi
 800f058:	f043 0320 	orrmi.w	r3, r3, #32
 800f05c:	6023      	strmi	r3, [r4, #0]
 800f05e:	b11d      	cbz	r5, 800f068 <_printf_i+0x19c>
 800f060:	2310      	movs	r3, #16
 800f062:	e7ad      	b.n	800efc0 <_printf_i+0xf4>
 800f064:	4826      	ldr	r0, [pc, #152]	@ (800f100 <_printf_i+0x234>)
 800f066:	e7e9      	b.n	800f03c <_printf_i+0x170>
 800f068:	6823      	ldr	r3, [r4, #0]
 800f06a:	f023 0320 	bic.w	r3, r3, #32
 800f06e:	6023      	str	r3, [r4, #0]
 800f070:	e7f6      	b.n	800f060 <_printf_i+0x194>
 800f072:	4616      	mov	r6, r2
 800f074:	e7bd      	b.n	800eff2 <_printf_i+0x126>
 800f076:	6833      	ldr	r3, [r6, #0]
 800f078:	6825      	ldr	r5, [r4, #0]
 800f07a:	1d18      	adds	r0, r3, #4
 800f07c:	6961      	ldr	r1, [r4, #20]
 800f07e:	6030      	str	r0, [r6, #0]
 800f080:	062e      	lsls	r6, r5, #24
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	d501      	bpl.n	800f08a <_printf_i+0x1be>
 800f086:	6019      	str	r1, [r3, #0]
 800f088:	e002      	b.n	800f090 <_printf_i+0x1c4>
 800f08a:	0668      	lsls	r0, r5, #25
 800f08c:	d5fb      	bpl.n	800f086 <_printf_i+0x1ba>
 800f08e:	8019      	strh	r1, [r3, #0]
 800f090:	2300      	movs	r3, #0
 800f092:	4616      	mov	r6, r2
 800f094:	6123      	str	r3, [r4, #16]
 800f096:	e7bc      	b.n	800f012 <_printf_i+0x146>
 800f098:	6833      	ldr	r3, [r6, #0]
 800f09a:	2100      	movs	r1, #0
 800f09c:	1d1a      	adds	r2, r3, #4
 800f09e:	6032      	str	r2, [r6, #0]
 800f0a0:	681e      	ldr	r6, [r3, #0]
 800f0a2:	6862      	ldr	r2, [r4, #4]
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	f000 f907 	bl	800f2b8 <memchr>
 800f0aa:	b108      	cbz	r0, 800f0b0 <_printf_i+0x1e4>
 800f0ac:	1b80      	subs	r0, r0, r6
 800f0ae:	6060      	str	r0, [r4, #4]
 800f0b0:	6863      	ldr	r3, [r4, #4]
 800f0b2:	6123      	str	r3, [r4, #16]
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f0ba:	e7aa      	b.n	800f012 <_printf_i+0x146>
 800f0bc:	4632      	mov	r2, r6
 800f0be:	4649      	mov	r1, r9
 800f0c0:	4640      	mov	r0, r8
 800f0c2:	6923      	ldr	r3, [r4, #16]
 800f0c4:	47d0      	blx	sl
 800f0c6:	3001      	adds	r0, #1
 800f0c8:	d0ad      	beq.n	800f026 <_printf_i+0x15a>
 800f0ca:	6823      	ldr	r3, [r4, #0]
 800f0cc:	079b      	lsls	r3, r3, #30
 800f0ce:	d413      	bmi.n	800f0f8 <_printf_i+0x22c>
 800f0d0:	68e0      	ldr	r0, [r4, #12]
 800f0d2:	9b03      	ldr	r3, [sp, #12]
 800f0d4:	4298      	cmp	r0, r3
 800f0d6:	bfb8      	it	lt
 800f0d8:	4618      	movlt	r0, r3
 800f0da:	e7a6      	b.n	800f02a <_printf_i+0x15e>
 800f0dc:	2301      	movs	r3, #1
 800f0de:	4632      	mov	r2, r6
 800f0e0:	4649      	mov	r1, r9
 800f0e2:	4640      	mov	r0, r8
 800f0e4:	47d0      	blx	sl
 800f0e6:	3001      	adds	r0, #1
 800f0e8:	d09d      	beq.n	800f026 <_printf_i+0x15a>
 800f0ea:	3501      	adds	r5, #1
 800f0ec:	68e3      	ldr	r3, [r4, #12]
 800f0ee:	9903      	ldr	r1, [sp, #12]
 800f0f0:	1a5b      	subs	r3, r3, r1
 800f0f2:	42ab      	cmp	r3, r5
 800f0f4:	dcf2      	bgt.n	800f0dc <_printf_i+0x210>
 800f0f6:	e7eb      	b.n	800f0d0 <_printf_i+0x204>
 800f0f8:	2500      	movs	r5, #0
 800f0fa:	f104 0619 	add.w	r6, r4, #25
 800f0fe:	e7f5      	b.n	800f0ec <_printf_i+0x220>
 800f100:	0800f617 	.word	0x0800f617
 800f104:	0800f628 	.word	0x0800f628

0800f108 <__swbuf_r>:
 800f108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f10a:	460e      	mov	r6, r1
 800f10c:	4614      	mov	r4, r2
 800f10e:	4605      	mov	r5, r0
 800f110:	b118      	cbz	r0, 800f11a <__swbuf_r+0x12>
 800f112:	6a03      	ldr	r3, [r0, #32]
 800f114:	b90b      	cbnz	r3, 800f11a <__swbuf_r+0x12>
 800f116:	f7fd fa47 	bl	800c5a8 <__sinit>
 800f11a:	69a3      	ldr	r3, [r4, #24]
 800f11c:	60a3      	str	r3, [r4, #8]
 800f11e:	89a3      	ldrh	r3, [r4, #12]
 800f120:	071a      	lsls	r2, r3, #28
 800f122:	d501      	bpl.n	800f128 <__swbuf_r+0x20>
 800f124:	6923      	ldr	r3, [r4, #16]
 800f126:	b943      	cbnz	r3, 800f13a <__swbuf_r+0x32>
 800f128:	4621      	mov	r1, r4
 800f12a:	4628      	mov	r0, r5
 800f12c:	f000 f82a 	bl	800f184 <__swsetup_r>
 800f130:	b118      	cbz	r0, 800f13a <__swbuf_r+0x32>
 800f132:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f136:	4638      	mov	r0, r7
 800f138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f13a:	6823      	ldr	r3, [r4, #0]
 800f13c:	6922      	ldr	r2, [r4, #16]
 800f13e:	b2f6      	uxtb	r6, r6
 800f140:	1a98      	subs	r0, r3, r2
 800f142:	6963      	ldr	r3, [r4, #20]
 800f144:	4637      	mov	r7, r6
 800f146:	4283      	cmp	r3, r0
 800f148:	dc05      	bgt.n	800f156 <__swbuf_r+0x4e>
 800f14a:	4621      	mov	r1, r4
 800f14c:	4628      	mov	r0, r5
 800f14e:	f7fe fe1b 	bl	800dd88 <_fflush_r>
 800f152:	2800      	cmp	r0, #0
 800f154:	d1ed      	bne.n	800f132 <__swbuf_r+0x2a>
 800f156:	68a3      	ldr	r3, [r4, #8]
 800f158:	3b01      	subs	r3, #1
 800f15a:	60a3      	str	r3, [r4, #8]
 800f15c:	6823      	ldr	r3, [r4, #0]
 800f15e:	1c5a      	adds	r2, r3, #1
 800f160:	6022      	str	r2, [r4, #0]
 800f162:	701e      	strb	r6, [r3, #0]
 800f164:	6962      	ldr	r2, [r4, #20]
 800f166:	1c43      	adds	r3, r0, #1
 800f168:	429a      	cmp	r2, r3
 800f16a:	d004      	beq.n	800f176 <__swbuf_r+0x6e>
 800f16c:	89a3      	ldrh	r3, [r4, #12]
 800f16e:	07db      	lsls	r3, r3, #31
 800f170:	d5e1      	bpl.n	800f136 <__swbuf_r+0x2e>
 800f172:	2e0a      	cmp	r6, #10
 800f174:	d1df      	bne.n	800f136 <__swbuf_r+0x2e>
 800f176:	4621      	mov	r1, r4
 800f178:	4628      	mov	r0, r5
 800f17a:	f7fe fe05 	bl	800dd88 <_fflush_r>
 800f17e:	2800      	cmp	r0, #0
 800f180:	d0d9      	beq.n	800f136 <__swbuf_r+0x2e>
 800f182:	e7d6      	b.n	800f132 <__swbuf_r+0x2a>

0800f184 <__swsetup_r>:
 800f184:	b538      	push	{r3, r4, r5, lr}
 800f186:	4b29      	ldr	r3, [pc, #164]	@ (800f22c <__swsetup_r+0xa8>)
 800f188:	4605      	mov	r5, r0
 800f18a:	6818      	ldr	r0, [r3, #0]
 800f18c:	460c      	mov	r4, r1
 800f18e:	b118      	cbz	r0, 800f198 <__swsetup_r+0x14>
 800f190:	6a03      	ldr	r3, [r0, #32]
 800f192:	b90b      	cbnz	r3, 800f198 <__swsetup_r+0x14>
 800f194:	f7fd fa08 	bl	800c5a8 <__sinit>
 800f198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f19c:	0719      	lsls	r1, r3, #28
 800f19e:	d422      	bmi.n	800f1e6 <__swsetup_r+0x62>
 800f1a0:	06da      	lsls	r2, r3, #27
 800f1a2:	d407      	bmi.n	800f1b4 <__swsetup_r+0x30>
 800f1a4:	2209      	movs	r2, #9
 800f1a6:	602a      	str	r2, [r5, #0]
 800f1a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f1b0:	81a3      	strh	r3, [r4, #12]
 800f1b2:	e033      	b.n	800f21c <__swsetup_r+0x98>
 800f1b4:	0758      	lsls	r0, r3, #29
 800f1b6:	d512      	bpl.n	800f1de <__swsetup_r+0x5a>
 800f1b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f1ba:	b141      	cbz	r1, 800f1ce <__swsetup_r+0x4a>
 800f1bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f1c0:	4299      	cmp	r1, r3
 800f1c2:	d002      	beq.n	800f1ca <__swsetup_r+0x46>
 800f1c4:	4628      	mov	r0, r5
 800f1c6:	f7fd fb0b 	bl	800c7e0 <_free_r>
 800f1ca:	2300      	movs	r3, #0
 800f1cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800f1ce:	89a3      	ldrh	r3, [r4, #12]
 800f1d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f1d4:	81a3      	strh	r3, [r4, #12]
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	6063      	str	r3, [r4, #4]
 800f1da:	6923      	ldr	r3, [r4, #16]
 800f1dc:	6023      	str	r3, [r4, #0]
 800f1de:	89a3      	ldrh	r3, [r4, #12]
 800f1e0:	f043 0308 	orr.w	r3, r3, #8
 800f1e4:	81a3      	strh	r3, [r4, #12]
 800f1e6:	6923      	ldr	r3, [r4, #16]
 800f1e8:	b94b      	cbnz	r3, 800f1fe <__swsetup_r+0x7a>
 800f1ea:	89a3      	ldrh	r3, [r4, #12]
 800f1ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f1f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1f4:	d003      	beq.n	800f1fe <__swsetup_r+0x7a>
 800f1f6:	4621      	mov	r1, r4
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	f000 f890 	bl	800f31e <__smakebuf_r>
 800f1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f202:	f013 0201 	ands.w	r2, r3, #1
 800f206:	d00a      	beq.n	800f21e <__swsetup_r+0x9a>
 800f208:	2200      	movs	r2, #0
 800f20a:	60a2      	str	r2, [r4, #8]
 800f20c:	6962      	ldr	r2, [r4, #20]
 800f20e:	4252      	negs	r2, r2
 800f210:	61a2      	str	r2, [r4, #24]
 800f212:	6922      	ldr	r2, [r4, #16]
 800f214:	b942      	cbnz	r2, 800f228 <__swsetup_r+0xa4>
 800f216:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f21a:	d1c5      	bne.n	800f1a8 <__swsetup_r+0x24>
 800f21c:	bd38      	pop	{r3, r4, r5, pc}
 800f21e:	0799      	lsls	r1, r3, #30
 800f220:	bf58      	it	pl
 800f222:	6962      	ldrpl	r2, [r4, #20]
 800f224:	60a2      	str	r2, [r4, #8]
 800f226:	e7f4      	b.n	800f212 <__swsetup_r+0x8e>
 800f228:	2000      	movs	r0, #0
 800f22a:	e7f7      	b.n	800f21c <__swsetup_r+0x98>
 800f22c:	200002f4 	.word	0x200002f4

0800f230 <_raise_r>:
 800f230:	291f      	cmp	r1, #31
 800f232:	b538      	push	{r3, r4, r5, lr}
 800f234:	4605      	mov	r5, r0
 800f236:	460c      	mov	r4, r1
 800f238:	d904      	bls.n	800f244 <_raise_r+0x14>
 800f23a:	2316      	movs	r3, #22
 800f23c:	6003      	str	r3, [r0, #0]
 800f23e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f242:	bd38      	pop	{r3, r4, r5, pc}
 800f244:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f246:	b112      	cbz	r2, 800f24e <_raise_r+0x1e>
 800f248:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f24c:	b94b      	cbnz	r3, 800f262 <_raise_r+0x32>
 800f24e:	4628      	mov	r0, r5
 800f250:	f000 f830 	bl	800f2b4 <_getpid_r>
 800f254:	4622      	mov	r2, r4
 800f256:	4601      	mov	r1, r0
 800f258:	4628      	mov	r0, r5
 800f25a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f25e:	f000 b817 	b.w	800f290 <_kill_r>
 800f262:	2b01      	cmp	r3, #1
 800f264:	d00a      	beq.n	800f27c <_raise_r+0x4c>
 800f266:	1c59      	adds	r1, r3, #1
 800f268:	d103      	bne.n	800f272 <_raise_r+0x42>
 800f26a:	2316      	movs	r3, #22
 800f26c:	6003      	str	r3, [r0, #0]
 800f26e:	2001      	movs	r0, #1
 800f270:	e7e7      	b.n	800f242 <_raise_r+0x12>
 800f272:	2100      	movs	r1, #0
 800f274:	4620      	mov	r0, r4
 800f276:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f27a:	4798      	blx	r3
 800f27c:	2000      	movs	r0, #0
 800f27e:	e7e0      	b.n	800f242 <_raise_r+0x12>

0800f280 <raise>:
 800f280:	4b02      	ldr	r3, [pc, #8]	@ (800f28c <raise+0xc>)
 800f282:	4601      	mov	r1, r0
 800f284:	6818      	ldr	r0, [r3, #0]
 800f286:	f7ff bfd3 	b.w	800f230 <_raise_r>
 800f28a:	bf00      	nop
 800f28c:	200002f4 	.word	0x200002f4

0800f290 <_kill_r>:
 800f290:	b538      	push	{r3, r4, r5, lr}
 800f292:	2300      	movs	r3, #0
 800f294:	4d06      	ldr	r5, [pc, #24]	@ (800f2b0 <_kill_r+0x20>)
 800f296:	4604      	mov	r4, r0
 800f298:	4608      	mov	r0, r1
 800f29a:	4611      	mov	r1, r2
 800f29c:	602b      	str	r3, [r5, #0]
 800f29e:	f7f2 ffd0 	bl	8002242 <_kill>
 800f2a2:	1c43      	adds	r3, r0, #1
 800f2a4:	d102      	bne.n	800f2ac <_kill_r+0x1c>
 800f2a6:	682b      	ldr	r3, [r5, #0]
 800f2a8:	b103      	cbz	r3, 800f2ac <_kill_r+0x1c>
 800f2aa:	6023      	str	r3, [r4, #0]
 800f2ac:	bd38      	pop	{r3, r4, r5, pc}
 800f2ae:	bf00      	nop
 800f2b0:	20001878 	.word	0x20001878

0800f2b4 <_getpid_r>:
 800f2b4:	f7f2 bfbe 	b.w	8002234 <_getpid>

0800f2b8 <memchr>:
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	b510      	push	{r4, lr}
 800f2bc:	b2c9      	uxtb	r1, r1
 800f2be:	4402      	add	r2, r0
 800f2c0:	4293      	cmp	r3, r2
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	d101      	bne.n	800f2ca <memchr+0x12>
 800f2c6:	2000      	movs	r0, #0
 800f2c8:	e003      	b.n	800f2d2 <memchr+0x1a>
 800f2ca:	7804      	ldrb	r4, [r0, #0]
 800f2cc:	3301      	adds	r3, #1
 800f2ce:	428c      	cmp	r4, r1
 800f2d0:	d1f6      	bne.n	800f2c0 <memchr+0x8>
 800f2d2:	bd10      	pop	{r4, pc}

0800f2d4 <__swhatbuf_r>:
 800f2d4:	b570      	push	{r4, r5, r6, lr}
 800f2d6:	460c      	mov	r4, r1
 800f2d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2dc:	4615      	mov	r5, r2
 800f2de:	2900      	cmp	r1, #0
 800f2e0:	461e      	mov	r6, r3
 800f2e2:	b096      	sub	sp, #88	@ 0x58
 800f2e4:	da0c      	bge.n	800f300 <__swhatbuf_r+0x2c>
 800f2e6:	89a3      	ldrh	r3, [r4, #12]
 800f2e8:	2100      	movs	r1, #0
 800f2ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f2ee:	bf14      	ite	ne
 800f2f0:	2340      	movne	r3, #64	@ 0x40
 800f2f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f2f6:	2000      	movs	r0, #0
 800f2f8:	6031      	str	r1, [r6, #0]
 800f2fa:	602b      	str	r3, [r5, #0]
 800f2fc:	b016      	add	sp, #88	@ 0x58
 800f2fe:	bd70      	pop	{r4, r5, r6, pc}
 800f300:	466a      	mov	r2, sp
 800f302:	f000 f849 	bl	800f398 <_fstat_r>
 800f306:	2800      	cmp	r0, #0
 800f308:	dbed      	blt.n	800f2e6 <__swhatbuf_r+0x12>
 800f30a:	9901      	ldr	r1, [sp, #4]
 800f30c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f310:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f314:	4259      	negs	r1, r3
 800f316:	4159      	adcs	r1, r3
 800f318:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f31c:	e7eb      	b.n	800f2f6 <__swhatbuf_r+0x22>

0800f31e <__smakebuf_r>:
 800f31e:	898b      	ldrh	r3, [r1, #12]
 800f320:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f322:	079d      	lsls	r5, r3, #30
 800f324:	4606      	mov	r6, r0
 800f326:	460c      	mov	r4, r1
 800f328:	d507      	bpl.n	800f33a <__smakebuf_r+0x1c>
 800f32a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f32e:	6023      	str	r3, [r4, #0]
 800f330:	6123      	str	r3, [r4, #16]
 800f332:	2301      	movs	r3, #1
 800f334:	6163      	str	r3, [r4, #20]
 800f336:	b003      	add	sp, #12
 800f338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f33a:	466a      	mov	r2, sp
 800f33c:	ab01      	add	r3, sp, #4
 800f33e:	f7ff ffc9 	bl	800f2d4 <__swhatbuf_r>
 800f342:	9f00      	ldr	r7, [sp, #0]
 800f344:	4605      	mov	r5, r0
 800f346:	4639      	mov	r1, r7
 800f348:	4630      	mov	r0, r6
 800f34a:	f7fd fded 	bl	800cf28 <_malloc_r>
 800f34e:	b948      	cbnz	r0, 800f364 <__smakebuf_r+0x46>
 800f350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f354:	059a      	lsls	r2, r3, #22
 800f356:	d4ee      	bmi.n	800f336 <__smakebuf_r+0x18>
 800f358:	f023 0303 	bic.w	r3, r3, #3
 800f35c:	f043 0302 	orr.w	r3, r3, #2
 800f360:	81a3      	strh	r3, [r4, #12]
 800f362:	e7e2      	b.n	800f32a <__smakebuf_r+0xc>
 800f364:	89a3      	ldrh	r3, [r4, #12]
 800f366:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f36a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f36e:	81a3      	strh	r3, [r4, #12]
 800f370:	9b01      	ldr	r3, [sp, #4]
 800f372:	6020      	str	r0, [r4, #0]
 800f374:	b15b      	cbz	r3, 800f38e <__smakebuf_r+0x70>
 800f376:	4630      	mov	r0, r6
 800f378:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f37c:	f000 f81e 	bl	800f3bc <_isatty_r>
 800f380:	b128      	cbz	r0, 800f38e <__smakebuf_r+0x70>
 800f382:	89a3      	ldrh	r3, [r4, #12]
 800f384:	f023 0303 	bic.w	r3, r3, #3
 800f388:	f043 0301 	orr.w	r3, r3, #1
 800f38c:	81a3      	strh	r3, [r4, #12]
 800f38e:	89a3      	ldrh	r3, [r4, #12]
 800f390:	431d      	orrs	r5, r3
 800f392:	81a5      	strh	r5, [r4, #12]
 800f394:	e7cf      	b.n	800f336 <__smakebuf_r+0x18>
	...

0800f398 <_fstat_r>:
 800f398:	b538      	push	{r3, r4, r5, lr}
 800f39a:	2300      	movs	r3, #0
 800f39c:	4d06      	ldr	r5, [pc, #24]	@ (800f3b8 <_fstat_r+0x20>)
 800f39e:	4604      	mov	r4, r0
 800f3a0:	4608      	mov	r0, r1
 800f3a2:	4611      	mov	r1, r2
 800f3a4:	602b      	str	r3, [r5, #0]
 800f3a6:	f7f2 ffab 	bl	8002300 <_fstat>
 800f3aa:	1c43      	adds	r3, r0, #1
 800f3ac:	d102      	bne.n	800f3b4 <_fstat_r+0x1c>
 800f3ae:	682b      	ldr	r3, [r5, #0]
 800f3b0:	b103      	cbz	r3, 800f3b4 <_fstat_r+0x1c>
 800f3b2:	6023      	str	r3, [r4, #0]
 800f3b4:	bd38      	pop	{r3, r4, r5, pc}
 800f3b6:	bf00      	nop
 800f3b8:	20001878 	.word	0x20001878

0800f3bc <_isatty_r>:
 800f3bc:	b538      	push	{r3, r4, r5, lr}
 800f3be:	2300      	movs	r3, #0
 800f3c0:	4d05      	ldr	r5, [pc, #20]	@ (800f3d8 <_isatty_r+0x1c>)
 800f3c2:	4604      	mov	r4, r0
 800f3c4:	4608      	mov	r0, r1
 800f3c6:	602b      	str	r3, [r5, #0]
 800f3c8:	f7f2 ffa9 	bl	800231e <_isatty>
 800f3cc:	1c43      	adds	r3, r0, #1
 800f3ce:	d102      	bne.n	800f3d6 <_isatty_r+0x1a>
 800f3d0:	682b      	ldr	r3, [r5, #0]
 800f3d2:	b103      	cbz	r3, 800f3d6 <_isatty_r+0x1a>
 800f3d4:	6023      	str	r3, [r4, #0]
 800f3d6:	bd38      	pop	{r3, r4, r5, pc}
 800f3d8:	20001878 	.word	0x20001878

0800f3dc <_init>:
 800f3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3de:	bf00      	nop
 800f3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3e2:	bc08      	pop	{r3}
 800f3e4:	469e      	mov	lr, r3
 800f3e6:	4770      	bx	lr

0800f3e8 <_fini>:
 800f3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ea:	bf00      	nop
 800f3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3ee:	bc08      	pop	{r3}
 800f3f0:	469e      	mov	lr, r3
 800f3f2:	4770      	bx	lr
