Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 10 01:07:38 2018
| Host         : alienware running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.789        0.000                      0                 2008        0.052        0.000                      0                 2008        3.000        0.000                       0                   788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 19.863}     39.725          25.173          
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.789        0.000                      0                 1925        0.052        0.000                      0                 1925        4.020        0.000                       0                   726  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       12.184        0.000                      0                   83        0.238        0.000                      0                   83       19.363        0.000                       0                    58  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 4.739ns (54.977%)  route 3.881ns (45.023%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      4.013     7.999 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=5, routed)           1.064     9.063    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.187 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_i_1/O
                         net (fo=8, routed)           1.681    10.868    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_i_1_n_0
    SLICE_X89Y87         LUT2 (Prop_lut2_I1_O)        0.124    10.992 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.574    11.566    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1_ENARDEN_cooolgate_en_sig_20
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.644    12.823    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.355    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 4.615ns (55.278%)  route 3.734ns (44.722%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      4.013     7.999 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=5, routed)           1.064     9.063    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.187 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_i_1/O
                         net (fo=8, routed)           2.108    11.295    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_i_1_n_0
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.644    12.823    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.266    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 4.739ns (56.963%)  route 3.580ns (43.037%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      4.013     7.999 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=5, routed)           1.064     9.063    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.187 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_i_1/O
                         net (fo=8, routed)           1.381    10.568    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0_i_1_n_0
    SLICE_X89Y92         LUT2 (Prop_lut2_I1_O)        0.124    10.692 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.574    11.265    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1_ENARDEN_cooolgate_en_sig_10
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.647    12.826    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/CLKARDCLK
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.358    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 4.739ns (57.805%)  route 3.459ns (42.195%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      4.013     7.999 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=5, routed)           1.208     9.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.331 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1/O
                         net (fo=8, routed)           1.347    10.678    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1_n_0
    SLICE_X54Y82         LUT2 (Prop_lut2_I1_O)        0.124    10.802 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.343    11.144    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_ENARDEN_cooolgate_en_sig_12
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.571    12.750    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.282    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 4.491ns (55.220%)  route 3.642ns (44.780%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[9])
                                                      4.013     7.999 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[9]
                         net (fo=20, routed)          3.080    11.079    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_96
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.647    12.826    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/CLKARDCLK
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.235    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 4.491ns (55.731%)  route 3.567ns (44.269%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      4.013     7.999 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[13]
                         net (fo=20, routed)          3.005    11.004    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_92
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.644    12.823    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.232    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 4.615ns (57.602%)  route 3.397ns (42.398%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      4.013     7.999 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=5, routed)           1.208     9.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.331 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1/O
                         net (fo=8, routed)           1.627    10.958    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.571    12.750    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.193    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 4.491ns (55.922%)  route 3.540ns (44.078%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      4.013     7.999 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[15]
                         net (fo=40, routed)          2.977    10.977    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_90
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.644    12.823    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    12.283    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 4.739ns (59.034%)  route 3.289ns (40.966%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      4.013     7.999 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[16]
                         net (fo=5, routed)           1.208     9.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_89
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.124     9.331 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1/O
                         net (fo=8, routed)           1.176    10.507    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_i_1_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I1_O)        0.124    10.631 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.343    10.974    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.575    12.754    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.129    12.883    
                         clock uncertainty           -0.154    12.729    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.286    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 4.491ns (56.669%)  route 3.434ns (43.331%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.652     2.946    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.562     3.986    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      4.013     7.999 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in/P[1]
                         net (fo=20, routed)          2.872    10.871    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/p_0_in_n_104
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         1.644    12.823    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.232    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.577     0.913    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.110     1.164    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.558     0.894    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.557     0.893    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.170     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.106%)  route 0.229ns (61.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.229     1.365    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.568%)  route 0.234ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.234     1.370    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.389%)  route 0.177ns (55.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.557     0.893    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.177     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.555     0.891    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.168     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.710%)  route 0.174ns (55.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.577     0.913    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.174     1.228    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=726, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y15  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y16  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y22  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y19  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y17  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_8_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y23  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y92  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y96  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.184ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 3.545ns (49.527%)  route 3.613ns (50.473%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.267 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.881    -0.730    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.142 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1_n_20
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.632 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.507     5.139    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1_n_84
    SLICE_X44Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.263 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_3/O
                         net (fo=3, routed)           1.041     6.304    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_3_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.428 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     6.428    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue[3]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.479    18.267    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.744    
                         clock uncertainty           -0.164    18.580    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)        0.032    18.612    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.194ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 3.545ns (49.577%)  route 3.605ns (50.423%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.267 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.881    -0.730    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.142 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1_n_20
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.632 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.507     5.139    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1_n_84
    SLICE_X44Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.263 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_3/O
                         net (fo=3, routed)           1.034     6.296    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_3_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.420 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_2/O
                         net (fo=1, routed)           0.000     6.420    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_2_n_0
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.479    18.267    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.744    
                         clock uncertainty           -0.164    18.580    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)        0.034    18.614    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 12.194    

Slack (MET) :             12.202ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 3.573ns (49.724%)  route 3.613ns (50.276%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.267 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.881    -0.730    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.142 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_1_n_20
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.632 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.507     5.139    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1_n_84
    SLICE_X44Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.263 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_3/O
                         net (fo=3, routed)           1.041     6.304    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red[3]_i_3_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I0_O)        0.152     6.456 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     6.456    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green[3]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.479    18.267    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.476    18.744    
                         clock uncertainty           -0.164    18.580    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)        0.078    18.658    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                 12.202    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.121%)  route 1.929ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.267 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.648    -0.964    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/Q
                         net (fo=21, routed)          1.281     0.774    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/E[0]
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.898 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/red[3]_i_1/O
                         net (fo=3, routed)           0.647     1.545    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp_n_3
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.479    18.267    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.576    18.844    
                         clock uncertainty           -0.164    18.680    
    SLICE_X44Y90         FDRE (Setup_fdre_C_R)       -0.426    18.254    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         18.254    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.121%)  route 1.929ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.267 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.648    -0.964    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/Q
                         net (fo=21, routed)          1.281     0.774    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/E[0]
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.898 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/red[3]_i_1/O
                         net (fo=3, routed)           0.647     1.545    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp_n_3
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.479    18.267    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.576    18.844    
                         clock uncertainty           -0.164    18.680    
    SLICE_X44Y90         FDRE (Setup_fdre_C_R)       -0.426    18.254    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         18.254    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.121%)  route 1.929ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.267 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.648    -0.964    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/Q
                         net (fo=21, routed)          1.281     0.774    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/E[0]
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.898 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/red[3]_i_1/O
                         net (fo=3, routed)           0.647     1.545    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp_n_3
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.479    18.267    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.576    18.844    
                         clock uncertainty           -0.164    18.680    
    SLICE_X44Y90         FDRE (Setup_fdre_C_R)       -0.426    18.254    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         18.254    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             18.564ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/hSync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.252%)  route 0.623ns (57.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 18.260 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.650    -0.962    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDSE (Prop_fdse_C_Q)         0.456    -0.506 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/Q
                         net (fo=1, routed)           0.623     0.118    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/hsynct
    SLICE_X38Y81         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.472    18.260    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X38Y81         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/hSync_reg/C  (IS_INVERTED)
                         clock pessimism              0.610    18.871    
                         clock uncertainty           -0.164    18.707    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)       -0.026    18.681    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/hSync_reg
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                 18.564    

Slack (MET) :             18.646ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vSync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_design_1_clk_wiz_0_0 fall@19.863ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.530%)  route 0.468ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 18.260 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.647    -0.965    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y83         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDSE (Prop_fdse_C_Q)         0.518    -0.447 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/Q
                         net (fo=1, routed)           0.468     0.022    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vsynct
    SLICE_X38Y81         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     19.863    19.863 f  
    Y9                                                0.000    19.863 f  sys_clock (IN)
                         net (fo=0)                   0.000    19.863    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.282 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.007 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.789 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.472    18.260    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X38Y81         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vSync_reg/C  (IS_INVERTED)
                         clock pessimism              0.610    18.871    
                         clock uncertainty           -0.164    18.707    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)       -0.040    18.667    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vSync_reg
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                 18.646    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.725ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.839ns (24.331%)  route 2.609ns (75.669%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 38.128 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.650    -0.962    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/Q
                         net (fo=7, routed)           1.134     0.592    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[9]
    SLICE_X37Y84         LUT4 (Prop_lut4_I0_O)        0.296     0.888 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_15/O
                         net (fo=1, routed)           0.653     1.541    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_15_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.124     1.665 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_2/O
                         net (fo=11, routed)          0.822     2.487    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/SR[0]
    SLICE_X36Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.725    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.477    38.128    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[0]/C
                         clock pessimism              0.613    38.741    
                         clock uncertainty           -0.164    38.578    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.524    38.054    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.054    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.725ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.839ns (24.331%)  route 2.609ns (75.669%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 38.128 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.650    -0.962    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[9]/Q
                         net (fo=7, routed)           1.134     0.592    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[9]
    SLICE_X37Y84         LUT4 (Prop_lut4_I0_O)        0.296     0.888 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_15/O
                         net (fo=1, routed)           0.653     1.541    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_15_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.124     1.665 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/RAM_address0_i_2/O
                         net (fo=11, routed)          0.822     2.487    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/SR[0]
    SLICE_X36Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  sys_clock (IN)
                         net (fo=0)                   0.000    39.725    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          1.477    38.128    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]/C
                         clock pessimism              0.613    38.741    
                         clock uncertainty           -0.164    38.578    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.524    38.054    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.054    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                 35.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.161%)  route 0.157ns (45.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.554    -0.625    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[7]/Q
                         net (fo=8, routed)           0.157    -0.326    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[7]
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.820    -0.865    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y84         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg/C
                         clock pessimism              0.254    -0.611    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.091    -0.520    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/video_on_reg_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.554    -0.625    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/Q
                         net (fo=8, routed)           0.112    -0.384    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[5]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.099    -0.285 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.285    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/D[6]
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.821    -0.864    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[6]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.533    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.673%)  route 0.113ns (33.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.554    -0.625    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[5]/Q
                         net (fo=8, routed)           0.113    -0.383    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[5]
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.099    -0.284 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.284    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_i_1_n_0
    SLICE_X37Y85         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.821    -0.864    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X37Y85         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/C
                         clock pessimism              0.239    -0.625    
    SLICE_X37Y85         FDSE (Hold_fdse_C_D)         0.091    -0.534    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556    -0.623    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X35Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.303    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[1]
    SLICE_X35Y85         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.258    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/D[3]
    SLICE_X35Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.822    -0.863    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X35Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.092    -0.531    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.323%)  route 0.224ns (51.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.554    -0.625    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/py_reg_reg[1]/Q
                         net (fo=8, routed)           0.224    -0.237    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_y[1]
    SLICE_X36Y83         LUT4 (Prop_lut4_I0_O)        0.045    -0.192 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_i_1_n_0
    SLICE_X36Y83         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.819    -0.866    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X36Y83         FDSE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg/C
                         clock pessimism              0.254    -0.612    
    SLICE_X36Y83         FDSE (Hold_fdse_C_D)         0.120    -0.492    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.633%)  route 0.221ns (51.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556    -0.623    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X34Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]/Q
                         net (fo=6, routed)           0.221    -0.238    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[0]
    SLICE_X34Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.193 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/D[0]
    SLICE_X34Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.822    -0.863    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X34Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.120    -0.503    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_41_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.827%)  route 0.570ns (73.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.555    -0.624    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X42Y87         FDCE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_41_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.460 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_41_cooolDelFlop/Q
                         net (fo=2, routed)           0.174    -0.285    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_sig_21
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_ENBWREN_cooolgate_en_gate_44/O
                         net (fo=1, routed)           0.396     0.156    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1_ENBWREN_cooolgate_en_sig_23
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.880    -0.804    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKBWRCLK
                         clock pessimism              0.502    -0.303    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.207    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_gate_56_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.406%)  route 0.647ns (75.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.558    -0.621    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X42Y94         FDCE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_gate_56_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_gate_56_cooolDelFlop/Q
                         net (fo=2, routed)           0.258    -0.198    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_sig_30
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.045    -0.153 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1_ENBWREN_cooolgate_en_gate_59/O
                         net (fo=1, routed)           0.389     0.236    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1_ENBWREN_cooolgate_en_sig_32
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -0.729    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1/CLKBWRCLK
                         clock pessimism              0.502    -0.228    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.132    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.594%)  route 0.403ns (68.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556    -0.623    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/s00_vga_clk
    SLICE_X35Y85         FDRE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg_reg[1]/Q
                         net (fo=5, routed)           0.151    -0.331    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/pixel_x_sig[1]
    SLICE_X34Y84         LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/px_reg[2]_i_1/O
                         net (fo=2, routed)           0.252    -0.034    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/px_next[2]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912    -0.773    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0/CLK
                         clock pessimism              0.255    -0.518    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096    -0.422    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_address0
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_gate_56_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.631%)  route 0.606ns (74.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.558    -0.621    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    SLICE_X42Y94         FDCE                                         r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_gate_56_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.457 f  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_gate_56_cooolDelFlop/Q
                         net (fo=2, routed)           0.177    -0.279    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_cooolgate_en_sig_30
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_ENBWREN_cooolgate_en_gate_57/O
                         net (fo=1, routed)           0.429     0.195    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0_ENBWREN_cooolgate_en_sig_31
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=57, routed)          0.888    -0.796    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/s00_vga_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/CLKBWRCLK
                         clock pessimism              0.502    -0.295    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.199    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y20     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y18     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y18     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y15     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y24     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y21     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_6_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X4Y18     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_9_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y16     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y22     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y19     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_7_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y91     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y91     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y91     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y91     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__8/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X37Y85     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vga_sync_comp/hsync_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X42Y87     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_0_0_cooolgate_en_gate_41_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X32Y103    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_0_cooolgate_en_gate_46_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X32Y103    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_2_0_cooolgate_en_gate_46_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X54Y107    design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_4_0_cooolgate_en_gate_51_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y81     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/vSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X44Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y81     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/hSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y90     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y91     design_1_i/lab3_a1_vga_v2_0/U0/lab3_a1_vga_v2_v1_0_S00_AXI_inst/RAM_reg_mux_sel__4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



