// Seed: 1926890122
module module_0 (
    output wand id_0,
    output wand id_1,
    input supply0 id_2
);
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wor id_5,
    output logic id_6,
    output supply0 id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10,
    output tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output wand id_15,
    input uwire id_16
);
  always_latch @(posedge 1'b0) id_6 <= #1 1;
  id_18(
      .id_0(id_6)
  ); module_0(
      id_15, id_2, id_4
  );
endmodule
