

================================================================
== Vitis HLS Report for 'operator_1_2'
================================================================
* Date:           Tue Feb  8 11:01:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251   |operator_1_2_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259   |operator_1_2_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271  |operator_1_2_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 21 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 21 
16 --> 17 
17 --> 18 19 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 22 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 23 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%this_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 24 'read' 'this_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_num_load2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'res_num_load2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_num_load_18_loc = alloca i64 1"   --->   Operation 26 'alloca' 'res_num_load_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_num_load_214_loc = alloca i64 1"   --->   Operation 27 'alloca' 'res_num_load_214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%res_num_load5_loc = alloca i64 1"   --->   Operation 28 'alloca' 'res_num_load5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_num_load_111_loc = alloca i64 1"   --->   Operation 29 'alloca' 'res_num_load_111_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_num_load_217_loc = alloca i64 1"   --->   Operation 30 'alloca' 'res_num_load_217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 31 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %this_1_offset_read" [../src/ban.cpp:61]   --->   Operation 32 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 33 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_41, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 34 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 35 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln61_2" [../src/ban.cpp:61]   --->   Operation 36 'getelementptr' 'this_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln696 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:696]   --->   Operation 37 'add' 'add_ln696' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln696 = zext i6 %add_ln696" [../src/ban.cpp:696]   --->   Operation 38 'zext' 'zext_ln696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%this_1_addr_1 = getelementptr i32 %this_1, i64 0, i64 %zext_ln696" [../src/ban.cpp:696]   --->   Operation 39 'getelementptr' 'this_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln696_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:696]   --->   Operation 40 'add' 'add_ln696_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln696_1 = zext i6 %add_ln696_1" [../src/ban.cpp:696]   --->   Operation 41 'zext' 'zext_ln696_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%this_1_addr_2 = getelementptr i32 %this_1, i64 0, i64 %zext_ln696_1" [../src/ban.cpp:696]   --->   Operation 42 'getelementptr' 'this_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_1, i32 0" [../src/ban.cpp:61]   --->   Operation 43 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 44 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 45 'load' 'this_1_load' <Predicate = (icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 46 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %this_1_load" [../src/ban.cpp:61]   --->   Operation 47 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 49 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%icmp_ln61_3 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 50 'icmp' 'icmp_ln61_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.05ns)   --->   "%icmp_ln61_4 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 52 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_4, i1 %icmp_ln61_3" [../src/ban.cpp:61]   --->   Operation 53 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 54 'fcmp' 'tmp_34' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_34" [../src/ban.cpp:61]   --->   Operation 55 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.52ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 56 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.52>
ST_3 : Operation 57 [2/2] (1.23ns)   --->   "%this_1_load_1 = load i6 %this_1_addr" [../src/ban.cpp:696]   --->   Operation 57 'load' 'this_1_load_1' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 58 [1/2] (1.23ns)   --->   "%this_1_load_1 = load i6 %this_1_addr" [../src/ban.cpp:696]   --->   Operation 58 'load' 'this_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 59 [2/2] (1.23ns)   --->   "%this_1_load_2 = load i6 %this_1_addr_1" [../src/ban.cpp:696]   --->   Operation 59 'load' 'this_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 60 [2/2] (1.23ns)   --->   "%this_1_load_3 = load i6 %this_1_addr_2" [../src/ban.cpp:696]   --->   Operation 60 'load' 'this_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 61 [1/2] (1.23ns)   --->   "%this_1_load_2 = load i6 %this_1_addr_1" [../src/ban.cpp:696]   --->   Operation 61 'load' 'this_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 62 [1/2] (1.23ns)   --->   "%this_1_load_3 = load i6 %this_1_addr_2" [../src/ban.cpp:696]   --->   Operation 62 'load' 'this_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 63 [9/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 63 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 64 [8/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 64 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [9/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 65 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [9/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 66 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 67 [7/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 67 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [8/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 68 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [8/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 69 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 70 [6/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 70 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [7/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 71 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [7/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 72 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 73 [5/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 73 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [6/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 74 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [6/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 75 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 76 [4/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 76 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [5/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 77 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [5/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 78 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 79 [3/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 79 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [4/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 80 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [4/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 81 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 82 [2/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 82 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [3/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 83 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [3/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 84 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 85 [1/9] (7.05ns)   --->   "%tmp = fdiv i32 %this_1_load_1, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 85 'fdiv' 'tmp' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [2/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 86 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [2/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 87 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 88 [1/9] (7.05ns)   --->   "%tmp_50 = fdiv i32 %this_1_load_2, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 88 'fdiv' 'tmp_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/9] (7.05ns)   --->   "%tmp_51 = fdiv i32 %this_1_load_3, i32 %n_read" [../src/ban.cpp:700]   --->   Operation 89 'fdiv' 'tmp_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %tmp, i32 0" [../src/ban.cpp:77]   --->   Operation 90 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.59>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp" [../src/ban.cpp:77]   --->   Operation 91 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 92 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 93 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_37, i8 255" [../src/ban.cpp:77]   --->   Operation 94 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (1.05ns)   --->   "%icmp_ln77_2 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 95 'icmp' 'icmp_ln77_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_2, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 96 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %tmp, i32 0" [../src/ban.cpp:77]   --->   Operation 97 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_38" [../src/ban.cpp:77]   --->   Operation 98 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 99 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_15 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_50, i32 %tmp_51, i32 %idx_tmp_loc" [../src/ban.cpp:700]   --->   Operation 100 'call' 'call_ln700' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.44>
ST_16 : Operation 101 [1/2] (0.44ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp, i32 %tmp_50, i32 %tmp_51, i32 %idx_tmp_loc" [../src/ban.cpp:700]   --->   Operation 101 'call' 'call_ln700' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.41>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 102 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 103 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 104 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 105 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_17 : Operation 106 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 106 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [2/2] (0.42ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_51, i32 %tmp_50, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_217_loc, i32 %res_num_load_111_loc, i32 %res_num_load5_loc" [../src/ban.cpp:700]   --->   Operation 107 'call' 'call_ln700' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.44>
ST_18 : Operation 108 [1/2] (0.44ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_51, i32 %tmp_50, i32 %tmp, i2 %empty, i2 %xor_ln92, i32 %res_num_load_217_loc, i32 %res_num_load_111_loc, i32 %res_num_load5_loc" [../src/ban.cpp:700]   --->   Operation 108 'call' 'call_ln700' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%res_num_load = load i32 %res_num_load_217_loc"   --->   Operation 109 'load' 'res_num_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%res_num_load_3 = load i32 %res_num_load_111_loc"   --->   Operation 110 'load' 'res_num_load_3' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%res_num_load_4 = load i32 %res_num_load5_loc"   --->   Operation 111 'load' 'res_num_load_4' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 112 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 113 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 114 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 115 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_52 = add i32 %sext_ln100, i32 %this_p_read_1" [../src/ban.cpp:100]   --->   Operation 116 'add' 'tmp_52' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 117 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:104]   --->   Operation 118 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%res_num_load_215 = phi i32 %tmp_51, void %.preheader.preheader, i32 %res_num_load, void %.lr.ph7.i"   --->   Operation 119 'phi' 'res_num_load_215' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%res_num_load_19 = phi i32 %tmp_50, void %.preheader.preheader, i32 %res_num_load_3, void %.lr.ph7.i"   --->   Operation 120 'phi' 'res_num_load_19' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%res_num_load3 = phi i32 %tmp, void %.preheader.preheader, i32 %res_num_load_4, void %.lr.ph7.i"   --->   Operation 121 'phi' 'res_num_load3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%base_0_lcssa_i1517 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 122 'phi' 'base_0_lcssa_i1517' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i1517" [../src/ban.cpp:104]   --->   Operation 123 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.44ns)   --->   "%icmp_ln104_2 = icmp_ne  i2 %base_0_lcssa_i1517, i2 3" [../src/ban.cpp:104]   --->   Operation 124 'icmp' 'icmp_ln104_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 125 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_2, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 126 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 127 [2/2] (0.42ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_215, i32 %res_num_load_19, i32 %res_num_load3, i2 %base_0_lcssa_i1517, i3 %select_ln104, i32 %res_num_load_214_loc, i32 %res_num_load_18_loc, i32 %res_num_load2_loc" [../src/ban.cpp:700]   --->   Operation 127 'call' 'call_ln700' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.13>
ST_20 : Operation 128 [1/2] (1.13ns)   --->   "%call_ln700 = call void @operator/.1.2_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_215, i32 %res_num_load_19, i32 %res_num_load3, i2 %base_0_lcssa_i1517, i3 %select_ln104, i32 %res_num_load_214_loc, i32 %res_num_load_18_loc, i32 %res_num_load2_loc" [../src/ban.cpp:700]   --->   Operation 128 'call' 'call_ln700' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.52>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%empty_36 = phi i32 0, void %.preheader.preheader, i32 %tmp_52, void %.lr.ph7.i"   --->   Operation 129 'phi' 'empty_36' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%res_num_load_5 = load i32 %res_num_load_214_loc"   --->   Operation 130 'load' 'res_num_load_5' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%res_num_load_6 = load i32 %res_num_load_18_loc"   --->   Operation 131 'load' 'res_num_load_6' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%res_num_load_7 = load i32 %res_num_load2_loc"   --->   Operation 132 'load' 'res_num_load_7' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %res_num_load_7, void %.lr.ph.i, i32 0, void, i32 %tmp, void %.critedge, i32 %res_num_load_4, void %.lr.ph7.i"   --->   Operation 134 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %res_num_load_6, void %.lr.ph.i, i32 0, void, i32 %tmp_50, void %.critedge, i32 %res_num_load_3, void %.lr.ph7.i"   --->   Operation 135 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %res_num_load_5, void %.lr.ph.i, i32 0, void, i32 %tmp_51, void %.critedge, i32 %res_num_load, void %.lr.ph7.i"   --->   Operation 136 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_36, void %.lr.ph.i, i32 0, void, i32 %this_p_read_1, void %.critedge, i32 %tmp_52, void %.lr.ph7.i"   --->   Operation 137 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:707]   --->   Operation 138 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:707]   --->   Operation 139 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:707]   --->   Operation 140 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:707]   --->   Operation 141 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln707 = ret i128 %mrv_3" [../src/ban.cpp:707]   --->   Operation 142 'ret' 'ret_ln707' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ this_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read               (read          ) [ 0011111111111110000000]
this_1_offset_read   (read          ) [ 0000000000000000000000]
this_p_read_1        (read          ) [ 0011111111111111111111]
res_num_load2_loc    (alloca        ) [ 0011111111111111111111]
res_num_load_18_loc  (alloca        ) [ 0011111111111111111111]
res_num_load_214_loc (alloca        ) [ 0011111111111111111111]
res_num_load5_loc    (alloca        ) [ 0011111111111111111100]
res_num_load_111_loc (alloca        ) [ 0011111111111111111100]
res_num_load_217_loc (alloca        ) [ 0011111111111111111100]
idx_tmp_loc          (alloca        ) [ 0011111111111111110000]
zext_ln61            (zext          ) [ 0000000000000000000000]
tmp_41               (bitconcatenate) [ 0000000000000000000000]
sub_ln61             (sub           ) [ 0000000000000000000000]
zext_ln61_2          (zext          ) [ 0000000000000000000000]
this_1_addr          (getelementptr ) [ 0011100000000000000000]
add_ln696            (add           ) [ 0000000000000000000000]
zext_ln696           (zext          ) [ 0000000000000000000000]
this_1_addr_1        (getelementptr ) [ 0011110000000000000000]
add_ln696_1          (add           ) [ 0000000000000000000000]
zext_ln696_1         (zext          ) [ 0000000000000000000000]
this_1_addr_2        (getelementptr ) [ 0011110000000000000000]
icmp_ln61            (icmp          ) [ 0111111111111111111111]
br_ln61              (br            ) [ 0000000000000000000000]
this_1_load          (load          ) [ 0001000000000000000000]
bitcast_ln61         (bitcast       ) [ 0000000000000000000000]
tmp_s                (partselect    ) [ 0000000000000000000000]
trunc_ln61           (trunc         ) [ 0000000000000000000000]
icmp_ln61_3          (icmp          ) [ 0001000000000000000000]
icmp_ln61_4          (icmp          ) [ 0001000000000000000000]
or_ln61              (or            ) [ 0000000000000000000000]
tmp_34               (fcmp          ) [ 0000000000000000000000]
and_ln61             (and           ) [ 0001111111111111111111]
br_ln61              (br            ) [ 0001111111111111111111]
this_1_load_1        (load          ) [ 0000011111111100000000]
this_1_load_2        (load          ) [ 0000001111111110000000]
this_1_load_3        (load          ) [ 0000001111111110000000]
tmp                  (fdiv          ) [ 0001000000000011111111]
tmp_50               (fdiv          ) [ 0001000000000001111111]
tmp_51               (fdiv          ) [ 0001000000000001111111]
bitcast_ln77         (bitcast       ) [ 0000000000000000000000]
tmp_37               (partselect    ) [ 0000000000000000000000]
trunc_ln77           (trunc         ) [ 0000000000000000000000]
icmp_ln77            (icmp          ) [ 0000000000000000000000]
icmp_ln77_2          (icmp          ) [ 0000000000000000000000]
or_ln77              (or            ) [ 0000000000000000000000]
tmp_38               (fcmp          ) [ 0000000000000000000000]
and_ln77             (and           ) [ 0000000000000001111111]
br_ln77              (br            ) [ 0001000000000001111111]
call_ln700           (call          ) [ 0000000000000000000000]
idx_tmp_loc_load     (load          ) [ 0000000000000000000000]
empty                (trunc         ) [ 0000000000000000001100]
icmp_ln92            (icmp          ) [ 0000000000000000011111]
br_ln92              (br            ) [ 0000000000000000011111]
xor_ln92             (xor           ) [ 0000000000000000001000]
call_ln700           (call          ) [ 0000000000000000000000]
res_num_load         (load          ) [ 0001000000000001000111]
res_num_load_3       (load          ) [ 0001000000000001000111]
res_num_load_4       (load          ) [ 0001000000000001000111]
sub_ln92             (sub           ) [ 0000000000000000000000]
base                 (add           ) [ 0000000000000000000000]
xor_ln100            (xor           ) [ 0000000000000000000000]
sext_ln100           (sext          ) [ 0000000000000000000000]
tmp_52               (add           ) [ 0001000000000001010111]
icmp_ln104           (icmp          ) [ 0000000000000000000111]
br_ln104             (br            ) [ 0001000000000001010111]
res_num_load_215     (phi           ) [ 0000000000000000001110]
res_num_load_19      (phi           ) [ 0000000000000000001110]
res_num_load3        (phi           ) [ 0000000000000000001110]
base_0_lcssa_i1517   (phi           ) [ 0000000000000000001110]
zext_ln104           (zext          ) [ 0000000000000000000000]
icmp_ln104_2         (icmp          ) [ 0000000000000000000000]
add_ln104            (add           ) [ 0000000000000000000000]
select_ln104         (select        ) [ 0000000000000000000010]
call_ln700           (call          ) [ 0000000000000000000000]
empty_36             (phi           ) [ 0000000000000000000001]
res_num_load_5       (load          ) [ 0000000000000000000000]
res_num_load_6       (load          ) [ 0000000000000000000000]
res_num_load_7       (load          ) [ 0000000000000000000000]
br_ln0               (br            ) [ 0000000000000000000000]
agg_result_1_0_0     (phi           ) [ 0000000000000000000001]
agg_result_1_1_0     (phi           ) [ 0000000000000000000001]
agg_result_1_2_0     (phi           ) [ 0000000000000000000001]
agg_result_01_0      (phi           ) [ 0000000000000000000001]
mrv                  (insertvalue   ) [ 0000000000000000000000]
mrv_1                (insertvalue   ) [ 0000000000000000000000]
mrv_2                (insertvalue   ) [ 0000000000000000000000]
mrv_3                (insertvalue   ) [ 0000000000000000000000]
ret_ln707            (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1.2_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1.2_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1.2_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="res_num_load2_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load2_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="res_num_load_18_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_18_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="res_num_load_214_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_214_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="res_num_load5_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load5_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="res_num_load_111_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_111_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="res_num_load_217_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_217_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="idx_tmp_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="n_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_1_offset_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_offset_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="this_p_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="this_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="this_1_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="this_1_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="3"/>
<pin id="133" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
<pin id="136" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_load/1 this_1_load_1/3 this_1_load_2/4 this_1_load_3/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="res_num_load_215_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_num_load_215 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="res_num_load_215_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="5"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_num_load_215/19 "/>
</bind>
</comp>

<comp id="147" class="1005" name="res_num_load_19_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_num_load_19 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="res_num_load_19_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="5"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_num_load_19/19 "/>
</bind>
</comp>

<comp id="157" class="1005" name="res_num_load3_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_num_load3 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="res_num_load3_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="6"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_num_load3/19 "/>
</bind>
</comp>

<comp id="167" class="1005" name="base_0_lcssa_i1517_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="1"/>
<pin id="169" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i1517 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="base_0_lcssa_i1517_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i1517/19 "/>
</bind>
</comp>

<comp id="179" class="1005" name="empty_36_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="4"/>
<pin id="181" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_36 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_36_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="4"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="2"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_36/21 "/>
</bind>
</comp>

<comp id="190" class="1005" name="agg_result_1_0_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="18"/>
<pin id="192" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="agg_result_1_0_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="18"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="32" slack="8"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0_0/21 "/>
</bind>
</comp>

<comp id="205" class="1005" name="agg_result_1_1_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="18"/>
<pin id="207" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="agg_result_1_1_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="18"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="32" slack="7"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/21 "/>
</bind>
</comp>

<comp id="220" class="1005" name="agg_result_1_2_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="18"/>
<pin id="222" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_1_2_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="agg_result_1_2_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="18"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="32" slack="7"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_2_0/21 "/>
</bind>
</comp>

<comp id="235" class="1005" name="agg_result_01_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="18"/>
<pin id="237" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="agg_result_01_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="18"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="4" bw="32" slack="20"/>
<pin id="245" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="32" slack="2"/>
<pin id="247" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/21 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="32" slack="1"/>
<pin id="256" dir="0" index="4" bw="32" slack="14"/>
<pin id="257" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln700/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="3"/>
<pin id="262" dir="0" index="2" bw="32" slack="3"/>
<pin id="263" dir="0" index="3" bw="32" slack="4"/>
<pin id="264" dir="0" index="4" bw="2" slack="0"/>
<pin id="265" dir="0" index="5" bw="2" slack="0"/>
<pin id="266" dir="0" index="6" bw="32" slack="16"/>
<pin id="267" dir="0" index="7" bw="32" slack="16"/>
<pin id="268" dir="0" index="8" bw="32" slack="16"/>
<pin id="269" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln700/17 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="0" index="3" bw="32" slack="0"/>
<pin id="276" dir="0" index="4" bw="2" slack="0"/>
<pin id="277" dir="0" index="5" bw="3" slack="0"/>
<pin id="278" dir="0" index="6" bw="32" slack="18"/>
<pin id="279" dir="0" index="7" bw="32" slack="18"/>
<pin id="280" dir="0" index="8" bw="32" slack="18"/>
<pin id="281" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln700/19 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="4"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp/5 tmp_50/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="5"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_34/2 tmp_38/14 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load this_1_load_1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln61_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_41_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln61_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln61_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln696_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln696/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln696_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln696/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln696_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="0"/>
<pin id="344" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln696_1/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln696_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln696_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln61_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln61_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln61_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln61_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln61_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="23" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_4/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln61_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="1" slack="1"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln61_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bitcast_ln77_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/15 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_37_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln77_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln77_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/15 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln77_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="23" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_2/15 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln77_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/15 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln77_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="idx_tmp_loc_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="16"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/17 "/>
</bind>
</comp>

<comp id="442" class="1004" name="empty_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/17 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln92_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/17 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln92_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/17 "/>
</bind>
</comp>

<comp id="460" class="1004" name="res_num_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="18"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load/19 "/>
</bind>
</comp>

<comp id="464" class="1004" name="res_num_load_3_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="18"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_3/19 "/>
</bind>
</comp>

<comp id="468" class="1004" name="res_num_load_4_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="18"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_4/19 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_ln92_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="2"/>
<pin id="475" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/19 "/>
</bind>
</comp>

<comp id="477" class="1004" name="base_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/19 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln100_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/19 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln100_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/19 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_52_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="18"/>
<pin id="497" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/19 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln104_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/19 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln104_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/19 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln104_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_2/19 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln104_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/19 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln104_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="0" index="2" bw="3" slack="0"/>
<pin id="525" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/19 "/>
</bind>
</comp>

<comp id="530" class="1004" name="res_num_load_5_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="20"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_5/21 "/>
</bind>
</comp>

<comp id="534" class="1004" name="res_num_load_6_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="20"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_6/21 "/>
</bind>
</comp>

<comp id="538" class="1004" name="res_num_load_7_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="20"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_7/21 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mrv_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="128" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/21 "/>
</bind>
</comp>

<comp id="548" class="1004" name="mrv_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="128" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/21 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mrv_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="128" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/21 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mrv_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="128" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/21 "/>
</bind>
</comp>

<comp id="566" class="1005" name="n_read_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="4"/>
<pin id="568" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="this_p_read_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="18"/>
<pin id="574" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="this_p_read_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="res_num_load2_loc_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="18"/>
<pin id="580" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="res_num_load2_loc "/>
</bind>
</comp>

<comp id="584" class="1005" name="res_num_load_18_loc_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="18"/>
<pin id="586" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="res_num_load_18_loc "/>
</bind>
</comp>

<comp id="590" class="1005" name="res_num_load_214_loc_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="18"/>
<pin id="592" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="res_num_load_214_loc "/>
</bind>
</comp>

<comp id="596" class="1005" name="res_num_load5_loc_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="16"/>
<pin id="598" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="res_num_load5_loc "/>
</bind>
</comp>

<comp id="602" class="1005" name="res_num_load_111_loc_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="16"/>
<pin id="604" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="res_num_load_111_loc "/>
</bind>
</comp>

<comp id="608" class="1005" name="res_num_load_217_loc_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="16"/>
<pin id="610" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="res_num_load_217_loc "/>
</bind>
</comp>

<comp id="614" class="1005" name="idx_tmp_loc_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="14"/>
<pin id="616" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="620" class="1005" name="this_1_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="1"/>
<pin id="622" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="this_1_addr_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="3"/>
<pin id="627" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="this_1_addr_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="this_1_addr_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="3"/>
<pin id="632" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="this_1_addr_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="icmp_ln61_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="2"/>
<pin id="637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="639" class="1005" name="icmp_ln61_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln61_4_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_4 "/>
</bind>
</comp>

<comp id="649" class="1005" name="and_ln61_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="18"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="653" class="1005" name="this_1_load_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="this_1_load_3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_50_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_51_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="689" class="1005" name="and_ln77_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="6"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="693" class="1005" name="empty_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="1"/>
<pin id="695" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="699" class="1005" name="icmp_ln92_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="2"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="703" class="1005" name="xor_ln92_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_52_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="2"/>
<pin id="719" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln104_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln104_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="106" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="146"><net_src comp="140" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="156"><net_src comp="150" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="234"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="249"><net_src comp="183" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="140" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="284"><net_src comp="150" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="285"><net_src comp="160" pin="4"/><net_sink comp="271" pin=3"/></net>

<net id="286"><net_src comp="171" pin="4"/><net_sink comp="271" pin=4"/></net>

<net id="299"><net_src comp="127" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="127" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="310"><net_src comp="94" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="94" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="307" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="334"><net_src comp="319" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="22" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="345"><net_src comp="319" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="356"><net_src comp="100" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="127" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="358" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="362" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="372" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="36" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="295" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="398" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="401" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="411" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="295" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="451"><net_src comp="439" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="442" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="259" pin=5"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="476"><net_src comp="48" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="50" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="477" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="488"><net_src comp="472" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="48" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="477" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="44" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="171" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="171" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="44" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="505" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="509" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="515" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="529"><net_src comp="521" pin="3"/><net_sink comp="271" pin=5"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="541"><net_src comp="538" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="546"><net_src comp="58" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="239" pin="8"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="194" pin="8"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="209" pin="8"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="224" pin="8"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="88" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="575"><net_src comp="100" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="581"><net_src comp="60" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="271" pin=8"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="587"><net_src comp="64" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="271" pin=7"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="593"><net_src comp="68" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="271" pin=6"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="599"><net_src comp="72" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="259" pin=8"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="605"><net_src comp="76" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="259" pin=7"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="611"><net_src comp="80" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="259" pin=6"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="617"><net_src comp="84" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="623"><net_src comp="106" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="628"><net_src comp="113" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="633"><net_src comp="120" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="638"><net_src comp="352" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="376" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="647"><net_src comp="382" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="652"><net_src comp="392" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="127" pin="7"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="661"><net_src comp="127" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="666"><net_src comp="287" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="676"><net_src comp="287" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="684"><net_src comp="291" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="692"><net_src comp="433" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="442" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="702"><net_src comp="447" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="453" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="259" pin=5"/></net>

<net id="720"><net_src comp="494" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="239" pin=6"/></net>

<net id="726"><net_src comp="499" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="521" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="271" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator/.1.2 : this_p_read | {1 }
	Port: operator/.1.2 : this_1 | {1 2 3 4 5 }
	Port: operator/.1.2 : this_1_offset | {1 }
	Port: operator/.1.2 : n | {1 }
  - Chain level:
	State 1
		sub_ln61 : 1
		zext_ln61_2 : 2
		this_1_addr : 3
		add_ln696 : 2
		zext_ln696 : 3
		this_1_addr_1 : 4
		add_ln696_1 : 2
		zext_ln696_1 : 3
		this_1_addr_2 : 4
		br_ln61 : 1
		this_1_load : 4
	State 2
		bitcast_ln61 : 1
		tmp_s : 2
		trunc_ln61 : 2
		icmp_ln61_3 : 3
		icmp_ln61_4 : 3
		tmp_34 : 1
	State 3
		and_ln61 : 1
		br_ln61 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_37 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_2 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
	State 16
	State 17
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln700 : 2
	State 18
	State 19
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp_52 : 2
		icmp_ln104 : 2
		br_ln104 : 3
		res_num_load_215 : 4
		res_num_load_19 : 4
		res_num_load3 : 4
		base_0_lcssa_i1517 : 4
		zext_ln104 : 5
		icmp_ln104_2 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln700 : 8
	State 20
	State 21
		agg_result_1_0_0 : 1
		agg_result_1_1_0 : 1
		agg_result_1_2_0 : 1
		agg_result_01_0 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln707 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |  grp_operator_1_2_Pipeline_VITIS_LOOP_84_1_fu_251 |  0.427  |   199   |   131   |
|   call   |  grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259 |    0    |   199   |    41   |
|          | grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271 |    0    |   224   |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  icmp_ln61_fu_352                 |    0    |    0    |    20   |
|          |                 icmp_ln61_3_fu_376                |    0    |    0    |    11   |
|          |                 icmp_ln61_4_fu_382                |    0    |    0    |    16   |
|   icmp   |                  icmp_ln77_fu_415                 |    0    |    0    |    11   |
|          |                 icmp_ln77_2_fu_421                |    0    |    0    |    16   |
|          |                  icmp_ln92_fu_447                 |    0    |    0    |    20   |
|          |                 icmp_ln104_fu_499                 |    0    |    0    |    8    |
|          |                icmp_ln104_2_fu_509                |    0    |    0    |    8    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  add_ln696_fu_330                 |    0    |    0    |    13   |
|          |                 add_ln696_1_fu_341                |    0    |    0    |    13   |
|    add   |                    base_fu_477                    |    0    |    0    |    9    |
|          |                   tmp_52_fu_494                   |    0    |    0    |    39   |
|          |                  add_ln104_fu_515                 |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|
|    sub   |                  sub_ln61_fu_319                  |    0    |    0    |    13   |
|          |                  sub_ln92_fu_472                  |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                   or_ln61_fu_388                  |    0    |    0    |    2    |
|          |                   or_ln77_fu_427                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    and   |                  and_ln61_fu_392                  |    0    |    0    |    2    |
|          |                  and_ln77_fu_433                  |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                  xor_ln92_fu_453                  |    0    |    0    |    2    |
|          |                  xor_ln100_fu_484                 |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|  select  |                select_ln104_fu_521                |    0    |    0    |    3    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 n_read_read_fu_88                 |    0    |    0    |    0    |
|   read   |           this_1_offset_read_read_fu_94           |    0    |    0    |    0    |
|          |             this_p_read_1_read_fu_100             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   fdiv   |                     grp_fu_287                    |    0    |    0    |    0    |
|          |                     grp_fu_291                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   fcmp   |                     grp_fu_295                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  zext_ln61_fu_307                 |    0    |    0    |    0    |
|          |                 zext_ln61_2_fu_325                |    0    |    0    |    0    |
|   zext   |                 zext_ln696_fu_336                 |    0    |    0    |    0    |
|          |                zext_ln696_1_fu_347                |    0    |    0    |    0    |
|          |                 zext_ln104_fu_505                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                   tmp_41_fu_311                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|partselect|                    tmp_s_fu_362                   |    0    |    0    |    0    |
|          |                   tmp_37_fu_401                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 trunc_ln61_fu_372                 |    0    |    0    |    0    |
|   trunc  |                 trunc_ln77_fu_411                 |    0    |    0    |    0    |
|          |                    empty_fu_442                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln100_fu_490                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     mrv_fu_542                    |    0    |    0    |    0    |
|insertvalue|                    mrv_1_fu_548                   |    0    |    0    |    0    |
|          |                    mrv_2_fu_554                   |    0    |    0    |    0    |
|          |                    mrv_3_fu_560                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.427  |   622   |   502   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   agg_result_01_0_reg_235  |   32   |
|  agg_result_1_0_0_reg_190  |   32   |
|  agg_result_1_1_0_reg_205  |   32   |
|  agg_result_1_2_0_reg_220  |   32   |
|      and_ln61_reg_649      |    1   |
|      and_ln77_reg_689      |    1   |
| base_0_lcssa_i1517_reg_167 |    2   |
|      empty_36_reg_179      |   32   |
|        empty_reg_693       |    2   |
|     icmp_ln104_reg_723     |    1   |
|     icmp_ln61_3_reg_639    |    1   |
|     icmp_ln61_4_reg_644    |    1   |
|      icmp_ln61_reg_635     |    1   |
|      icmp_ln92_reg_699     |    1   |
|     idx_tmp_loc_reg_614    |   32   |
|       n_read_reg_566       |   32   |
|           reg_301          |   32   |
|  res_num_load2_loc_reg_578 |   32   |
|    res_num_load3_reg_157   |   32   |
|  res_num_load5_loc_reg_596 |   32   |
|res_num_load_111_loc_reg_602|   32   |
| res_num_load_18_loc_reg_584|   32   |
|   res_num_load_19_reg_147  |   32   |
|res_num_load_214_loc_reg_590|   32   |
|  res_num_load_215_reg_137  |   32   |
|res_num_load_217_loc_reg_608|   32   |
|    select_ln104_reg_727    |    3   |
|    this_1_addr_1_reg_625   |    6   |
|    this_1_addr_2_reg_630   |    6   |
|     this_1_addr_reg_620    |    6   |
|    this_1_load_2_reg_653   |   32   |
|    this_1_load_3_reg_658   |   32   |
|    this_p_read_1_reg_572   |   32   |
|       tmp_50_reg_673       |   32   |
|       tmp_51_reg_681       |   32   |
|       tmp_52_reg_717       |   32   |
|         tmp_reg_663        |   32   |
|      xor_ln92_reg_703      |    2   |
+----------------------------+--------+
|            Total           |   802  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_127                 |  p0  |   3  |   6  |   18   ||    14   |
|             base_0_lcssa_i1517_reg_167            |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_1_2_Pipeline_VITIS_LOOP_92_2_fu_259 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_1_2_Pipeline_VITIS_LOOP_104_3_fu_271 |  p5  |   2  |   3  |    6   ||    9    |
|                     grp_fu_287                    |  p0  |   2  |  32  |   64   ||    9    |
|                     grp_fu_295                    |  p0  |   3  |  32  |   96   ||    14   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   196  ||  3.087  ||    73   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   622  |   502  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   73   |
|  Register |    -   |   802  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1424  |   575  |
+-----------+--------+--------+--------+
