Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,660
design__inferred_latch__count,0
design__instance__count,5250
design__instance__area,41956.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,7
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,22
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0038845918606966734
power__switching__total,0.005026854574680328
power__leakage__total,4.5271097093291246E-8
power__total,0.008911492303013802
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.2196343724614056
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2196343724614056
timing__hold__ws__corner:nom_tt_025C_1v80,0.3221706326239711
timing__setup__ws__corner:nom_tt_025C_1v80,10.249599681321573
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,228
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,22
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.3839159099293798
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3839159099293798
timing__hold__ws__corner:nom_ss_100C_1v60,0.873156238693072
timing__setup__ws__corner:nom_ss_100C_1v60,-0.056303407973999464
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.056303407973999464
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.056303407973999464
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.056303
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,22
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.1505068889895738
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.1505068889895738
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10958401163336128
timing__setup__ws__corner:nom_ff_n40C_1v95,11.145578997421952
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,299
design__max_fanout_violation__count,22
design__max_cap_violation__count,0
clock__skew__worst_hold,0.39656179462672025
clock__skew__worst_setup,0.14637930171188623
timing__hold__ws,0.10803991340704253
timing__setup__ws,-0.48808958256612295
timing__hold__tns,0.0
timing__setup__tns,-0.48808958256612295
timing__hold__wns,0
timing__setup__wns,-0.48808958256612295
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2
timing__setup_r2r__ws,-0.488090
timing__setup_r2r_vio__count,2
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5250
design__instance__area__stdcell,41956.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.578195
design__instance__utilization__stdcell,0.578195
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,152885
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,174
antenna__violating__nets,11
antenna__violating__pins,11
route__antenna_violation__count,11
route__net,4206
route__net__special,2
route__drc_errors__iter:1,5609
route__wirelength__iter:1,187840
route__drc_errors__iter:2,3209
route__wirelength__iter:2,186106
route__drc_errors__iter:3,3075
route__wirelength__iter:3,185086
route__drc_errors__iter:4,707
route__wirelength__iter:4,184963
route__drc_errors__iter:5,107
route__wirelength__iter:5,184924
route__drc_errors__iter:6,33
route__wirelength__iter:6,184889
route__drc_errors__iter:7,16
route__wirelength__iter:7,184891
route__drc_errors__iter:8,8
route__wirelength__iter:8,184894
route__drc_errors__iter:9,0
route__wirelength__iter:9,184893
route__drc_errors,0
route__wirelength,184893
route__vias,38161
route__vias__singlecut,38161
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,533.93
timing__unannotated_net__count__corner:nom_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,2
design__max_fanout_violation__count__corner:min_tt_025C_1v80,22
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.21338231785486253
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.21338231785486253
timing__hold__ws__corner:min_tt_025C_1v80,0.32000425437475066
timing__setup__ws__corner:min_tt_025C_1v80,10.47130412018209
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,133
design__max_fanout_violation__count__corner:min_ss_100C_1v60,22
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.3728972791652544
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3728972791652544
timing__hold__ws__corner:min_ss_100C_1v60,0.869487617626745
timing__setup__ws__corner:min_ss_100C_1v60,0.35231907277723074
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,22
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.14637930171188623
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.14637930171188623
timing__hold__ws__corner:min_ff_n40C_1v95,0.10803991340704253
timing__setup__ws__corner:min_ff_n40C_1v95,11.157473483154973
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,7
design__max_fanout_violation__count__corner:max_tt_025C_1v80,22
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.22653779493491816
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.22653779493491816
timing__hold__ws__corner:max_tt_025C_1v80,0.3243023719138436
timing__setup__ws__corner:max_tt_025C_1v80,10.01698929933712
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,28
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,299
design__max_fanout_violation__count__corner:max_ss_100C_1v60,22
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.39656179462672025
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.39656179462672025
timing__hold__ws__corner:max_ss_100C_1v60,0.8777282482600862
timing__setup__ws__corner:max_ss_100C_1v60,-0.48808958256612295
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.48808958256612295
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.48808958256612295
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.488090
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1
timing__unannotated_net__count__corner:max_ss_100C_1v60,28
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,22
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.15549825756042474
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.15549825756042474
timing__hold__ws__corner:max_ff_n40C_1v95,0.11140633175751974
timing__setup__ws__corner:max_ff_n40C_1v95,11.130602532485405
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,28
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000151681
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000176532
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000038115
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000176532
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000333999999999999987003451717981761248665861785411834716796875
ir__drop__worst,0.00015200000000000000836830604811211742344312369823455810546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
