Record=TopLevelDocument|FileName=FPGA_main.SchDoc|SheetNumber=1
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=CON1|SchDesignator=CON1|FileName=MPP_M2_extension.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=MPP_M2_extension.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=CON2|SchDesignator=CON2|FileName=MPP_M2_extension.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=MPP_M2_extension.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=FMC|SchDesignator=FMC|FileName=FMC.SchDoc|SheetNumber=2|SymbolType=Normal|RawFileName=FMC.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=HYPER|SchDesignator=HYPER|FileName=HyperBUS_RAM-FLASH.SchDoc|SheetNumber=4|SymbolType=Normal|RawFileName=HyperBUS_RAM-FLASH.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=I2C|SchDesignator=I2C|FileName=I2C_EEPROM.SchDoc|SheetNumber=6|SymbolType=Normal|RawFileName=I2C_EEPROM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=I2S|SchDesignator=I2S|FileName=I2S_Mic.SchDoc|SheetNumber=7|SymbolType=Normal|RawFileName=I2S_Mic.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_main.SchDoc|Designator=QSPI|SchDesignator=QSPI|FileName=QSPI_FLASH.SchDoc|SheetNumber=5|SymbolType=Normal|RawFileName=QSPI_FLASH.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
