"dma-coherent"	,	L_10
"timer0"	,	L_5
__iomem	,	T_2
"arm,pl330"	,	L_8
NOTIFY_DONE	,	V_25
l2x0_of_init	,	F_18
sregs_base	,	V_12
scu_base_addr	,	V_2
arch_timer_of_register	,	F_29
highbank_pm_init	,	F_41
bus_register_notifier	,	F_42
"arm,sp804"	,	L_3
dev	,	V_23
reg	,	V_21
of_device_is_compatible	,	F_35
cpu_logical_map	,	F_5
to_platform_device	,	F_37
"arm,cortex-a9"	,	L_1
highbank_l2x0_disable	,	F_12
"calxeda,hb-sdhci"	,	L_7
HB_JUMP_TABLE_PHYS	,	F_11
res	,	V_20
highbank_smc1	,	F_13
clk	,	V_14
"timer1"	,	L_4
resource	,	V_19
cpu	,	V_4
highbank_set_pwr_shutdown	,	F_32
ioremap	,	F_2
jump_addr	,	V_5
highbank_scu_map_io	,	F_1
platform_bus_type	,	V_32
highbank_set_cpu_jump	,	F_3
"calxeda,hb-ahci"	,	L_6
irqchip_init	,	F_15
nb	,	V_16
highbank_init	,	F_40
of_default_bus_match_table	,	V_36
set_dma_ops	,	F_39
irq_of_parse_and_map	,	F_22
of_node	,	V_26
platform_get_resource	,	F_36
device	,	V_22
of_clk_get	,	F_24
__cpuc_flush_dcache_area	,	F_9
np	,	V_10
clkdev_add	,	F_25
HB_JUMP_TABLE_VIRT	,	F_8
outer_clean_range	,	F_10
CONFIG_CACHE_L2X0	,	F_17
arm_coherent_dma_ops	,	V_29
"calxeda,hb-sregs"	,	L_2
of_platform_populate	,	F_43
sp804_clockevents_init	,	F_27
device_node	,	V_9
pm_power_off	,	V_31
highbank_amba_nb	,	V_35
__dev	,	V_18
SZ_4K	,	V_3
highbank_timer_init	,	F_19
of_find_compatible_node	,	F_16
event	,	V_17
IORESOURCE_MEM	,	V_27
cpu_do_idle	,	F_33
lookup	,	V_13
arch_timer_sched_clock_init	,	F_30
writel	,	F_6
outer_cache	,	V_6
"calxeda,hb-xgmac"	,	L_9
start	,	V_28
irq	,	V_8
WARN_ON	,	F_21
NOTIFY_OK	,	V_30
highbank_init_irq	,	F_14
MPIDR_AFFINITY_LEVEL	,	F_4
virt_to_phys	,	F_7
highbank_platform_notifier	,	F_34
timer_base	,	V_11
highbank_platform_nb	,	V_33
disable	,	V_7
sp804_clocksource_and_sched_clock_init	,	F_26
highbank_power_off	,	F_31
__init	,	T_1
of_iomap	,	F_20
of_property_read_bool	,	F_38
amba_bustype	,	V_34
twd_local_timer_of_register	,	F_28
notifier_block	,	V_15
of_clk_init	,	F_23
base	,	V_1
BUS_NOTIFY_ADD_DEVICE	,	V_24
