@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2017.2/msys/bin/g++.exe"
   Compiling apatb_Cipher.cpp
   Compiling (apcc) AES_Encrypt.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Fri Apr 06 17:39:06 +0300 2018
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Fri Apr 06 17:39:13 +0300 2018
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...

Text after encryption:
69c4e0d86a7b0430d8cdb78070b4c55a

C:\Users\Lincoln\Desktop\Professor\Second\Second\solution1\sim\verilog>call C:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_Cipher_top -prj Cipher.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Cipher  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Cipher_top -prj Cipher.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Cipher 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/AESL_automem_Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/AESL_automem_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/Cipher.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Cipher_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/Cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/Cipher_RoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cipher_RoundKey_ram
INFO: [VRFC 10-311] analyzing module Cipher_RoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/KeyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/KeyExpansion_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_Rcon_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/KeyExpansion_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/SubBytes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes_sbox_rom
INFO: [VRFC 10-311] analyzing module SubBytes_sbox
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cipher_RoundKey_ram
Compiling module xil_defaultlib.Cipher_RoundKey(DataWidth=8,Addr...
Compiling module xil_defaultlib.KeyExpansion_sbox_rom
Compiling module xil_defaultlib.KeyExpansion_sbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion_Rcon_rom
Compiling module xil_defaultlib.KeyExpansion_Rcon(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion
Compiling module xil_defaultlib.SubBytes_sbox_rom
Compiling module xil_defaultlib.SubBytes_sbox(DataWidth=8,Addres...
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.Cipher
Compiling module xil_defaultlib.AESL_automem_state
Compiling module xil_defaultlib.AESL_automem_Key
Compiling module xil_defaultlib.apatb_Cipher_top
Built simulation snapshot Cipher

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/xsim.dir/Cipher/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/xsim.dir/Cipher/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr  6 17:39:32 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  6 17:39:32 2018...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Cipher/xsim_script.tcl
# xsim {Cipher} -autoloadwcfg -tclbatch {Cipher.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source Cipher.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "18545000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18585 ns : File "C:/Users/Lincoln/Desktop/Professor/Second/Second/solution1/sim/verilog/Cipher.autotb.v" Line 293
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr  6 17:39:41 2018...

Text after encryption:
69c4e0d86a7b0430d8cdb78070b4c55a
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [SIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
