// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/05/2023 11:31:46"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_convert (
	clk,
	rst_n,
	REG_A,
	REG_B,
	REG_M,
	isP_s,
	isQ_s,
	R_out,
	Status,
	Seven_Segment,
	Digit_SS,
	led1,
	led2,
	led3,
	led4,
	send,
	REG_IN_Biner,
	rs232_rx,
	rs232_tx);
input 	clk;
input 	rst_n;
output 	[13:0] REG_A;
output 	[13:0] REG_B;
output 	[2:0] REG_M;
output 	isP_s;
output 	isQ_s;
output 	R_out;
input 	[1:0] Status;
output 	[7:0] Seven_Segment;
output 	[3:0] Digit_SS;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
input 	send;
output 	[13:0] REG_IN_Biner;
input 	rs232_rx;
output 	rs232_tx;

// Design Ports Information
// REG_A[0]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[1]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[2]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[3]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[4]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[5]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[6]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[7]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[8]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[9]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[10]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[11]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[12]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_A[13]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[0]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[1]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[2]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[3]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[4]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[5]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[6]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[7]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[8]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[9]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[10]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[11]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[12]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_B[13]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_M[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_M[1]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_M[2]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// isP_s	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// isQ_s	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_out	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Status[0]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Status[1]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[0]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[1]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[3]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[5]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[6]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[0]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[2]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[3]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[0]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[1]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[2]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[3]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[4]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[5]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[6]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[7]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[8]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[9]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[10]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[11]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[12]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_IN_Biner[13]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_tx	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// send	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Status[0]~input_o ;
wire \Status[1]~input_o ;
wire \REG_A[0]~output_o ;
wire \REG_A[1]~output_o ;
wire \REG_A[2]~output_o ;
wire \REG_A[3]~output_o ;
wire \REG_A[4]~output_o ;
wire \REG_A[5]~output_o ;
wire \REG_A[6]~output_o ;
wire \REG_A[7]~output_o ;
wire \REG_A[8]~output_o ;
wire \REG_A[9]~output_o ;
wire \REG_A[10]~output_o ;
wire \REG_A[11]~output_o ;
wire \REG_A[12]~output_o ;
wire \REG_A[13]~output_o ;
wire \REG_B[0]~output_o ;
wire \REG_B[1]~output_o ;
wire \REG_B[2]~output_o ;
wire \REG_B[3]~output_o ;
wire \REG_B[4]~output_o ;
wire \REG_B[5]~output_o ;
wire \REG_B[6]~output_o ;
wire \REG_B[7]~output_o ;
wire \REG_B[8]~output_o ;
wire \REG_B[9]~output_o ;
wire \REG_B[10]~output_o ;
wire \REG_B[11]~output_o ;
wire \REG_B[12]~output_o ;
wire \REG_B[13]~output_o ;
wire \REG_M[0]~output_o ;
wire \REG_M[1]~output_o ;
wire \REG_M[2]~output_o ;
wire \isP_s~output_o ;
wire \isQ_s~output_o ;
wire \R_out~output_o ;
wire \Seven_Segment[0]~output_o ;
wire \Seven_Segment[1]~output_o ;
wire \Seven_Segment[2]~output_o ;
wire \Seven_Segment[3]~output_o ;
wire \Seven_Segment[4]~output_o ;
wire \Seven_Segment[5]~output_o ;
wire \Seven_Segment[6]~output_o ;
wire \Seven_Segment[7]~output_o ;
wire \Digit_SS[0]~output_o ;
wire \Digit_SS[1]~output_o ;
wire \Digit_SS[2]~output_o ;
wire \Digit_SS[3]~output_o ;
wire \led1~output_o ;
wire \led2~output_o ;
wire \led3~output_o ;
wire \led4~output_o ;
wire \REG_IN_Biner[0]~output_o ;
wire \REG_IN_Biner[1]~output_o ;
wire \REG_IN_Biner[2]~output_o ;
wire \REG_IN_Biner[3]~output_o ;
wire \REG_IN_Biner[4]~output_o ;
wire \REG_IN_Biner[5]~output_o ;
wire \REG_IN_Biner[6]~output_o ;
wire \REG_IN_Biner[7]~output_o ;
wire \REG_IN_Biner[8]~output_o ;
wire \REG_IN_Biner[9]~output_o ;
wire \REG_IN_Biner[10]~output_o ;
wire \REG_IN_Biner[11]~output_o ;
wire \REG_IN_Biner[12]~output_o ;
wire \REG_IN_Biner[13]~output_o ;
wire \rs232_tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rs232_rx~input_o ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \UART|receiver|rs232_rx0~q ;
wire \UART|receiver|rs232_rx1~q ;
wire \UART|receiver|rs232_rx2~q ;
wire \UART|receiver|rs232_rx3~q ;
wire \UART|receiver|neg_rs232_rx~0_combout ;
wire \UART|speed_rx|cnt[0]~13_combout ;
wire \UART|speed_rx|cnt[9]~32 ;
wire \UART|speed_rx|cnt[10]~33_combout ;
wire \UART|speed_rx|cnt[10]~34 ;
wire \UART|speed_rx|cnt[11]~35_combout ;
wire \UART|speed_rx|Equal0~2_combout ;
wire \UART|speed_rx|cnt[11]~36 ;
wire \UART|speed_rx|cnt[12]~37_combout ;
wire \UART|speed_rx|Equal0~3_combout ;
wire \UART|speed_rx|Equal0~0_combout ;
wire \UART|receiver|bps_start_r~0_combout ;
wire \UART|receiver|bps_start_r~q ;
wire \UART|speed_rx|Equal0~1_combout ;
wire \UART|speed_rx|process_0~0_combout ;
wire \UART|speed_rx|cnt[0]~14 ;
wire \UART|speed_rx|cnt[1]~15_combout ;
wire \UART|speed_rx|cnt[1]~16 ;
wire \UART|speed_rx|cnt[2]~17_combout ;
wire \UART|speed_rx|cnt[2]~18 ;
wire \UART|speed_rx|cnt[3]~19_combout ;
wire \UART|speed_rx|cnt[3]~20 ;
wire \UART|speed_rx|cnt[4]~21_combout ;
wire \UART|speed_rx|cnt[4]~22 ;
wire \UART|speed_rx|cnt[5]~23_combout ;
wire \UART|speed_rx|cnt[5]~24 ;
wire \UART|speed_rx|cnt[6]~25_combout ;
wire \UART|speed_rx|cnt[6]~26 ;
wire \UART|speed_rx|cnt[7]~27_combout ;
wire \UART|speed_rx|cnt[7]~28 ;
wire \UART|speed_rx|cnt[8]~29_combout ;
wire \UART|speed_rx|cnt[8]~30 ;
wire \UART|speed_rx|cnt[9]~31_combout ;
wire \UART|speed_rx|process_1~1_combout ;
wire \UART|speed_rx|process_1~0_combout ;
wire \UART|speed_rx|process_1~2_combout ;
wire \UART|speed_rx|process_1~3_combout ;
wire \UART|speed_rx|clk_bps_r~q ;
wire \UART|receiver|num[3]~0_combout ;
wire \UART|receiver|num[0]~2_combout ;
wire \UART|receiver|num[1]~3_combout ;
wire \UART|receiver|Add0~0_combout ;
wire \UART|receiver|num[2]~1_combout ;
wire \UART|receiver|Add0~1_combout ;
wire \UART|receiver|num[3]~4_combout ;
wire \UART|receiver|Equal0~0_combout ;
wire \UART|receiver|rx_int_i~0_combout ;
wire \UART|receiver|rx_int_i~q ;
wire \UART|receiver|rx_temp_data[6]~3_combout ;
wire \UART|receiver|rx_temp_data[2]~0_combout ;
wire \UART|receiver|rx_temp_data[2]~15_combout ;
wire \UART|receiver|rx_data_r[0]~0_combout ;
wire \UART|receiver|rx_temp_data[1]~8_combout ;
wire \UART|receiver|rx_temp_data[1]~9_combout ;
wire \UART|receiver|rx_temp_data[0]~1_combout ;
wire \UART|receiver|rx_temp_data[4]~6_combout ;
wire \UART|receiver|rx_temp_data[4]~7_combout ;
wire \UART|receiver|rx_temp_data[3]~14_combout ;
wire \CONVERT|Mux3~0_combout ;
wire \UART|receiver|rx_temp_data[0]~2_combout ;
wire \UART|receiver|rx_data_r[0]~feeder_combout ;
wire \CONVERT|Mux3~1_combout ;
wire \UART|receiver|rx_temp_data[6]~4_combout ;
wire \UART|receiver|rx_temp_data[5]~13_combout ;
wire \CONVERT|Mux3~2_combout ;
wire \UART|receiver|rx_temp_data[7]~11_combout ;
wire \UART|receiver|rx_temp_data[7]~10_combout ;
wire \UART|receiver|rx_temp_data[7]~12_combout ;
wire \UART|receiver|rx_temp_data[6]~5_combout ;
wire \Equal4~3_combout ;
wire \Equal4~15_combout ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \Equal3~2_combout ;
wire \Equal1~0_combout ;
wire \CONVERT|Mux6~0_combout ;
wire \Equal5~0_combout ;
wire \PengisianRegister~1_combout ;
wire \Selector116~1_combout ;
wire \Selector122~1_combout ;
wire \Selector122~2_combout ;
wire \receive_c~q ;
wire \PengisianRegister~0_combout ;
wire \state.RB~q ;
wire \Selector123~0_combout ;
wire \state.final~q ;
wire \REG_M[2]~0_combout ;
wire \Selector116~0_combout ;
wire \Selector116~2_combout ;
wire \isSignedBit~q ;
wire \Selector122~0_combout ;
wire \Selector121~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Selector120~0_combout ;
wire \Selector120~1_combout ;
wire \state.init~q ;
wire \Selector121~1_combout ;
wire \state.RA~q ;
wire \CONVERT|Mux3~3_combout ;
wire \CONVERT|Mux3~4_combout ;
wire \CONVERT|Mux0~0_combout ;
wire \Selector94~0_combout ;
wire \REGA_BCD[0]~0_combout ;
wire \REGA_BCD[0]~1_combout ;
wire \Selector119~0_combout ;
wire \Selector119~1_combout ;
wire \is_receive_done~q ;
wire \state_output.init~feeder_combout ;
wire \state_output.init~q ;
wire \CONVERT|Mux0~1_combout ;
wire \CONVERT|Mux0~2_combout ;
wire \Selector91~0_combout ;
wire \Selector87~0_combout ;
wire \Selector83~0_combout ;
wire \Selector95~0_combout ;
wire \REGB_BCD[0]~0_combout ;
wire \REGB_BCD[0]~1_combout ;
wire \Selector90~0_combout ;
wire \Selector86~0_combout ;
wire \Selector98~0_combout ;
wire \CONVERT|Mux2~0_combout ;
wire \CONVERT|Mux2~1_combout ;
wire \CONVERT|Mux2~2_combout ;
wire \Selector93~0_combout ;
wire \Selector89~0_combout ;
wire \Selector85~0_combout ;
wire \Selector97~0_combout ;
wire \CONVERT|Mux1~0_combout ;
wire \CONVERT|Mux1~1_combout ;
wire \CONVERT|Mux1~2_combout ;
wire \Selector92~0_combout ;
wire \Selector88~0_combout ;
wire \Selector84~0_combout ;
wire \Selector96~0_combout ;
wire \Mult3|mult_core|romout[0][9]~4_combout ;
wire \Selector101~0_combout ;
wire \Selector100~0_combout ;
wire \Selector102~0_combout ;
wire \Selector99~0_combout ;
wire \Mult2|mult_core|romout[0][9]~4_combout ;
wire \Mult2|mult_core|romout[0][8]~3_combout ;
wire \Selector104~0_combout ;
wire \Selector103~0_combout ;
wire \Selector105~0_combout ;
wire \Selector106~0_combout ;
wire \Add4~3_combout ;
wire \Add4~2_combout ;
wire \Add4~1_combout ;
wire \Add4~0_combout ;
wire \Selector107~0_combout ;
wire \Selector108~0_combout ;
wire \Selector109~0_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \Mult2|mult_core|romout[0][7]~2_combout ;
wire \Add5~10_combout ;
wire \Mult2|mult_core|romout[0][6]~1_combout ;
wire \Mult2|mult_core|romout[0][5]~0_combout ;
wire \Add5~8_combout ;
wire \Add5~6_combout ;
wire \Add5~4_combout ;
wire \Add5~2_combout ;
wire \Add6~1 ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~9 ;
wire \Add6~11 ;
wire \Add6~13 ;
wire \Add6~14_combout ;
wire \Add6~12_combout ;
wire \Mult3|mult_core|romout[0][8]~3_combout ;
wire \Mult3|mult_core|romout[0][7]~2_combout ;
wire \Add6~10_combout ;
wire \Mult3|mult_core|romout[0][6]~1_combout ;
wire \Add6~8_combout ;
wire \Mult3|mult_core|romout[0][5]~0_combout ;
wire \Add6~6_combout ;
wire \Add6~4_combout ;
wire \Add6~2_combout ;
wire \Add7~1 ;
wire \Add7~3 ;
wire \Add7~5 ;
wire \Add7~7 ;
wire \Add7~9 ;
wire \Add7~11 ;
wire \Add7~12_combout ;
wire \REG_B[9]~9_combout ;
wire \Selector69~2_combout ;
wire \REG_B[9]~reg0_q ;
wire \Selector49~1_combout ;
wire \state_output.final~q ;
wire \Selector48~0_combout ;
wire \Selector39~0_combout ;
wire \Add7~10_combout ;
wire \REG_B[8]~8_combout ;
wire \Selector70~2_combout ;
wire \REG_B[8]~reg0_q ;
wire \Selector40~0_combout ;
wire \Equal0~5_combout ;
wire \Mult3|mult_core|romout[0][11]~6_combout ;
wire \Mult3|mult_core|romout[0][10]~5_combout ;
wire \Mult2|mult_core|romout[0][10]~5_combout ;
wire \Add6~15 ;
wire \Add6~16_combout ;
wire \Add7~13 ;
wire \Add7~15 ;
wire \Add7~16_combout ;
wire \REG_B[11]~11_combout ;
wire \Selector64~2_combout ;
wire \Selector67~0_combout ;
wire \REG_B[11]~reg0_q ;
wire \Selector37~0_combout ;
wire \Add7~14_combout ;
wire \REG_B[10]~10_combout ;
wire \Selector68~2_combout ;
wire \REG_B[10]~reg0_q ;
wire \Selector38~0_combout ;
wire \Equal0~6_combout ;
wire \Mult3|mult_core|romout[0][13]~8_combout ;
wire \Mult3|mult_core|romout[0][12]~7_combout ;
wire \Add7~17 ;
wire \Add7~19 ;
wire \Add7~20_combout ;
wire \Selector118~0_combout ;
wire \isB_negative~q ;
wire \REG_B[13]~15_combout ;
wire \REG_B[13]~13_combout ;
wire \REG_B[13]~reg0feeder_combout ;
wire \Selector65~2_combout ;
wire \REG_B[13]~reg0_q ;
wire \Add7~18_combout ;
wire \REG_B[12]~12_combout ;
wire \Selector66~0_combout ;
wire \REG_B[12]~reg0_q ;
wire \Selector36~0_combout ;
wire \Selector35~0_combout ;
wire \Equal0~7_combout ;
wire \Add7~8_combout ;
wire \REG_B[7]~7_combout ;
wire \Selector71~2_combout ;
wire \REG_B[7]~reg0_q ;
wire \Selector41~0_combout ;
wire \Add7~6_combout ;
wire \REG_B[6]~6_combout ;
wire \Selector72~2_combout ;
wire \REG_B[6]~reg0_q ;
wire \Selector42~0_combout ;
wire \Equal0~3_combout ;
wire \Add7~0_combout ;
wire \REG_B[3]~3_combout ;
wire \Selector75~2_combout ;
wire \REG_B[3]~reg0_q ;
wire \Selector45~0_combout ;
wire \Add6~0_combout ;
wire \REG_B[2]~2_combout ;
wire \Selector76~2_combout ;
wire \REG_B[2]~reg0_q ;
wire \Selector46~0_combout ;
wire \Equal0~1_combout ;
wire \Add7~2_combout ;
wire \REG_B[4]~4_combout ;
wire \Selector74~2_combout ;
wire \REG_B[4]~reg0_q ;
wire \Selector44~0_combout ;
wire \Add7~4_combout ;
wire \REG_B[5]~5_combout ;
wire \Selector73~2_combout ;
wire \REG_B[5]~reg0_q ;
wire \Selector43~0_combout ;
wire \Equal0~2_combout ;
wire \Add5~0_combout ;
wire \REG_B[1]~1_combout ;
wire \REG_B[1]~reg0feeder_combout ;
wire \Selector77~2_combout ;
wire \REG_B[1]~reg0_q ;
wire \Selector47~0_combout ;
wire \Selector110~0_combout ;
wire \REG_B[0]~0_combout ;
wire \REG_B[0]~reg0feeder_combout ;
wire \Selector78~2_combout ;
wire \REG_B[0]~reg0_q ;
wire \Selector48~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \Selector49~0_combout ;
wire \state_output.wait_mp~q ;
wire \REG_B~14_combout ;
wire \REG_A[0]~0_combout ;
wire \Selector64~3_combout ;
wire \REG_A[0]~reg0_q ;
wire \Add1~0_combout ;
wire \REG_A[1]~1_combout ;
wire \Selector63~2_combout ;
wire \REG_A[1]~reg0_q ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add2~0_combout ;
wire \REG_A[2]~2_combout ;
wire \Selector62~2_combout ;
wire \REG_A[2]~reg0_q ;
wire \Add0~0_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Selector82~0_combout ;
wire \Add3~0_combout ;
wire \REG_A[3]~3_combout ;
wire \Selector61~2_combout ;
wire \REG_A[3]~reg0_q ;
wire \Selector81~0_combout ;
wire \Add0~1_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \REG_A[4]~4_combout ;
wire \Selector60~2_combout ;
wire \REG_A[4]~reg0_q ;
wire \Selector80~0_combout ;
wire \Mult1|mult_core|romout[0][5]~0_combout ;
wire \Add0~2_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Mult0|mult_core|romout[0][5]~0_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \REG_A[5]~5_combout ;
wire \Selector59~2_combout ;
wire \REG_A[5]~reg0_q ;
wire \Mult0|mult_core|romout[0][6]~1_combout ;
wire \Add0~3_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Selector79~0_combout ;
wire \Mult1|mult_core|romout[0][6]~1_combout ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \REG_A[6]~6_combout ;
wire \Selector58~2_combout ;
wire \REG_A[6]~reg0_q ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Mult0|mult_core|romout[0][7]~2_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Mult1|mult_core|romout[0][7]~2_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \REG_A[7]~7_combout ;
wire \Selector57~2_combout ;
wire \REG_A[7]~reg0_q ;
wire \Mult0|mult_core|romout[0][8]~3_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Mult1|mult_core|romout[0][8]~3_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \REG_A[8]~8_combout ;
wire \Selector56~2_combout ;
wire \REG_A[8]~reg0_q ;
wire \Mult0|mult_core|romout[0][9]~4_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Mult1|mult_core|romout[0][9]~4_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \REG_A[9]~9_combout ;
wire \Selector55~2_combout ;
wire \REG_A[9]~reg0_q ;
wire \Mult0|mult_core|romout[0][10]~5_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \Mult1|mult_core|romout[0][10]~5_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \REG_A[10]~10_combout ;
wire \Selector54~2_combout ;
wire \REG_A[10]~reg0_q ;
wire \Mult1|mult_core|romout[0][11]~6_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \REG_A[11]~11_combout ;
wire \Selector53~0_combout ;
wire \REG_A[11]~reg0_q ;
wire \Mult1|mult_core|romout[0][12]~7_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \REG_A[12]~12_combout ;
wire \Selector52~0_combout ;
wire \REG_A[12]~reg0_q ;
wire \Mult1|mult_core|romout[0][13]~8_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Selector117~0_combout ;
wire \isA_negative~q ;
wire \REG_A[13]~14_combout ;
wire \REG_A[13]~13_combout ;
wire \REG_A[13]~reg0feeder_combout ;
wire \Selector51~2_combout ;
wire \REG_A[13]~reg0_q ;
wire \CONVERT|Mux6~2_combout ;
wire \CONVERT|Mux6~1_combout ;
wire \CONVERT|Mux6~3_combout ;
wire \CONVERT|Mux6~4_combout ;
wire \Selector113~0_combout ;
wire \REG_M[0]~1_combout ;
wire \REG_M[0]~reg0_q ;
wire \CONVERT|Mux5~0_combout ;
wire \Selector112~0_combout ;
wire \Selector112~1_combout ;
wire \REG_M[1]~reg0_q ;
wire \CONVERT|Mux4~0_combout ;
wire \Selector111~0_combout ;
wire \Selector111~1_combout ;
wire \REG_M[2]~reg0_q ;
wire \Selector114~0_combout ;
wire \Selector114~1_combout ;
wire \isP_s~reg0_q ;
wire \Selector115~0_combout ;
wire \isQ_s~reg0_q ;
wire \R_out~0_combout ;
wire \R_out~reg0_q ;
wire \CLOCK7S|count[0]~32_combout ;
wire \CLOCK7S|LessThan0~3_combout ;
wire \CLOCK7S|LessThan0~0_combout ;
wire \CLOCK7S|LessThan0~1_combout ;
wire \CLOCK7S|LessThan0~2_combout ;
wire \CLOCK7S|LessThan0~4_combout ;
wire \CLOCK7S|LessThan0~5_combout ;
wire \CLOCK7S|LessThan0~7_combout ;
wire \CLOCK7S|LessThan0~6_combout ;
wire \CLOCK7S|LessThan0~8_combout ;
wire \CLOCK7S|LessThan0~9_combout ;
wire \CLOCK7S|LessThan0~10_combout ;
wire \CLOCK7S|count[0]~33 ;
wire \CLOCK7S|count[1]~34_combout ;
wire \CLOCK7S|count[1]~35 ;
wire \CLOCK7S|count[2]~36_combout ;
wire \CLOCK7S|count[2]~37 ;
wire \CLOCK7S|count[3]~38_combout ;
wire \CLOCK7S|count[3]~39 ;
wire \CLOCK7S|count[4]~40_combout ;
wire \CLOCK7S|count[4]~41 ;
wire \CLOCK7S|count[5]~42_combout ;
wire \CLOCK7S|count[5]~43 ;
wire \CLOCK7S|count[6]~44_combout ;
wire \CLOCK7S|count[6]~45 ;
wire \CLOCK7S|count[7]~46_combout ;
wire \CLOCK7S|count[7]~47 ;
wire \CLOCK7S|count[8]~48_combout ;
wire \CLOCK7S|count[8]~49 ;
wire \CLOCK7S|count[9]~50_combout ;
wire \CLOCK7S|count[9]~51 ;
wire \CLOCK7S|count[10]~52_combout ;
wire \CLOCK7S|count[10]~53 ;
wire \CLOCK7S|count[11]~54_combout ;
wire \CLOCK7S|count[11]~55 ;
wire \CLOCK7S|count[12]~56_combout ;
wire \CLOCK7S|count[12]~57 ;
wire \CLOCK7S|count[13]~58_combout ;
wire \CLOCK7S|count[13]~59 ;
wire \CLOCK7S|count[14]~60_combout ;
wire \CLOCK7S|count[14]~61 ;
wire \CLOCK7S|count[15]~62_combout ;
wire \CLOCK7S|count[15]~63 ;
wire \CLOCK7S|count[16]~64_combout ;
wire \CLOCK7S|count[16]~65 ;
wire \CLOCK7S|count[17]~66_combout ;
wire \CLOCK7S|count[17]~67 ;
wire \CLOCK7S|count[18]~68_combout ;
wire \CLOCK7S|count[18]~69 ;
wire \CLOCK7S|count[19]~70_combout ;
wire \CLOCK7S|count[19]~71 ;
wire \CLOCK7S|count[20]~72_combout ;
wire \CLOCK7S|count[20]~73 ;
wire \CLOCK7S|count[21]~74_combout ;
wire \CLOCK7S|count[21]~75 ;
wire \CLOCK7S|count[22]~76_combout ;
wire \CLOCK7S|count[22]~77 ;
wire \CLOCK7S|count[23]~78_combout ;
wire \CLOCK7S|count[23]~79 ;
wire \CLOCK7S|count[24]~80_combout ;
wire \CLOCK7S|count[24]~81 ;
wire \CLOCK7S|count[25]~82_combout ;
wire \CLOCK7S|count[25]~83 ;
wire \CLOCK7S|count[26]~84_combout ;
wire \CLOCK7S|count[26]~85 ;
wire \CLOCK7S|count[27]~86_combout ;
wire \CLOCK7S|count[27]~87 ;
wire \CLOCK7S|count[28]~88_combout ;
wire \CLOCK7S|count[28]~89 ;
wire \CLOCK7S|count[29]~90_combout ;
wire \CLOCK7S|count[29]~91 ;
wire \CLOCK7S|count[30]~92_combout ;
wire \CLOCK7S|count[30]~93 ;
wire \CLOCK7S|count[31]~94_combout ;
wire \CLOCK7S|pulse_div~0_combout ;
wire \CLOCK7S|pulse_div~feeder_combout ;
wire \CLOCK7S|pulse_div~q ;
wire \CLOCK7S|pulse_div~clkctrl_outclk ;
wire \state_7s.s2~0_combout ;
wire \state_7s.s2~q ;
wire \state_7s.s3~feeder_combout ;
wire \state_7s.s3~q ;
wire \state_7s.s4~q ;
wire \state_7s.s1~0_combout ;
wire \state_7s.s1~q ;
wire \Mux7~0_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \Seven_Segment[0]~reg0_q ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \Seven_Segment[1]~reg0_q ;
wire \Selector4~1_combout ;
wire \Selector4~2_combout ;
wire \Selector4~0_combout ;
wire \Selector4~3_combout ;
wire \Seven_Segment[2]~reg0_q ;
wire \Selector3~2_combout ;
wire \Mux4~0_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~3_combout ;
wire \Seven_Segment[3]~reg0_q ;
wire \Mux3~0_combout ;
wire \Selector2~2_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector2~3_combout ;
wire \Seven_Segment[4]~reg0_q ;
wire \Selector1~1_combout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \Seven_Segment[5]~reg0_q ;
wire \Mux1~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \Seven_Segment[6]~reg0_q ;
wire \Seven_Segment~1_combout ;
wire \Seven_Segment[7]~reg0_q ;
wire \Digit_SS[0]~reg0_q ;
wire \Digit_SS[1]~0_combout ;
wire \Digit_SS[1]~reg0_q ;
wire \Digit_SS[2]~1_combout ;
wire \Digit_SS[2]~reg0_q ;
wire \Digit_SS[3]~2_combout ;
wire \Digit_SS[3]~reg0_q ;
wire \SendClock:sendCount[0]~1_combout ;
wire \SendClock:sendCount[0]~q ;
wire \SendClock:sendCount[0]~2 ;
wire \SendClock:sendCount[1]~1_combout ;
wire \SendClock:sendCount[1]~q ;
wire \SendClock:sendCount[1]~2 ;
wire \SendClock:sendCount[2]~1_combout ;
wire \SendClock:sendCount[2]~q ;
wire \SendClock:sendCount[2]~2 ;
wire \SendClock:sendCount[3]~1_combout ;
wire \SendClock:sendCount[3]~q ;
wire \SendClock:sendCount[3]~2 ;
wire \SendClock:sendCount[4]~1_combout ;
wire \SendClock:sendCount[4]~q ;
wire \SendClock:sendCount[4]~2 ;
wire \SendClock:sendCount[5]~1_combout ;
wire \SendClock:sendCount[5]~q ;
wire \SendClock:sendCount[5]~2 ;
wire \SendClock:sendCount[6]~1_combout ;
wire \SendClock:sendCount[6]~q ;
wire \SendClock:sendCount[6]~2 ;
wire \SendClock:sendCount[7]~1_combout ;
wire \SendClock:sendCount[7]~q ;
wire \SendClock:sendCount[7]~2 ;
wire \SendClock:sendCount[8]~1_combout ;
wire \SendClock:sendCount[8]~q ;
wire \SendClock:sendCount[8]~2 ;
wire \SendClock:sendCount[9]~1_combout ;
wire \SendClock:sendCount[9]~q ;
wire \SendClock:sendCount[9]~2 ;
wire \SendClock:sendCount[10]~1_combout ;
wire \SendClock:sendCount[10]~q ;
wire \SendClock:sendCount[10]~2 ;
wire \SendClock:sendCount[11]~1_combout ;
wire \SendClock:sendCount[11]~q ;
wire \SendClock:sendCount[11]~2 ;
wire \SendClock:sendCount[12]~1_combout ;
wire \SendClock:sendCount[12]~q ;
wire \SendClock:sendCount[12]~2 ;
wire \SendClock:sendCount[13]~1_combout ;
wire \SendClock:sendCount[13]~q ;
wire \SendClock:sendCount[13]~2 ;
wire \SendClock:sendCount[14]~1_combout ;
wire \SendClock:sendCount[14]~q ;
wire \SendClock:sendCount[14]~2 ;
wire \SendClock:sendCount[15]~1_combout ;
wire \SendClock:sendCount[15]~q ;
wire \SendClock:sendCount[15]~2 ;
wire \SendClock:sendCount[16]~1_combout ;
wire \SendClock:sendCount[16]~q ;
wire \SendClock:sendCount[16]~2 ;
wire \SendClock:sendCount[17]~1_combout ;
wire \SendClock:sendCount[17]~q ;
wire \SendClock:sendCount[17]~2 ;
wire \SendClock:sendCount[18]~1_combout ;
wire \SendClock:sendCount[18]~q ;
wire \SendClock:sendCount[18]~2 ;
wire \SendClock:sendCount[19]~1_combout ;
wire \SendClock:sendCount[19]~q ;
wire \SendClock:sendCount[19]~2 ;
wire \SendClock:sendCount[20]~1_combout ;
wire \SendClock:sendCount[20]~q ;
wire \SendClock:sendCount[20]~2 ;
wire \SendClock:sendCount[21]~1_combout ;
wire \SendClock:sendCount[21]~q ;
wire \SendClock:sendCount[21]~2 ;
wire \SendClock:sendCount[22]~1_combout ;
wire \SendClock:sendCount[22]~q ;
wire \SendClock:sendCount[22]~2 ;
wire \SendClock:sendCount[23]~1_combout ;
wire \SendClock:sendCount[23]~q ;
wire \SendClock:sendCount[23]~2 ;
wire \SendClock:sendCount[24]~1_combout ;
wire \SendClock:sendCount[24]~q ;
wire \SendClock:sendCount[24]~2 ;
wire \SendClock:sendCount[25]~1_combout ;
wire \SendClock:sendCount[25]~q ;
wire \SendClock:sendCount[25]~2 ;
wire \SendClock:sendCount[26]~1_combout ;
wire \SendClock:sendCount[26]~q ;
wire \SendClock:sendCount[26]~2 ;
wire \SendClock:sendCount[27]~1_combout ;
wire \SendClock:sendCount[27]~q ;
wire \SendClock:sendCount[27]~2 ;
wire \SendClock:sendCount[28]~1_combout ;
wire \SendClock:sendCount[28]~q ;
wire \SendClock:sendCount[28]~2 ;
wire \SendClock:sendCount[29]~1_combout ;
wire \SendClock:sendCount[29]~q ;
wire \SendClock:sendCount[29]~2 ;
wire \SendClock:sendCount[30]~1_combout ;
wire \SendClock:sendCount[30]~q ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~7_combout ;
wire \SendClock:sendCount[30]~2 ;
wire \SendClock:sendCount[31]~1_combout ;
wire \SendClock:sendCount[31]~q ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~10_combout ;
wire \clk_send~0_combout ;
wire \clk_send~feeder_combout ;
wire \clk_send~q ;
wire \clk_send~clkctrl_outclk ;
wire \send~input_o ;
wire \Selector125~0_combout ;
wire \Selector155~0_combout ;
wire \SendData:bcdCount[30]~q ;
wire \Add14~0_combout ;
wire \Selector155~1_combout ;
wire \SendData:bcdCount[0]~q ;
wire \Add14~1 ;
wire \Add14~2_combout ;
wire \Selector154~0_combout ;
wire \SendData:bcdCount[1]~q ;
wire \Add14~3 ;
wire \Add14~4_combout ;
wire \Selector153~0_combout ;
wire \SendData:bcdCount[2]~q ;
wire \Add14~5 ;
wire \Add14~6_combout ;
wire \Selector152~0_combout ;
wire \SendData:bcdCount[3]~q ;
wire \Add14~7 ;
wire \Add14~8_combout ;
wire \Selector151~0_combout ;
wire \SendData:bcdCount[4]~q ;
wire \Add14~9 ;
wire \Add14~10_combout ;
wire \Selector150~0_combout ;
wire \SendData:bcdCount[5]~q ;
wire \Add14~11 ;
wire \Add14~12_combout ;
wire \Selector149~0_combout ;
wire \SendData:bcdCount[6]~q ;
wire \Add14~13 ;
wire \Add14~14_combout ;
wire \Selector148~0_combout ;
wire \SendData:bcdCount[7]~q ;
wire \Add14~15 ;
wire \Add14~16_combout ;
wire \Selector147~0_combout ;
wire \SendData:bcdCount[8]~q ;
wire \Add14~17 ;
wire \Add14~18_combout ;
wire \Selector146~0_combout ;
wire \SendData:bcdCount[9]~q ;
wire \Add14~19 ;
wire \Add14~20_combout ;
wire \Selector145~0_combout ;
wire \SendData:bcdCount[10]~q ;
wire \Add14~21 ;
wire \Add14~22_combout ;
wire \Selector144~0_combout ;
wire \SendData:bcdCount[11]~q ;
wire \Add14~23 ;
wire \Add14~24_combout ;
wire \Selector143~0_combout ;
wire \SendData:bcdCount[12]~q ;
wire \Add14~25 ;
wire \Add14~26_combout ;
wire \Selector142~0_combout ;
wire \SendData:bcdCount[13]~q ;
wire \Add14~27 ;
wire \Add14~28_combout ;
wire \Selector141~0_combout ;
wire \SendData:bcdCount[14]~q ;
wire \Add14~29 ;
wire \Add14~30_combout ;
wire \Selector140~0_combout ;
wire \SendData:bcdCount[15]~q ;
wire \Add14~31 ;
wire \Add14~32_combout ;
wire \Selector139~0_combout ;
wire \SendData:bcdCount[16]~q ;
wire \Add14~33 ;
wire \Add14~34_combout ;
wire \Selector138~0_combout ;
wire \SendData:bcdCount[17]~q ;
wire \Add14~35 ;
wire \Add14~36_combout ;
wire \Selector137~0_combout ;
wire \SendData:bcdCount[18]~q ;
wire \Add14~37 ;
wire \Add14~38_combout ;
wire \Selector136~0_combout ;
wire \SendData:bcdCount[19]~q ;
wire \Add14~39 ;
wire \Add14~40_combout ;
wire \Selector135~0_combout ;
wire \SendData:bcdCount[20]~q ;
wire \Add14~41 ;
wire \Add14~42_combout ;
wire \Selector134~0_combout ;
wire \SendData:bcdCount[21]~q ;
wire \Add14~43 ;
wire \Add14~44_combout ;
wire \Selector133~0_combout ;
wire \SendData:bcdCount[22]~q ;
wire \Add14~45 ;
wire \Add14~46_combout ;
wire \Selector132~0_combout ;
wire \SendData:bcdCount[23]~q ;
wire \Add14~47 ;
wire \Add14~48_combout ;
wire \Selector131~0_combout ;
wire \SendData:bcdCount[24]~q ;
wire \Add14~49 ;
wire \Add14~50_combout ;
wire \Selector130~0_combout ;
wire \SendData:bcdCount[25]~q ;
wire \Add14~51 ;
wire \Add14~52_combout ;
wire \Selector129~0_combout ;
wire \SendData:bcdCount[26]~q ;
wire \Add14~53 ;
wire \Add14~54_combout ;
wire \Selector128~0_combout ;
wire \SendData:bcdCount[27]~q ;
wire \Add14~55 ;
wire \Add14~56_combout ;
wire \Selector127~0_combout ;
wire \SendData:bcdCount[28]~q ;
wire \Add14~57 ;
wire \Add14~58_combout ;
wire \Selector126~0_combout ;
wire \SendData:bcdCount[29]~q ;
wire \Add14~59 ;
wire \Add14~60_combout ;
wire \Selector124~0_combout ;
wire \SendData:bcdCount[31]~q ;
wire \Add14~61 ;
wire \Add14~62_combout ;
wire \LessThan7~5_combout ;
wire \LessThan7~0_combout ;
wire \LessThan7~1_combout ;
wire \LessThan7~3_combout ;
wire \LessThan7~2_combout ;
wire \LessThan7~4_combout ;
wire \LessThan7~6_combout ;
wire \LessThan7~7_combout ;
wire \LessThan7~8_combout ;
wire \LessThan7~9_combout ;
wire \Selector162~0_combout ;
wire \state_send.done~q ;
wire \Selector156~0_combout ;
wire \state_send.init~q ;
wire \Selector157~0_combout ;
wire \state_send.start~q ;
wire \Selector205~1_combout ;
wire \Add9~0_combout ;
wire \Selector194~0_combout ;
wire \REG_IN_BINER_SHIFT[4]~2_combout ;
wire \SendData:convert[0]~q ;
wire \Add9~1 ;
wire \Add9~2_combout ;
wire \Selector193~0_combout ;
wire \SendData:convert[1]~q ;
wire \Add9~3 ;
wire \Add9~4_combout ;
wire \Selector192~0_combout ;
wire \SendData:convert[2]~q ;
wire \Add9~5 ;
wire \Add9~6_combout ;
wire \Selector191~0_combout ;
wire \SendData:convert[3]~q ;
wire \Add9~7 ;
wire \Add9~8_combout ;
wire \SendData:convert[4]~0_combout ;
wire \SendData:convert[4]~q ;
wire \Add9~9 ;
wire \Add9~10_combout ;
wire \SendData:convert[5]~0_combout ;
wire \SendData:convert[5]~q ;
wire \Add9~11 ;
wire \Add9~12_combout ;
wire \SendData:convert[6]~0_combout ;
wire \SendData:convert[6]~q ;
wire \Add9~13 ;
wire \Add9~14_combout ;
wire \SendData:convert[7]~0_combout ;
wire \SendData:convert[7]~q ;
wire \Add9~15 ;
wire \Add9~16_combout ;
wire \SendData:convert[8]~0_combout ;
wire \SendData:convert[8]~q ;
wire \Add9~17 ;
wire \Add9~18_combout ;
wire \SendData:convert[9]~0_combout ;
wire \SendData:convert[9]~q ;
wire \Add9~19 ;
wire \Add9~20_combout ;
wire \SendData:convert[10]~0_combout ;
wire \SendData:convert[10]~q ;
wire \Add9~21 ;
wire \Add9~22_combout ;
wire \SendData:convert[11]~0_combout ;
wire \SendData:convert[11]~q ;
wire \Add9~23 ;
wire \Add9~24_combout ;
wire \SendData:convert[12]~0_combout ;
wire \SendData:convert[12]~q ;
wire \Add9~25 ;
wire \Add9~26_combout ;
wire \SendData:convert[13]~0_combout ;
wire \SendData:convert[13]~q ;
wire \Add9~27 ;
wire \Add9~28_combout ;
wire \SendData:convert[14]~0_combout ;
wire \SendData:convert[14]~q ;
wire \Add9~29 ;
wire \Add9~30_combout ;
wire \SendData:convert[15]~0_combout ;
wire \SendData:convert[15]~q ;
wire \Add9~31 ;
wire \Add9~32_combout ;
wire \SendData:convert[16]~0_combout ;
wire \SendData:convert[16]~q ;
wire \Add9~33 ;
wire \Add9~34_combout ;
wire \SendData:convert[17]~0_combout ;
wire \SendData:convert[17]~q ;
wire \Add9~35 ;
wire \Add9~36_combout ;
wire \SendData:convert[18]~0_combout ;
wire \SendData:convert[18]~q ;
wire \Add9~37 ;
wire \Add9~38_combout ;
wire \SendData:convert[19]~0_combout ;
wire \SendData:convert[19]~q ;
wire \Add9~39 ;
wire \Add9~40_combout ;
wire \SendData:convert[20]~0_combout ;
wire \SendData:convert[20]~q ;
wire \Add9~41 ;
wire \Add9~42_combout ;
wire \SendData:convert[21]~0_combout ;
wire \SendData:convert[21]~q ;
wire \Add9~43 ;
wire \Add9~44_combout ;
wire \SendData:convert[22]~0_combout ;
wire \SendData:convert[22]~q ;
wire \Add9~45 ;
wire \Add9~46_combout ;
wire \SendData:convert[23]~0_combout ;
wire \SendData:convert[23]~q ;
wire \Add9~47 ;
wire \Add9~48_combout ;
wire \SendData:convert[24]~0_combout ;
wire \SendData:convert[24]~q ;
wire \Add9~49 ;
wire \Add9~50_combout ;
wire \SendData:convert[25]~0_combout ;
wire \SendData:convert[25]~q ;
wire \Add9~51 ;
wire \Add9~52_combout ;
wire \SendData:convert[26]~0_combout ;
wire \SendData:convert[26]~q ;
wire \Add9~53 ;
wire \Add9~54_combout ;
wire \SendData:convert[27]~0_combout ;
wire \SendData:convert[27]~q ;
wire \Add9~55 ;
wire \Add9~56_combout ;
wire \SendData:convert[28]~0_combout ;
wire \SendData:convert[28]~q ;
wire \Add9~57 ;
wire \Add9~58_combout ;
wire \SendData:convert[29]~0_combout ;
wire \SendData:convert[29]~q ;
wire \Add9~59 ;
wire \Add9~60_combout ;
wire \SendData:convert[30]~0_combout ;
wire \SendData:convert[30]~q ;
wire \Add9~61 ;
wire \Add9~62_combout ;
wire \Selector163~0_combout ;
wire \Selector163~1_combout ;
wire \SendData:convert[31]~q ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~9_combout ;
wire \Selector205~0_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~6_combout ;
wire \LessThan2~7_combout ;
wire \LessThan2~8_combout ;
wire \LessThan2~9_combout ;
wire \Selector159~0_combout ;
wire \state_send.adder~q ;
wire \Selector158~0_combout ;
wire \state_send.shift~q ;
wire \state_send~18_combout ;
wire \state_send.prepare~feeder_combout ;
wire \state_send.prepare~q ;
wire \Selector160~0_combout ;
wire \state_send.sendBCD~q ;
wire \state_send.switch~feeder_combout ;
wire \state_send.switch~q ;
wire \Selector225~0_combout ;
wire \led4~reg0_q ;
wire \UART|speed_tx|cnt[0]~13_combout ;
wire \Selector226~0_combout ;
wire \Selector226~1_combout ;
wire \send_signal~q ;
wire \UART|transmitter|tx_int0~q ;
wire \UART|transmitter|tx_int1~q ;
wire \UART|transmitter|tx_int2~q ;
wire \UART|transmitter|tx_en~2_combout ;
wire \UART|transmitter|tx_en~q ;
wire \UART|transmitter|num[0]~4_combout ;
wire \UART|transmitter|num[3]~0_combout ;
wire \UART|transmitter|num[1]~3_combout ;
wire \UART|transmitter|Add0~1_combout ;
wire \UART|transmitter|num[2]~2_combout ;
wire \UART|transmitter|Add0~0_combout ;
wire \UART|transmitter|num[3]~1_combout ;
wire \UART|transmitter|Equal0~0_combout ;
wire \UART|transmitter|bps_start_r~2_combout ;
wire \UART|transmitter|bps_start_r~q ;
wire \UART|speed_tx|Equal0~0_combout ;
wire \UART|speed_tx|cnt[10]~34 ;
wire \UART|speed_tx|cnt[11]~35_combout ;
wire \UART|speed_tx|cnt[11]~36 ;
wire \UART|speed_tx|cnt[12]~37_combout ;
wire \UART|speed_tx|Equal0~2_combout ;
wire \UART|speed_tx|Equal0~1_combout ;
wire \UART|speed_tx|Equal0~3_combout ;
wire \UART|speed_tx|process_0~0_combout ;
wire \UART|speed_tx|cnt[0]~14 ;
wire \UART|speed_tx|cnt[1]~15_combout ;
wire \UART|speed_tx|cnt[1]~16 ;
wire \UART|speed_tx|cnt[2]~17_combout ;
wire \UART|speed_tx|cnt[2]~18 ;
wire \UART|speed_tx|cnt[3]~19_combout ;
wire \UART|speed_tx|cnt[3]~20 ;
wire \UART|speed_tx|cnt[4]~21_combout ;
wire \UART|speed_tx|cnt[4]~22 ;
wire \UART|speed_tx|cnt[5]~23_combout ;
wire \UART|speed_tx|cnt[5]~24 ;
wire \UART|speed_tx|cnt[6]~25_combout ;
wire \UART|speed_tx|cnt[6]~26 ;
wire \UART|speed_tx|cnt[7]~27_combout ;
wire \UART|speed_tx|cnt[7]~28 ;
wire \UART|speed_tx|cnt[8]~29_combout ;
wire \UART|speed_tx|cnt[8]~30 ;
wire \UART|speed_tx|cnt[9]~31_combout ;
wire \UART|speed_tx|cnt[9]~32 ;
wire \UART|speed_tx|cnt[10]~33_combout ;
wire \UART|speed_tx|process_1~1_combout ;
wire \UART|speed_tx|process_1~2_combout ;
wire \UART|speed_tx|process_1~0_combout ;
wire \UART|speed_tx|process_1~3_combout ;
wire \UART|speed_tx|clk_bps_r~q ;
wire \UART|transmitter|rs232_tx_r~0_combout ;
wire \REG_IN_BINER_SHIFT[2]~3_combout ;
wire \Selector205~2_combout ;
wire \Selector204~0_combout ;
wire \Selector203~0_combout ;
wire \Selector202~0_combout ;
wire \Selector201~0_combout ;
wire \Selector200~0_combout ;
wire \Selector199~0_combout ;
wire \Selector198~0_combout ;
wire \Selector197~0_combout ;
wire \Selector196~0_combout ;
wire \Selector195~0_combout ;
wire \REG_OUT_BCD[0]~41_combout ;
wire \REG_OUT_BCD[15]~2_combout ;
wire \Selector222~0_combout ;
wire \Selector222~1_combout ;
wire \REG_OUT_BCD[2]~feeder_combout ;
wire \Add13~0_combout ;
wire \Selector221~0_combout ;
wire \REG_OUT_BCD[3]~feeder_combout ;
wire \REG_OUT_BCD[3]~42_combout ;
wire \REG_OUT_BCD[3]~43_combout ;
wire \REG_OUT_BCD[0]~44_combout ;
wire \REG_OUT_BCD[1]~45_combout ;
wire \REG_OUT_BCD[1]~46_combout ;
wire \REG_OUT_BCD[5]~35_combout ;
wire \REG_OUT_BCD[4]~28_combout ;
wire \Selector209~0_combout ;
wire \REG_OUT_BCD[4]~29_combout ;
wire \REG_OUT_BCD[6]~38_combout ;
wire \REG_OUT_BCD[6]~39_combout ;
wire \REG_OUT_BCD[6]~40_combout ;
wire \LessThan5~0_combout ;
wire \REG_OUT_BCD[7]~32_combout ;
wire \REG_OUT_BCD[7]~33_combout ;
wire \REG_OUT_BCD[7]~34_combout ;
wire \REG_OUT_BCD[15]~3_combout ;
wire \REG_OUT_BCD[7]~30_combout ;
wire \REG_OUT_BCD[4]~31_combout ;
wire \REG_OUT_BCD[5]~36_combout ;
wire \REG_OUT_BCD[5]~37_combout ;
wire \REG_OUT_BCD[9]~22_combout ;
wire \REG_OUT_BCD[8]~16_combout ;
wire \REG_OUT_BCD[8]~15_combout ;
wire \REG_OUT_BCD[10]~25_combout ;
wire \REG_OUT_BCD[10]~26_combout ;
wire \REG_OUT_BCD[10]~27_combout ;
wire \LessThan4~0_combout ;
wire \REG_OUT_BCD[11]~19_combout ;
wire \REG_OUT_BCD[11]~20_combout ;
wire \REG_OUT_BCD[11]~21_combout ;
wire \REG_OUT_BCD[11]~17_combout ;
wire \REG_OUT_BCD[8]~18_combout ;
wire \REG_OUT_BCD[9]~23_combout ;
wire \REG_OUT_BCD[9]~24_combout ;
wire \REG_OUT_BCD[13]~6_combout ;
wire \REG_OUT_BCD[12]~0_combout ;
wire \REG_OUT_BCD[12]~1_combout ;
wire \REG_OUT_BCD[14]~9_combout ;
wire \REG_OUT_BCD[14]~10_combout ;
wire \REG_OUT_BCD[14]~11_combout ;
wire \LessThan3~0_combout ;
wire \REG_OUT_BCD[15]~12_combout ;
wire \REG_OUT_BCD[15]~13_combout ;
wire \REG_OUT_BCD[15]~14_combout ;
wire \REG_OUT_BCD[15]~4_combout ;
wire \REG_OUT_BCD[12]~5_combout ;
wire \REG_OUT_BCD[13]~7_combout ;
wire \REG_OUT_BCD[13]~8_combout ;
wire \CONVERT_TO_ASCII|Mux0~0_combout ;
wire \UART|transmitter|tx_data_i[5]~0_combout ;
wire \UART|transmitter|neg_tx_int~combout ;
wire \CONVERT_TO_ASCII|Mux3~0_combout ;
wire \CONVERT_TO_ASCII|Mux2~0_combout ;
wire \UART|transmitter|Mux0~0_combout ;
wire \UART|transmitter|Mux0~1_combout ;
wire \CONVERT_TO_ASCII|Mux4~0_combout ;
wire \CONVERT_TO_ASCII|Mux6~0_combout ;
wire \UART|transmitter|rs232_tx_r~1_combout ;
wire \CONVERT_TO_ASCII|Mux5~0_combout ;
wire \UART|transmitter|rs232_tx_r~2_combout ;
wire \UART|transmitter|rs232_tx_r~3_combout ;
wire \UART|transmitter|rs232_tx_r~4_combout ;
wire \UART|transmitter|rs232_tx_r~q ;
wire [3:0] \UART|transmitter|num ;
wire [7:0] \UART|receiver|rx_data_r ;
wire [31:0] \CLOCK7S|count ;
wire [15:0] REG_OUT_BCD;
wire [12:0] \UART|speed_tx|cnt ;
wire [12:0] \UART|speed_rx|cnt ;
wire [15:0] REGA_BCD;
wire [13:0] REG_B_TMP;
wire [15:0] REGB_BCD;
wire [7:0] \UART|transmitter|tx_data_i ;
wire [7:0] \UART|receiver|rx_temp_data ;
wire [3:0] \UART|receiver|num ;
wire [13:0] REG_IN_BINER_SHIFT;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \REG_A[0]~output (
	.i(\REG_A[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[0]~output .bus_hold = "false";
defparam \REG_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \REG_A[1]~output (
	.i(\REG_A[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[1]~output .bus_hold = "false";
defparam \REG_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \REG_A[2]~output (
	.i(\REG_A[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[2]~output .bus_hold = "false";
defparam \REG_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \REG_A[3]~output (
	.i(\REG_A[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[3]~output .bus_hold = "false";
defparam \REG_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \REG_A[4]~output (
	.i(\REG_A[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[4]~output .bus_hold = "false";
defparam \REG_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \REG_A[5]~output (
	.i(\REG_A[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[5]~output .bus_hold = "false";
defparam \REG_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \REG_A[6]~output (
	.i(\REG_A[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[6]~output .bus_hold = "false";
defparam \REG_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \REG_A[7]~output (
	.i(\REG_A[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[7]~output .bus_hold = "false";
defparam \REG_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \REG_A[8]~output (
	.i(\REG_A[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[8]~output .bus_hold = "false";
defparam \REG_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \REG_A[9]~output (
	.i(\REG_A[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[9]~output .bus_hold = "false";
defparam \REG_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \REG_A[10]~output (
	.i(\REG_A[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[10]~output .bus_hold = "false";
defparam \REG_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \REG_A[11]~output (
	.i(\REG_A[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[11]~output .bus_hold = "false";
defparam \REG_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \REG_A[12]~output (
	.i(\REG_A[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[12]~output .bus_hold = "false";
defparam \REG_A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \REG_A[13]~output (
	.i(\REG_A[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_A[13]~output .bus_hold = "false";
defparam \REG_A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \REG_B[0]~output (
	.i(\REG_B[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[0]~output .bus_hold = "false";
defparam \REG_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \REG_B[1]~output (
	.i(\REG_B[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[1]~output .bus_hold = "false";
defparam \REG_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \REG_B[2]~output (
	.i(\REG_B[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[2]~output .bus_hold = "false";
defparam \REG_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \REG_B[3]~output (
	.i(\REG_B[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[3]~output .bus_hold = "false";
defparam \REG_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \REG_B[4]~output (
	.i(\REG_B[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[4]~output .bus_hold = "false";
defparam \REG_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \REG_B[5]~output (
	.i(\REG_B[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[5]~output .bus_hold = "false";
defparam \REG_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \REG_B[6]~output (
	.i(\REG_B[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[6]~output .bus_hold = "false";
defparam \REG_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \REG_B[7]~output (
	.i(\REG_B[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[7]~output .bus_hold = "false";
defparam \REG_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \REG_B[8]~output (
	.i(\REG_B[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[8]~output .bus_hold = "false";
defparam \REG_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \REG_B[9]~output (
	.i(\REG_B[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[9]~output .bus_hold = "false";
defparam \REG_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \REG_B[10]~output (
	.i(\REG_B[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[10]~output .bus_hold = "false";
defparam \REG_B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \REG_B[11]~output (
	.i(\REG_B[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[11]~output .bus_hold = "false";
defparam \REG_B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \REG_B[12]~output (
	.i(\REG_B[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[12]~output .bus_hold = "false";
defparam \REG_B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \REG_B[13]~output (
	.i(\REG_B[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_B[13]~output .bus_hold = "false";
defparam \REG_B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \REG_M[0]~output (
	.i(\REG_M[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_M[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_M[0]~output .bus_hold = "false";
defparam \REG_M[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \REG_M[1]~output (
	.i(\REG_M[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_M[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_M[1]~output .bus_hold = "false";
defparam \REG_M[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \REG_M[2]~output (
	.i(\REG_M[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_M[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_M[2]~output .bus_hold = "false";
defparam \REG_M[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \isP_s~output (
	.i(\isP_s~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\isP_s~output_o ),
	.obar());
// synopsys translate_off
defparam \isP_s~output .bus_hold = "false";
defparam \isP_s~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \isQ_s~output (
	.i(\isQ_s~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\isQ_s~output_o ),
	.obar());
// synopsys translate_off
defparam \isQ_s~output .bus_hold = "false";
defparam \isQ_s~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \R_out~output (
	.i(\R_out~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_out~output_o ),
	.obar());
// synopsys translate_off
defparam \R_out~output .bus_hold = "false";
defparam \R_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \Seven_Segment[0]~output (
	.i(\Seven_Segment[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[0]~output .bus_hold = "false";
defparam \Seven_Segment[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \Seven_Segment[1]~output (
	.i(\Seven_Segment[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[1]~output .bus_hold = "false";
defparam \Seven_Segment[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \Seven_Segment[2]~output (
	.i(\Seven_Segment[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[2]~output .bus_hold = "false";
defparam \Seven_Segment[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \Seven_Segment[3]~output (
	.i(\Seven_Segment[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[3]~output .bus_hold = "false";
defparam \Seven_Segment[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \Seven_Segment[4]~output (
	.i(\Seven_Segment[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[4]~output .bus_hold = "false";
defparam \Seven_Segment[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \Seven_Segment[5]~output (
	.i(\Seven_Segment[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[5]~output .bus_hold = "false";
defparam \Seven_Segment[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \Seven_Segment[6]~output (
	.i(\Seven_Segment[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[6]~output .bus_hold = "false";
defparam \Seven_Segment[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \Seven_Segment[7]~output (
	.i(\Seven_Segment[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[7]~output .bus_hold = "false";
defparam \Seven_Segment[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Digit_SS[0]~output (
	.i(\Digit_SS[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[0]~output .bus_hold = "false";
defparam \Digit_SS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Digit_SS[1]~output (
	.i(\Digit_SS[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[1]~output .bus_hold = "false";
defparam \Digit_SS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \Digit_SS[2]~output (
	.i(\Digit_SS[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[2]~output .bus_hold = "false";
defparam \Digit_SS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \Digit_SS[3]~output (
	.i(\Digit_SS[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[3]~output .bus_hold = "false";
defparam \Digit_SS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \led1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led1~output_o ),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \led2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led2~output_o ),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \led3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led3~output_o ),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \led4~output (
	.i(\led4~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led4~output_o ),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \REG_IN_Biner[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[0]~output .bus_hold = "false";
defparam \REG_IN_Biner[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \REG_IN_Biner[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[1]~output .bus_hold = "false";
defparam \REG_IN_Biner[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \REG_IN_Biner[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[2]~output .bus_hold = "false";
defparam \REG_IN_Biner[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \REG_IN_Biner[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[3]~output .bus_hold = "false";
defparam \REG_IN_Biner[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \REG_IN_Biner[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[4]~output .bus_hold = "false";
defparam \REG_IN_Biner[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \REG_IN_Biner[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[5]~output .bus_hold = "false";
defparam \REG_IN_Biner[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \REG_IN_Biner[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[6]~output .bus_hold = "false";
defparam \REG_IN_Biner[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \REG_IN_Biner[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[7]~output .bus_hold = "false";
defparam \REG_IN_Biner[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \REG_IN_Biner[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[8]~output .bus_hold = "false";
defparam \REG_IN_Biner[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \REG_IN_Biner[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[9]~output .bus_hold = "false";
defparam \REG_IN_Biner[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \REG_IN_Biner[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[10]~output .bus_hold = "false";
defparam \REG_IN_Biner[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \REG_IN_Biner[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[11]~output .bus_hold = "false";
defparam \REG_IN_Biner[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \REG_IN_Biner[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[12]~output .bus_hold = "false";
defparam \REG_IN_Biner[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \REG_IN_Biner[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_IN_Biner[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_IN_Biner[13]~output .bus_hold = "false";
defparam \REG_IN_Biner[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \rs232_tx~output (
	.i(!\UART|transmitter|rs232_tx_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs232_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \UART|receiver|rs232_rx0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rs232_rx~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rs232_rx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rs232_rx0 .is_wysiwyg = "true";
defparam \UART|receiver|rs232_rx0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \UART|receiver|rs232_rx1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rs232_rx0~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rs232_rx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rs232_rx1 .is_wysiwyg = "true";
defparam \UART|receiver|rs232_rx1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \UART|receiver|rs232_rx2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rs232_rx1~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rs232_rx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rs232_rx2 .is_wysiwyg = "true";
defparam \UART|receiver|rs232_rx2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \UART|receiver|rs232_rx3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rs232_rx2~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rs232_rx3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rs232_rx3 .is_wysiwyg = "true";
defparam \UART|receiver|rs232_rx3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \UART|receiver|neg_rs232_rx~0 (
// Equation(s):
// \UART|receiver|neg_rs232_rx~0_combout  = (!\UART|receiver|rs232_rx0~q  & (\UART|receiver|rs232_rx2~q  & (\UART|receiver|rs232_rx3~q  & !\UART|receiver|rs232_rx1~q )))

	.dataa(\UART|receiver|rs232_rx0~q ),
	.datab(\UART|receiver|rs232_rx2~q ),
	.datac(\UART|receiver|rs232_rx3~q ),
	.datad(\UART|receiver|rs232_rx1~q ),
	.cin(gnd),
	.combout(\UART|receiver|neg_rs232_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|neg_rs232_rx~0 .lut_mask = 16'h0040;
defparam \UART|receiver|neg_rs232_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \UART|speed_rx|cnt[0]~13 (
// Equation(s):
// \UART|speed_rx|cnt[0]~13_combout  = \UART|speed_rx|cnt [0] $ (VCC)
// \UART|speed_rx|cnt[0]~14  = CARRY(\UART|speed_rx|cnt [0])

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|speed_rx|cnt[0]~13_combout ),
	.cout(\UART|speed_rx|cnt[0]~14 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART|speed_rx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \UART|speed_rx|cnt[9]~31 (
// Equation(s):
// \UART|speed_rx|cnt[9]~31_combout  = (\UART|speed_rx|cnt [9] & (!\UART|speed_rx|cnt[8]~30 )) # (!\UART|speed_rx|cnt [9] & ((\UART|speed_rx|cnt[8]~30 ) # (GND)))
// \UART|speed_rx|cnt[9]~32  = CARRY((!\UART|speed_rx|cnt[8]~30 ) # (!\UART|speed_rx|cnt [9]))

	.dataa(\UART|speed_rx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[8]~30 ),
	.combout(\UART|speed_rx|cnt[9]~31_combout ),
	.cout(\UART|speed_rx|cnt[9]~32 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \UART|speed_rx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \UART|speed_rx|cnt[10]~33 (
// Equation(s):
// \UART|speed_rx|cnt[10]~33_combout  = (\UART|speed_rx|cnt [10] & (\UART|speed_rx|cnt[9]~32  $ (GND))) # (!\UART|speed_rx|cnt [10] & (!\UART|speed_rx|cnt[9]~32  & VCC))
// \UART|speed_rx|cnt[10]~34  = CARRY((\UART|speed_rx|cnt [10] & !\UART|speed_rx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[9]~32 ),
	.combout(\UART|speed_rx|cnt[10]~33_combout ),
	.cout(\UART|speed_rx|cnt[10]~34 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \UART|speed_rx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N25
dffeas \UART|speed_rx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[10] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \UART|speed_rx|cnt[11]~35 (
// Equation(s):
// \UART|speed_rx|cnt[11]~35_combout  = (\UART|speed_rx|cnt [11] & (!\UART|speed_rx|cnt[10]~34 )) # (!\UART|speed_rx|cnt [11] & ((\UART|speed_rx|cnt[10]~34 ) # (GND)))
// \UART|speed_rx|cnt[11]~36  = CARRY((!\UART|speed_rx|cnt[10]~34 ) # (!\UART|speed_rx|cnt [11]))

	.dataa(\UART|speed_rx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[10]~34 ),
	.combout(\UART|speed_rx|cnt[11]~35_combout ),
	.cout(\UART|speed_rx|cnt[11]~36 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \UART|speed_rx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N27
dffeas \UART|speed_rx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[11] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \UART|speed_rx|Equal0~2 (
// Equation(s):
// \UART|speed_rx|Equal0~2_combout  = (!\UART|speed_rx|cnt [11] & \UART|speed_rx|cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|speed_rx|cnt [11]),
	.datad(\UART|speed_rx|cnt [10]),
	.cin(gnd),
	.combout(\UART|speed_rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|Equal0~2 .lut_mask = 16'h0F00;
defparam \UART|speed_rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \UART|speed_rx|cnt[12]~37 (
// Equation(s):
// \UART|speed_rx|cnt[12]~37_combout  = \UART|speed_rx|cnt[11]~36  $ (!\UART|speed_rx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|speed_rx|cnt [12]),
	.cin(\UART|speed_rx|cnt[11]~36 ),
	.combout(\UART|speed_rx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|cnt[12]~37 .lut_mask = 16'hF00F;
defparam \UART|speed_rx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \UART|speed_rx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[12] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \UART|speed_rx|Equal0~3 (
// Equation(s):
// \UART|speed_rx|Equal0~3_combout  = (\UART|speed_rx|Equal0~2_combout  & (\UART|speed_rx|cnt [12] & (!\UART|speed_rx|cnt [9] & \UART|speed_rx|cnt [6])))

	.dataa(\UART|speed_rx|Equal0~2_combout ),
	.datab(\UART|speed_rx|cnt [12]),
	.datac(\UART|speed_rx|cnt [9]),
	.datad(\UART|speed_rx|cnt [6]),
	.cin(gnd),
	.combout(\UART|speed_rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|Equal0~3 .lut_mask = 16'h0800;
defparam \UART|speed_rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \UART|speed_rx|Equal0~0 (
// Equation(s):
// \UART|speed_rx|Equal0~0_combout  = (\UART|speed_rx|cnt [1] & (!\UART|speed_rx|cnt [8] & (\UART|speed_rx|cnt [0] & !\UART|speed_rx|cnt [7])))

	.dataa(\UART|speed_rx|cnt [1]),
	.datab(\UART|speed_rx|cnt [8]),
	.datac(\UART|speed_rx|cnt [0]),
	.datad(\UART|speed_rx|cnt [7]),
	.cin(gnd),
	.combout(\UART|speed_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|Equal0~0 .lut_mask = 16'h0020;
defparam \UART|speed_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \UART|receiver|bps_start_r~0 (
// Equation(s):
// \UART|receiver|bps_start_r~0_combout  = (\UART|receiver|neg_rs232_rx~0_combout ) # ((\UART|receiver|bps_start_r~q  & \UART|receiver|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\UART|receiver|neg_rs232_rx~0_combout ),
	.datac(\UART|receiver|bps_start_r~q ),
	.datad(\UART|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|receiver|bps_start_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|bps_start_r~0 .lut_mask = 16'hFCCC;
defparam \UART|receiver|bps_start_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \UART|receiver|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|bps_start_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|bps_start_r .is_wysiwyg = "true";
defparam \UART|receiver|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \UART|speed_rx|Equal0~1 (
// Equation(s):
// \UART|speed_rx|Equal0~1_combout  = (\UART|speed_rx|cnt [4] & (!\UART|speed_rx|cnt [5] & (\UART|speed_rx|cnt [2] & !\UART|speed_rx|cnt [3])))

	.dataa(\UART|speed_rx|cnt [4]),
	.datab(\UART|speed_rx|cnt [5]),
	.datac(\UART|speed_rx|cnt [2]),
	.datad(\UART|speed_rx|cnt [3]),
	.cin(gnd),
	.combout(\UART|speed_rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|Equal0~1 .lut_mask = 16'h0020;
defparam \UART|speed_rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \UART|speed_rx|process_0~0 (
// Equation(s):
// \UART|speed_rx|process_0~0_combout  = ((\UART|speed_rx|Equal0~3_combout  & (\UART|speed_rx|Equal0~0_combout  & \UART|speed_rx|Equal0~1_combout ))) # (!\UART|receiver|bps_start_r~q )

	.dataa(\UART|speed_rx|Equal0~3_combout ),
	.datab(\UART|speed_rx|Equal0~0_combout ),
	.datac(\UART|receiver|bps_start_r~q ),
	.datad(\UART|speed_rx|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART|speed_rx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|process_0~0 .lut_mask = 16'h8F0F;
defparam \UART|speed_rx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N5
dffeas \UART|speed_rx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[0] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \UART|speed_rx|cnt[1]~15 (
// Equation(s):
// \UART|speed_rx|cnt[1]~15_combout  = (\UART|speed_rx|cnt [1] & (!\UART|speed_rx|cnt[0]~14 )) # (!\UART|speed_rx|cnt [1] & ((\UART|speed_rx|cnt[0]~14 ) # (GND)))
// \UART|speed_rx|cnt[1]~16  = CARRY((!\UART|speed_rx|cnt[0]~14 ) # (!\UART|speed_rx|cnt [1]))

	.dataa(\UART|speed_rx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[0]~14 ),
	.combout(\UART|speed_rx|cnt[1]~15_combout ),
	.cout(\UART|speed_rx|cnt[1]~16 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \UART|speed_rx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N7
dffeas \UART|speed_rx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[1] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \UART|speed_rx|cnt[2]~17 (
// Equation(s):
// \UART|speed_rx|cnt[2]~17_combout  = (\UART|speed_rx|cnt [2] & (\UART|speed_rx|cnt[1]~16  $ (GND))) # (!\UART|speed_rx|cnt [2] & (!\UART|speed_rx|cnt[1]~16  & VCC))
// \UART|speed_rx|cnt[2]~18  = CARRY((\UART|speed_rx|cnt [2] & !\UART|speed_rx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[1]~16 ),
	.combout(\UART|speed_rx|cnt[2]~17_combout ),
	.cout(\UART|speed_rx|cnt[2]~18 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \UART|speed_rx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \UART|speed_rx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[2] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \UART|speed_rx|cnt[3]~19 (
// Equation(s):
// \UART|speed_rx|cnt[3]~19_combout  = (\UART|speed_rx|cnt [3] & (!\UART|speed_rx|cnt[2]~18 )) # (!\UART|speed_rx|cnt [3] & ((\UART|speed_rx|cnt[2]~18 ) # (GND)))
// \UART|speed_rx|cnt[3]~20  = CARRY((!\UART|speed_rx|cnt[2]~18 ) # (!\UART|speed_rx|cnt [3]))

	.dataa(\UART|speed_rx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[2]~18 ),
	.combout(\UART|speed_rx|cnt[3]~19_combout ),
	.cout(\UART|speed_rx|cnt[3]~20 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \UART|speed_rx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \UART|speed_rx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[3] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \UART|speed_rx|cnt[4]~21 (
// Equation(s):
// \UART|speed_rx|cnt[4]~21_combout  = (\UART|speed_rx|cnt [4] & (\UART|speed_rx|cnt[3]~20  $ (GND))) # (!\UART|speed_rx|cnt [4] & (!\UART|speed_rx|cnt[3]~20  & VCC))
// \UART|speed_rx|cnt[4]~22  = CARRY((\UART|speed_rx|cnt [4] & !\UART|speed_rx|cnt[3]~20 ))

	.dataa(\UART|speed_rx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[3]~20 ),
	.combout(\UART|speed_rx|cnt[4]~21_combout ),
	.cout(\UART|speed_rx|cnt[4]~22 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART|speed_rx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N13
dffeas \UART|speed_rx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[4] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \UART|speed_rx|cnt[5]~23 (
// Equation(s):
// \UART|speed_rx|cnt[5]~23_combout  = (\UART|speed_rx|cnt [5] & (!\UART|speed_rx|cnt[4]~22 )) # (!\UART|speed_rx|cnt [5] & ((\UART|speed_rx|cnt[4]~22 ) # (GND)))
// \UART|speed_rx|cnt[5]~24  = CARRY((!\UART|speed_rx|cnt[4]~22 ) # (!\UART|speed_rx|cnt [5]))

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[4]~22 ),
	.combout(\UART|speed_rx|cnt[5]~23_combout ),
	.cout(\UART|speed_rx|cnt[5]~24 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \UART|speed_rx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N15
dffeas \UART|speed_rx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[5] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \UART|speed_rx|cnt[6]~25 (
// Equation(s):
// \UART|speed_rx|cnt[6]~25_combout  = (\UART|speed_rx|cnt [6] & (\UART|speed_rx|cnt[5]~24  $ (GND))) # (!\UART|speed_rx|cnt [6] & (!\UART|speed_rx|cnt[5]~24  & VCC))
// \UART|speed_rx|cnt[6]~26  = CARRY((\UART|speed_rx|cnt [6] & !\UART|speed_rx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[5]~24 ),
	.combout(\UART|speed_rx|cnt[6]~25_combout ),
	.cout(\UART|speed_rx|cnt[6]~26 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \UART|speed_rx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N17
dffeas \UART|speed_rx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[6] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \UART|speed_rx|cnt[7]~27 (
// Equation(s):
// \UART|speed_rx|cnt[7]~27_combout  = (\UART|speed_rx|cnt [7] & (!\UART|speed_rx|cnt[6]~26 )) # (!\UART|speed_rx|cnt [7] & ((\UART|speed_rx|cnt[6]~26 ) # (GND)))
// \UART|speed_rx|cnt[7]~28  = CARRY((!\UART|speed_rx|cnt[6]~26 ) # (!\UART|speed_rx|cnt [7]))

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[6]~26 ),
	.combout(\UART|speed_rx|cnt[7]~27_combout ),
	.cout(\UART|speed_rx|cnt[7]~28 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART|speed_rx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \UART|speed_rx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[7] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \UART|speed_rx|cnt[8]~29 (
// Equation(s):
// \UART|speed_rx|cnt[8]~29_combout  = (\UART|speed_rx|cnt [8] & (\UART|speed_rx|cnt[7]~28  $ (GND))) # (!\UART|speed_rx|cnt [8] & (!\UART|speed_rx|cnt[7]~28  & VCC))
// \UART|speed_rx|cnt[8]~30  = CARRY((\UART|speed_rx|cnt [8] & !\UART|speed_rx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_rx|cnt[7]~28 ),
	.combout(\UART|speed_rx|cnt[8]~29_combout ),
	.cout(\UART|speed_rx|cnt[8]~30 ));
// synopsys translate_off
defparam \UART|speed_rx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART|speed_rx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N21
dffeas \UART|speed_rx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[8] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \UART|speed_rx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|cnt[9] .is_wysiwyg = "true";
defparam \UART|speed_rx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \UART|speed_rx|process_1~1 (
// Equation(s):
// \UART|speed_rx|process_1~1_combout  = (\UART|speed_rx|cnt [9] & (!\UART|speed_rx|cnt [10] & (\UART|speed_rx|cnt [5] & !\UART|speed_rx|cnt [6])))

	.dataa(\UART|speed_rx|cnt [9]),
	.datab(\UART|speed_rx|cnt [10]),
	.datac(\UART|speed_rx|cnt [5]),
	.datad(\UART|speed_rx|cnt [6]),
	.cin(gnd),
	.combout(\UART|speed_rx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|process_1~1 .lut_mask = 16'h0020;
defparam \UART|speed_rx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \UART|speed_rx|process_1~0 (
// Equation(s):
// \UART|speed_rx|process_1~0_combout  = (\UART|speed_rx|cnt [3] & (\UART|receiver|bps_start_r~q  & (!\UART|speed_rx|cnt [2] & !\UART|speed_rx|cnt [4])))

	.dataa(\UART|speed_rx|cnt [3]),
	.datab(\UART|receiver|bps_start_r~q ),
	.datac(\UART|speed_rx|cnt [2]),
	.datad(\UART|speed_rx|cnt [4]),
	.cin(gnd),
	.combout(\UART|speed_rx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|process_1~0 .lut_mask = 16'h0008;
defparam \UART|speed_rx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \UART|speed_rx|process_1~2 (
// Equation(s):
// \UART|speed_rx|process_1~2_combout  = (!\UART|speed_rx|cnt [12] & \UART|speed_rx|cnt [11])

	.dataa(gnd),
	.datab(\UART|speed_rx|cnt [12]),
	.datac(\UART|speed_rx|cnt [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|speed_rx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|process_1~2 .lut_mask = 16'h3030;
defparam \UART|speed_rx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \UART|speed_rx|process_1~3 (
// Equation(s):
// \UART|speed_rx|process_1~3_combout  = (\UART|speed_rx|process_1~1_combout  & (\UART|speed_rx|process_1~0_combout  & (\UART|speed_rx|Equal0~0_combout  & \UART|speed_rx|process_1~2_combout )))

	.dataa(\UART|speed_rx|process_1~1_combout ),
	.datab(\UART|speed_rx|process_1~0_combout ),
	.datac(\UART|speed_rx|Equal0~0_combout ),
	.datad(\UART|speed_rx|process_1~2_combout ),
	.cin(gnd),
	.combout(\UART|speed_rx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_rx|process_1~3 .lut_mask = 16'h8000;
defparam \UART|speed_rx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \UART|speed_rx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_rx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_rx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_rx|clk_bps_r .is_wysiwyg = "true";
defparam \UART|speed_rx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \UART|receiver|num[3]~0 (
// Equation(s):
// \UART|receiver|num[3]~0_combout  = (\UART|receiver|rx_int_i~q  & ((\UART|speed_rx|clk_bps_r~q ) # (!\UART|receiver|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\UART|receiver|Equal0~0_combout ),
	.datac(\UART|receiver|rx_int_i~q ),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|num[3]~0 .lut_mask = 16'hF030;
defparam \UART|receiver|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \UART|receiver|num[0]~2 (
// Equation(s):
// \UART|receiver|num[0]~2_combout  = \UART|receiver|num [0] $ (((\UART|receiver|rx_int_i~q  & \UART|speed_rx|clk_bps_r~q )))

	.dataa(gnd),
	.datab(\UART|receiver|rx_int_i~q ),
	.datac(\UART|receiver|num [0]),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|num[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|num[0]~2 .lut_mask = 16'h3CF0;
defparam \UART|receiver|num[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \UART|receiver|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|num[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|num[0] .is_wysiwyg = "true";
defparam \UART|receiver|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \UART|receiver|num[1]~3 (
// Equation(s):
// \UART|receiver|num[1]~3_combout  = (\UART|receiver|num[3]~0_combout  & (\UART|speed_rx|clk_bps_r~q  & (\UART|receiver|num [0] $ (\UART|receiver|num [1])))) # (!\UART|receiver|num[3]~0_combout  & (((\UART|receiver|num [1]))))

	.dataa(\UART|receiver|num[3]~0_combout ),
	.datab(\UART|receiver|num [0]),
	.datac(\UART|receiver|num [1]),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|num[1]~3 .lut_mask = 16'h7850;
defparam \UART|receiver|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N15
dffeas \UART|receiver|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|num[1] .is_wysiwyg = "true";
defparam \UART|receiver|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \UART|receiver|Add0~0 (
// Equation(s):
// \UART|receiver|Add0~0_combout  = \UART|receiver|num [2] $ (((\UART|receiver|num [0] & \UART|receiver|num [1])))

	.dataa(\UART|receiver|num [2]),
	.datab(\UART|receiver|num [0]),
	.datac(\UART|receiver|num [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|Add0~0 .lut_mask = 16'h6A6A;
defparam \UART|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \UART|receiver|num[2]~1 (
// Equation(s):
// \UART|receiver|num[2]~1_combout  = (\UART|receiver|num[3]~0_combout  & (\UART|receiver|Add0~0_combout  & ((\UART|speed_rx|clk_bps_r~q )))) # (!\UART|receiver|num[3]~0_combout  & (((\UART|receiver|num [2]))))

	.dataa(\UART|receiver|num[3]~0_combout ),
	.datab(\UART|receiver|Add0~0_combout ),
	.datac(\UART|receiver|num [2]),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|num[2]~1 .lut_mask = 16'hD850;
defparam \UART|receiver|num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \UART|receiver|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|num[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|num[2] .is_wysiwyg = "true";
defparam \UART|receiver|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \UART|receiver|Add0~1 (
// Equation(s):
// \UART|receiver|Add0~1_combout  = \UART|receiver|num [3] $ (((\UART|receiver|num [2] & (\UART|receiver|num [1] & \UART|receiver|num [0]))))

	.dataa(\UART|receiver|num [2]),
	.datab(\UART|receiver|num [3]),
	.datac(\UART|receiver|num [1]),
	.datad(\UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|Add0~1 .lut_mask = 16'h6CCC;
defparam \UART|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \UART|receiver|num[3]~4 (
// Equation(s):
// \UART|receiver|num[3]~4_combout  = (\UART|receiver|num[3]~0_combout  & (\UART|receiver|Add0~1_combout  & ((\UART|speed_rx|clk_bps_r~q )))) # (!\UART|receiver|num[3]~0_combout  & (((\UART|receiver|num [3]))))

	.dataa(\UART|receiver|num[3]~0_combout ),
	.datab(\UART|receiver|Add0~1_combout ),
	.datac(\UART|receiver|num [3]),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|num[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|num[3]~4 .lut_mask = 16'hD850;
defparam \UART|receiver|num[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \UART|receiver|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|num[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|num[3] .is_wysiwyg = "true";
defparam \UART|receiver|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \UART|receiver|Equal0~0 (
// Equation(s):
// \UART|receiver|Equal0~0_combout  = (\UART|receiver|num [2]) # (((\UART|receiver|num [0]) # (!\UART|receiver|num [1])) # (!\UART|receiver|num [3]))

	.dataa(\UART|receiver|num [2]),
	.datab(\UART|receiver|num [3]),
	.datac(\UART|receiver|num [1]),
	.datad(\UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|Equal0~0 .lut_mask = 16'hFFBF;
defparam \UART|receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \UART|receiver|rx_int_i~0 (
// Equation(s):
// \UART|receiver|rx_int_i~0_combout  = (\UART|receiver|neg_rs232_rx~0_combout ) # ((\UART|receiver|rx_int_i~q  & \UART|receiver|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\UART|receiver|neg_rs232_rx~0_combout ),
	.datac(\UART|receiver|rx_int_i~q ),
	.datad(\UART|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_int_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_int_i~0 .lut_mask = 16'hFCCC;
defparam \UART|receiver|rx_int_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N9
dffeas \UART|receiver|rx_int_i (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_int_i~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_int_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_int_i .is_wysiwyg = "true";
defparam \UART|receiver|rx_int_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \UART|receiver|rx_temp_data[6]~3 (
// Equation(s):
// \UART|receiver|rx_temp_data[6]~3_combout  = (\UART|receiver|rx_int_i~q  & (\UART|receiver|num [1] & (!\UART|receiver|num [3] & \UART|speed_rx|clk_bps_r~q )))

	.dataa(\UART|receiver|rx_int_i~q ),
	.datab(\UART|receiver|num [1]),
	.datac(\UART|receiver|num [3]),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[6]~3 .lut_mask = 16'h0800;
defparam \UART|receiver|rx_temp_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \UART|receiver|rx_temp_data[2]~0 (
// Equation(s):
// \UART|receiver|rx_temp_data[2]~0_combout  = (\UART|receiver|num [0] & !\UART|receiver|num [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|num [0]),
	.datad(\UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[2]~0 .lut_mask = 16'h00F0;
defparam \UART|receiver|rx_temp_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \UART|receiver|rx_temp_data[2]~15 (
// Equation(s):
// \UART|receiver|rx_temp_data[2]~15_combout  = (\UART|receiver|rx_temp_data[6]~3_combout  & ((\UART|receiver|rx_temp_data[2]~0_combout  & (\rs232_rx~input_o )) # (!\UART|receiver|rx_temp_data[2]~0_combout  & ((\UART|receiver|rx_temp_data [2]))))) # 
// (!\UART|receiver|rx_temp_data[6]~3_combout  & (((\UART|receiver|rx_temp_data [2]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|rx_temp_data[6]~3_combout ),
	.datac(\UART|receiver|rx_temp_data [2]),
	.datad(\UART|receiver|rx_temp_data[2]~0_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[2]~15 .lut_mask = 16'hB8F0;
defparam \UART|receiver|rx_temp_data[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \UART|receiver|rx_temp_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[2] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \UART|receiver|rx_data_r[0]~0 (
// Equation(s):
// \UART|receiver|rx_data_r[0]~0_combout  = (!\UART|receiver|Equal0~0_combout  & (\UART|receiver|rx_int_i~q  & !\UART|speed_rx|clk_bps_r~q ))

	.dataa(gnd),
	.datab(\UART|receiver|Equal0~0_combout ),
	.datac(\UART|receiver|rx_int_i~q ),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|rx_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_data_r[0]~0 .lut_mask = 16'h0030;
defparam \UART|receiver|rx_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \UART|receiver|rx_data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[2] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \UART|receiver|rx_temp_data[1]~8 (
// Equation(s):
// \UART|receiver|rx_temp_data[1]~8_combout  = (!\UART|receiver|num [0] & !\UART|receiver|num [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|num [0]),
	.datad(\UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[1]~8 .lut_mask = 16'h000F;
defparam \UART|receiver|rx_temp_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \UART|receiver|rx_temp_data[1]~9 (
// Equation(s):
// \UART|receiver|rx_temp_data[1]~9_combout  = (\UART|receiver|rx_temp_data[6]~3_combout  & ((\UART|receiver|rx_temp_data[1]~8_combout  & (\rs232_rx~input_o )) # (!\UART|receiver|rx_temp_data[1]~8_combout  & ((\UART|receiver|rx_temp_data [1]))))) # 
// (!\UART|receiver|rx_temp_data[6]~3_combout  & (((\UART|receiver|rx_temp_data [1]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|rx_temp_data[6]~3_combout ),
	.datac(\UART|receiver|rx_temp_data [1]),
	.datad(\UART|receiver|rx_temp_data[1]~8_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[1]~9 .lut_mask = 16'hB8F0;
defparam \UART|receiver|rx_temp_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \UART|receiver|rx_temp_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[1]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[1] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \UART|receiver|rx_data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[1] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \UART|receiver|rx_temp_data[0]~1 (
// Equation(s):
// \UART|receiver|rx_temp_data[0]~1_combout  = (\UART|receiver|rx_int_i~q  & (!\UART|receiver|num [1] & (!\UART|receiver|num [3] & \UART|speed_rx|clk_bps_r~q )))

	.dataa(\UART|receiver|rx_int_i~q ),
	.datab(\UART|receiver|num [1]),
	.datac(\UART|receiver|num [3]),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[0]~1 .lut_mask = 16'h0200;
defparam \UART|receiver|rx_temp_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \UART|receiver|rx_temp_data[4]~6 (
// Equation(s):
// \UART|receiver|rx_temp_data[4]~6_combout  = (\UART|receiver|rx_temp_data[0]~1_combout  & \UART|receiver|num [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|rx_temp_data[0]~1_combout ),
	.datad(\UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[4]~6 .lut_mask = 16'hF000;
defparam \UART|receiver|rx_temp_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \UART|receiver|rx_temp_data[4]~7 (
// Equation(s):
// \UART|receiver|rx_temp_data[4]~7_combout  = (\UART|receiver|rx_temp_data[4]~6_combout  & ((\UART|receiver|num [0] & (\rs232_rx~input_o )) # (!\UART|receiver|num [0] & ((\UART|receiver|rx_temp_data [4]))))) # (!\UART|receiver|rx_temp_data[4]~6_combout  & 
// (((\UART|receiver|rx_temp_data [4]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|rx_temp_data[4]~6_combout ),
	.datac(\UART|receiver|rx_temp_data [4]),
	.datad(\UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[4]~7 .lut_mask = 16'hB8F0;
defparam \UART|receiver|rx_temp_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \UART|receiver|rx_temp_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[4]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[4] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N15
dffeas \UART|receiver|rx_data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[4] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \UART|receiver|rx_temp_data[3]~14 (
// Equation(s):
// \UART|receiver|rx_temp_data[3]~14_combout  = (\UART|receiver|rx_temp_data[4]~6_combout  & ((\UART|receiver|num [0] & ((\UART|receiver|rx_temp_data [3]))) # (!\UART|receiver|num [0] & (\rs232_rx~input_o )))) # (!\UART|receiver|rx_temp_data[4]~6_combout  & 
// (((\UART|receiver|rx_temp_data [3]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|rx_temp_data[4]~6_combout ),
	.datac(\UART|receiver|rx_temp_data [3]),
	.datad(\UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[3]~14 .lut_mask = 16'hF0B8;
defparam \UART|receiver|rx_temp_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N21
dffeas \UART|receiver|rx_temp_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[3] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \UART|receiver|rx_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[3] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \CONVERT|Mux3~0 (
// Equation(s):
// \CONVERT|Mux3~0_combout  = (\UART|receiver|rx_data_r [3] & (!\UART|receiver|rx_data_r [2] & (\UART|receiver|rx_data_r [1] $ (\UART|receiver|rx_data_r [4])))) # (!\UART|receiver|rx_data_r [3] & (((\UART|receiver|rx_data_r [4]))))

	.dataa(\UART|receiver|rx_data_r [2]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\CONVERT|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux3~0 .lut_mask = 16'h14F0;
defparam \CONVERT|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \UART|receiver|rx_temp_data[0]~2 (
// Equation(s):
// \UART|receiver|rx_temp_data[0]~2_combout  = (\UART|receiver|rx_temp_data[0]~1_combout  & ((\UART|receiver|rx_temp_data[2]~0_combout  & (\rs232_rx~input_o )) # (!\UART|receiver|rx_temp_data[2]~0_combout  & ((\UART|receiver|rx_temp_data [0]))))) # 
// (!\UART|receiver|rx_temp_data[0]~1_combout  & (((\UART|receiver|rx_temp_data [0]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|rx_temp_data[0]~1_combout ),
	.datac(\UART|receiver|rx_temp_data [0]),
	.datad(\UART|receiver|rx_temp_data[2]~0_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[0]~2 .lut_mask = 16'hB8F0;
defparam \UART|receiver|rx_temp_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N3
dffeas \UART|receiver|rx_temp_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[0] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \UART|receiver|rx_data_r[0]~feeder (
// Equation(s):
// \UART|receiver|rx_data_r[0]~feeder_combout  = \UART|receiver|rx_temp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|receiver|rx_temp_data [0]),
	.cin(gnd),
	.combout(\UART|receiver|rx_data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_data_r[0]~feeder .lut_mask = 16'hFF00;
defparam \UART|receiver|rx_data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \UART|receiver|rx_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_data_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[0] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \CONVERT|Mux3~1 (
// Equation(s):
// \CONVERT|Mux3~1_combout  = (!\UART|receiver|rx_data_r [4] & ((\UART|receiver|rx_data_r [1] & ((\UART|receiver|rx_data_r [3]))) # (!\UART|receiver|rx_data_r [1] & (\UART|receiver|rx_data_r [2]))))

	.dataa(\UART|receiver|rx_data_r [2]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\CONVERT|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux3~1 .lut_mask = 16'h0E02;
defparam \CONVERT|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \UART|receiver|rx_temp_data[6]~4 (
// Equation(s):
// \UART|receiver|rx_temp_data[6]~4_combout  = (\UART|receiver|rx_temp_data[6]~3_combout  & \UART|receiver|num [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[6]~4 .lut_mask = 16'hF000;
defparam \UART|receiver|rx_temp_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \UART|receiver|rx_temp_data[5]~13 (
// Equation(s):
// \UART|receiver|rx_temp_data[5]~13_combout  = (\UART|receiver|num [0] & (((\UART|receiver|rx_temp_data [5])))) # (!\UART|receiver|num [0] & ((\UART|receiver|rx_temp_data[6]~4_combout  & (\rs232_rx~input_o )) # (!\UART|receiver|rx_temp_data[6]~4_combout  & 
// ((\UART|receiver|rx_temp_data [5])))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|num [0]),
	.datac(\UART|receiver|rx_temp_data [5]),
	.datad(\UART|receiver|rx_temp_data[6]~4_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[5]~13 .lut_mask = 16'hE2F0;
defparam \UART|receiver|rx_temp_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \UART|receiver|rx_temp_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[5]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[5] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \UART|receiver|rx_data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[5] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \CONVERT|Mux3~2 (
// Equation(s):
// \CONVERT|Mux3~2_combout  = ((\UART|receiver|rx_data_r [0] & ((!\CONVERT|Mux3~1_combout ))) # (!\UART|receiver|rx_data_r [0] & (!\CONVERT|Mux3~0_combout ))) # (!\UART|receiver|rx_data_r [5])

	.dataa(\CONVERT|Mux3~0_combout ),
	.datab(\UART|receiver|rx_data_r [0]),
	.datac(\CONVERT|Mux3~1_combout ),
	.datad(\UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\CONVERT|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux3~2 .lut_mask = 16'h1DFF;
defparam \CONVERT|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneive_lcell_comb \UART|receiver|rx_temp_data[7]~11 (
// Equation(s):
// \UART|receiver|rx_temp_data[7]~11_combout  = (!\UART|receiver|num [2] & (\UART|receiver|num [3] & (!\UART|receiver|num [1] & !\UART|receiver|num [0])))

	.dataa(\UART|receiver|num [2]),
	.datab(\UART|receiver|num [3]),
	.datac(\UART|receiver|num [1]),
	.datad(\UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[7]~11 .lut_mask = 16'h0004;
defparam \UART|receiver|rx_temp_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \UART|receiver|rx_temp_data[7]~10 (
// Equation(s):
// \UART|receiver|rx_temp_data[7]~10_combout  = (\UART|receiver|rx_int_i~q  & \UART|speed_rx|clk_bps_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|rx_int_i~q ),
	.datad(\UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[7]~10 .lut_mask = 16'hF000;
defparam \UART|receiver|rx_temp_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \UART|receiver|rx_temp_data[7]~12 (
// Equation(s):
// \UART|receiver|rx_temp_data[7]~12_combout  = (\UART|receiver|rx_temp_data[7]~11_combout  & ((\UART|receiver|rx_temp_data[7]~10_combout  & (\rs232_rx~input_o )) # (!\UART|receiver|rx_temp_data[7]~10_combout  & ((\UART|receiver|rx_temp_data [7]))))) # 
// (!\UART|receiver|rx_temp_data[7]~11_combout  & (((\UART|receiver|rx_temp_data [7]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|rx_temp_data[7]~11_combout ),
	.datac(\UART|receiver|rx_temp_data [7]),
	.datad(\UART|receiver|rx_temp_data[7]~10_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[7]~12 .lut_mask = 16'hB8F0;
defparam \UART|receiver|rx_temp_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \UART|receiver|rx_temp_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[7]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[7] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \UART|receiver|rx_data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[7] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \UART|receiver|rx_temp_data[6]~5 (
// Equation(s):
// \UART|receiver|rx_temp_data[6]~5_combout  = (\UART|receiver|num [0] & ((\UART|receiver|rx_temp_data[6]~4_combout  & (\rs232_rx~input_o )) # (!\UART|receiver|rx_temp_data[6]~4_combout  & ((\UART|receiver|rx_temp_data [6]))))) # (!\UART|receiver|num [0] & 
// (((\UART|receiver|rx_temp_data [6]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|receiver|num [0]),
	.datac(\UART|receiver|rx_temp_data [6]),
	.datad(\UART|receiver|rx_temp_data[6]~4_combout ),
	.cin(gnd),
	.combout(\UART|receiver|rx_temp_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[6]~5 .lut_mask = 16'hB8F0;
defparam \UART|receiver|rx_temp_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \UART|receiver|rx_temp_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receiver|rx_temp_data[6]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_temp_data[6] .is_wysiwyg = "true";
defparam \UART|receiver|rx_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \UART|receiver|rx_data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_temp_data [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receiver|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receiver|rx_data_r[6] .is_wysiwyg = "true";
defparam \UART|receiver|rx_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ((\UART|receiver|rx_data_r [3] & ((\UART|receiver|rx_data_r [2]) # (\UART|receiver|rx_data_r [1])))) # (!\UART|receiver|rx_data_r [4])

	.dataa(\UART|receiver|rx_data_r [4]),
	.datab(\UART|receiver|rx_data_r [3]),
	.datac(\UART|receiver|rx_data_r [2]),
	.datad(\UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = 16'hDDD5;
defparam \Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \Equal4~15 (
// Equation(s):
// \Equal4~15_combout  = (\UART|receiver|rx_data_r [7]) # ((\UART|receiver|rx_data_r [6]) # ((\Equal4~3_combout ) # (!\UART|receiver|rx_data_r [5])))

	.dataa(\UART|receiver|rx_data_r [7]),
	.datab(\UART|receiver|rx_data_r [6]),
	.datac(\UART|receiver|rx_data_r [5]),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Equal4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~15 .lut_mask = 16'hFFEF;
defparam \Equal4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\UART|receiver|rx_data_r [7] & (\UART|receiver|rx_data_r [1] & (\UART|receiver|rx_data_r [4] & \UART|receiver|rx_data_r [6])))

	.dataa(\UART|receiver|rx_data_r [7]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h4000;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!\UART|receiver|rx_data_r [5] & (!\UART|receiver|rx_data_r [3] & (!\UART|receiver|rx_data_r [2] & \Equal3~0_combout )))

	.dataa(\UART|receiver|rx_data_r [5]),
	.datab(\UART|receiver|rx_data_r [3]),
	.datac(\UART|receiver|rx_data_r [2]),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0100;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\UART|receiver|rx_data_r [0] & \Equal3~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|rx_data_r [0]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'hF000;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\UART|receiver|rx_data_r [7] & (\UART|receiver|rx_data_r [5] & !\UART|receiver|rx_data_r [6]))

	.dataa(\UART|receiver|rx_data_r [7]),
	.datab(gnd),
	.datac(\UART|receiver|rx_data_r [5]),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0050;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \CONVERT|Mux6~0 (
// Equation(s):
// \CONVERT|Mux6~0_combout  = (\UART|receiver|rx_data_r [2] & \UART|receiver|rx_data_r [3])

	.dataa(gnd),
	.datab(\UART|receiver|rx_data_r [2]),
	.datac(\UART|receiver|rx_data_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CONVERT|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux6~0 .lut_mask = 16'hC0C0;
defparam \CONVERT|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\UART|receiver|rx_data_r [0] & (\Equal1~0_combout  & (\CONVERT|Mux6~0_combout  & !\UART|receiver|rx_data_r [1])))

	.dataa(\UART|receiver|rx_data_r [0]),
	.datab(\Equal1~0_combout ),
	.datac(\CONVERT|Mux6~0_combout ),
	.datad(\UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0080;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \PengisianRegister~1 (
// Equation(s):
// \PengisianRegister~1_combout  = (\Equal5~0_combout  & (!\UART|receiver|rx_data_r [4] & \isSignedBit~q ))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\isSignedBit~q ),
	.cin(gnd),
	.combout(\PengisianRegister~1_combout ),
	.cout());
// synopsys translate_off
defparam \PengisianRegister~1 .lut_mask = 16'h0A00;
defparam \PengisianRegister~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \Selector116~1 (
// Equation(s):
// \Selector116~1_combout  = (!\PengisianRegister~1_combout  & ((\Equal3~2_combout  & (\isSignedBit~q )) # (!\Equal3~2_combout  & ((\Equal4~15_combout )))))

	.dataa(\Equal3~2_combout ),
	.datab(\isSignedBit~q ),
	.datac(\Equal4~15_combout ),
	.datad(\PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\Selector116~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~1 .lut_mask = 16'h00D8;
defparam \Selector116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \Selector122~1 (
// Equation(s):
// \Selector122~1_combout  = (\state.RB~q  & ((!\Equal5~0_combout ) # (!\UART|receiver|rx_data_r [4])))

	.dataa(\state.RB~q ),
	.datab(\UART|receiver|rx_data_r [4]),
	.datac(\Equal5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~1 .lut_mask = 16'h2A2A;
defparam \Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \Selector122~2 (
// Equation(s):
// \Selector122~2_combout  = (\Selector122~1_combout ) # ((\Selector122~0_combout  & (\Equal4~15_combout  & \state.RA~q )))

	.dataa(\Selector122~0_combout ),
	.datab(\Selector122~1_combout ),
	.datac(\Equal4~15_combout ),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector122~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~2 .lut_mask = 16'hECCC;
defparam \Selector122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas receive_c(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|receiver|rx_int_i~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\receive_c~q ),
	.prn(vcc));
// synopsys translate_off
defparam receive_c.is_wysiwyg = "true";
defparam receive_c.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \PengisianRegister~0 (
// Equation(s):
// \PengisianRegister~0_combout  = (!\UART|receiver|rx_int_i~q  & \receive_c~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|rx_int_i~q ),
	.datad(\receive_c~q ),
	.cin(gnd),
	.combout(\PengisianRegister~0_combout ),
	.cout());
// synopsys translate_off
defparam \PengisianRegister~0 .lut_mask = 16'h0F00;
defparam \PengisianRegister~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \state.RB (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector122~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RB .is_wysiwyg = "true";
defparam \state.RB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (\REG_M[2]~0_combout ) # ((\state.RB~q  & (\UART|receiver|rx_data_r [4] & \Equal5~0_combout )))

	.dataa(\state.RB~q ),
	.datab(\UART|receiver|rx_data_r [4]),
	.datac(\Equal5~0_combout ),
	.datad(\REG_M[2]~0_combout ),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hFF80;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \state.final (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.final .is_wysiwyg = "true";
defparam \state.final .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \REG_M[2]~0 (
// Equation(s):
// \REG_M[2]~0_combout  = (\state.final~q  & ((\UART|receiver|rx_data_r [0]) # (!\Equal3~1_combout )))

	.dataa(gnd),
	.datab(\state.final~q ),
	.datac(\UART|receiver|rx_data_r [0]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\REG_M[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M[2]~0 .lut_mask = 16'hC0CC;
defparam \REG_M[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = (\isSignedBit~q  & (((!\PengisianRegister~1_combout ) # (!\state.RB~q )))) # (!\isSignedBit~q  & (!\REG_M[2]~0_combout  & (!\state.RB~q )))

	.dataa(\REG_M[2]~0_combout ),
	.datab(\isSignedBit~q ),
	.datac(\state.RB~q ),
	.datad(\PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = 16'h0DCD;
defparam \Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \Selector116~2 (
// Equation(s):
// \Selector116~2_combout  = (\Selector116~0_combout  & ((\Selector116~1_combout ) # (!\state.RA~q )))

	.dataa(\Selector116~1_combout ),
	.datab(\state.RA~q ),
	.datac(gnd),
	.datad(\Selector116~0_combout ),
	.cin(gnd),
	.combout(\Selector116~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~2 .lut_mask = 16'hBB00;
defparam \Selector116~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas isSignedBit(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector116~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isSignedBit~q ),
	.prn(vcc));
// synopsys translate_off
defparam isSignedBit.is_wysiwyg = "true";
defparam isSignedBit.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (!\Equal3~2_combout  & ((\UART|receiver|rx_data_r [4]) # ((!\isSignedBit~q ) # (!\Equal5~0_combout ))))

	.dataa(\Equal3~2_combout ),
	.datab(\UART|receiver|rx_data_r [4]),
	.datac(\Equal5~0_combout ),
	.datad(\isSignedBit~q ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'h4555;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = (\state.RA~q  & ((!\Selector122~0_combout ) # (!\Equal4~15_combout )))

	.dataa(gnd),
	.datab(\state.RA~q ),
	.datac(\Equal4~15_combout ),
	.datad(\Selector122~0_combout ),
	.cin(gnd),
	.combout(\Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = 16'h0CCC;
defparam \Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\UART|receiver|rx_data_r [7] & (\UART|receiver|rx_data_r [0] & (\UART|receiver|rx_data_r [5] & !\UART|receiver|rx_data_r [6])))

	.dataa(\UART|receiver|rx_data_r [7]),
	.datab(\UART|receiver|rx_data_r [0]),
	.datac(\UART|receiver|rx_data_r [5]),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0040;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\UART|receiver|rx_data_r [2] & (\UART|receiver|rx_data_r [1] & (!\UART|receiver|rx_data_r [4] & !\UART|receiver|rx_data_r [3])))

	.dataa(\UART|receiver|rx_data_r [2]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0004;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (!\state.init~q  & (((!\UART|receiver|rx_data_r [0]) # (!\Equal1~0_combout )) # (!\Equal1~2_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\UART|receiver|rx_data_r [0]),
	.datad(\state.init~q ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'h007F;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \Selector120~1 (
// Equation(s):
// \Selector120~1_combout  = (!\Selector120~0_combout  & (((\UART|receiver|rx_data_r [0]) # (!\Equal3~1_combout )) # (!\state.final~q )))

	.dataa(\Selector120~0_combout ),
	.datab(\state.final~q ),
	.datac(\UART|receiver|rx_data_r [0]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector120~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~1 .lut_mask = 16'h5155;
defparam \Selector120~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \state.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector120~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.init .is_wysiwyg = "true";
defparam \state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \Selector121~1 (
// Equation(s):
// \Selector121~1_combout  = (\Selector121~0_combout ) # ((\Equal1~1_combout  & (\Equal1~2_combout  & !\state.init~q )))

	.dataa(\Selector121~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\state.init~q ),
	.cin(gnd),
	.combout(\Selector121~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~1 .lut_mask = 16'hAAEA;
defparam \Selector121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \state.RA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector121~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RA .is_wysiwyg = "true";
defparam \state.RA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \CONVERT|Mux3~3 (
// Equation(s):
// \CONVERT|Mux3~3_combout  = (!\UART|receiver|rx_data_r [0] & (\UART|receiver|rx_data_r [1] & (\UART|receiver|rx_data_r [3] $ (!\UART|receiver|rx_data_r [4]))))

	.dataa(\UART|receiver|rx_data_r [3]),
	.datab(\UART|receiver|rx_data_r [0]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\CONVERT|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux3~3 .lut_mask = 16'h2100;
defparam \CONVERT|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \CONVERT|Mux3~4 (
// Equation(s):
// \CONVERT|Mux3~4_combout  = (\UART|receiver|rx_data_r [6] & (((\UART|receiver|rx_data_r [5]) # (!\UART|receiver|rx_data_r [2])) # (!\CONVERT|Mux3~3_combout )))

	.dataa(\CONVERT|Mux3~3_combout ),
	.datab(\UART|receiver|rx_data_r [2]),
	.datac(\UART|receiver|rx_data_r [5]),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\CONVERT|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux3~4 .lut_mask = 16'hF700;
defparam \CONVERT|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \CONVERT|Mux0~0 (
// Equation(s):
// \CONVERT|Mux0~0_combout  = (!\UART|receiver|rx_data_r [7] & !\CONVERT|Mux3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receiver|rx_data_r [7]),
	.datad(\CONVERT|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CONVERT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux0~0 .lut_mask = 16'h000F;
defparam \CONVERT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = (\state.RA~q  & (((\CONVERT|Mux3~2_combout  & !\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux0~0_combout )))

	.dataa(\CONVERT|Mux3~2_combout ),
	.datab(\state.RA~q ),
	.datac(\CONVERT|Mux0~0_combout ),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~0 .lut_mask = 16'h0C8C;
defparam \Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \REGA_BCD[0]~0 (
// Equation(s):
// \REGA_BCD[0]~0_combout  = (!\state.RB~q  & (!\UART|receiver|rx_int_i~q  & (\receive_c~q  & !\REG_M[2]~0_combout )))

	.dataa(\state.RB~q ),
	.datab(\UART|receiver|rx_int_i~q ),
	.datac(\receive_c~q ),
	.datad(\REG_M[2]~0_combout ),
	.cin(gnd),
	.combout(\REGA_BCD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BCD[0]~0 .lut_mask = 16'h0010;
defparam \REGA_BCD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \REGA_BCD[0]~1 (
// Equation(s):
// \REGA_BCD[0]~1_combout  = (\REGA_BCD[0]~0_combout  & (((!\Equal4~15_combout  & \Selector122~0_combout )) # (!\state.RA~q )))

	.dataa(\Equal4~15_combout ),
	.datab(\state.RA~q ),
	.datac(\REGA_BCD[0]~0_combout ),
	.datad(\Selector122~0_combout ),
	.cin(gnd),
	.combout(\REGA_BCD[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BCD[0]~1 .lut_mask = 16'h7030;
defparam \REGA_BCD[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \REGA_BCD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[0]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[0] .is_wysiwyg = "true";
defparam \REGA_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (\state.final~q ) # ((\is_receive_done~q  & ((\state.RB~q ) # (\state.RA~q ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\is_receive_done~q ),
	.datad(\state.final~q ),
	.cin(gnd),
	.combout(\Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = 16'hFFE0;
defparam \Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \Selector119~1 (
// Equation(s):
// \Selector119~1_combout  = (\Selector119~0_combout ) # ((\state.RB~q  & (\UART|receiver|rx_data_r [4] & \Equal5~0_combout )))

	.dataa(\state.RB~q ),
	.datab(\UART|receiver|rx_data_r [4]),
	.datac(\Equal5~0_combout ),
	.datad(\Selector119~0_combout ),
	.cin(gnd),
	.combout(\Selector119~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~1 .lut_mask = 16'hFF80;
defparam \Selector119~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas is_receive_done(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector119~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\is_receive_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam is_receive_done.is_wysiwyg = "true";
defparam is_receive_done.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \state_output.init~feeder (
// Equation(s):
// \state_output.init~feeder_combout  = \is_receive_done~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\is_receive_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_output.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_output.init~feeder .lut_mask = 16'hF0F0;
defparam \state_output.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \state_output.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_output.init~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_output.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_output.init .is_wysiwyg = "true";
defparam \state_output.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \CONVERT|Mux0~1 (
// Equation(s):
// \CONVERT|Mux0~1_combout  = (\UART|receiver|rx_data_r [1] & (\UART|receiver|rx_data_r [3] & ((\UART|receiver|rx_data_r [0]) # (!\UART|receiver|rx_data_r [2])))) # (!\UART|receiver|rx_data_r [1] & (\UART|receiver|rx_data_r [0] & (\UART|receiver|rx_data_r 
// [2])))

	.dataa(\UART|receiver|rx_data_r [0]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [2]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\CONVERT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux0~1 .lut_mask = 16'hAC20;
defparam \CONVERT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \CONVERT|Mux0~2 (
// Equation(s):
// \CONVERT|Mux0~2_combout  = ((\UART|receiver|rx_data_r [4] & (\UART|receiver|rx_data_r [3])) # (!\UART|receiver|rx_data_r [4] & ((!\CONVERT|Mux0~1_combout )))) # (!\UART|receiver|rx_data_r [5])

	.dataa(\UART|receiver|rx_data_r [3]),
	.datab(\UART|receiver|rx_data_r [4]),
	.datac(\CONVERT|Mux0~1_combout ),
	.datad(\UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\CONVERT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux0~2 .lut_mask = 16'h8BFF;
defparam \CONVERT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = (\state.RA~q  & (((\CONVERT|Mux0~2_combout  & !\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux0~0_combout )))

	.dataa(\CONVERT|Mux0~2_combout ),
	.datab(\state.RA~q ),
	.datac(\CONVERT|Mux0~0_combout ),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~0 .lut_mask = 16'h0C8C;
defparam \Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \REGA_BCD[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector91~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[3]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[3] .is_wysiwyg = "true";
defparam \REGA_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (REGA_BCD[3] & \state.RA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REGA_BCD[3]),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = 16'hF000;
defparam \Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \REGA_BCD[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[7]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[7] .is_wysiwyg = "true";
defparam \REGA_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\state.RA~q  & REGA_BCD[7])

	.dataa(gnd),
	.datab(\state.RA~q ),
	.datac(gnd),
	.datad(REGA_BCD[7]),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'hCC00;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \REGA_BCD[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[11]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[11] .is_wysiwyg = "true";
defparam \REGA_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (REGA_BCD[11] & \state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REGA_BCD[11]),
	.datad(\state.RB~q ),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'hF000;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \REGB_BCD[0]~0 (
// Equation(s):
// \REGB_BCD[0]~0_combout  = ((\Selector122~0_combout  & ((!\Equal5~0_combout ) # (!\UART|receiver|rx_data_r [4])))) # (!\state.RB~q )

	.dataa(\state.RB~q ),
	.datab(\UART|receiver|rx_data_r [4]),
	.datac(\Equal5~0_combout ),
	.datad(\Selector122~0_combout ),
	.cin(gnd),
	.combout(\REGB_BCD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BCD[0]~0 .lut_mask = 16'h7F55;
defparam \REGB_BCD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \REGB_BCD[0]~1 (
// Equation(s):
// \REGB_BCD[0]~1_combout  = (!\REG_M[2]~0_combout  & (!\state.RA~q  & (\REGB_BCD[0]~0_combout  & \PengisianRegister~0_combout )))

	.dataa(\REG_M[2]~0_combout ),
	.datab(\state.RA~q ),
	.datac(\REGB_BCD[0]~0_combout ),
	.datad(\PengisianRegister~0_combout ),
	.cin(gnd),
	.combout(\REGB_BCD[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BCD[0]~1 .lut_mask = 16'h1000;
defparam \REGB_BCD[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \REGB_BCD[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[15]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[15] .is_wysiwyg = "true";
defparam \REGB_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (\state.RA~q  & REGA_BCD[0])

	.dataa(gnd),
	.datab(\state.RA~q ),
	.datac(gnd),
	.datad(REGA_BCD[0]),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'hCC00;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \REGA_BCD[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[4]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[4] .is_wysiwyg = "true";
defparam \REGA_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = (REGA_BCD[4] & \state.RA~q )

	.dataa(REGA_BCD[4]),
	.datab(gnd),
	.datac(\state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~0 .lut_mask = 16'hA0A0;
defparam \Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \REGA_BCD[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[8]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[8] .is_wysiwyg = "true";
defparam \REGA_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (REGA_BCD[8] & \state.RB~q )

	.dataa(gnd),
	.datab(REGA_BCD[8]),
	.datac(gnd),
	.datad(\state.RB~q ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'hCC00;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \REGB_BCD[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[12]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[12] .is_wysiwyg = "true";
defparam \REGB_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \CONVERT|Mux2~0 (
// Equation(s):
// \CONVERT|Mux2~0_combout  = (\UART|receiver|rx_data_r [2] & ((\UART|receiver|rx_data_r [4] & ((!\UART|receiver|rx_data_r [3]))) # (!\UART|receiver|rx_data_r [4] & (\UART|receiver|rx_data_r [0])))) # (!\UART|receiver|rx_data_r [2] & 
// (((\UART|receiver|rx_data_r [4]))))

	.dataa(\UART|receiver|rx_data_r [0]),
	.datab(\UART|receiver|rx_data_r [2]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\CONVERT|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux2~0 .lut_mask = 16'h38F8;
defparam \CONVERT|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \CONVERT|Mux2~1 (
// Equation(s):
// \CONVERT|Mux2~1_combout  = (!\UART|receiver|rx_data_r [4] & (\UART|receiver|rx_data_r [3] & ((\UART|receiver|rx_data_r [0]) # (!\UART|receiver|rx_data_r [2]))))

	.dataa(\UART|receiver|rx_data_r [0]),
	.datab(\UART|receiver|rx_data_r [2]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\CONVERT|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux2~1 .lut_mask = 16'h0B00;
defparam \CONVERT|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \CONVERT|Mux2~2 (
// Equation(s):
// \CONVERT|Mux2~2_combout  = ((\UART|receiver|rx_data_r [1] & ((!\CONVERT|Mux2~1_combout ))) # (!\UART|receiver|rx_data_r [1] & (!\CONVERT|Mux2~0_combout ))) # (!\UART|receiver|rx_data_r [5])

	.dataa(\CONVERT|Mux2~0_combout ),
	.datab(\UART|receiver|rx_data_r [5]),
	.datac(\CONVERT|Mux2~1_combout ),
	.datad(\UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\CONVERT|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux2~2 .lut_mask = 16'h3F77;
defparam \CONVERT|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\state.RA~q  & (((\CONVERT|Mux2~2_combout  & !\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux0~0_combout )))

	.dataa(\CONVERT|Mux2~2_combout ),
	.datab(\state.RA~q ),
	.datac(\CONVERT|Mux0~0_combout ),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'h0C8C;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \REGA_BCD[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector93~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[1]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[1] .is_wysiwyg = "true";
defparam \REGA_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = (REGA_BCD[1] & \state.RA~q )

	.dataa(gnd),
	.datab(REGA_BCD[1]),
	.datac(gnd),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~0 .lut_mask = 16'hCC00;
defparam \Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \REGA_BCD[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[5]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[5] .is_wysiwyg = "true";
defparam \REGA_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (\state.RA~q  & REGA_BCD[5])

	.dataa(gnd),
	.datab(\state.RA~q ),
	.datac(gnd),
	.datad(REGA_BCD[5]),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'hCC00;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \REGA_BCD[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[9]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[9] .is_wysiwyg = "true";
defparam \REGA_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = (REGA_BCD[9] & \state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REGA_BCD[9]),
	.datad(\state.RB~q ),
	.cin(gnd),
	.combout(\Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~0 .lut_mask = 16'hF000;
defparam \Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \REGB_BCD[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[13]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[13] .is_wysiwyg = "true";
defparam \REGB_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \CONVERT|Mux1~0 (
// Equation(s):
// \CONVERT|Mux1~0_combout  = (\UART|receiver|rx_data_r [3] & (\UART|receiver|rx_data_r [4] $ (((!\UART|receiver|rx_data_r [2] & \UART|receiver|rx_data_r [1]))))) # (!\UART|receiver|rx_data_r [3] & ((\UART|receiver|rx_data_r [4]) # ((\UART|receiver|rx_data_r 
// [2] & \UART|receiver|rx_data_r [1]))))

	.dataa(\UART|receiver|rx_data_r [3]),
	.datab(\UART|receiver|rx_data_r [2]),
	.datac(\UART|receiver|rx_data_r [1]),
	.datad(\UART|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\CONVERT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux1~0 .lut_mask = 16'hDF60;
defparam \CONVERT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \CONVERT|Mux1~1 (
// Equation(s):
// \CONVERT|Mux1~1_combout  = (\UART|receiver|rx_data_r [5] & ((\UART|receiver|rx_data_r [2] & (\UART|receiver|rx_data_r [0] & !\CONVERT|Mux1~0_combout )) # (!\UART|receiver|rx_data_r [2] & ((\CONVERT|Mux1~0_combout )))))

	.dataa(\UART|receiver|rx_data_r [0]),
	.datab(\UART|receiver|rx_data_r [2]),
	.datac(\UART|receiver|rx_data_r [5]),
	.datad(\CONVERT|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CONVERT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux1~1 .lut_mask = 16'h3080;
defparam \CONVERT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \CONVERT|Mux1~2 (
// Equation(s):
// \CONVERT|Mux1~2_combout  = (\UART|receiver|rx_data_r [7]) # ((\CONVERT|Mux3~4_combout ) # ((!\CONVERT|Mux1~1_combout  & !\UART|receiver|rx_data_r [6])))

	.dataa(\CONVERT|Mux1~1_combout ),
	.datab(\UART|receiver|rx_data_r [6]),
	.datac(\UART|receiver|rx_data_r [7]),
	.datad(\CONVERT|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CONVERT|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux1~2 .lut_mask = 16'hFFF1;
defparam \CONVERT|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (\state.RA~q  & \CONVERT|Mux1~2_combout )

	.dataa(gnd),
	.datab(\state.RA~q ),
	.datac(gnd),
	.datad(\CONVERT|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'hCC00;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \REGA_BCD[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector92~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[2]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[2] .is_wysiwyg = "true";
defparam \REGA_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (REGA_BCD[2] & \state.RA~q )

	.dataa(REGA_BCD[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = 16'hAA00;
defparam \Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \REGA_BCD[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[6]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[6] .is_wysiwyg = "true";
defparam \REGA_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = (\state.RA~q  & REGA_BCD[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.RA~q ),
	.datad(REGA_BCD[6]),
	.cin(gnd),
	.combout(\Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~0 .lut_mask = 16'hF000;
defparam \Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \REGA_BCD[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[10]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[10] .is_wysiwyg = "true";
defparam \REGA_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (REGA_BCD[10] & \state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REGA_BCD[10]),
	.datad(\state.RB~q ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'hF000;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \REGB_BCD[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[14]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[14] .is_wysiwyg = "true";
defparam \REGB_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \Mult3|mult_core|romout[0][9]~4 (
// Equation(s):
// \Mult3|mult_core|romout[0][9]~4_combout  = (REGB_BCD[15]) # ((REGB_BCD[12]) # ((REGB_BCD[13]) # (REGB_BCD[14])))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][9]~4 .lut_mask = 16'hFFFE;
defparam \Mult3|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\state.RB~q  & REGA_BCD[5])

	.dataa(\state.RB~q ),
	.datab(gnd),
	.datac(REGA_BCD[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'hA0A0;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \REGB_BCD[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[9]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[9] .is_wysiwyg = "true";
defparam \REGB_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (REGA_BCD[6] & \state.RB~q )

	.dataa(gnd),
	.datab(REGA_BCD[6]),
	.datac(\state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'hC0C0;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \REGB_BCD[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[10]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[10] .is_wysiwyg = "true";
defparam \REGB_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (\state.RB~q  & REGA_BCD[4])

	.dataa(\state.RB~q ),
	.datab(gnd),
	.datac(REGA_BCD[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'hA0A0;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \REGB_BCD[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[8]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[8] .is_wysiwyg = "true";
defparam \REGB_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\state.RB~q  & REGA_BCD[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.RB~q ),
	.datad(REGA_BCD[7]),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'hF000;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \REGB_BCD[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector99~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[11]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[11] .is_wysiwyg = "true";
defparam \REGB_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \Mult2|mult_core|romout[0][9]~4 (
// Equation(s):
// \Mult2|mult_core|romout[0][9]~4_combout  = (REGB_BCD[10] & (REGB_BCD[9] & ((!REGB_BCD[11])))) # (!REGB_BCD[10] & (REGB_BCD[11] & ((!REGB_BCD[8]) # (!REGB_BCD[9]))))

	.dataa(REGB_BCD[9]),
	.datab(REGB_BCD[10]),
	.datac(REGB_BCD[8]),
	.datad(REGB_BCD[11]),
	.cin(gnd),
	.combout(\Mult2|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult2|mult_core|romout[0][9]~4 .lut_mask = 16'h1388;
defparam \Mult2|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \Mult2|mult_core|romout[0][8]~3 (
// Equation(s):
// \Mult2|mult_core|romout[0][8]~3_combout  = (REGB_BCD[9] & (REGB_BCD[11] $ (((!REGB_BCD[10] & REGB_BCD[8]))))) # (!REGB_BCD[9] & ((REGB_BCD[10] & ((REGB_BCD[8]) # (!REGB_BCD[11]))) # (!REGB_BCD[10] & ((REGB_BCD[11])))))

	.dataa(REGB_BCD[9]),
	.datab(REGB_BCD[10]),
	.datac(REGB_BCD[8]),
	.datad(REGB_BCD[11]),
	.cin(gnd),
	.combout(\Mult2|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult2|mult_core|romout[0][8]~3 .lut_mask = 16'hDB64;
defparam \Mult2|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\state.RB~q  & REGA_BCD[2])

	.dataa(\state.RB~q ),
	.datab(gnd),
	.datac(REGA_BCD[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hA0A0;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \REGB_BCD[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[6]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[6] .is_wysiwyg = "true";
defparam \REGB_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\state.RB~q  & REGA_BCD[3])

	.dataa(\state.RB~q ),
	.datab(gnd),
	.datac(REGA_BCD[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'hA0A0;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \REGB_BCD[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[7]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[7] .is_wysiwyg = "true";
defparam \REGB_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (\state.RB~q  & REGA_BCD[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.RB~q ),
	.datad(REGA_BCD[1]),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'hF000;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \REGB_BCD[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector105~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[5]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[5] .is_wysiwyg = "true";
defparam \REGB_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (\state.RB~q  & REGA_BCD[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.RB~q ),
	.datad(REGA_BCD[0]),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'hF000;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \REGB_BCD[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[4]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[4] .is_wysiwyg = "true";
defparam \REGB_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \Add4~3 (
// Equation(s):
// \Add4~3_combout  = (REGB_BCD[6] & ((REGB_BCD[7] & ((REGB_BCD[5]) # (REGB_BCD[4]))) # (!REGB_BCD[7] & (REGB_BCD[5] & REGB_BCD[4]))))

	.dataa(REGB_BCD[6]),
	.datab(REGB_BCD[7]),
	.datac(REGB_BCD[5]),
	.datad(REGB_BCD[4]),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~3 .lut_mask = 16'hA880;
defparam \Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (REGB_BCD[7] & ((REGB_BCD[5]) # ((REGB_BCD[6] & REGB_BCD[4])))) # (!REGB_BCD[7] & (REGB_BCD[6] & (REGB_BCD[5] & REGB_BCD[4])))

	.dataa(REGB_BCD[6]),
	.datab(REGB_BCD[7]),
	.datac(REGB_BCD[5]),
	.datad(REGB_BCD[4]),
	.cin(gnd),
	.combout(\Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'hE8C0;
defparam \Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_combout  = REGB_BCD[7] $ (REGB_BCD[5] $ (((REGB_BCD[6] & REGB_BCD[4]))))

	.dataa(REGB_BCD[6]),
	.datab(REGB_BCD[7]),
	.datac(REGB_BCD[5]),
	.datad(REGB_BCD[4]),
	.cin(gnd),
	.combout(\Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~1 .lut_mask = 16'h963C;
defparam \Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = REGB_BCD[6] $ (REGB_BCD[4])

	.dataa(REGB_BCD[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(REGB_BCD[4]),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = (\state.RB~q  & (((\CONVERT|Mux0~2_combout  & !\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux0~0_combout )))

	.dataa(\CONVERT|Mux0~2_combout ),
	.datab(\state.RB~q ),
	.datac(\CONVERT|Mux0~0_combout ),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = 16'h0C8C;
defparam \Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \REGB_BCD[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector107~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[3]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[3] .is_wysiwyg = "true";
defparam \REGB_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = (\state.RB~q  & \CONVERT|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.RB~q ),
	.datad(\CONVERT|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = 16'hF000;
defparam \Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \REGB_BCD[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector108~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[2]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[2] .is_wysiwyg = "true";
defparam \REGB_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (\state.RB~q  & (((\CONVERT|Mux2~2_combout  & !\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux0~0_combout )))

	.dataa(\CONVERT|Mux2~2_combout ),
	.datab(\state.RB~q ),
	.datac(\CONVERT|Mux0~0_combout ),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'h0C8C;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \REGB_BCD[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector109~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[1]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[1] .is_wysiwyg = "true";
defparam \REGB_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (REGB_BCD[1] & (REGB_BCD[4] $ (VCC))) # (!REGB_BCD[1] & (REGB_BCD[4] & VCC))
// \Add5~1  = CARRY((REGB_BCD[1] & REGB_BCD[4]))

	.dataa(REGB_BCD[1]),
	.datab(REGB_BCD[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6688;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (REGB_BCD[2] & ((REGB_BCD[5] & (\Add5~1  & VCC)) # (!REGB_BCD[5] & (!\Add5~1 )))) # (!REGB_BCD[2] & ((REGB_BCD[5] & (!\Add5~1 )) # (!REGB_BCD[5] & ((\Add5~1 ) # (GND)))))
// \Add5~3  = CARRY((REGB_BCD[2] & (!REGB_BCD[5] & !\Add5~1 )) # (!REGB_BCD[2] & ((!\Add5~1 ) # (!REGB_BCD[5]))))

	.dataa(REGB_BCD[2]),
	.datab(REGB_BCD[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h9617;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = ((\Add4~0_combout  $ (REGB_BCD[3] $ (!\Add5~3 )))) # (GND)
// \Add5~5  = CARRY((\Add4~0_combout  & ((REGB_BCD[3]) # (!\Add5~3 ))) # (!\Add4~0_combout  & (REGB_BCD[3] & !\Add5~3 )))

	.dataa(\Add4~0_combout ),
	.datab(REGB_BCD[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h698E;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (\Add4~1_combout  & (!\Add5~5 )) # (!\Add4~1_combout  & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!\Add4~1_combout ))

	.dataa(\Add4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h5A5F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (\Add5~7  & ((REGB_BCD[6] $ (\Add4~2_combout )))) # (!\Add5~7  & (REGB_BCD[6] $ (\Add4~2_combout  $ (VCC))))
// \Add5~9  = CARRY((!\Add5~7  & (REGB_BCD[6] $ (\Add4~2_combout ))))

	.dataa(REGB_BCD[6]),
	.datab(\Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h6906;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (\Add5~9  & (REGB_BCD[7] $ ((!\Add4~3_combout )))) # (!\Add5~9  & ((REGB_BCD[7] $ (\Add4~3_combout )) # (GND)))
// \Add5~11  = CARRY((REGB_BCD[7] $ (!\Add4~3_combout )) # (!\Add5~9 ))

	.dataa(REGB_BCD[7]),
	.datab(\Add4~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h969F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = \Add5~11  $ (((!REGB_BCD[7]) # (!\Add4~3_combout )))

	.dataa(gnd),
	.datab(\Add4~3_combout ),
	.datac(gnd),
	.datad(REGB_BCD[7]),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hC30F;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \Mult2|mult_core|romout[0][7]~2 (
// Equation(s):
// \Mult2|mult_core|romout[0][7]~2_combout  = REGB_BCD[10] $ (((REGB_BCD[9] & (!REGB_BCD[8])) # (!REGB_BCD[9] & (REGB_BCD[8] & REGB_BCD[11]))))

	.dataa(REGB_BCD[9]),
	.datab(REGB_BCD[10]),
	.datac(REGB_BCD[8]),
	.datad(REGB_BCD[11]),
	.cin(gnd),
	.combout(\Mult2|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult2|mult_core|romout[0][7]~2 .lut_mask = 16'h96C6;
defparam \Mult2|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \Mult2|mult_core|romout[0][6]~1 (
// Equation(s):
// \Mult2|mult_core|romout[0][6]~1_combout  = REGB_BCD[9] $ (((REGB_BCD[8] & !REGB_BCD[11])))

	.dataa(REGB_BCD[9]),
	.datab(REGB_BCD[8]),
	.datac(gnd),
	.datad(REGB_BCD[11]),
	.cin(gnd),
	.combout(\Mult2|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult2|mult_core|romout[0][6]~1 .lut_mask = 16'hAA66;
defparam \Mult2|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \Mult2|mult_core|romout[0][5]~0 (
// Equation(s):
// \Mult2|mult_core|romout[0][5]~0_combout  = REGB_BCD[8] $ (REGB_BCD[11])

	.dataa(gnd),
	.datab(REGB_BCD[8]),
	.datac(gnd),
	.datad(REGB_BCD[11]),
	.cin(gnd),
	.combout(\Mult2|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult2|mult_core|romout[0][5]~0 .lut_mask = 16'h33CC;
defparam \Mult2|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = (REGB_BCD[8] & (\Add5~2_combout  $ (VCC))) # (!REGB_BCD[8] & (\Add5~2_combout  & VCC))
// \Add6~1  = CARRY((REGB_BCD[8] & \Add5~2_combout ))

	.dataa(REGB_BCD[8]),
	.datab(\Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h6688;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (REGB_BCD[9] & ((\Add5~4_combout  & (\Add6~1  & VCC)) # (!\Add5~4_combout  & (!\Add6~1 )))) # (!REGB_BCD[9] & ((\Add5~4_combout  & (!\Add6~1 )) # (!\Add5~4_combout  & ((\Add6~1 ) # (GND)))))
// \Add6~3  = CARRY((REGB_BCD[9] & (!\Add5~4_combout  & !\Add6~1 )) # (!REGB_BCD[9] & ((!\Add6~1 ) # (!\Add5~4_combout ))))

	.dataa(REGB_BCD[9]),
	.datab(\Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h9617;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = ((\Add5~6_combout  $ (REGB_BCD[10] $ (!\Add6~3 )))) # (GND)
// \Add6~5  = CARRY((\Add5~6_combout  & ((REGB_BCD[10]) # (!\Add6~3 ))) # (!\Add5~6_combout  & (REGB_BCD[10] & !\Add6~3 )))

	.dataa(\Add5~6_combout ),
	.datab(REGB_BCD[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'h698E;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\Mult2|mult_core|romout[0][5]~0_combout  & ((\Add5~8_combout  & (\Add6~5  & VCC)) # (!\Add5~8_combout  & (!\Add6~5 )))) # (!\Mult2|mult_core|romout[0][5]~0_combout  & ((\Add5~8_combout  & (!\Add6~5 )) # (!\Add5~8_combout  & ((\Add6~5 ) 
// # (GND)))))
// \Add6~7  = CARRY((\Mult2|mult_core|romout[0][5]~0_combout  & (!\Add5~8_combout  & !\Add6~5 )) # (!\Mult2|mult_core|romout[0][5]~0_combout  & ((!\Add6~5 ) # (!\Add5~8_combout ))))

	.dataa(\Mult2|mult_core|romout[0][5]~0_combout ),
	.datab(\Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h9617;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = ((\Add5~10_combout  $ (\Mult2|mult_core|romout[0][6]~1_combout  $ (!\Add6~7 )))) # (GND)
// \Add6~9  = CARRY((\Add5~10_combout  & ((\Mult2|mult_core|romout[0][6]~1_combout ) # (!\Add6~7 ))) # (!\Add5~10_combout  & (\Mult2|mult_core|romout[0][6]~1_combout  & !\Add6~7 )))

	.dataa(\Add5~10_combout ),
	.datab(\Mult2|mult_core|romout[0][6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'h698E;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\Add5~12_combout  & ((\Mult2|mult_core|romout[0][7]~2_combout  & (\Add6~9  & VCC)) # (!\Mult2|mult_core|romout[0][7]~2_combout  & (!\Add6~9 )))) # (!\Add5~12_combout  & ((\Mult2|mult_core|romout[0][7]~2_combout  & (!\Add6~9 )) # 
// (!\Mult2|mult_core|romout[0][7]~2_combout  & ((\Add6~9 ) # (GND)))))
// \Add6~11  = CARRY((\Add5~12_combout  & (!\Mult2|mult_core|romout[0][7]~2_combout  & !\Add6~9 )) # (!\Add5~12_combout  & ((!\Add6~9 ) # (!\Mult2|mult_core|romout[0][7]~2_combout ))))

	.dataa(\Add5~12_combout ),
	.datab(\Mult2|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h9617;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (\Mult2|mult_core|romout[0][8]~3_combout  & (\Add6~11  $ (GND))) # (!\Mult2|mult_core|romout[0][8]~3_combout  & (!\Add6~11  & VCC))
// \Add6~13  = CARRY((\Mult2|mult_core|romout[0][8]~3_combout  & !\Add6~11 ))

	.dataa(gnd),
	.datab(\Mult2|mult_core|romout[0][8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'hC30C;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\Mult2|mult_core|romout[0][9]~4_combout  & (!\Add6~13 )) # (!\Mult2|mult_core|romout[0][9]~4_combout  & ((\Add6~13 ) # (GND)))
// \Add6~15  = CARRY((!\Add6~13 ) # (!\Mult2|mult_core|romout[0][9]~4_combout ))

	.dataa(\Mult2|mult_core|romout[0][9]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h5A5F;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \Mult3|mult_core|romout[0][8]~3 (
// Equation(s):
// \Mult3|mult_core|romout[0][8]~3_combout  = (REGB_BCD[15] & (!REGB_BCD[14] & ((!REGB_BCD[13]) # (!REGB_BCD[12])))) # (!REGB_BCD[15] & ((REGB_BCD[12]) # ((REGB_BCD[13]) # (REGB_BCD[14]))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][8]~3 .lut_mask = 16'h557E;
defparam \Mult3|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \Mult3|mult_core|romout[0][7]~2 (
// Equation(s):
// \Mult3|mult_core|romout[0][7]~2_combout  = (REGB_BCD[15] & ((REGB_BCD[14]) # ((REGB_BCD[12] & REGB_BCD[13])))) # (!REGB_BCD[15] & ((REGB_BCD[13] & ((!REGB_BCD[14]))) # (!REGB_BCD[13] & ((REGB_BCD[12]) # (REGB_BCD[14])))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][7]~2 .lut_mask = 16'hAFD4;
defparam \Mult3|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \Mult3|mult_core|romout[0][6]~1 (
// Equation(s):
// \Mult3|mult_core|romout[0][6]~1_combout  = REGB_BCD[15] $ (REGB_BCD[13] $ (((REGB_BCD[12] & !REGB_BCD[14]))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][6]~1 .lut_mask = 16'h5A96;
defparam \Mult3|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \Mult3|mult_core|romout[0][5]~0 (
// Equation(s):
// \Mult3|mult_core|romout[0][5]~0_combout  = REGB_BCD[14] $ (REGB_BCD[12])

	.dataa(gnd),
	.datab(REGB_BCD[14]),
	.datac(gnd),
	.datad(REGB_BCD[12]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][5]~0 .lut_mask = 16'h33CC;
defparam \Mult3|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (\Add6~2_combout  & (REGB_BCD[12] $ (VCC))) # (!\Add6~2_combout  & (REGB_BCD[12] & VCC))
// \Add7~1  = CARRY((\Add6~2_combout  & REGB_BCD[12]))

	.dataa(\Add6~2_combout ),
	.datab(REGB_BCD[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h6688;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (REGB_BCD[13] & ((\Add6~4_combout  & (\Add7~1  & VCC)) # (!\Add6~4_combout  & (!\Add7~1 )))) # (!REGB_BCD[13] & ((\Add6~4_combout  & (!\Add7~1 )) # (!\Add6~4_combout  & ((\Add7~1 ) # (GND)))))
// \Add7~3  = CARRY((REGB_BCD[13] & (!\Add6~4_combout  & !\Add7~1 )) # (!REGB_BCD[13] & ((!\Add7~1 ) # (!\Add6~4_combout ))))

	.dataa(REGB_BCD[13]),
	.datab(\Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h9617;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = ((\Mult3|mult_core|romout[0][5]~0_combout  $ (\Add6~6_combout  $ (!\Add7~3 )))) # (GND)
// \Add7~5  = CARRY((\Mult3|mult_core|romout[0][5]~0_combout  & ((\Add6~6_combout ) # (!\Add7~3 ))) # (!\Mult3|mult_core|romout[0][5]~0_combout  & (\Add6~6_combout  & !\Add7~3 )))

	.dataa(\Mult3|mult_core|romout[0][5]~0_combout ),
	.datab(\Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'h698E;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = (\Mult3|mult_core|romout[0][6]~1_combout  & ((\Add6~8_combout  & (\Add7~5  & VCC)) # (!\Add6~8_combout  & (!\Add7~5 )))) # (!\Mult3|mult_core|romout[0][6]~1_combout  & ((\Add6~8_combout  & (!\Add7~5 )) # (!\Add6~8_combout  & ((\Add7~5 ) 
// # (GND)))))
// \Add7~7  = CARRY((\Mult3|mult_core|romout[0][6]~1_combout  & (!\Add6~8_combout  & !\Add7~5 )) # (!\Mult3|mult_core|romout[0][6]~1_combout  & ((!\Add7~5 ) # (!\Add6~8_combout ))))

	.dataa(\Mult3|mult_core|romout[0][6]~1_combout ),
	.datab(\Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'h9617;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \Add7~8 (
// Equation(s):
// \Add7~8_combout  = ((\Mult3|mult_core|romout[0][7]~2_combout  $ (\Add6~10_combout  $ (!\Add7~7 )))) # (GND)
// \Add7~9  = CARRY((\Mult3|mult_core|romout[0][7]~2_combout  & ((\Add6~10_combout ) # (!\Add7~7 ))) # (!\Mult3|mult_core|romout[0][7]~2_combout  & (\Add6~10_combout  & !\Add7~7 )))

	.dataa(\Mult3|mult_core|romout[0][7]~2_combout ),
	.datab(\Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~7 ),
	.combout(\Add7~8_combout ),
	.cout(\Add7~9 ));
// synopsys translate_off
defparam \Add7~8 .lut_mask = 16'h698E;
defparam \Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \Add7~10 (
// Equation(s):
// \Add7~10_combout  = (\Add6~12_combout  & ((\Mult3|mult_core|romout[0][8]~3_combout  & (\Add7~9  & VCC)) # (!\Mult3|mult_core|romout[0][8]~3_combout  & (!\Add7~9 )))) # (!\Add6~12_combout  & ((\Mult3|mult_core|romout[0][8]~3_combout  & (!\Add7~9 )) # 
// (!\Mult3|mult_core|romout[0][8]~3_combout  & ((\Add7~9 ) # (GND)))))
// \Add7~11  = CARRY((\Add6~12_combout  & (!\Mult3|mult_core|romout[0][8]~3_combout  & !\Add7~9 )) # (!\Add6~12_combout  & ((!\Add7~9 ) # (!\Mult3|mult_core|romout[0][8]~3_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(\Mult3|mult_core|romout[0][8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~9 ),
	.combout(\Add7~10_combout ),
	.cout(\Add7~11 ));
// synopsys translate_off
defparam \Add7~10 .lut_mask = 16'h9617;
defparam \Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \Add7~12 (
// Equation(s):
// \Add7~12_combout  = ((\Mult3|mult_core|romout[0][9]~4_combout  $ (\Add6~14_combout  $ (!\Add7~11 )))) # (GND)
// \Add7~13  = CARRY((\Mult3|mult_core|romout[0][9]~4_combout  & ((\Add6~14_combout ) # (!\Add7~11 ))) # (!\Mult3|mult_core|romout[0][9]~4_combout  & (\Add6~14_combout  & !\Add7~11 )))

	.dataa(\Mult3|mult_core|romout[0][9]~4_combout ),
	.datab(\Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~11 ),
	.combout(\Add7~12_combout ),
	.cout(\Add7~13 ));
// synopsys translate_off
defparam \Add7~12 .lut_mask = 16'h698E;
defparam \Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \REG_B[9]~9 (
// Equation(s):
// \REG_B[9]~9_combout  = (\REG_B~14_combout  & (\REG_B[9]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~12_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_B[9]~reg0_q ),
	.datad(\Add7~12_combout ),
	.cin(gnd),
	.combout(\REG_B[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[9]~9 .lut_mask = 16'hF5A0;
defparam \REG_B[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \Selector69~2 (
// Equation(s):
// \Selector69~2_combout  = (\REG_B[9]~9_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[9]~9_combout ),
	.cin(gnd),
	.combout(\Selector69~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~2 .lut_mask = 16'hFE00;
defparam \Selector69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \REG_B[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[9]~9_combout ),
	.asdata(\Selector69~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[9]~reg0 .is_wysiwyg = "true";
defparam \REG_B[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = (\state_output.wait_mp~q  & !\Equal0~8_combout )

	.dataa(\state_output.wait_mp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~1 .lut_mask = 16'h00AA;
defparam \Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \state_output.final (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\is_receive_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_output.final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_output.final .is_wysiwyg = "true";
defparam \state_output.final .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\state_output.final~q ) # ((\state_output.wait_mp~q  & \Equal0~8_combout ))

	.dataa(\state_output.wait_mp~q ),
	.datab(gnd),
	.datac(\state_output.final~q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hFAF0;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\REG_B[9]~reg0_q  & ((\Selector49~1_combout ) # ((REG_B_TMP[9] & \Selector48~0_combout )))) # (!\REG_B[9]~reg0_q  & (((REG_B_TMP[9] & \Selector48~0_combout ))))

	.dataa(\REG_B[9]~reg0_q ),
	.datab(\Selector49~1_combout ),
	.datac(REG_B_TMP[9]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hF888;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \REG_B_TMP[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[9] .is_wysiwyg = "true";
defparam \REG_B_TMP[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \REG_B[8]~8 (
// Equation(s):
// \REG_B[8]~8_combout  = (\REG_B~14_combout  & (\REG_B[8]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~10_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_B[8]~reg0_q ),
	.datad(\Add7~10_combout ),
	.cin(gnd),
	.combout(\REG_B[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[8]~8 .lut_mask = 16'hF5A0;
defparam \REG_B[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \Selector70~2 (
// Equation(s):
// \Selector70~2_combout  = (\REG_B[8]~8_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[8]~8_combout ),
	.cin(gnd),
	.combout(\Selector70~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~2 .lut_mask = 16'hFE00;
defparam \Selector70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \REG_B[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[8]~8_combout ),
	.asdata(\Selector70~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[8]~reg0 .is_wysiwyg = "true";
defparam \REG_B[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\Selector48~0_combout  & ((REG_B_TMP[8]) # ((\Selector49~1_combout  & \REG_B[8]~reg0_q )))) # (!\Selector48~0_combout  & (\Selector49~1_combout  & ((\REG_B[8]~reg0_q ))))

	.dataa(\Selector48~0_combout ),
	.datab(\Selector49~1_combout ),
	.datac(REG_B_TMP[8]),
	.datad(\REG_B[8]~reg0_q ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hECA0;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \REG_B_TMP[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[8] .is_wysiwyg = "true";
defparam \REG_B_TMP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (REG_B_TMP[9] & (\REG_B[9]~reg0_q  & (REG_B_TMP[8] $ (!\REG_B[8]~reg0_q )))) # (!REG_B_TMP[9] & (!\REG_B[9]~reg0_q  & (REG_B_TMP[8] $ (!\REG_B[8]~reg0_q ))))

	.dataa(REG_B_TMP[9]),
	.datab(REG_B_TMP[8]),
	.datac(\REG_B[9]~reg0_q ),
	.datad(\REG_B[8]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8421;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \Mult3|mult_core|romout[0][11]~6 (
// Equation(s):
// \Mult3|mult_core|romout[0][11]~6_combout  = (REGB_BCD[12] & (((REGB_BCD[13])))) # (!REGB_BCD[12] & (!REGB_BCD[13] & ((REGB_BCD[15]) # (REGB_BCD[14]))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][11]~6 .lut_mask = 16'hC3C2;
defparam \Mult3|mult_core|romout[0][11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \Mult3|mult_core|romout[0][10]~5 (
// Equation(s):
// \Mult3|mult_core|romout[0][10]~5_combout  = (!REGB_BCD[12] & ((REGB_BCD[15]) # ((REGB_BCD[13]) # (REGB_BCD[14]))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][10]~5 .lut_mask = 16'h3332;
defparam \Mult3|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \Mult2|mult_core|romout[0][10]~5 (
// Equation(s):
// \Mult2|mult_core|romout[0][10]~5_combout  = (REGB_BCD[11] & ((REGB_BCD[10]) # ((REGB_BCD[9] & REGB_BCD[8]))))

	.dataa(REGB_BCD[9]),
	.datab(REGB_BCD[8]),
	.datac(REGB_BCD[11]),
	.datad(REGB_BCD[10]),
	.cin(gnd),
	.combout(\Mult2|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult2|mult_core|romout[0][10]~5 .lut_mask = 16'hF080;
defparam \Mult2|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = \Add6~15  $ (!\Mult2|mult_core|romout[0][10]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult2|mult_core|romout[0][10]~5_combout ),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'hF00F;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \Add7~14 (
// Equation(s):
// \Add7~14_combout  = (\Mult3|mult_core|romout[0][10]~5_combout  & ((\Add6~16_combout  & (\Add7~13  & VCC)) # (!\Add6~16_combout  & (!\Add7~13 )))) # (!\Mult3|mult_core|romout[0][10]~5_combout  & ((\Add6~16_combout  & (!\Add7~13 )) # (!\Add6~16_combout  & 
// ((\Add7~13 ) # (GND)))))
// \Add7~15  = CARRY((\Mult3|mult_core|romout[0][10]~5_combout  & (!\Add6~16_combout  & !\Add7~13 )) # (!\Mult3|mult_core|romout[0][10]~5_combout  & ((!\Add7~13 ) # (!\Add6~16_combout ))))

	.dataa(\Mult3|mult_core|romout[0][10]~5_combout ),
	.datab(\Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~13 ),
	.combout(\Add7~14_combout ),
	.cout(\Add7~15 ));
// synopsys translate_off
defparam \Add7~14 .lut_mask = 16'h9617;
defparam \Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \Add7~16 (
// Equation(s):
// \Add7~16_combout  = (\Mult3|mult_core|romout[0][11]~6_combout  & (\Add7~15  $ (GND))) # (!\Mult3|mult_core|romout[0][11]~6_combout  & (!\Add7~15  & VCC))
// \Add7~17  = CARRY((\Mult3|mult_core|romout[0][11]~6_combout  & !\Add7~15 ))

	.dataa(\Mult3|mult_core|romout[0][11]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~15 ),
	.combout(\Add7~16_combout ),
	.cout(\Add7~17 ));
// synopsys translate_off
defparam \Add7~16 .lut_mask = 16'hA50A;
defparam \Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \REG_B[11]~11 (
// Equation(s):
// \REG_B[11]~11_combout  = (\REG_B~14_combout  & (\REG_B[11]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~16_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[11]~reg0_q ),
	.datad(\Add7~16_combout ),
	.cin(gnd),
	.combout(\REG_B[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[11]~11 .lut_mask = 16'hF3C0;
defparam \REG_B[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \Selector64~2 (
// Equation(s):
// \Selector64~2_combout  = (\state.RB~q ) # ((\REG_M[2]~0_combout ) # (\state.RA~q ))

	.dataa(\state.RB~q ),
	.datab(gnd),
	.datac(\REG_M[2]~0_combout ),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~2 .lut_mask = 16'hFFFA;
defparam \Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\Selector64~2_combout  & ((\REG_B~14_combout  & (\REG_B[11]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~16_combout )))))

	.dataa(\REG_B[11]~reg0_q ),
	.datab(\REG_B~14_combout ),
	.datac(\Selector64~2_combout ),
	.datad(\Add7~16_combout ),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hB080;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \REG_B[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[11]~11_combout ),
	.asdata(\Selector67~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[11]~reg0 .is_wysiwyg = "true";
defparam \REG_B[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\Selector49~1_combout  & ((\REG_B[11]~reg0_q ) # ((REG_B_TMP[11] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[11] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[11]~reg0_q ),
	.datac(REG_B_TMP[11]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hF888;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \REG_B_TMP[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[11] .is_wysiwyg = "true";
defparam \REG_B_TMP[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \REG_B[10]~10 (
// Equation(s):
// \REG_B[10]~10_combout  = (\REG_B~14_combout  & (\REG_B[10]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~14_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[10]~reg0_q ),
	.datad(\Add7~14_combout ),
	.cin(gnd),
	.combout(\REG_B[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[10]~10 .lut_mask = 16'hF3C0;
defparam \REG_B[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \Selector68~2 (
// Equation(s):
// \Selector68~2_combout  = (\REG_B[10]~10_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[10]~10_combout ),
	.cin(gnd),
	.combout(\Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~2 .lut_mask = 16'hFE00;
defparam \Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \REG_B[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[10]~10_combout ),
	.asdata(\Selector68~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[10]~reg0 .is_wysiwyg = "true";
defparam \REG_B[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\Selector48~0_combout  & ((REG_B_TMP[10]) # ((\Selector49~1_combout  & \REG_B[10]~reg0_q )))) # (!\Selector48~0_combout  & (\Selector49~1_combout  & ((\REG_B[10]~reg0_q ))))

	.dataa(\Selector48~0_combout ),
	.datab(\Selector49~1_combout ),
	.datac(REG_B_TMP[10]),
	.datad(\REG_B[10]~reg0_q ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hECA0;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \REG_B_TMP[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[10] .is_wysiwyg = "true";
defparam \REG_B_TMP[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (REG_B_TMP[11] & (\REG_B[11]~reg0_q  & (REG_B_TMP[10] $ (!\REG_B[10]~reg0_q )))) # (!REG_B_TMP[11] & (!\REG_B[11]~reg0_q  & (REG_B_TMP[10] $ (!\REG_B[10]~reg0_q ))))

	.dataa(REG_B_TMP[11]),
	.datab(REG_B_TMP[10]),
	.datac(\REG_B[11]~reg0_q ),
	.datad(\REG_B[10]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8421;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \Mult3|mult_core|romout[0][13]~8 (
// Equation(s):
// \Mult3|mult_core|romout[0][13]~8_combout  = (REGB_BCD[15] & ((REGB_BCD[14]) # ((REGB_BCD[13]) # (REGB_BCD[12]))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[14]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[12]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][13]~8 .lut_mask = 16'hAAA8;
defparam \Mult3|mult_core|romout[0][13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \Mult3|mult_core|romout[0][12]~7 (
// Equation(s):
// \Mult3|mult_core|romout[0][12]~7_combout  = (REGB_BCD[12] & (((REGB_BCD[14])))) # (!REGB_BCD[12] & ((REGB_BCD[13] & ((REGB_BCD[14]))) # (!REGB_BCD[13] & (REGB_BCD[15] & !REGB_BCD[14]))))

	.dataa(REGB_BCD[15]),
	.datab(REGB_BCD[12]),
	.datac(REGB_BCD[13]),
	.datad(REGB_BCD[14]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][12]~7 .lut_mask = 16'hFC02;
defparam \Mult3|mult_core|romout[0][12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \Add7~18 (
// Equation(s):
// \Add7~18_combout  = (\Mult3|mult_core|romout[0][12]~7_combout  & (!\Add7~17 )) # (!\Mult3|mult_core|romout[0][12]~7_combout  & ((\Add7~17 ) # (GND)))
// \Add7~19  = CARRY((!\Add7~17 ) # (!\Mult3|mult_core|romout[0][12]~7_combout ))

	.dataa(\Mult3|mult_core|romout[0][12]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~17 ),
	.combout(\Add7~18_combout ),
	.cout(\Add7~19 ));
// synopsys translate_off
defparam \Add7~18 .lut_mask = 16'h5A5F;
defparam \Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \Add7~20 (
// Equation(s):
// \Add7~20_combout  = \Add7~19  $ (!\Mult3|mult_core|romout[0][13]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult3|mult_core|romout[0][13]~8_combout ),
	.cin(\Add7~19 ),
	.combout(\Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~20 .lut_mask = 16'hF00F;
defparam \Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (\PengisianRegister~1_combout  & ((\state.RB~q ) # ((\Selector64~2_combout  & \isB_negative~q )))) # (!\PengisianRegister~1_combout  & (\Selector64~2_combout  & (\isB_negative~q )))

	.dataa(\PengisianRegister~1_combout ),
	.datab(\Selector64~2_combout ),
	.datac(\isB_negative~q ),
	.datad(\state.RB~q ),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'hEAC0;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas isB_negative(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isB_negative~q ),
	.prn(vcc));
// synopsys translate_off
defparam isB_negative.is_wysiwyg = "true";
defparam isB_negative.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \REG_B[13]~15 (
// Equation(s):
// \REG_B[13]~15_combout  = (\REG_B~14_combout  & ((\REG_B[13]~reg0_q ))) # (!\REG_B~14_combout  & (\isB_negative~q ))

	.dataa(gnd),
	.datab(\isB_negative~q ),
	.datac(\REG_B~14_combout ),
	.datad(\REG_B[13]~reg0_q ),
	.cin(gnd),
	.combout(\REG_B[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[13]~15 .lut_mask = 16'hFC0C;
defparam \REG_B[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \REG_B[13]~13 (
// Equation(s):
// \REG_B[13]~13_combout  = (\REG_B~14_combout  & (((\REG_B[13]~15_combout )))) # (!\REG_B~14_combout  & ((\state_output.final~q  & ((\REG_B[13]~15_combout ))) # (!\state_output.final~q  & (\Add7~20_combout ))))

	.dataa(\REG_B~14_combout ),
	.datab(\state_output.final~q ),
	.datac(\Add7~20_combout ),
	.datad(\REG_B[13]~15_combout ),
	.cin(gnd),
	.combout(\REG_B[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[13]~13 .lut_mask = 16'hFE10;
defparam \REG_B[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \REG_B[13]~reg0feeder (
// Equation(s):
// \REG_B[13]~reg0feeder_combout  = \REG_B[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_B[13]~13_combout ),
	.cin(gnd),
	.combout(\REG_B[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \REG_B[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \Selector65~2 (
// Equation(s):
// \Selector65~2_combout  = (\REG_B[13]~13_combout  & ((\state.RA~q ) # ((\REG_M[2]~0_combout ) # (\state.RB~q ))))

	.dataa(\state.RA~q ),
	.datab(\REG_M[2]~0_combout ),
	.datac(\state.RB~q ),
	.datad(\REG_B[13]~13_combout ),
	.cin(gnd),
	.combout(\Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~2 .lut_mask = 16'hFE00;
defparam \Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \REG_B[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[13]~reg0feeder_combout ),
	.asdata(\Selector65~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[13]~reg0 .is_wysiwyg = "true";
defparam \REG_B[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \REG_B[12]~12 (
// Equation(s):
// \REG_B[12]~12_combout  = (\REG_B~14_combout  & (\REG_B[12]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~18_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[12]~reg0_q ),
	.datad(\Add7~18_combout ),
	.cin(gnd),
	.combout(\REG_B[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[12]~12 .lut_mask = 16'hF3C0;
defparam \REG_B[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\Selector64~2_combout  & ((\REG_B~14_combout  & (\REG_B[12]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~18_combout )))))

	.dataa(\REG_B[12]~reg0_q ),
	.datab(\REG_B~14_combout ),
	.datac(\Selector64~2_combout ),
	.datad(\Add7~18_combout ),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hB080;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \REG_B[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[12]~12_combout ),
	.asdata(\Selector66~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[12]~reg0 .is_wysiwyg = "true";
defparam \REG_B[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\REG_B[12]~reg0_q  & ((\Selector49~1_combout ) # ((REG_B_TMP[12] & \Selector48~0_combout )))) # (!\REG_B[12]~reg0_q  & (((REG_B_TMP[12] & \Selector48~0_combout ))))

	.dataa(\REG_B[12]~reg0_q ),
	.datab(\Selector49~1_combout ),
	.datac(REG_B_TMP[12]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hF888;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \REG_B_TMP[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[12] .is_wysiwyg = "true";
defparam \REG_B_TMP[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\REG_B[13]~reg0_q  & ((\Selector49~1_combout ) # ((REG_B_TMP[13] & \Selector48~0_combout )))) # (!\REG_B[13]~reg0_q  & (((REG_B_TMP[13] & \Selector48~0_combout ))))

	.dataa(\REG_B[13]~reg0_q ),
	.datab(\Selector49~1_combout ),
	.datac(REG_B_TMP[13]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hF888;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \REG_B_TMP[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[13] .is_wysiwyg = "true";
defparam \REG_B_TMP[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\REG_B[13]~reg0_q  & (REG_B_TMP[13] & (REG_B_TMP[12] $ (!\REG_B[12]~reg0_q )))) # (!\REG_B[13]~reg0_q  & (!REG_B_TMP[13] & (REG_B_TMP[12] $ (!\REG_B[12]~reg0_q ))))

	.dataa(\REG_B[13]~reg0_q ),
	.datab(REG_B_TMP[12]),
	.datac(\REG_B[12]~reg0_q ),
	.datad(REG_B_TMP[13]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8241;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \REG_B[7]~7 (
// Equation(s):
// \REG_B[7]~7_combout  = (\REG_B~14_combout  & (\REG_B[7]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~8_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[7]~reg0_q ),
	.datad(\Add7~8_combout ),
	.cin(gnd),
	.combout(\REG_B[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[7]~7 .lut_mask = 16'hF3C0;
defparam \REG_B[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \Selector71~2 (
// Equation(s):
// \Selector71~2_combout  = (\REG_B[7]~7_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[7]~7_combout ),
	.cin(gnd),
	.combout(\Selector71~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~2 .lut_mask = 16'hFE00;
defparam \Selector71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \REG_B[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[7]~7_combout ),
	.asdata(\Selector71~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[7]~reg0 .is_wysiwyg = "true";
defparam \REG_B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\Selector49~1_combout  & ((\REG_B[7]~reg0_q ) # ((REG_B_TMP[7] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[7] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[7]~reg0_q ),
	.datac(REG_B_TMP[7]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hF888;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \REG_B_TMP[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[7] .is_wysiwyg = "true";
defparam \REG_B_TMP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \REG_B[6]~6 (
// Equation(s):
// \REG_B[6]~6_combout  = (\REG_B~14_combout  & (\REG_B[6]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~6_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[6]~reg0_q ),
	.datad(\Add7~6_combout ),
	.cin(gnd),
	.combout(\REG_B[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[6]~6 .lut_mask = 16'hF3C0;
defparam \REG_B[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \Selector72~2 (
// Equation(s):
// \Selector72~2_combout  = (\REG_B[6]~6_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[6]~6_combout ),
	.cin(gnd),
	.combout(\Selector72~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~2 .lut_mask = 16'hFE00;
defparam \Selector72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \REG_B[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[6]~6_combout ),
	.asdata(\Selector72~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[6]~reg0 .is_wysiwyg = "true";
defparam \REG_B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\Selector49~1_combout  & ((\REG_B[6]~reg0_q ) # ((REG_B_TMP[6] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[6] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[6]~reg0_q ),
	.datac(REG_B_TMP[6]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hF888;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \REG_B_TMP[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[6] .is_wysiwyg = "true";
defparam \REG_B_TMP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (REG_B_TMP[7] & (\REG_B[7]~reg0_q  & (REG_B_TMP[6] $ (!\REG_B[6]~reg0_q )))) # (!REG_B_TMP[7] & (!\REG_B[7]~reg0_q  & (REG_B_TMP[6] $ (!\REG_B[6]~reg0_q ))))

	.dataa(REG_B_TMP[7]),
	.datab(REG_B_TMP[6]),
	.datac(\REG_B[7]~reg0_q ),
	.datad(\REG_B[6]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8421;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \REG_B[3]~3 (
// Equation(s):
// \REG_B[3]~3_combout  = (\REG_B~14_combout  & (\REG_B[3]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~0_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[3]~reg0_q ),
	.datad(\Add7~0_combout ),
	.cin(gnd),
	.combout(\REG_B[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[3]~3 .lut_mask = 16'hF3C0;
defparam \REG_B[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \Selector75~2 (
// Equation(s):
// \Selector75~2_combout  = (\REG_B[3]~3_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[3]~3_combout ),
	.cin(gnd),
	.combout(\Selector75~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector75~2 .lut_mask = 16'hFE00;
defparam \Selector75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \REG_B[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[3]~3_combout ),
	.asdata(\Selector75~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[3]~reg0 .is_wysiwyg = "true";
defparam \REG_B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\Selector49~1_combout  & ((\REG_B[3]~reg0_q ) # ((REG_B_TMP[3] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[3] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[3]~reg0_q ),
	.datac(REG_B_TMP[3]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hF888;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \REG_B_TMP[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[3] .is_wysiwyg = "true";
defparam \REG_B_TMP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \REG_B[2]~2 (
// Equation(s):
// \REG_B[2]~2_combout  = (\REG_B~14_combout  & (\REG_B[2]~reg0_q )) # (!\REG_B~14_combout  & ((\Add6~0_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[2]~reg0_q ),
	.datad(\Add6~0_combout ),
	.cin(gnd),
	.combout(\REG_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[2]~2 .lut_mask = 16'hF3C0;
defparam \REG_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \Selector76~2 (
// Equation(s):
// \Selector76~2_combout  = (\REG_B[2]~2_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[2]~2_combout ),
	.cin(gnd),
	.combout(\Selector76~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector76~2 .lut_mask = 16'hFE00;
defparam \Selector76~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \REG_B[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[2]~2_combout ),
	.asdata(\Selector76~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[2]~reg0 .is_wysiwyg = "true";
defparam \REG_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\Selector49~1_combout  & ((\REG_B[2]~reg0_q ) # ((REG_B_TMP[2] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[2] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[2]~reg0_q ),
	.datac(REG_B_TMP[2]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hF888;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \REG_B_TMP[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[2] .is_wysiwyg = "true";
defparam \REG_B_TMP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (REG_B_TMP[3] & (\REG_B[3]~reg0_q  & (REG_B_TMP[2] $ (!\REG_B[2]~reg0_q )))) # (!REG_B_TMP[3] & (!\REG_B[3]~reg0_q  & (REG_B_TMP[2] $ (!\REG_B[2]~reg0_q ))))

	.dataa(REG_B_TMP[3]),
	.datab(REG_B_TMP[2]),
	.datac(\REG_B[3]~reg0_q ),
	.datad(\REG_B[2]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8421;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \REG_B[4]~4 (
// Equation(s):
// \REG_B[4]~4_combout  = (\REG_B~14_combout  & (\REG_B[4]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~2_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[4]~reg0_q ),
	.datad(\Add7~2_combout ),
	.cin(gnd),
	.combout(\REG_B[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[4]~4 .lut_mask = 16'hF3C0;
defparam \REG_B[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \Selector74~2 (
// Equation(s):
// \Selector74~2_combout  = (\REG_B[4]~4_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[4]~4_combout ),
	.cin(gnd),
	.combout(\Selector74~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector74~2 .lut_mask = 16'hFE00;
defparam \Selector74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \REG_B[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[4]~4_combout ),
	.asdata(\Selector74~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[4]~reg0 .is_wysiwyg = "true";
defparam \REG_B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\Selector49~1_combout  & ((\REG_B[4]~reg0_q ) # ((REG_B_TMP[4] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[4] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[4]~reg0_q ),
	.datac(REG_B_TMP[4]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hF888;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \REG_B_TMP[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[4] .is_wysiwyg = "true";
defparam \REG_B_TMP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \REG_B[5]~5 (
// Equation(s):
// \REG_B[5]~5_combout  = (\REG_B~14_combout  & (\REG_B[5]~reg0_q )) # (!\REG_B~14_combout  & ((\Add7~4_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_B[5]~reg0_q ),
	.datad(\Add7~4_combout ),
	.cin(gnd),
	.combout(\REG_B[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[5]~5 .lut_mask = 16'hF3C0;
defparam \REG_B[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \Selector73~2 (
// Equation(s):
// \Selector73~2_combout  = (\REG_B[5]~5_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[5]~5_combout ),
	.cin(gnd),
	.combout(\Selector73~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~2 .lut_mask = 16'hFE00;
defparam \Selector73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \REG_B[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[5]~5_combout ),
	.asdata(\Selector73~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[5]~reg0 .is_wysiwyg = "true";
defparam \REG_B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\Selector49~1_combout  & ((\REG_B[5]~reg0_q ) # ((REG_B_TMP[5] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[5] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[5]~reg0_q ),
	.datac(REG_B_TMP[5]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hF888;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \REG_B_TMP[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[5] .is_wysiwyg = "true";
defparam \REG_B_TMP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (REG_B_TMP[4] & (\REG_B[4]~reg0_q  & (REG_B_TMP[5] $ (!\REG_B[5]~reg0_q )))) # (!REG_B_TMP[4] & (!\REG_B[4]~reg0_q  & (REG_B_TMP[5] $ (!\REG_B[5]~reg0_q ))))

	.dataa(REG_B_TMP[4]),
	.datab(REG_B_TMP[5]),
	.datac(\REG_B[5]~reg0_q ),
	.datad(\REG_B[4]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8241;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \REG_B[1]~1 (
// Equation(s):
// \REG_B[1]~1_combout  = (\REG_B~14_combout  & (\REG_B[1]~reg0_q )) # (!\REG_B~14_combout  & ((\Add5~0_combout )))

	.dataa(gnd),
	.datab(\REG_B[1]~reg0_q ),
	.datac(\REG_B~14_combout ),
	.datad(\Add5~0_combout ),
	.cin(gnd),
	.combout(\REG_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[1]~1 .lut_mask = 16'hCFC0;
defparam \REG_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \REG_B[1]~reg0feeder (
// Equation(s):
// \REG_B[1]~reg0feeder_combout  = \REG_B[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_B[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_B[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \REG_B[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \Selector77~2 (
// Equation(s):
// \Selector77~2_combout  = (\REG_B[1]~1_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[1]~1_combout ),
	.cin(gnd),
	.combout(\Selector77~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector77~2 .lut_mask = 16'hFE00;
defparam \Selector77~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \REG_B[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[1]~reg0feeder_combout ),
	.asdata(\Selector77~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[1]~reg0 .is_wysiwyg = "true";
defparam \REG_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\Selector49~1_combout  & ((\REG_B[1]~reg0_q ) # ((REG_B_TMP[1] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[1] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[1]~reg0_q ),
	.datac(REG_B_TMP[1]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hF888;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \REG_B_TMP[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[1] .is_wysiwyg = "true";
defparam \REG_B_TMP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (\state.RB~q  & (((\CONVERT|Mux3~2_combout  & !\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux0~0_combout )))

	.dataa(\CONVERT|Mux3~2_combout ),
	.datab(\state.RB~q ),
	.datac(\CONVERT|Mux0~0_combout ),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = 16'h0C8C;
defparam \Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \REGB_BCD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGB_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGB_BCD[0]),
	.prn(vcc));
// synopsys translate_off
defparam \REGB_BCD[0] .is_wysiwyg = "true";
defparam \REGB_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \REG_B[0]~0 (
// Equation(s):
// \REG_B[0]~0_combout  = (\REG_B~14_combout  & (\REG_B[0]~reg0_q )) # (!\REG_B~14_combout  & ((REGB_BCD[0])))

	.dataa(\REG_B[0]~reg0_q ),
	.datab(REGB_BCD[0]),
	.datac(\REG_B~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[0]~0 .lut_mask = 16'hACAC;
defparam \REG_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \REG_B[0]~reg0feeder (
// Equation(s):
// \REG_B[0]~reg0feeder_combout  = \REG_B[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_B[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_B[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \REG_B[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \Selector78~2 (
// Equation(s):
// \Selector78~2_combout  = (\REG_B[0]~0_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_B[0]~0_combout ),
	.cin(gnd),
	.combout(\Selector78~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector78~2 .lut_mask = 16'hFE00;
defparam \Selector78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \REG_B[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_B[0]~reg0feeder_combout ),
	.asdata(\Selector78~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B[0]~reg0 .is_wysiwyg = "true";
defparam \REG_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = (\Selector49~1_combout  & ((\REG_B[0]~reg0_q ) # ((REG_B_TMP[0] & \Selector48~0_combout )))) # (!\Selector49~1_combout  & (((REG_B_TMP[0] & \Selector48~0_combout ))))

	.dataa(\Selector49~1_combout ),
	.datab(\REG_B[0]~reg0_q ),
	.datac(REG_B_TMP[0]),
	.datad(\Selector48~0_combout ),
	.cin(gnd),
	.combout(\Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~1 .lut_mask = 16'hF888;
defparam \Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \REG_B_TMP[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector48~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_B_TMP[0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_B_TMP[0] .is_wysiwyg = "true";
defparam \REG_B_TMP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (REG_B_TMP[1] & (\REG_B[1]~reg0_q  & (REG_B_TMP[0] $ (!\REG_B[0]~reg0_q )))) # (!REG_B_TMP[1] & (!\REG_B[1]~reg0_q  & (REG_B_TMP[0] $ (!\REG_B[0]~reg0_q ))))

	.dataa(REG_B_TMP[1]),
	.datab(\REG_B[1]~reg0_q ),
	.datac(REG_B_TMP[0]),
	.datad(\REG_B[0]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h9009;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~1_combout  & (\Equal0~2_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~5_combout  & (\Equal0~6_combout  & (\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ((\state_output.wait_mp~q  & !\Equal0~8_combout )) # (!\state_output.init~q )

	.dataa(gnd),
	.datab(\state_output.init~q ),
	.datac(\state_output.wait_mp~q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'h33F3;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \state_output.wait_mp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\is_receive_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_output.wait_mp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_output.wait_mp .is_wysiwyg = "true";
defparam \state_output.wait_mp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \REG_B~14 (
// Equation(s):
// \REG_B~14_combout  = ((\state_output.wait_mp~q  & \Equal0~8_combout )) # (!\is_receive_done~q )

	.dataa(\state_output.wait_mp~q ),
	.datab(gnd),
	.datac(\is_receive_done~q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\REG_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_B~14 .lut_mask = 16'hAF0F;
defparam \REG_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \REG_A[0]~0 (
// Equation(s):
// \REG_A[0]~0_combout  = (\REG_B~14_combout  & ((\REG_A[0]~reg0_q ))) # (!\REG_B~14_combout  & (REGA_BCD[0]))

	.dataa(REGA_BCD[0]),
	.datab(gnd),
	.datac(\REG_A[0]~reg0_q ),
	.datad(\REG_B~14_combout ),
	.cin(gnd),
	.combout(\REG_A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[0]~0 .lut_mask = 16'hF0AA;
defparam \REG_A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \Selector64~3 (
// Equation(s):
// \Selector64~3_combout  = (\REG_A[0]~0_combout  & ((\state.RA~q ) # ((\REG_M[2]~0_combout ) # (\state.RB~q ))))

	.dataa(\state.RA~q ),
	.datab(\REG_M[2]~0_combout ),
	.datac(\state.RB~q ),
	.datad(\REG_A[0]~0_combout ),
	.cin(gnd),
	.combout(\Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~3 .lut_mask = 16'hFE00;
defparam \Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \REG_A[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[0]~0_combout ),
	.asdata(\Selector64~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[0]~reg0 .is_wysiwyg = "true";
defparam \REG_A[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (REGA_BCD[1] & (REGA_BCD[4] $ (VCC))) # (!REGA_BCD[1] & (REGA_BCD[4] & VCC))
// \Add1~1  = CARRY((REGA_BCD[1] & REGA_BCD[4]))

	.dataa(REGA_BCD[1]),
	.datab(REGA_BCD[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \REG_A[1]~1 (
// Equation(s):
// \REG_A[1]~1_combout  = (\REG_B~14_combout  & ((\REG_A[1]~reg0_q ))) # (!\REG_B~14_combout  & (\Add1~0_combout ))

	.dataa(\Add1~0_combout ),
	.datab(gnd),
	.datac(\REG_A[1]~reg0_q ),
	.datad(\REG_B~14_combout ),
	.cin(gnd),
	.combout(\REG_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[1]~1 .lut_mask = 16'hF0AA;
defparam \REG_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \Selector63~2 (
// Equation(s):
// \Selector63~2_combout  = (\REG_A[1]~1_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_A[1]~1_combout ),
	.datad(\REG_M[2]~0_combout ),
	.cin(gnd),
	.combout(\Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~2 .lut_mask = 16'hF0E0;
defparam \Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \REG_A[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[1]~1_combout ),
	.asdata(\Selector63~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[1]~reg0 .is_wysiwyg = "true";
defparam \REG_A[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (REGA_BCD[2] & ((REGA_BCD[5] & (\Add1~1  & VCC)) # (!REGA_BCD[5] & (!\Add1~1 )))) # (!REGA_BCD[2] & ((REGA_BCD[5] & (!\Add1~1 )) # (!REGA_BCD[5] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((REGA_BCD[2] & (!REGA_BCD[5] & !\Add1~1 )) # (!REGA_BCD[2] & ((!\Add1~1 ) # (!REGA_BCD[5]))))

	.dataa(REGA_BCD[2]),
	.datab(REGA_BCD[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (REGA_BCD[8] & (\Add1~2_combout  $ (VCC))) # (!REGA_BCD[8] & (\Add1~2_combout  & VCC))
// \Add2~1  = CARRY((REGA_BCD[8] & \Add1~2_combout ))

	.dataa(REGA_BCD[8]),
	.datab(\Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \REG_A[2]~2 (
// Equation(s):
// \REG_A[2]~2_combout  = (\REG_B~14_combout  & (\REG_A[2]~reg0_q )) # (!\REG_B~14_combout  & ((\Add2~0_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_A[2]~reg0_q ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\REG_A[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[2]~2 .lut_mask = 16'hF5A0;
defparam \REG_A[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \Selector62~2 (
// Equation(s):
// \Selector62~2_combout  = (\REG_A[2]~2_combout  & ((\state.RA~q ) # ((\REG_M[2]~0_combout ) # (\state.RB~q ))))

	.dataa(\state.RA~q ),
	.datab(\REG_M[2]~0_combout ),
	.datac(\state.RB~q ),
	.datad(\REG_A[2]~2_combout ),
	.cin(gnd),
	.combout(\Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~2 .lut_mask = 16'hFE00;
defparam \Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \REG_A[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[2]~2_combout ),
	.asdata(\Selector62~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[2]~reg0 .is_wysiwyg = "true";
defparam \REG_A[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = REGA_BCD[6] $ (REGA_BCD[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(REGA_BCD[6]),
	.datad(REGA_BCD[4]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h0FF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\Add0~0_combout  $ (REGA_BCD[3] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\Add0~0_combout  & ((REGA_BCD[3]) # (!\Add1~3 ))) # (!\Add0~0_combout  & (REGA_BCD[3] & !\Add1~3 )))

	.dataa(\Add0~0_combout ),
	.datab(REGA_BCD[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add1~4_combout  & ((REGA_BCD[9] & (\Add2~1  & VCC)) # (!REGA_BCD[9] & (!\Add2~1 )))) # (!\Add1~4_combout  & ((REGA_BCD[9] & (!\Add2~1 )) # (!REGA_BCD[9] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((\Add1~4_combout  & (!REGA_BCD[9] & !\Add2~1 )) # (!\Add1~4_combout  & ((!\Add2~1 ) # (!REGA_BCD[9]))))

	.dataa(\Add1~4_combout ),
	.datab(REGA_BCD[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = (\state.RA~q  & REGA_BCD[8])

	.dataa(\state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(REGA_BCD[8]),
	.cin(gnd),
	.combout(\Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector82~0 .lut_mask = 16'hAA00;
defparam \Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \REGA_BCD[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[12]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[12] .is_wysiwyg = "true";
defparam \REGA_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\Add2~2_combout  & (REGA_BCD[12] $ (VCC))) # (!\Add2~2_combout  & (REGA_BCD[12] & VCC))
// \Add3~1  = CARRY((\Add2~2_combout  & REGA_BCD[12]))

	.dataa(\Add2~2_combout ),
	.datab(REGA_BCD[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \REG_A[3]~3 (
// Equation(s):
// \REG_A[3]~3_combout  = (\REG_B~14_combout  & (\REG_A[3]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~0_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_A[3]~reg0_q ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\REG_A[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[3]~3 .lut_mask = 16'hF5A0;
defparam \REG_A[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \Selector61~2 (
// Equation(s):
// \Selector61~2_combout  = (\REG_A[3]~3_combout  & ((\state.RA~q ) # ((\REG_M[2]~0_combout ) # (\state.RB~q ))))

	.dataa(\state.RA~q ),
	.datab(\REG_M[2]~0_combout ),
	.datac(\REG_A[3]~3_combout ),
	.datad(\state.RB~q ),
	.cin(gnd),
	.combout(\Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~2 .lut_mask = 16'hF0E0;
defparam \Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \REG_A[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[3]~3_combout ),
	.asdata(\Selector61~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[3]~reg0 .is_wysiwyg = "true";
defparam \REG_A[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = (\state.RA~q  & REGA_BCD[9])

	.dataa(\state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(REGA_BCD[9]),
	.cin(gnd),
	.combout(\Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector81~0 .lut_mask = 16'hAA00;
defparam \Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N27
dffeas \REGA_BCD[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[13]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[13] .is_wysiwyg = "true";
defparam \REGA_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = REGA_BCD[5] $ (REGA_BCD[7] $ (((REGA_BCD[4] & REGA_BCD[6]))))

	.dataa(REGA_BCD[4]),
	.datab(REGA_BCD[5]),
	.datac(REGA_BCD[6]),
	.datad(REGA_BCD[7]),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h936C;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add0~1_combout  & (!\Add1~5 )) # (!\Add0~1_combout  & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\Add0~1_combout ))

	.dataa(\Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((REGA_BCD[10] $ (\Add1~6_combout  $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((REGA_BCD[10] & ((\Add1~6_combout ) # (!\Add2~3 ))) # (!REGA_BCD[10] & (\Add1~6_combout  & !\Add2~3 )))

	.dataa(REGA_BCD[10]),
	.datab(\Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (REGA_BCD[13] & ((\Add2~4_combout  & (\Add3~1  & VCC)) # (!\Add2~4_combout  & (!\Add3~1 )))) # (!REGA_BCD[13] & ((\Add2~4_combout  & (!\Add3~1 )) # (!\Add2~4_combout  & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((REGA_BCD[13] & (!\Add2~4_combout  & !\Add3~1 )) # (!REGA_BCD[13] & ((!\Add3~1 ) # (!\Add2~4_combout ))))

	.dataa(REGA_BCD[13]),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \REG_A[4]~4 (
// Equation(s):
// \REG_A[4]~4_combout  = (\REG_B~14_combout  & (\REG_A[4]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~2_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_A[4]~reg0_q ),
	.datad(\Add3~2_combout ),
	.cin(gnd),
	.combout(\REG_A[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[4]~4 .lut_mask = 16'hF5A0;
defparam \REG_A[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \Selector60~2 (
// Equation(s):
// \Selector60~2_combout  = (\REG_A[4]~4_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[4]~4_combout ),
	.cin(gnd),
	.combout(\Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~2 .lut_mask = 16'hFE00;
defparam \Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N21
dffeas \REG_A[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[4]~4_combout ),
	.asdata(\Selector60~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[4]~reg0 .is_wysiwyg = "true";
defparam \REG_A[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = (\state.RA~q  & REGA_BCD[10])

	.dataa(\state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(REGA_BCD[10]),
	.cin(gnd),
	.combout(\Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector80~0 .lut_mask = 16'hAA00;
defparam \Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N21
dffeas \REGA_BCD[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[14]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[14] .is_wysiwyg = "true";
defparam \REGA_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \Mult1|mult_core|romout[0][5]~0 (
// Equation(s):
// \Mult1|mult_core|romout[0][5]~0_combout  = REGA_BCD[12] $ (REGA_BCD[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(REGA_BCD[12]),
	.datad(REGA_BCD[14]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][5]~0 .lut_mask = 16'h0FF0;
defparam \Mult1|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (REGA_BCD[5] & ((REGA_BCD[7]) # ((REGA_BCD[4] & REGA_BCD[6])))) # (!REGA_BCD[5] & (REGA_BCD[4] & (REGA_BCD[6] & REGA_BCD[7])))

	.dataa(REGA_BCD[4]),
	.datab(REGA_BCD[5]),
	.datac(REGA_BCD[6]),
	.datad(REGA_BCD[7]),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hEC80;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Add1~7  & ((\Add0~2_combout  $ (REGA_BCD[6])))) # (!\Add1~7  & (\Add0~2_combout  $ (REGA_BCD[6] $ (VCC))))
// \Add1~9  = CARRY((!\Add1~7  & (\Add0~2_combout  $ (REGA_BCD[6]))))

	.dataa(\Add0~2_combout ),
	.datab(REGA_BCD[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h6906;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \Mult0|mult_core|romout[0][5]~0 (
// Equation(s):
// \Mult0|mult_core|romout[0][5]~0_combout  = REGA_BCD[8] $ (REGA_BCD[11])

	.dataa(gnd),
	.datab(REGA_BCD[8]),
	.datac(gnd),
	.datad(REGA_BCD[11]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][5]~0 .lut_mask = 16'h33CC;
defparam \Mult0|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add1~8_combout  & ((\Mult0|mult_core|romout[0][5]~0_combout  & (\Add2~5  & VCC)) # (!\Mult0|mult_core|romout[0][5]~0_combout  & (!\Add2~5 )))) # (!\Add1~8_combout  & ((\Mult0|mult_core|romout[0][5]~0_combout  & (!\Add2~5 )) # 
// (!\Mult0|mult_core|romout[0][5]~0_combout  & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((\Add1~8_combout  & (!\Mult0|mult_core|romout[0][5]~0_combout  & !\Add2~5 )) # (!\Add1~8_combout  & ((!\Add2~5 ) # (!\Mult0|mult_core|romout[0][5]~0_combout ))))

	.dataa(\Add1~8_combout ),
	.datab(\Mult0|mult_core|romout[0][5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\Mult1|mult_core|romout[0][5]~0_combout  $ (\Add2~6_combout  $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\Mult1|mult_core|romout[0][5]~0_combout  & ((\Add2~6_combout ) # (!\Add3~3 ))) # (!\Mult1|mult_core|romout[0][5]~0_combout  & (\Add2~6_combout  & !\Add3~3 )))

	.dataa(\Mult1|mult_core|romout[0][5]~0_combout ),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \REG_A[5]~5 (
// Equation(s):
// \REG_A[5]~5_combout  = (\REG_B~14_combout  & (\REG_A[5]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~4_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_A[5]~reg0_q ),
	.datad(\Add3~4_combout ),
	.cin(gnd),
	.combout(\REG_A[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[5]~5 .lut_mask = 16'hF5A0;
defparam \REG_A[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \Selector59~2 (
// Equation(s):
// \Selector59~2_combout  = (\REG_A[5]~5_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[5]~5_combout ),
	.cin(gnd),
	.combout(\Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~2 .lut_mask = 16'hFE00;
defparam \Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \REG_A[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[5]~5_combout ),
	.asdata(\Selector59~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[5]~reg0 .is_wysiwyg = "true";
defparam \REG_A[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \Mult0|mult_core|romout[0][6]~1 (
// Equation(s):
// \Mult0|mult_core|romout[0][6]~1_combout  = REGA_BCD[9] $ (((!REGA_BCD[11] & REGA_BCD[8])))

	.dataa(REGA_BCD[11]),
	.datab(REGA_BCD[9]),
	.datac(gnd),
	.datad(REGA_BCD[8]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][6]~1 .lut_mask = 16'h99CC;
defparam \Mult0|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (REGA_BCD[6] & ((REGA_BCD[4] & ((REGA_BCD[5]) # (REGA_BCD[7]))) # (!REGA_BCD[4] & (REGA_BCD[5] & REGA_BCD[7]))))

	.dataa(REGA_BCD[6]),
	.datab(REGA_BCD[4]),
	.datac(REGA_BCD[5]),
	.datad(REGA_BCD[7]),
	.cin(gnd),
	.combout(\Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'hA880;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add1~9  & (\Add0~3_combout  $ ((!REGA_BCD[7])))) # (!\Add1~9  & ((\Add0~3_combout  $ (REGA_BCD[7])) # (GND)))
// \Add1~11  = CARRY((\Add0~3_combout  $ (!REGA_BCD[7])) # (!\Add1~9 ))

	.dataa(\Add0~3_combout ),
	.datab(REGA_BCD[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h969F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((\Mult0|mult_core|romout[0][6]~1_combout  $ (\Add1~10_combout  $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((\Mult0|mult_core|romout[0][6]~1_combout  & ((\Add1~10_combout ) # (!\Add2~7 ))) # (!\Mult0|mult_core|romout[0][6]~1_combout  & (\Add1~10_combout  & !\Add2~7 )))

	.dataa(\Mult0|mult_core|romout[0][6]~1_combout ),
	.datab(\Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = (\state.RA~q  & REGA_BCD[11])

	.dataa(\state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(REGA_BCD[11]),
	.cin(gnd),
	.combout(\Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector79~0 .lut_mask = 16'hAA00;
defparam \Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \REGA_BCD[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGA_BCD[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REGA_BCD[15]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA_BCD[15] .is_wysiwyg = "true";
defparam \REGA_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \Mult1|mult_core|romout[0][6]~1 (
// Equation(s):
// \Mult1|mult_core|romout[0][6]~1_combout  = REGA_BCD[13] $ (REGA_BCD[15] $ (((REGA_BCD[12] & !REGA_BCD[14]))))

	.dataa(REGA_BCD[13]),
	.datab(REGA_BCD[12]),
	.datac(REGA_BCD[15]),
	.datad(REGA_BCD[14]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][6]~1 .lut_mask = 16'h5A96;
defparam \Mult1|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\Add2~8_combout  & ((\Mult1|mult_core|romout[0][6]~1_combout  & (\Add3~5  & VCC)) # (!\Mult1|mult_core|romout[0][6]~1_combout  & (!\Add3~5 )))) # (!\Add2~8_combout  & ((\Mult1|mult_core|romout[0][6]~1_combout  & (!\Add3~5 )) # 
// (!\Mult1|mult_core|romout[0][6]~1_combout  & ((\Add3~5 ) # (GND)))))
// \Add3~7  = CARRY((\Add2~8_combout  & (!\Mult1|mult_core|romout[0][6]~1_combout  & !\Add3~5 )) # (!\Add2~8_combout  & ((!\Add3~5 ) # (!\Mult1|mult_core|romout[0][6]~1_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\Mult1|mult_core|romout[0][6]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \REG_A[6]~6 (
// Equation(s):
// \REG_A[6]~6_combout  = (\REG_B~14_combout  & ((\REG_A[6]~reg0_q ))) # (!\REG_B~14_combout  & (\Add3~6_combout ))

	.dataa(\Add3~6_combout ),
	.datab(gnd),
	.datac(\REG_A[6]~reg0_q ),
	.datad(\REG_B~14_combout ),
	.cin(gnd),
	.combout(\REG_A[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[6]~6 .lut_mask = 16'hF0AA;
defparam \REG_A[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \Selector58~2 (
// Equation(s):
// \Selector58~2_combout  = (\REG_A[6]~6_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[6]~6_combout ),
	.cin(gnd),
	.combout(\Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~2 .lut_mask = 16'hFE00;
defparam \Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \REG_A[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[6]~6_combout ),
	.asdata(\Selector58~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[6]~reg0 .is_wysiwyg = "true";
defparam \REG_A[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = \Add1~11  $ (((!\Add0~3_combout ) # (!REGA_BCD[7])))

	.dataa(gnd),
	.datab(REGA_BCD[7]),
	.datac(gnd),
	.datad(\Add0~3_combout ),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30F;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \Mult0|mult_core|romout[0][7]~2 (
// Equation(s):
// \Mult0|mult_core|romout[0][7]~2_combout  = REGA_BCD[10] $ (((REGA_BCD[9] & ((!REGA_BCD[8]))) # (!REGA_BCD[9] & (REGA_BCD[11] & REGA_BCD[8]))))

	.dataa(REGA_BCD[10]),
	.datab(REGA_BCD[9]),
	.datac(REGA_BCD[11]),
	.datad(REGA_BCD[8]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][7]~2 .lut_mask = 16'h9A66;
defparam \Mult0|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add1~12_combout  & ((\Mult0|mult_core|romout[0][7]~2_combout  & (\Add2~9  & VCC)) # (!\Mult0|mult_core|romout[0][7]~2_combout  & (!\Add2~9 )))) # (!\Add1~12_combout  & ((\Mult0|mult_core|romout[0][7]~2_combout  & (!\Add2~9 )) # 
// (!\Mult0|mult_core|romout[0][7]~2_combout  & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((\Add1~12_combout  & (!\Mult0|mult_core|romout[0][7]~2_combout  & !\Add2~9 )) # (!\Add1~12_combout  & ((!\Add2~9 ) # (!\Mult0|mult_core|romout[0][7]~2_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\Mult0|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \Mult1|mult_core|romout[0][7]~2 (
// Equation(s):
// \Mult1|mult_core|romout[0][7]~2_combout  = (REGA_BCD[13] & ((REGA_BCD[15] & ((REGA_BCD[12]) # (REGA_BCD[14]))) # (!REGA_BCD[15] & ((!REGA_BCD[14]))))) # (!REGA_BCD[13] & ((REGA_BCD[14]) # ((REGA_BCD[12] & !REGA_BCD[15]))))

	.dataa(REGA_BCD[13]),
	.datab(REGA_BCD[12]),
	.datac(REGA_BCD[15]),
	.datad(REGA_BCD[14]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][7]~2 .lut_mask = 16'hF58E;
defparam \Mult1|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\Add2~10_combout  $ (\Mult1|mult_core|romout[0][7]~2_combout  $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\Add2~10_combout  & ((\Mult1|mult_core|romout[0][7]~2_combout ) # (!\Add3~7 ))) # (!\Add2~10_combout  & (\Mult1|mult_core|romout[0][7]~2_combout  & !\Add3~7 )))

	.dataa(\Add2~10_combout ),
	.datab(\Mult1|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \REG_A[7]~7 (
// Equation(s):
// \REG_A[7]~7_combout  = (\REG_B~14_combout  & (\REG_A[7]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~8_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_A[7]~reg0_q ),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\REG_A[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[7]~7 .lut_mask = 16'hF5A0;
defparam \REG_A[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \Selector57~2 (
// Equation(s):
// \Selector57~2_combout  = (\REG_A[7]~7_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[7]~7_combout ),
	.cin(gnd),
	.combout(\Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~2 .lut_mask = 16'hFE00;
defparam \Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \REG_A[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[7]~7_combout ),
	.asdata(\Selector57~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[7]~reg0 .is_wysiwyg = "true";
defparam \REG_A[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \Mult0|mult_core|romout[0][8]~3 (
// Equation(s):
// \Mult0|mult_core|romout[0][8]~3_combout  = (REGA_BCD[9] & (REGA_BCD[11] $ (((REGA_BCD[8] & !REGA_BCD[10]))))) # (!REGA_BCD[9] & ((REGA_BCD[11] & ((REGA_BCD[8]) # (!REGA_BCD[10]))) # (!REGA_BCD[11] & ((REGA_BCD[10])))))

	.dataa(REGA_BCD[11]),
	.datab(REGA_BCD[8]),
	.datac(REGA_BCD[9]),
	.datad(REGA_BCD[10]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][8]~3 .lut_mask = 16'hAD6A;
defparam \Mult0|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\Mult0|mult_core|romout[0][8]~3_combout  & (\Add2~11  $ (GND))) # (!\Mult0|mult_core|romout[0][8]~3_combout  & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((\Mult0|mult_core|romout[0][8]~3_combout  & !\Add2~11 ))

	.dataa(gnd),
	.datab(\Mult0|mult_core|romout[0][8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \Mult1|mult_core|romout[0][8]~3 (
// Equation(s):
// \Mult1|mult_core|romout[0][8]~3_combout  = (REGA_BCD[15] & (!REGA_BCD[14] & ((!REGA_BCD[12]) # (!REGA_BCD[13])))) # (!REGA_BCD[15] & ((REGA_BCD[13]) # ((REGA_BCD[12]) # (REGA_BCD[14]))))

	.dataa(REGA_BCD[13]),
	.datab(REGA_BCD[12]),
	.datac(REGA_BCD[15]),
	.datad(REGA_BCD[14]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][8]~3 .lut_mask = 16'h0F7E;
defparam \Mult1|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\Add2~12_combout  & ((\Mult1|mult_core|romout[0][8]~3_combout  & (\Add3~9  & VCC)) # (!\Mult1|mult_core|romout[0][8]~3_combout  & (!\Add3~9 )))) # (!\Add2~12_combout  & ((\Mult1|mult_core|romout[0][8]~3_combout  & (!\Add3~9 )) # 
// (!\Mult1|mult_core|romout[0][8]~3_combout  & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((\Add2~12_combout  & (!\Mult1|mult_core|romout[0][8]~3_combout  & !\Add3~9 )) # (!\Add2~12_combout  & ((!\Add3~9 ) # (!\Mult1|mult_core|romout[0][8]~3_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\Mult1|mult_core|romout[0][8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \REG_A[8]~8 (
// Equation(s):
// \REG_A[8]~8_combout  = (\REG_B~14_combout  & (\REG_A[8]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~10_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_A[8]~reg0_q ),
	.datad(\Add3~10_combout ),
	.cin(gnd),
	.combout(\REG_A[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[8]~8 .lut_mask = 16'hF3C0;
defparam \REG_A[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = (\REG_A[8]~8_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[8]~8_combout ),
	.cin(gnd),
	.combout(\Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~2 .lut_mask = 16'hFE00;
defparam \Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \REG_A[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[8]~8_combout ),
	.asdata(\Selector56~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[8]~reg0 .is_wysiwyg = "true";
defparam \REG_A[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \Mult0|mult_core|romout[0][9]~4 (
// Equation(s):
// \Mult0|mult_core|romout[0][9]~4_combout  = (REGA_BCD[11] & (!REGA_BCD[10] & ((!REGA_BCD[9]) # (!REGA_BCD[8])))) # (!REGA_BCD[11] & (((REGA_BCD[9] & REGA_BCD[10]))))

	.dataa(REGA_BCD[11]),
	.datab(REGA_BCD[8]),
	.datac(REGA_BCD[9]),
	.datad(REGA_BCD[10]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][9]~4 .lut_mask = 16'h502A;
defparam \Mult0|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Mult0|mult_core|romout[0][9]~4_combout  & (!\Add2~13 )) # (!\Mult0|mult_core|romout[0][9]~4_combout  & ((\Add2~13 ) # (GND)))
// \Add2~15  = CARRY((!\Add2~13 ) # (!\Mult0|mult_core|romout[0][9]~4_combout ))

	.dataa(\Mult0|mult_core|romout[0][9]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h5A5F;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \Mult1|mult_core|romout[0][9]~4 (
// Equation(s):
// \Mult1|mult_core|romout[0][9]~4_combout  = (REGA_BCD[13]) # ((REGA_BCD[12]) # ((REGA_BCD[15]) # (REGA_BCD[14])))

	.dataa(REGA_BCD[13]),
	.datab(REGA_BCD[12]),
	.datac(REGA_BCD[15]),
	.datad(REGA_BCD[14]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][9]~4 .lut_mask = 16'hFFFE;
defparam \Mult1|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((\Add2~14_combout  $ (\Mult1|mult_core|romout[0][9]~4_combout  $ (!\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((\Add2~14_combout  & ((\Mult1|mult_core|romout[0][9]~4_combout ) # (!\Add3~11 ))) # (!\Add2~14_combout  & (\Mult1|mult_core|romout[0][9]~4_combout  & !\Add3~11 )))

	.dataa(\Add2~14_combout ),
	.datab(\Mult1|mult_core|romout[0][9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h698E;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \REG_A[9]~9 (
// Equation(s):
// \REG_A[9]~9_combout  = (\REG_B~14_combout  & ((\REG_A[9]~reg0_q ))) # (!\REG_B~14_combout  & (\Add3~12_combout ))

	.dataa(gnd),
	.datab(\Add3~12_combout ),
	.datac(\REG_A[9]~reg0_q ),
	.datad(\REG_B~14_combout ),
	.cin(gnd),
	.combout(\REG_A[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[9]~9 .lut_mask = 16'hF0CC;
defparam \REG_A[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = (\REG_A[9]~9_combout  & ((\state.RB~q ) # ((\state.RA~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\state.RA~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[9]~9_combout ),
	.cin(gnd),
	.combout(\Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~2 .lut_mask = 16'hFE00;
defparam \Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \REG_A[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[9]~9_combout ),
	.asdata(\Selector55~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[9]~reg0 .is_wysiwyg = "true";
defparam \REG_A[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \Mult0|mult_core|romout[0][10]~5_combout  = (REGA_BCD[11] & ((REGA_BCD[10]) # ((REGA_BCD[9] & REGA_BCD[8]))))

	.dataa(REGA_BCD[10]),
	.datab(REGA_BCD[9]),
	.datac(REGA_BCD[11]),
	.datad(REGA_BCD[8]),
	.cin(gnd),
	.combout(\Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hE0A0;
defparam \Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = \Add2~15  $ (!\Mult0|mult_core|romout[0][10]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|mult_core|romout[0][10]~5_combout ),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hF00F;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \Mult1|mult_core|romout[0][10]~5 (
// Equation(s):
// \Mult1|mult_core|romout[0][10]~5_combout  = (!REGA_BCD[12] & ((REGA_BCD[14]) # ((REGA_BCD[13]) # (REGA_BCD[15]))))

	.dataa(REGA_BCD[14]),
	.datab(REGA_BCD[13]),
	.datac(REGA_BCD[12]),
	.datad(REGA_BCD[15]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][10]~5 .lut_mask = 16'h0F0E;
defparam \Mult1|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\Add2~16_combout  & ((\Mult1|mult_core|romout[0][10]~5_combout  & (\Add3~13  & VCC)) # (!\Mult1|mult_core|romout[0][10]~5_combout  & (!\Add3~13 )))) # (!\Add2~16_combout  & ((\Mult1|mult_core|romout[0][10]~5_combout  & (!\Add3~13 )) # 
// (!\Mult1|mult_core|romout[0][10]~5_combout  & ((\Add3~13 ) # (GND)))))
// \Add3~15  = CARRY((\Add2~16_combout  & (!\Mult1|mult_core|romout[0][10]~5_combout  & !\Add3~13 )) # (!\Add2~16_combout  & ((!\Add3~13 ) # (!\Mult1|mult_core|romout[0][10]~5_combout ))))

	.dataa(\Add2~16_combout ),
	.datab(\Mult1|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h9617;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \REG_A[10]~10 (
// Equation(s):
// \REG_A[10]~10_combout  = (\REG_B~14_combout  & (\REG_A[10]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~14_combout )))

	.dataa(\REG_B~14_combout ),
	.datab(gnd),
	.datac(\REG_A[10]~reg0_q ),
	.datad(\Add3~14_combout ),
	.cin(gnd),
	.combout(\REG_A[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[10]~10 .lut_mask = 16'hF5A0;
defparam \REG_A[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = (\REG_A[10]~10_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[10]~10_combout ),
	.cin(gnd),
	.combout(\Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~2 .lut_mask = 16'hFE00;
defparam \Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \REG_A[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[10]~10_combout ),
	.asdata(\Selector54~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[10]~reg0 .is_wysiwyg = "true";
defparam \REG_A[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \Mult1|mult_core|romout[0][11]~6 (
// Equation(s):
// \Mult1|mult_core|romout[0][11]~6_combout  = (REGA_BCD[13] & (REGA_BCD[12])) # (!REGA_BCD[13] & (!REGA_BCD[12] & ((REGA_BCD[15]) # (REGA_BCD[14]))))

	.dataa(REGA_BCD[13]),
	.datab(REGA_BCD[12]),
	.datac(REGA_BCD[15]),
	.datad(REGA_BCD[14]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][11]~6 .lut_mask = 16'h9998;
defparam \Mult1|mult_core|romout[0][11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (\Mult1|mult_core|romout[0][11]~6_combout  & (\Add3~15  $ (GND))) # (!\Mult1|mult_core|romout[0][11]~6_combout  & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((\Mult1|mult_core|romout[0][11]~6_combout  & !\Add3~15 ))

	.dataa(\Mult1|mult_core|romout[0][11]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hA50A;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \REG_A[11]~11 (
// Equation(s):
// \REG_A[11]~11_combout  = (\REG_B~14_combout  & (\REG_A[11]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~16_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_A[11]~reg0_q ),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\REG_A[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[11]~11 .lut_mask = 16'hF3C0;
defparam \REG_A[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\Selector64~2_combout  & ((\REG_B~14_combout  & (\REG_A[11]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~16_combout )))))

	.dataa(\REG_B~14_combout ),
	.datab(\REG_A[11]~reg0_q ),
	.datac(\Selector64~2_combout ),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'hD080;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \REG_A[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[11]~11_combout ),
	.asdata(\Selector53~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[11]~reg0 .is_wysiwyg = "true";
defparam \REG_A[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \Mult1|mult_core|romout[0][12]~7 (
// Equation(s):
// \Mult1|mult_core|romout[0][12]~7_combout  = (REGA_BCD[14] & ((REGA_BCD[13]) # ((REGA_BCD[12])))) # (!REGA_BCD[14] & (!REGA_BCD[13] & (!REGA_BCD[12] & REGA_BCD[15])))

	.dataa(REGA_BCD[14]),
	.datab(REGA_BCD[13]),
	.datac(REGA_BCD[12]),
	.datad(REGA_BCD[15]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][12]~7 .lut_mask = 16'hA9A8;
defparam \Mult1|mult_core|romout[0][12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\Mult1|mult_core|romout[0][12]~7_combout  & (!\Add3~17 )) # (!\Mult1|mult_core|romout[0][12]~7_combout  & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!\Mult1|mult_core|romout[0][12]~7_combout ))

	.dataa(\Mult1|mult_core|romout[0][12]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h5A5F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \REG_A[12]~12 (
// Equation(s):
// \REG_A[12]~12_combout  = (\REG_B~14_combout  & (\REG_A[12]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~18_combout )))

	.dataa(gnd),
	.datab(\REG_B~14_combout ),
	.datac(\REG_A[12]~reg0_q ),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\REG_A[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[12]~12 .lut_mask = 16'hF3C0;
defparam \REG_A[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\Selector64~2_combout  & ((\REG_B~14_combout  & (\REG_A[12]~reg0_q )) # (!\REG_B~14_combout  & ((\Add3~18_combout )))))

	.dataa(\REG_A[12]~reg0_q ),
	.datab(\REG_B~14_combout ),
	.datac(\Selector64~2_combout ),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'hB080;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \REG_A[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[12]~12_combout ),
	.asdata(\Selector52~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[12]~reg0 .is_wysiwyg = "true";
defparam \REG_A[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \Mult1|mult_core|romout[0][13]~8 (
// Equation(s):
// \Mult1|mult_core|romout[0][13]~8_combout  = (REGA_BCD[15] & ((REGA_BCD[14]) # ((REGA_BCD[13]) # (REGA_BCD[12]))))

	.dataa(REGA_BCD[14]),
	.datab(REGA_BCD[13]),
	.datac(REGA_BCD[12]),
	.datad(REGA_BCD[15]),
	.cin(gnd),
	.combout(\Mult1|mult_core|romout[0][13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|mult_core|romout[0][13]~8 .lut_mask = 16'hFE00;
defparam \Mult1|mult_core|romout[0][13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = \Add3~19  $ (!\Mult1|mult_core|romout[0][13]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult1|mult_core|romout[0][13]~8_combout ),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hF00F;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (\PengisianRegister~1_combout  & ((\state.RA~q ) # ((\Selector64~2_combout  & \isA_negative~q )))) # (!\PengisianRegister~1_combout  & (\Selector64~2_combout  & (\isA_negative~q )))

	.dataa(\PengisianRegister~1_combout ),
	.datab(\Selector64~2_combout ),
	.datac(\isA_negative~q ),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'hEAC0;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas isA_negative(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isA_negative~q ),
	.prn(vcc));
// synopsys translate_off
defparam isA_negative.is_wysiwyg = "true";
defparam isA_negative.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \REG_A[13]~14 (
// Equation(s):
// \REG_A[13]~14_combout  = (\REG_B~14_combout  & ((\REG_A[13]~reg0_q ))) # (!\REG_B~14_combout  & (\isA_negative~q ))

	.dataa(gnd),
	.datab(\isA_negative~q ),
	.datac(\REG_B~14_combout ),
	.datad(\REG_A[13]~reg0_q ),
	.cin(gnd),
	.combout(\REG_A[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[13]~14 .lut_mask = 16'hFC0C;
defparam \REG_A[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \REG_A[13]~13 (
// Equation(s):
// \REG_A[13]~13_combout  = (\REG_B~14_combout  & (((\REG_A[13]~14_combout )))) # (!\REG_B~14_combout  & ((\state_output.final~q  & ((\REG_A[13]~14_combout ))) # (!\state_output.final~q  & (\Add3~20_combout ))))

	.dataa(\REG_B~14_combout ),
	.datab(\state_output.final~q ),
	.datac(\Add3~20_combout ),
	.datad(\REG_A[13]~14_combout ),
	.cin(gnd),
	.combout(\REG_A[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[13]~13 .lut_mask = 16'hFE10;
defparam \REG_A[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \REG_A[13]~reg0feeder (
// Equation(s):
// \REG_A[13]~reg0feeder_combout  = \REG_A[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_A[13]~13_combout ),
	.cin(gnd),
	.combout(\REG_A[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \REG_A[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = (\REG_A[13]~13_combout  & ((\state.RA~q ) # ((\state.RB~q ) # (\REG_M[2]~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\state.RB~q ),
	.datac(\REG_M[2]~0_combout ),
	.datad(\REG_A[13]~13_combout ),
	.cin(gnd),
	.combout(\Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~2 .lut_mask = 16'hFE00;
defparam \Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \REG_A[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REG_A[13]~reg0feeder_combout ),
	.asdata(\Selector51~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_A[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_A[13]~reg0 .is_wysiwyg = "true";
defparam \REG_A[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \CONVERT|Mux6~2 (
// Equation(s):
// \CONVERT|Mux6~2_combout  = (\UART|receiver|rx_data_r [0] & (((!\UART|receiver|rx_data_r [4] & !\UART|receiver|rx_data_r [6])))) # (!\UART|receiver|rx_data_r [0] & (\UART|receiver|rx_data_r [1] & (\UART|receiver|rx_data_r [4] & \UART|receiver|rx_data_r 
// [6])))

	.dataa(\UART|receiver|rx_data_r [0]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\CONVERT|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux6~2 .lut_mask = 16'h400A;
defparam \CONVERT|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \CONVERT|Mux6~1 (
// Equation(s):
// \CONVERT|Mux6~1_combout  = (\UART|receiver|rx_data_r [4] & (((!\UART|receiver|rx_data_r [1] & !\UART|receiver|rx_data_r [2])) # (!\UART|receiver|rx_data_r [3])))

	.dataa(\UART|receiver|rx_data_r [4]),
	.datab(\UART|receiver|rx_data_r [1]),
	.datac(\UART|receiver|rx_data_r [2]),
	.datad(\UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\CONVERT|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux6~1 .lut_mask = 16'h02AA;
defparam \CONVERT|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \CONVERT|Mux6~3 (
// Equation(s):
// \CONVERT|Mux6~3_combout  = (\CONVERT|Mux6~2_combout  & ((\CONVERT|Mux6~0_combout ) # ((!\UART|receiver|rx_data_r [6] & \CONVERT|Mux6~1_combout )))) # (!\CONVERT|Mux6~2_combout  & (((!\UART|receiver|rx_data_r [6] & \CONVERT|Mux6~1_combout ))))

	.dataa(\CONVERT|Mux6~2_combout ),
	.datab(\CONVERT|Mux6~0_combout ),
	.datac(\UART|receiver|rx_data_r [6]),
	.datad(\CONVERT|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CONVERT|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux6~3 .lut_mask = 16'h8F88;
defparam \CONVERT|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \CONVERT|Mux6~4 (
// Equation(s):
// \CONVERT|Mux6~4_combout  = (\UART|receiver|rx_data_r [7]) # ((\UART|receiver|rx_data_r [5] $ (!\UART|receiver|rx_data_r [6])) # (!\CONVERT|Mux6~3_combout ))

	.dataa(\UART|receiver|rx_data_r [5]),
	.datab(\UART|receiver|rx_data_r [6]),
	.datac(\UART|receiver|rx_data_r [7]),
	.datad(\CONVERT|Mux6~3_combout ),
	.cin(gnd),
	.combout(\CONVERT|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux6~4 .lut_mask = 16'hF9FF;
defparam \CONVERT|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (\CONVERT|Mux6~4_combout  & \state.RA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONVERT|Mux6~4_combout ),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'hF000;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \REG_M[0]~1 (
// Equation(s):
// \REG_M[0]~1_combout  = (\REGA_BCD[0]~0_combout  & (((\Equal4~15_combout  & \Selector122~0_combout )) # (!\state.RA~q )))

	.dataa(\Equal4~15_combout ),
	.datab(\state.RA~q ),
	.datac(\REGA_BCD[0]~0_combout ),
	.datad(\Selector122~0_combout ),
	.cin(gnd),
	.combout(\REG_M[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_M[0]~1 .lut_mask = 16'hB030;
defparam \REG_M[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \REG_M[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_M[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_M[0]~reg0 .is_wysiwyg = "true";
defparam \REG_M[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \CONVERT|Mux5~0 (
// Equation(s):
// \CONVERT|Mux5~0_combout  = (\UART|receiver|rx_data_r [0] & ((\UART|receiver|rx_data_r [3] & ((\UART|receiver|rx_data_r [1]))) # (!\UART|receiver|rx_data_r [3] & (\UART|receiver|rx_data_r [2] & !\UART|receiver|rx_data_r [1]))))

	.dataa(\UART|receiver|rx_data_r [3]),
	.datab(\UART|receiver|rx_data_r [0]),
	.datac(\UART|receiver|rx_data_r [2]),
	.datad(\UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\CONVERT|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux5~0 .lut_mask = 16'h8840;
defparam \CONVERT|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = ((!\CONVERT|Mux6~1_combout  & ((\UART|receiver|rx_data_r [4]) # (!\CONVERT|Mux5~0_combout )))) # (!\Equal1~0_combout )

	.dataa(\Equal1~0_combout ),
	.datab(\CONVERT|Mux6~1_combout ),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\CONVERT|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = 16'h7577;
defparam \Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \Selector112~1 (
// Equation(s):
// \Selector112~1_combout  = (\state.RA~q  & \Selector112~0_combout )

	.dataa(\state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector112~0_combout ),
	.cin(gnd),
	.combout(\Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~1 .lut_mask = 16'hAA00;
defparam \Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \REG_M[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector112~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_M[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_M[1]~reg0 .is_wysiwyg = "true";
defparam \REG_M[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \CONVERT|Mux4~0 (
// Equation(s):
// \CONVERT|Mux4~0_combout  = (\UART|receiver|rx_data_r [3] & ((\UART|receiver|rx_data_r [2] & (\UART|receiver|rx_data_r [0] & !\UART|receiver|rx_data_r [1])) # (!\UART|receiver|rx_data_r [2] & ((\UART|receiver|rx_data_r [1])))))

	.dataa(\UART|receiver|rx_data_r [3]),
	.datab(\UART|receiver|rx_data_r [0]),
	.datac(\UART|receiver|rx_data_r [2]),
	.datad(\UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\CONVERT|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT|Mux4~0 .lut_mask = 16'h0A80;
defparam \CONVERT|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = ((!\CONVERT|Mux6~1_combout  & ((\UART|receiver|rx_data_r [4]) # (!\CONVERT|Mux4~0_combout )))) # (!\Equal1~0_combout )

	.dataa(\Equal1~0_combout ),
	.datab(\CONVERT|Mux4~0_combout ),
	.datac(\UART|receiver|rx_data_r [4]),
	.datad(\CONVERT|Mux6~1_combout ),
	.cin(gnd),
	.combout(\Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = 16'h55F7;
defparam \Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \Selector111~1 (
// Equation(s):
// \Selector111~1_combout  = (\Selector111~0_combout  & \state.RA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector111~0_combout ),
	.datad(\state.RA~q ),
	.cin(gnd),
	.combout(\Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~1 .lut_mask = 16'hF000;
defparam \Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \REG_M[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector111~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_M[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_M[2]~reg0 .is_wysiwyg = "true";
defparam \REG_M[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (\state.RA~q ) # ((\state.RB~q ) # (\state.final~q ))

	.dataa(\state.RA~q ),
	.datab(gnd),
	.datac(\state.RB~q ),
	.datad(\state.final~q ),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'hFFFA;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \Selector114~1 (
// Equation(s):
// \Selector114~1_combout  = (\state.RA~q  & ((\Equal3~2_combout ) # ((\isP_s~reg0_q  & \Selector114~0_combout )))) # (!\state.RA~q  & (((\isP_s~reg0_q  & \Selector114~0_combout ))))

	.dataa(\state.RA~q ),
	.datab(\Equal3~2_combout ),
	.datac(\isP_s~reg0_q ),
	.datad(\Selector114~0_combout ),
	.cin(gnd),
	.combout(\Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~1 .lut_mask = 16'hF888;
defparam \Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \isP_s~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector114~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isP_s~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isP_s~reg0 .is_wysiwyg = "true";
defparam \isP_s~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (\state.RB~q  & ((\Equal3~2_combout ) # ((\isQ_s~reg0_q  & \Selector114~0_combout )))) # (!\state.RB~q  & (((\isQ_s~reg0_q  & \Selector114~0_combout ))))

	.dataa(\state.RB~q ),
	.datab(\Equal3~2_combout ),
	.datac(\isQ_s~reg0_q ),
	.datad(\Selector114~0_combout ),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'hF888;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \isQ_s~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isQ_s~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isQ_s~reg0 .is_wysiwyg = "true";
defparam \isQ_s~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \R_out~0 (
// Equation(s):
// \R_out~0_combout  = (\R_out~reg0_q ) # (\state_output.final~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_out~reg0_q ),
	.datad(\state_output.final~q ),
	.cin(gnd),
	.combout(\R_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \R_out~0 .lut_mask = 16'hFFF0;
defparam \R_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \R_out~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\is_receive_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R_out~reg0 .is_wysiwyg = "true";
defparam \R_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \CLOCK7S|count[0]~32 (
// Equation(s):
// \CLOCK7S|count[0]~32_combout  = \CLOCK7S|count [0] $ (VCC)
// \CLOCK7S|count[0]~33  = CARRY(\CLOCK7S|count [0])

	.dataa(gnd),
	.datab(\CLOCK7S|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLOCK7S|count[0]~32_combout ),
	.cout(\CLOCK7S|count[0]~33 ));
// synopsys translate_off
defparam \CLOCK7S|count[0]~32 .lut_mask = 16'h33CC;
defparam \CLOCK7S|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \CLOCK7S|LessThan0~3 (
// Equation(s):
// \CLOCK7S|LessThan0~3_combout  = (\CLOCK7S|count [9]) # ((\CLOCK7S|count [11]) # ((\CLOCK7S|count [10]) # (\CLOCK7S|count [12])))

	.dataa(\CLOCK7S|count [9]),
	.datab(\CLOCK7S|count [11]),
	.datac(\CLOCK7S|count [10]),
	.datad(\CLOCK7S|count [12]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \CLOCK7S|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \CLOCK7S|LessThan0~0 (
// Equation(s):
// \CLOCK7S|LessThan0~0_combout  = (\CLOCK7S|count [6]) # ((\CLOCK7S|count [5]) # (\CLOCK7S|count [7]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [6]),
	.datac(\CLOCK7S|count [5]),
	.datad(\CLOCK7S|count [7]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~0 .lut_mask = 16'hFFFC;
defparam \CLOCK7S|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \CLOCK7S|LessThan0~1 (
// Equation(s):
// \CLOCK7S|LessThan0~1_combout  = (\CLOCK7S|count [3] & ((\CLOCK7S|count [2]) # ((\CLOCK7S|count [0] & \CLOCK7S|count [1]))))

	.dataa(\CLOCK7S|count [3]),
	.datab(\CLOCK7S|count [2]),
	.datac(\CLOCK7S|count [0]),
	.datad(\CLOCK7S|count [1]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~1 .lut_mask = 16'hA888;
defparam \CLOCK7S|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \CLOCK7S|LessThan0~2 (
// Equation(s):
// \CLOCK7S|LessThan0~2_combout  = (\CLOCK7S|count [8] & ((\CLOCK7S|LessThan0~0_combout ) # ((\CLOCK7S|count [4] & \CLOCK7S|LessThan0~1_combout ))))

	.dataa(\CLOCK7S|count [8]),
	.datab(\CLOCK7S|count [4]),
	.datac(\CLOCK7S|LessThan0~0_combout ),
	.datad(\CLOCK7S|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~2 .lut_mask = 16'hA8A0;
defparam \CLOCK7S|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \CLOCK7S|LessThan0~4 (
// Equation(s):
// \CLOCK7S|LessThan0~4_combout  = (\CLOCK7S|count [14] & ((\CLOCK7S|count [13]) # ((\CLOCK7S|LessThan0~3_combout ) # (\CLOCK7S|LessThan0~2_combout ))))

	.dataa(\CLOCK7S|count [13]),
	.datab(\CLOCK7S|count [14]),
	.datac(\CLOCK7S|LessThan0~3_combout ),
	.datad(\CLOCK7S|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~4 .lut_mask = 16'hCCC8;
defparam \CLOCK7S|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \CLOCK7S|LessThan0~5 (
// Equation(s):
// \CLOCK7S|LessThan0~5_combout  = (\CLOCK7S|count [15]) # ((\CLOCK7S|count [17]) # ((\CLOCK7S|count [18]) # (\CLOCK7S|count [16])))

	.dataa(\CLOCK7S|count [15]),
	.datab(\CLOCK7S|count [17]),
	.datac(\CLOCK7S|count [18]),
	.datad(\CLOCK7S|count [16]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \CLOCK7S|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \CLOCK7S|LessThan0~7 (
// Equation(s):
// \CLOCK7S|LessThan0~7_combout  = (\CLOCK7S|count [24]) # ((\CLOCK7S|count [25]) # ((\CLOCK7S|count [23]) # (\CLOCK7S|count [26])))

	.dataa(\CLOCK7S|count [24]),
	.datab(\CLOCK7S|count [25]),
	.datac(\CLOCK7S|count [23]),
	.datad(\CLOCK7S|count [26]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \CLOCK7S|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \CLOCK7S|LessThan0~6 (
// Equation(s):
// \CLOCK7S|LessThan0~6_combout  = (\CLOCK7S|count [22]) # ((\CLOCK7S|count [19]) # ((\CLOCK7S|count [20]) # (\CLOCK7S|count [21])))

	.dataa(\CLOCK7S|count [22]),
	.datab(\CLOCK7S|count [19]),
	.datac(\CLOCK7S|count [20]),
	.datad(\CLOCK7S|count [21]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \CLOCK7S|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \CLOCK7S|LessThan0~8 (
// Equation(s):
// \CLOCK7S|LessThan0~8_combout  = (\CLOCK7S|count [28]) # ((\CLOCK7S|count [29]) # ((\CLOCK7S|count [30]) # (\CLOCK7S|count [27])))

	.dataa(\CLOCK7S|count [28]),
	.datab(\CLOCK7S|count [29]),
	.datac(\CLOCK7S|count [30]),
	.datad(\CLOCK7S|count [27]),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \CLOCK7S|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \CLOCK7S|LessThan0~9 (
// Equation(s):
// \CLOCK7S|LessThan0~9_combout  = (\CLOCK7S|LessThan0~5_combout ) # ((\CLOCK7S|LessThan0~7_combout ) # ((\CLOCK7S|LessThan0~6_combout ) # (\CLOCK7S|LessThan0~8_combout )))

	.dataa(\CLOCK7S|LessThan0~5_combout ),
	.datab(\CLOCK7S|LessThan0~7_combout ),
	.datac(\CLOCK7S|LessThan0~6_combout ),
	.datad(\CLOCK7S|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \CLOCK7S|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \CLOCK7S|LessThan0~10 (
// Equation(s):
// \CLOCK7S|LessThan0~10_combout  = (!\CLOCK7S|count [31] & ((\CLOCK7S|LessThan0~4_combout ) # (\CLOCK7S|LessThan0~9_combout )))

	.dataa(\CLOCK7S|count [31]),
	.datab(gnd),
	.datac(\CLOCK7S|LessThan0~4_combout ),
	.datad(\CLOCK7S|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\CLOCK7S|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|LessThan0~10 .lut_mask = 16'h5550;
defparam \CLOCK7S|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \CLOCK7S|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[0] .is_wysiwyg = "true";
defparam \CLOCK7S|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \CLOCK7S|count[1]~34 (
// Equation(s):
// \CLOCK7S|count[1]~34_combout  = (\CLOCK7S|count [1] & (!\CLOCK7S|count[0]~33 )) # (!\CLOCK7S|count [1] & ((\CLOCK7S|count[0]~33 ) # (GND)))
// \CLOCK7S|count[1]~35  = CARRY((!\CLOCK7S|count[0]~33 ) # (!\CLOCK7S|count [1]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[0]~33 ),
	.combout(\CLOCK7S|count[1]~34_combout ),
	.cout(\CLOCK7S|count[1]~35 ));
// synopsys translate_off
defparam \CLOCK7S|count[1]~34 .lut_mask = 16'h3C3F;
defparam \CLOCK7S|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \CLOCK7S|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[1] .is_wysiwyg = "true";
defparam \CLOCK7S|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \CLOCK7S|count[2]~36 (
// Equation(s):
// \CLOCK7S|count[2]~36_combout  = (\CLOCK7S|count [2] & (\CLOCK7S|count[1]~35  $ (GND))) # (!\CLOCK7S|count [2] & (!\CLOCK7S|count[1]~35  & VCC))
// \CLOCK7S|count[2]~37  = CARRY((\CLOCK7S|count [2] & !\CLOCK7S|count[1]~35 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[1]~35 ),
	.combout(\CLOCK7S|count[2]~36_combout ),
	.cout(\CLOCK7S|count[2]~37 ));
// synopsys translate_off
defparam \CLOCK7S|count[2]~36 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \CLOCK7S|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[2] .is_wysiwyg = "true";
defparam \CLOCK7S|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \CLOCK7S|count[3]~38 (
// Equation(s):
// \CLOCK7S|count[3]~38_combout  = (\CLOCK7S|count [3] & (!\CLOCK7S|count[2]~37 )) # (!\CLOCK7S|count [3] & ((\CLOCK7S|count[2]~37 ) # (GND)))
// \CLOCK7S|count[3]~39  = CARRY((!\CLOCK7S|count[2]~37 ) # (!\CLOCK7S|count [3]))

	.dataa(\CLOCK7S|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[2]~37 ),
	.combout(\CLOCK7S|count[3]~38_combout ),
	.cout(\CLOCK7S|count[3]~39 ));
// synopsys translate_off
defparam \CLOCK7S|count[3]~38 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \CLOCK7S|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[3] .is_wysiwyg = "true";
defparam \CLOCK7S|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \CLOCK7S|count[4]~40 (
// Equation(s):
// \CLOCK7S|count[4]~40_combout  = (\CLOCK7S|count [4] & (\CLOCK7S|count[3]~39  $ (GND))) # (!\CLOCK7S|count [4] & (!\CLOCK7S|count[3]~39  & VCC))
// \CLOCK7S|count[4]~41  = CARRY((\CLOCK7S|count [4] & !\CLOCK7S|count[3]~39 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[3]~39 ),
	.combout(\CLOCK7S|count[4]~40_combout ),
	.cout(\CLOCK7S|count[4]~41 ));
// synopsys translate_off
defparam \CLOCK7S|count[4]~40 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \CLOCK7S|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[4] .is_wysiwyg = "true";
defparam \CLOCK7S|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \CLOCK7S|count[5]~42 (
// Equation(s):
// \CLOCK7S|count[5]~42_combout  = (\CLOCK7S|count [5] & (!\CLOCK7S|count[4]~41 )) # (!\CLOCK7S|count [5] & ((\CLOCK7S|count[4]~41 ) # (GND)))
// \CLOCK7S|count[5]~43  = CARRY((!\CLOCK7S|count[4]~41 ) # (!\CLOCK7S|count [5]))

	.dataa(\CLOCK7S|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[4]~41 ),
	.combout(\CLOCK7S|count[5]~42_combout ),
	.cout(\CLOCK7S|count[5]~43 ));
// synopsys translate_off
defparam \CLOCK7S|count[5]~42 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \CLOCK7S|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[5] .is_wysiwyg = "true";
defparam \CLOCK7S|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \CLOCK7S|count[6]~44 (
// Equation(s):
// \CLOCK7S|count[6]~44_combout  = (\CLOCK7S|count [6] & (\CLOCK7S|count[5]~43  $ (GND))) # (!\CLOCK7S|count [6] & (!\CLOCK7S|count[5]~43  & VCC))
// \CLOCK7S|count[6]~45  = CARRY((\CLOCK7S|count [6] & !\CLOCK7S|count[5]~43 ))

	.dataa(\CLOCK7S|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[5]~43 ),
	.combout(\CLOCK7S|count[6]~44_combout ),
	.cout(\CLOCK7S|count[6]~45 ));
// synopsys translate_off
defparam \CLOCK7S|count[6]~44 .lut_mask = 16'hA50A;
defparam \CLOCK7S|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \CLOCK7S|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[6] .is_wysiwyg = "true";
defparam \CLOCK7S|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \CLOCK7S|count[7]~46 (
// Equation(s):
// \CLOCK7S|count[7]~46_combout  = (\CLOCK7S|count [7] & (!\CLOCK7S|count[6]~45 )) # (!\CLOCK7S|count [7] & ((\CLOCK7S|count[6]~45 ) # (GND)))
// \CLOCK7S|count[7]~47  = CARRY((!\CLOCK7S|count[6]~45 ) # (!\CLOCK7S|count [7]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[6]~45 ),
	.combout(\CLOCK7S|count[7]~46_combout ),
	.cout(\CLOCK7S|count[7]~47 ));
// synopsys translate_off
defparam \CLOCK7S|count[7]~46 .lut_mask = 16'h3C3F;
defparam \CLOCK7S|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \CLOCK7S|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[7] .is_wysiwyg = "true";
defparam \CLOCK7S|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \CLOCK7S|count[8]~48 (
// Equation(s):
// \CLOCK7S|count[8]~48_combout  = (\CLOCK7S|count [8] & (\CLOCK7S|count[7]~47  $ (GND))) # (!\CLOCK7S|count [8] & (!\CLOCK7S|count[7]~47  & VCC))
// \CLOCK7S|count[8]~49  = CARRY((\CLOCK7S|count [8] & !\CLOCK7S|count[7]~47 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[7]~47 ),
	.combout(\CLOCK7S|count[8]~48_combout ),
	.cout(\CLOCK7S|count[8]~49 ));
// synopsys translate_off
defparam \CLOCK7S|count[8]~48 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \CLOCK7S|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[8] .is_wysiwyg = "true";
defparam \CLOCK7S|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \CLOCK7S|count[9]~50 (
// Equation(s):
// \CLOCK7S|count[9]~50_combout  = (\CLOCK7S|count [9] & (!\CLOCK7S|count[8]~49 )) # (!\CLOCK7S|count [9] & ((\CLOCK7S|count[8]~49 ) # (GND)))
// \CLOCK7S|count[9]~51  = CARRY((!\CLOCK7S|count[8]~49 ) # (!\CLOCK7S|count [9]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[8]~49 ),
	.combout(\CLOCK7S|count[9]~50_combout ),
	.cout(\CLOCK7S|count[9]~51 ));
// synopsys translate_off
defparam \CLOCK7S|count[9]~50 .lut_mask = 16'h3C3F;
defparam \CLOCK7S|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \CLOCK7S|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[9] .is_wysiwyg = "true";
defparam \CLOCK7S|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \CLOCK7S|count[10]~52 (
// Equation(s):
// \CLOCK7S|count[10]~52_combout  = (\CLOCK7S|count [10] & (\CLOCK7S|count[9]~51  $ (GND))) # (!\CLOCK7S|count [10] & (!\CLOCK7S|count[9]~51  & VCC))
// \CLOCK7S|count[10]~53  = CARRY((\CLOCK7S|count [10] & !\CLOCK7S|count[9]~51 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[9]~51 ),
	.combout(\CLOCK7S|count[10]~52_combout ),
	.cout(\CLOCK7S|count[10]~53 ));
// synopsys translate_off
defparam \CLOCK7S|count[10]~52 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \CLOCK7S|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[10] .is_wysiwyg = "true";
defparam \CLOCK7S|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \CLOCK7S|count[11]~54 (
// Equation(s):
// \CLOCK7S|count[11]~54_combout  = (\CLOCK7S|count [11] & (!\CLOCK7S|count[10]~53 )) # (!\CLOCK7S|count [11] & ((\CLOCK7S|count[10]~53 ) # (GND)))
// \CLOCK7S|count[11]~55  = CARRY((!\CLOCK7S|count[10]~53 ) # (!\CLOCK7S|count [11]))

	.dataa(\CLOCK7S|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[10]~53 ),
	.combout(\CLOCK7S|count[11]~54_combout ),
	.cout(\CLOCK7S|count[11]~55 ));
// synopsys translate_off
defparam \CLOCK7S|count[11]~54 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \CLOCK7S|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[11] .is_wysiwyg = "true";
defparam \CLOCK7S|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \CLOCK7S|count[12]~56 (
// Equation(s):
// \CLOCK7S|count[12]~56_combout  = (\CLOCK7S|count [12] & (\CLOCK7S|count[11]~55  $ (GND))) # (!\CLOCK7S|count [12] & (!\CLOCK7S|count[11]~55  & VCC))
// \CLOCK7S|count[12]~57  = CARRY((\CLOCK7S|count [12] & !\CLOCK7S|count[11]~55 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[11]~55 ),
	.combout(\CLOCK7S|count[12]~56_combout ),
	.cout(\CLOCK7S|count[12]~57 ));
// synopsys translate_off
defparam \CLOCK7S|count[12]~56 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \CLOCK7S|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[12] .is_wysiwyg = "true";
defparam \CLOCK7S|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \CLOCK7S|count[13]~58 (
// Equation(s):
// \CLOCK7S|count[13]~58_combout  = (\CLOCK7S|count [13] & (!\CLOCK7S|count[12]~57 )) # (!\CLOCK7S|count [13] & ((\CLOCK7S|count[12]~57 ) # (GND)))
// \CLOCK7S|count[13]~59  = CARRY((!\CLOCK7S|count[12]~57 ) # (!\CLOCK7S|count [13]))

	.dataa(\CLOCK7S|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[12]~57 ),
	.combout(\CLOCK7S|count[13]~58_combout ),
	.cout(\CLOCK7S|count[13]~59 ));
// synopsys translate_off
defparam \CLOCK7S|count[13]~58 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \CLOCK7S|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[13] .is_wysiwyg = "true";
defparam \CLOCK7S|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \CLOCK7S|count[14]~60 (
// Equation(s):
// \CLOCK7S|count[14]~60_combout  = (\CLOCK7S|count [14] & (\CLOCK7S|count[13]~59  $ (GND))) # (!\CLOCK7S|count [14] & (!\CLOCK7S|count[13]~59  & VCC))
// \CLOCK7S|count[14]~61  = CARRY((\CLOCK7S|count [14] & !\CLOCK7S|count[13]~59 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[13]~59 ),
	.combout(\CLOCK7S|count[14]~60_combout ),
	.cout(\CLOCK7S|count[14]~61 ));
// synopsys translate_off
defparam \CLOCK7S|count[14]~60 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \CLOCK7S|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[14] .is_wysiwyg = "true";
defparam \CLOCK7S|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \CLOCK7S|count[15]~62 (
// Equation(s):
// \CLOCK7S|count[15]~62_combout  = (\CLOCK7S|count [15] & (!\CLOCK7S|count[14]~61 )) # (!\CLOCK7S|count [15] & ((\CLOCK7S|count[14]~61 ) # (GND)))
// \CLOCK7S|count[15]~63  = CARRY((!\CLOCK7S|count[14]~61 ) # (!\CLOCK7S|count [15]))

	.dataa(\CLOCK7S|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[14]~61 ),
	.combout(\CLOCK7S|count[15]~62_combout ),
	.cout(\CLOCK7S|count[15]~63 ));
// synopsys translate_off
defparam \CLOCK7S|count[15]~62 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \CLOCK7S|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[15] .is_wysiwyg = "true";
defparam \CLOCK7S|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \CLOCK7S|count[16]~64 (
// Equation(s):
// \CLOCK7S|count[16]~64_combout  = (\CLOCK7S|count [16] & (\CLOCK7S|count[15]~63  $ (GND))) # (!\CLOCK7S|count [16] & (!\CLOCK7S|count[15]~63  & VCC))
// \CLOCK7S|count[16]~65  = CARRY((\CLOCK7S|count [16] & !\CLOCK7S|count[15]~63 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[15]~63 ),
	.combout(\CLOCK7S|count[16]~64_combout ),
	.cout(\CLOCK7S|count[16]~65 ));
// synopsys translate_off
defparam \CLOCK7S|count[16]~64 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \CLOCK7S|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[16] .is_wysiwyg = "true";
defparam \CLOCK7S|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \CLOCK7S|count[17]~66 (
// Equation(s):
// \CLOCK7S|count[17]~66_combout  = (\CLOCK7S|count [17] & (!\CLOCK7S|count[16]~65 )) # (!\CLOCK7S|count [17] & ((\CLOCK7S|count[16]~65 ) # (GND)))
// \CLOCK7S|count[17]~67  = CARRY((!\CLOCK7S|count[16]~65 ) # (!\CLOCK7S|count [17]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[16]~65 ),
	.combout(\CLOCK7S|count[17]~66_combout ),
	.cout(\CLOCK7S|count[17]~67 ));
// synopsys translate_off
defparam \CLOCK7S|count[17]~66 .lut_mask = 16'h3C3F;
defparam \CLOCK7S|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \CLOCK7S|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[17] .is_wysiwyg = "true";
defparam \CLOCK7S|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \CLOCK7S|count[18]~68 (
// Equation(s):
// \CLOCK7S|count[18]~68_combout  = (\CLOCK7S|count [18] & (\CLOCK7S|count[17]~67  $ (GND))) # (!\CLOCK7S|count [18] & (!\CLOCK7S|count[17]~67  & VCC))
// \CLOCK7S|count[18]~69  = CARRY((\CLOCK7S|count [18] & !\CLOCK7S|count[17]~67 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[17]~67 ),
	.combout(\CLOCK7S|count[18]~68_combout ),
	.cout(\CLOCK7S|count[18]~69 ));
// synopsys translate_off
defparam \CLOCK7S|count[18]~68 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \CLOCK7S|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[18] .is_wysiwyg = "true";
defparam \CLOCK7S|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \CLOCK7S|count[19]~70 (
// Equation(s):
// \CLOCK7S|count[19]~70_combout  = (\CLOCK7S|count [19] & (!\CLOCK7S|count[18]~69 )) # (!\CLOCK7S|count [19] & ((\CLOCK7S|count[18]~69 ) # (GND)))
// \CLOCK7S|count[19]~71  = CARRY((!\CLOCK7S|count[18]~69 ) # (!\CLOCK7S|count [19]))

	.dataa(\CLOCK7S|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[18]~69 ),
	.combout(\CLOCK7S|count[19]~70_combout ),
	.cout(\CLOCK7S|count[19]~71 ));
// synopsys translate_off
defparam \CLOCK7S|count[19]~70 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \CLOCK7S|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[19] .is_wysiwyg = "true";
defparam \CLOCK7S|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \CLOCK7S|count[20]~72 (
// Equation(s):
// \CLOCK7S|count[20]~72_combout  = (\CLOCK7S|count [20] & (\CLOCK7S|count[19]~71  $ (GND))) # (!\CLOCK7S|count [20] & (!\CLOCK7S|count[19]~71  & VCC))
// \CLOCK7S|count[20]~73  = CARRY((\CLOCK7S|count [20] & !\CLOCK7S|count[19]~71 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[19]~71 ),
	.combout(\CLOCK7S|count[20]~72_combout ),
	.cout(\CLOCK7S|count[20]~73 ));
// synopsys translate_off
defparam \CLOCK7S|count[20]~72 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \CLOCK7S|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[20] .is_wysiwyg = "true";
defparam \CLOCK7S|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \CLOCK7S|count[21]~74 (
// Equation(s):
// \CLOCK7S|count[21]~74_combout  = (\CLOCK7S|count [21] & (!\CLOCK7S|count[20]~73 )) # (!\CLOCK7S|count [21] & ((\CLOCK7S|count[20]~73 ) # (GND)))
// \CLOCK7S|count[21]~75  = CARRY((!\CLOCK7S|count[20]~73 ) # (!\CLOCK7S|count [21]))

	.dataa(\CLOCK7S|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[20]~73 ),
	.combout(\CLOCK7S|count[21]~74_combout ),
	.cout(\CLOCK7S|count[21]~75 ));
// synopsys translate_off
defparam \CLOCK7S|count[21]~74 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \CLOCK7S|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[21] .is_wysiwyg = "true";
defparam \CLOCK7S|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \CLOCK7S|count[22]~76 (
// Equation(s):
// \CLOCK7S|count[22]~76_combout  = (\CLOCK7S|count [22] & (\CLOCK7S|count[21]~75  $ (GND))) # (!\CLOCK7S|count [22] & (!\CLOCK7S|count[21]~75  & VCC))
// \CLOCK7S|count[22]~77  = CARRY((\CLOCK7S|count [22] & !\CLOCK7S|count[21]~75 ))

	.dataa(\CLOCK7S|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[21]~75 ),
	.combout(\CLOCK7S|count[22]~76_combout ),
	.cout(\CLOCK7S|count[22]~77 ));
// synopsys translate_off
defparam \CLOCK7S|count[22]~76 .lut_mask = 16'hA50A;
defparam \CLOCK7S|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \CLOCK7S|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[22] .is_wysiwyg = "true";
defparam \CLOCK7S|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \CLOCK7S|count[23]~78 (
// Equation(s):
// \CLOCK7S|count[23]~78_combout  = (\CLOCK7S|count [23] & (!\CLOCK7S|count[22]~77 )) # (!\CLOCK7S|count [23] & ((\CLOCK7S|count[22]~77 ) # (GND)))
// \CLOCK7S|count[23]~79  = CARRY((!\CLOCK7S|count[22]~77 ) # (!\CLOCK7S|count [23]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[22]~77 ),
	.combout(\CLOCK7S|count[23]~78_combout ),
	.cout(\CLOCK7S|count[23]~79 ));
// synopsys translate_off
defparam \CLOCK7S|count[23]~78 .lut_mask = 16'h3C3F;
defparam \CLOCK7S|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \CLOCK7S|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[23] .is_wysiwyg = "true";
defparam \CLOCK7S|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \CLOCK7S|count[24]~80 (
// Equation(s):
// \CLOCK7S|count[24]~80_combout  = (\CLOCK7S|count [24] & (\CLOCK7S|count[23]~79  $ (GND))) # (!\CLOCK7S|count [24] & (!\CLOCK7S|count[23]~79  & VCC))
// \CLOCK7S|count[24]~81  = CARRY((\CLOCK7S|count [24] & !\CLOCK7S|count[23]~79 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[23]~79 ),
	.combout(\CLOCK7S|count[24]~80_combout ),
	.cout(\CLOCK7S|count[24]~81 ));
// synopsys translate_off
defparam \CLOCK7S|count[24]~80 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \CLOCK7S|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[24] .is_wysiwyg = "true";
defparam \CLOCK7S|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \CLOCK7S|count[25]~82 (
// Equation(s):
// \CLOCK7S|count[25]~82_combout  = (\CLOCK7S|count [25] & (!\CLOCK7S|count[24]~81 )) # (!\CLOCK7S|count [25] & ((\CLOCK7S|count[24]~81 ) # (GND)))
// \CLOCK7S|count[25]~83  = CARRY((!\CLOCK7S|count[24]~81 ) # (!\CLOCK7S|count [25]))

	.dataa(gnd),
	.datab(\CLOCK7S|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[24]~81 ),
	.combout(\CLOCK7S|count[25]~82_combout ),
	.cout(\CLOCK7S|count[25]~83 ));
// synopsys translate_off
defparam \CLOCK7S|count[25]~82 .lut_mask = 16'h3C3F;
defparam \CLOCK7S|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \CLOCK7S|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[25] .is_wysiwyg = "true";
defparam \CLOCK7S|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \CLOCK7S|count[26]~84 (
// Equation(s):
// \CLOCK7S|count[26]~84_combout  = (\CLOCK7S|count [26] & (\CLOCK7S|count[25]~83  $ (GND))) # (!\CLOCK7S|count [26] & (!\CLOCK7S|count[25]~83  & VCC))
// \CLOCK7S|count[26]~85  = CARRY((\CLOCK7S|count [26] & !\CLOCK7S|count[25]~83 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[25]~83 ),
	.combout(\CLOCK7S|count[26]~84_combout ),
	.cout(\CLOCK7S|count[26]~85 ));
// synopsys translate_off
defparam \CLOCK7S|count[26]~84 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \CLOCK7S|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[26] .is_wysiwyg = "true";
defparam \CLOCK7S|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \CLOCK7S|count[27]~86 (
// Equation(s):
// \CLOCK7S|count[27]~86_combout  = (\CLOCK7S|count [27] & (!\CLOCK7S|count[26]~85 )) # (!\CLOCK7S|count [27] & ((\CLOCK7S|count[26]~85 ) # (GND)))
// \CLOCK7S|count[27]~87  = CARRY((!\CLOCK7S|count[26]~85 ) # (!\CLOCK7S|count [27]))

	.dataa(\CLOCK7S|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[26]~85 ),
	.combout(\CLOCK7S|count[27]~86_combout ),
	.cout(\CLOCK7S|count[27]~87 ));
// synopsys translate_off
defparam \CLOCK7S|count[27]~86 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \CLOCK7S|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[27] .is_wysiwyg = "true";
defparam \CLOCK7S|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \CLOCK7S|count[28]~88 (
// Equation(s):
// \CLOCK7S|count[28]~88_combout  = (\CLOCK7S|count [28] & (\CLOCK7S|count[27]~87  $ (GND))) # (!\CLOCK7S|count [28] & (!\CLOCK7S|count[27]~87  & VCC))
// \CLOCK7S|count[28]~89  = CARRY((\CLOCK7S|count [28] & !\CLOCK7S|count[27]~87 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[27]~87 ),
	.combout(\CLOCK7S|count[28]~88_combout ),
	.cout(\CLOCK7S|count[28]~89 ));
// synopsys translate_off
defparam \CLOCK7S|count[28]~88 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \CLOCK7S|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[28] .is_wysiwyg = "true";
defparam \CLOCK7S|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \CLOCK7S|count[29]~90 (
// Equation(s):
// \CLOCK7S|count[29]~90_combout  = (\CLOCK7S|count [29] & (!\CLOCK7S|count[28]~89 )) # (!\CLOCK7S|count [29] & ((\CLOCK7S|count[28]~89 ) # (GND)))
// \CLOCK7S|count[29]~91  = CARRY((!\CLOCK7S|count[28]~89 ) # (!\CLOCK7S|count [29]))

	.dataa(\CLOCK7S|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[28]~89 ),
	.combout(\CLOCK7S|count[29]~90_combout ),
	.cout(\CLOCK7S|count[29]~91 ));
// synopsys translate_off
defparam \CLOCK7S|count[29]~90 .lut_mask = 16'h5A5F;
defparam \CLOCK7S|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \CLOCK7S|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[29] .is_wysiwyg = "true";
defparam \CLOCK7S|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \CLOCK7S|count[30]~92 (
// Equation(s):
// \CLOCK7S|count[30]~92_combout  = (\CLOCK7S|count [30] & (\CLOCK7S|count[29]~91  $ (GND))) # (!\CLOCK7S|count [30] & (!\CLOCK7S|count[29]~91  & VCC))
// \CLOCK7S|count[30]~93  = CARRY((\CLOCK7S|count [30] & !\CLOCK7S|count[29]~91 ))

	.dataa(gnd),
	.datab(\CLOCK7S|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLOCK7S|count[29]~91 ),
	.combout(\CLOCK7S|count[30]~92_combout ),
	.cout(\CLOCK7S|count[30]~93 ));
// synopsys translate_off
defparam \CLOCK7S|count[30]~92 .lut_mask = 16'hC30C;
defparam \CLOCK7S|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \CLOCK7S|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[30] .is_wysiwyg = "true";
defparam \CLOCK7S|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \CLOCK7S|count[31]~94 (
// Equation(s):
// \CLOCK7S|count[31]~94_combout  = \CLOCK7S|count [31] $ (\CLOCK7S|count[30]~93 )

	.dataa(\CLOCK7S|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CLOCK7S|count[30]~93 ),
	.combout(\CLOCK7S|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|count[31]~94 .lut_mask = 16'h5A5A;
defparam \CLOCK7S|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \CLOCK7S|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|count[31] .is_wysiwyg = "true";
defparam \CLOCK7S|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \CLOCK7S|pulse_div~0 (
// Equation(s):
// \CLOCK7S|pulse_div~0_combout  = \CLOCK7S|pulse_div~q  $ (((!\CLOCK7S|count [31] & ((\CLOCK7S|LessThan0~4_combout ) # (\CLOCK7S|LessThan0~9_combout )))))

	.dataa(\CLOCK7S|count [31]),
	.datab(\CLOCK7S|LessThan0~4_combout ),
	.datac(\CLOCK7S|pulse_div~q ),
	.datad(\CLOCK7S|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\CLOCK7S|pulse_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|pulse_div~0 .lut_mask = 16'hA5B4;
defparam \CLOCK7S|pulse_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \CLOCK7S|pulse_div~feeder (
// Equation(s):
// \CLOCK7S|pulse_div~feeder_combout  = \CLOCK7S|pulse_div~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLOCK7S|pulse_div~0_combout ),
	.cin(gnd),
	.combout(\CLOCK7S|pulse_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK7S|pulse_div~feeder .lut_mask = 16'hFF00;
defparam \CLOCK7S|pulse_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \CLOCK7S|pulse_div (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CLOCK7S|pulse_div~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK7S|pulse_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK7S|pulse_div .is_wysiwyg = "true";
defparam \CLOCK7S|pulse_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK7S|pulse_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK7S|pulse_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK7S|pulse_div~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK7S|pulse_div~clkctrl .clock_type = "global clock";
defparam \CLOCK7S|pulse_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \state_7s.s2~0 (
// Equation(s):
// \state_7s.s2~0_combout  = !\state_7s.s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_7s.s1~q ),
	.cin(gnd),
	.combout(\state_7s.s2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_7s.s2~0 .lut_mask = 16'h00FF;
defparam \state_7s.s2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \state_7s.s2 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\state_7s.s2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_7s.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_7s.s2 .is_wysiwyg = "true";
defparam \state_7s.s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \state_7s.s3~feeder (
// Equation(s):
// \state_7s.s3~feeder_combout  = \state_7s.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_7s.s2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_7s.s3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_7s.s3~feeder .lut_mask = 16'hF0F0;
defparam \state_7s.s3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \state_7s.s3 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\state_7s.s3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_7s.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_7s.s3 .is_wysiwyg = "true";
defparam \state_7s.s3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \state_7s.s4 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\state_7s.s3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_7s.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_7s.s4 .is_wysiwyg = "true";
defparam \state_7s.s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \state_7s.s1~0 (
// Equation(s):
// \state_7s.s1~0_combout  = !\state_7s.s4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\state_7s.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_7s.s1~0 .lut_mask = 16'h00FF;
defparam \state_7s.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \state_7s.s1 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\state_7s.s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_7s.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_7s.s1 .is_wysiwyg = "true";
defparam \state_7s.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\REG_A[3]~reg0_q  & (!\REG_A[1]~reg0_q  & (\REG_A[2]~reg0_q  $ (\REG_A[0]~reg0_q ))))

	.dataa(\REG_A[2]~reg0_q ),
	.datab(\REG_A[3]~reg0_q ),
	.datac(\REG_A[0]~reg0_q ),
	.datad(\REG_A[1]~reg0_q ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h0012;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\state_7s.s2~q ) # ((\state_7s.s3~q ) # ((!\REG_M[2]~reg0_q  & \state_7s.s4~q )))

	.dataa(\state_7s.s2~q ),
	.datab(\state_7s.s3~q ),
	.datac(\REG_M[2]~reg0_q ),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hEFEE;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\REG_M[1]~reg0_q  & (\state_7s.s3~q  & ((!\REG_M[2]~reg0_q )))) # (!\REG_M[1]~reg0_q  & ((\Selector6~0_combout ) # ((\state_7s.s3~q  & !\REG_M[2]~reg0_q ))))

	.dataa(\REG_M[1]~reg0_q ),
	.datab(\state_7s.s3~q ),
	.datac(\Selector6~0_combout ),
	.datad(\REG_M[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h50DC;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\state_7s.s1~q  & (((\Selector6~1_combout  & !\REG_M[0]~reg0_q )))) # (!\state_7s.s1~q  & ((\Mux7~0_combout ) # ((\Selector6~1_combout  & !\REG_M[0]~reg0_q ))))

	.dataa(\state_7s.s1~q ),
	.datab(\Mux7~0_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\REG_M[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h44F4;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \Seven_Segment[0]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[0]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\REG_M[1]~reg0_q  & (\state_7s.s4~q  & (\REG_M[2]~reg0_q  $ (!\REG_M[0]~reg0_q )))) # (!\REG_M[1]~reg0_q  & (!\REG_M[2]~reg0_q  & (!\REG_M[0]~reg0_q )))

	.dataa(\REG_M[1]~reg0_q ),
	.datab(\REG_M[2]~reg0_q ),
	.datac(\REG_M[0]~reg0_q ),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h8301;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (!\REG_A[3]~reg0_q  & (\REG_A[2]~reg0_q  & (\REG_A[0]~reg0_q  $ (\REG_A[1]~reg0_q ))))

	.dataa(\REG_A[3]~reg0_q ),
	.datab(\REG_A[2]~reg0_q ),
	.datac(\REG_A[0]~reg0_q ),
	.datad(\REG_A[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h0440;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\state_7s.s1~q  & (\Selector5~0_combout )) # (!\state_7s.s1~q  & ((\state_7s.s4~q  & (\Selector5~0_combout )) # (!\state_7s.s4~q  & ((\Selector5~1_combout )))))

	.dataa(\Selector5~0_combout ),
	.datab(\state_7s.s1~q ),
	.datac(\state_7s.s4~q ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hABA8;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \Seven_Segment[1]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[1]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\REG_M[1]~reg0_q  & ((\REG_M[0]~reg0_q  & (!\REG_M[2]~reg0_q  & !\state_7s.s4~q )) # (!\REG_M[0]~reg0_q  & ((!\state_7s.s4~q ) # (!\REG_M[2]~reg0_q ))))) # (!\REG_M[1]~reg0_q  & ((\REG_M[0]~reg0_q  & ((!\state_7s.s4~q ) # 
// (!\REG_M[2]~reg0_q ))) # (!\REG_M[0]~reg0_q  & (\REG_M[2]~reg0_q ))))

	.dataa(\REG_M[1]~reg0_q ),
	.datab(\REG_M[0]~reg0_q ),
	.datac(\REG_M[2]~reg0_q ),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h167E;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\state_7s.s2~q ) # ((\state_7s.s3~q ) # (\state_7s.s4~q ))

	.dataa(\state_7s.s2~q ),
	.datab(\state_7s.s3~q ),
	.datac(gnd),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hFFEE;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\REG_A[0]~reg0_q  & (\REG_A[1]~reg0_q  & (!\state_7s.s1~q  & !\REG_A[2]~reg0_q )))

	.dataa(\REG_A[0]~reg0_q ),
	.datab(\REG_A[1]~reg0_q ),
	.datac(\state_7s.s1~q ),
	.datad(\REG_A[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h0004;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\Selector4~1_combout  & (((\Selector4~0_combout  & !\REG_A[3]~reg0_q )))) # (!\Selector4~1_combout  & ((\Selector4~2_combout ) # ((\Selector4~0_combout  & !\REG_A[3]~reg0_q ))))

	.dataa(\Selector4~1_combout ),
	.datab(\Selector4~2_combout ),
	.datac(\Selector4~0_combout ),
	.datad(\REG_A[3]~reg0_q ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'h44F4;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \Seven_Segment[2]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[2]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\state_7s.s4~q  & ((\REG_M[0]~reg0_q ) # (\REG_M[1]~reg0_q  $ (!\REG_M[2]~reg0_q ))))

	.dataa(\REG_M[1]~reg0_q ),
	.datab(\REG_M[2]~reg0_q ),
	.datac(\REG_M[0]~reg0_q ),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hF900;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\REG_A[3]~reg0_q  & ((\REG_A[1]~reg0_q  & (\REG_A[0]~reg0_q  & \REG_A[2]~reg0_q )) # (!\REG_A[1]~reg0_q  & (\REG_A[0]~reg0_q  $ (\REG_A[2]~reg0_q )))))

	.dataa(\REG_A[1]~reg0_q ),
	.datab(\REG_A[0]~reg0_q ),
	.datac(\REG_A[2]~reg0_q ),
	.datad(\REG_A[3]~reg0_q ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0094;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = \REG_M[1]~reg0_q  $ (!\REG_M[0]~reg0_q )

	.dataa(\REG_M[1]~reg0_q ),
	.datab(gnd),
	.datac(\REG_M[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hA5A5;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\REG_M[2]~reg0_q  & ((\state_7s.s2~q ) # ((\state_7s.s3~q )))) # (!\REG_M[2]~reg0_q  & (\Selector3~0_combout  & ((\state_7s.s2~q ) # (\state_7s.s3~q ))))

	.dataa(\REG_M[2]~reg0_q ),
	.datab(\state_7s.s2~q ),
	.datac(\Selector3~0_combout ),
	.datad(\state_7s.s3~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFAC8;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\Selector3~2_combout ) # ((\Selector3~1_combout ) # ((\Mux4~0_combout  & !\state_7s.s1~q )))

	.dataa(\Selector3~2_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\Selector3~1_combout ),
	.datad(\state_7s.s1~q ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hFAFE;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \Seven_Segment[3]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[3]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\REG_A[1]~reg0_q  & (((\REG_A[0]~reg0_q  & !\REG_A[3]~reg0_q )))) # (!\REG_A[1]~reg0_q  & ((\REG_A[2]~reg0_q  & ((!\REG_A[3]~reg0_q ))) # (!\REG_A[2]~reg0_q  & (\REG_A[0]~reg0_q ))))

	.dataa(\REG_A[2]~reg0_q ),
	.datab(\REG_A[1]~reg0_q ),
	.datac(\REG_A[0]~reg0_q ),
	.datad(\REG_A[3]~reg0_q ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h10F2;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (!\REG_M[2]~reg0_q  & (\state_7s.s4~q  & !\REG_M[0]~reg0_q ))

	.dataa(gnd),
	.datab(\REG_M[2]~reg0_q ),
	.datac(\state_7s.s4~q ),
	.datad(\REG_M[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'h0030;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\REG_M[0]~reg0_q  & !\REG_M[2]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_M[0]~reg0_q ),
	.datad(\REG_M[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h00F0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\state_7s.s3~q  & (\Selector2~0_combout  $ ((!\REG_M[1]~reg0_q )))) # (!\state_7s.s3~q  & (\state_7s.s2~q  & (\Selector2~0_combout  $ (!\REG_M[1]~reg0_q ))))

	.dataa(\Selector2~0_combout ),
	.datab(\state_7s.s3~q ),
	.datac(\REG_M[1]~reg0_q ),
	.datad(\state_7s.s2~q ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hA584;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\Selector2~2_combout ) # ((\Selector2~1_combout ) # ((\Mux3~0_combout  & !\state_7s.s1~q )))

	.dataa(\Mux3~0_combout ),
	.datab(\Selector2~2_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\state_7s.s1~q ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hFCFE;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \Seven_Segment[4]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[4]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\REG_A[3]~reg0_q  & ((\REG_A[1]~reg0_q  & ((\REG_A[0]~reg0_q ) # (!\REG_A[2]~reg0_q ))) # (!\REG_A[1]~reg0_q  & (!\REG_A[2]~reg0_q  & \REG_A[0]~reg0_q ))))

	.dataa(\REG_A[1]~reg0_q ),
	.datab(\REG_A[2]~reg0_q ),
	.datac(\REG_A[0]~reg0_q ),
	.datad(\REG_A[3]~reg0_q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h00B2;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\REG_M[1]~reg0_q  & (!\REG_M[0]~reg0_q  & ((!\REG_M[2]~reg0_q ) # (!\state_7s.s4~q ))))

	.dataa(\state_7s.s4~q ),
	.datab(\REG_M[2]~reg0_q ),
	.datac(\REG_M[1]~reg0_q ),
	.datad(\REG_M[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0007;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\state_7s.s1~q  & (((\Selector1~0_combout )))) # (!\state_7s.s1~q  & ((\state_7s.s4~q  & ((\Selector1~0_combout ))) # (!\state_7s.s4~q  & (\Selector1~1_combout ))))

	.dataa(\Selector1~1_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\state_7s.s1~q ),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hCCCA;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \Seven_Segment[5]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[5]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\REG_A[3]~reg0_q ) # ((\REG_A[2]~reg0_q  & ((!\REG_A[1]~reg0_q ) # (!\REG_A[0]~reg0_q ))) # (!\REG_A[2]~reg0_q  & ((\REG_A[1]~reg0_q ))))

	.dataa(\REG_A[2]~reg0_q ),
	.datab(\REG_A[0]~reg0_q ),
	.datac(\REG_A[1]~reg0_q ),
	.datad(\REG_A[3]~reg0_q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hFF7A;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\REG_M[0]~reg0_q  & ((!\REG_M[2]~reg0_q ) # (!\REG_M[1]~reg0_q ))) # (!\REG_M[0]~reg0_q  & ((\REG_M[2]~reg0_q )))

	.dataa(\REG_M[1]~reg0_q ),
	.datab(gnd),
	.datac(\REG_M[0]~reg0_q ),
	.datad(\REG_M[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h5FF0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\REG_M[2]~reg0_q  & (((!\REG_M[1]~reg0_q  & \state_7s.s4~q )))) # (!\REG_M[2]~reg0_q  & (\REG_M[1]~reg0_q  & ((\state_7s.s4~q ) # (!\REG_M[0]~reg0_q ))))

	.dataa(\REG_M[0]~reg0_q ),
	.datab(\REG_M[2]~reg0_q ),
	.datac(\REG_M[1]~reg0_q ),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h3C10;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Selector0~0_combout  & ((\state_7s.s3~q ) # ((\Selector0~1_combout ) # (\state_7s.s2~q )))) # (!\Selector0~0_combout  & (\state_7s.s3~q  & (\Selector0~1_combout )))

	.dataa(\Selector0~0_combout ),
	.datab(\state_7s.s3~q ),
	.datac(\Selector0~1_combout ),
	.datad(\state_7s.s2~q ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hEAE8;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Selector0~2_combout ) # ((!\Mux1~0_combout  & !\state_7s.s1~q ))

	.dataa(gnd),
	.datab(\Mux1~0_combout ),
	.datac(\Selector0~2_combout ),
	.datad(\state_7s.s1~q ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hF0F3;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \Seven_Segment[6]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[6]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \Seven_Segment~1 (
// Equation(s):
// \Seven_Segment~1_combout  = ((\state_7s.s1~q ) # ((!\REG_A[2]~reg0_q  & !\REG_A[1]~reg0_q ))) # (!\REG_A[3]~reg0_q )

	.dataa(\REG_A[2]~reg0_q ),
	.datab(\REG_A[3]~reg0_q ),
	.datac(\state_7s.s1~q ),
	.datad(\REG_A[1]~reg0_q ),
	.cin(gnd),
	.combout(\Seven_Segment~1_combout ),
	.cout());
// synopsys translate_off
defparam \Seven_Segment~1 .lut_mask = 16'hF3F7;
defparam \Seven_Segment~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \Seven_Segment[7]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Seven_Segment~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Seven_Segment[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Seven_Segment[7]~reg0 .is_wysiwyg = "true";
defparam \Seven_Segment[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \Digit_SS[0]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\state_7s.s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digit_SS[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digit_SS[0]~reg0 .is_wysiwyg = "true";
defparam \Digit_SS[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \Digit_SS[1]~0 (
// Equation(s):
// \Digit_SS[1]~0_combout  = !\state_7s.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_7s.s2~q ),
	.cin(gnd),
	.combout(\Digit_SS[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Digit_SS[1]~0 .lut_mask = 16'h00FF;
defparam \Digit_SS[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \Digit_SS[1]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Digit_SS[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digit_SS[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digit_SS[1]~reg0 .is_wysiwyg = "true";
defparam \Digit_SS[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \Digit_SS[2]~1 (
// Equation(s):
// \Digit_SS[2]~1_combout  = !\state_7s.s3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_7s.s3~q ),
	.cin(gnd),
	.combout(\Digit_SS[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Digit_SS[2]~1 .lut_mask = 16'h00FF;
defparam \Digit_SS[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \Digit_SS[2]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Digit_SS[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digit_SS[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digit_SS[2]~reg0 .is_wysiwyg = "true";
defparam \Digit_SS[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \Digit_SS[3]~2 (
// Equation(s):
// \Digit_SS[3]~2_combout  = !\state_7s.s4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_7s.s4~q ),
	.cin(gnd),
	.combout(\Digit_SS[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Digit_SS[3]~2 .lut_mask = 16'h00FF;
defparam \Digit_SS[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \Digit_SS[3]~reg0 (
	.clk(\CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\Digit_SS[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digit_SS[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digit_SS[3]~reg0 .is_wysiwyg = "true";
defparam \Digit_SS[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \SendClock:sendCount[0]~1 (
// Equation(s):
// \SendClock:sendCount[0]~1_combout  = \SendClock:sendCount[0]~q  $ (VCC)
// \SendClock:sendCount[0]~2  = CARRY(\SendClock:sendCount[0]~q )

	.dataa(gnd),
	.datab(\SendClock:sendCount[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SendClock:sendCount[0]~1_combout ),
	.cout(\SendClock:sendCount[0]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[0]~1 .lut_mask = 16'h33CC;
defparam \SendClock:sendCount[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \SendClock:sendCount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[0] .is_wysiwyg = "true";
defparam \SendClock:sendCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \SendClock:sendCount[1]~1 (
// Equation(s):
// \SendClock:sendCount[1]~1_combout  = (\SendClock:sendCount[1]~q  & (!\SendClock:sendCount[0]~2 )) # (!\SendClock:sendCount[1]~q  & ((\SendClock:sendCount[0]~2 ) # (GND)))
// \SendClock:sendCount[1]~2  = CARRY((!\SendClock:sendCount[0]~2 ) # (!\SendClock:sendCount[1]~q ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[0]~2 ),
	.combout(\SendClock:sendCount[1]~1_combout ),
	.cout(\SendClock:sendCount[1]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[1]~1 .lut_mask = 16'h3C3F;
defparam \SendClock:sendCount[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \SendClock:sendCount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[1] .is_wysiwyg = "true";
defparam \SendClock:sendCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \SendClock:sendCount[2]~1 (
// Equation(s):
// \SendClock:sendCount[2]~1_combout  = (\SendClock:sendCount[2]~q  & (\SendClock:sendCount[1]~2  $ (GND))) # (!\SendClock:sendCount[2]~q  & (!\SendClock:sendCount[1]~2  & VCC))
// \SendClock:sendCount[2]~2  = CARRY((\SendClock:sendCount[2]~q  & !\SendClock:sendCount[1]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[1]~2 ),
	.combout(\SendClock:sendCount[2]~1_combout ),
	.cout(\SendClock:sendCount[2]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[2]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \SendClock:sendCount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[2] .is_wysiwyg = "true";
defparam \SendClock:sendCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \SendClock:sendCount[3]~1 (
// Equation(s):
// \SendClock:sendCount[3]~1_combout  = (\SendClock:sendCount[3]~q  & (!\SendClock:sendCount[2]~2 )) # (!\SendClock:sendCount[3]~q  & ((\SendClock:sendCount[2]~2 ) # (GND)))
// \SendClock:sendCount[3]~2  = CARRY((!\SendClock:sendCount[2]~2 ) # (!\SendClock:sendCount[3]~q ))

	.dataa(\SendClock:sendCount[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[2]~2 ),
	.combout(\SendClock:sendCount[3]~1_combout ),
	.cout(\SendClock:sendCount[3]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[3]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \SendClock:sendCount[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[3] .is_wysiwyg = "true";
defparam \SendClock:sendCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \SendClock:sendCount[4]~1 (
// Equation(s):
// \SendClock:sendCount[4]~1_combout  = (\SendClock:sendCount[4]~q  & (\SendClock:sendCount[3]~2  $ (GND))) # (!\SendClock:sendCount[4]~q  & (!\SendClock:sendCount[3]~2  & VCC))
// \SendClock:sendCount[4]~2  = CARRY((\SendClock:sendCount[4]~q  & !\SendClock:sendCount[3]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[3]~2 ),
	.combout(\SendClock:sendCount[4]~1_combout ),
	.cout(\SendClock:sendCount[4]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[4]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \SendClock:sendCount[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[4] .is_wysiwyg = "true";
defparam \SendClock:sendCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \SendClock:sendCount[5]~1 (
// Equation(s):
// \SendClock:sendCount[5]~1_combout  = (\SendClock:sendCount[5]~q  & (!\SendClock:sendCount[4]~2 )) # (!\SendClock:sendCount[5]~q  & ((\SendClock:sendCount[4]~2 ) # (GND)))
// \SendClock:sendCount[5]~2  = CARRY((!\SendClock:sendCount[4]~2 ) # (!\SendClock:sendCount[5]~q ))

	.dataa(\SendClock:sendCount[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[4]~2 ),
	.combout(\SendClock:sendCount[5]~1_combout ),
	.cout(\SendClock:sendCount[5]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[5]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \SendClock:sendCount[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[5] .is_wysiwyg = "true";
defparam \SendClock:sendCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \SendClock:sendCount[6]~1 (
// Equation(s):
// \SendClock:sendCount[6]~1_combout  = (\SendClock:sendCount[6]~q  & (\SendClock:sendCount[5]~2  $ (GND))) # (!\SendClock:sendCount[6]~q  & (!\SendClock:sendCount[5]~2  & VCC))
// \SendClock:sendCount[6]~2  = CARRY((\SendClock:sendCount[6]~q  & !\SendClock:sendCount[5]~2 ))

	.dataa(\SendClock:sendCount[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[5]~2 ),
	.combout(\SendClock:sendCount[6]~1_combout ),
	.cout(\SendClock:sendCount[6]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[6]~1 .lut_mask = 16'hA50A;
defparam \SendClock:sendCount[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \SendClock:sendCount[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[6] .is_wysiwyg = "true";
defparam \SendClock:sendCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \SendClock:sendCount[7]~1 (
// Equation(s):
// \SendClock:sendCount[7]~1_combout  = (\SendClock:sendCount[7]~q  & (!\SendClock:sendCount[6]~2 )) # (!\SendClock:sendCount[7]~q  & ((\SendClock:sendCount[6]~2 ) # (GND)))
// \SendClock:sendCount[7]~2  = CARRY((!\SendClock:sendCount[6]~2 ) # (!\SendClock:sendCount[7]~q ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[6]~2 ),
	.combout(\SendClock:sendCount[7]~1_combout ),
	.cout(\SendClock:sendCount[7]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[7]~1 .lut_mask = 16'h3C3F;
defparam \SendClock:sendCount[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \SendClock:sendCount[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[7] .is_wysiwyg = "true";
defparam \SendClock:sendCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \SendClock:sendCount[8]~1 (
// Equation(s):
// \SendClock:sendCount[8]~1_combout  = (\SendClock:sendCount[8]~q  & (\SendClock:sendCount[7]~2  $ (GND))) # (!\SendClock:sendCount[8]~q  & (!\SendClock:sendCount[7]~2  & VCC))
// \SendClock:sendCount[8]~2  = CARRY((\SendClock:sendCount[8]~q  & !\SendClock:sendCount[7]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[7]~2 ),
	.combout(\SendClock:sendCount[8]~1_combout ),
	.cout(\SendClock:sendCount[8]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[8]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \SendClock:sendCount[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SendClock:sendCount[8]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[8] .is_wysiwyg = "true";
defparam \SendClock:sendCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \SendClock:sendCount[9]~1 (
// Equation(s):
// \SendClock:sendCount[9]~1_combout  = (\SendClock:sendCount[9]~q  & (!\SendClock:sendCount[8]~2 )) # (!\SendClock:sendCount[9]~q  & ((\SendClock:sendCount[8]~2 ) # (GND)))
// \SendClock:sendCount[9]~2  = CARRY((!\SendClock:sendCount[8]~2 ) # (!\SendClock:sendCount[9]~q ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[8]~2 ),
	.combout(\SendClock:sendCount[9]~1_combout ),
	.cout(\SendClock:sendCount[9]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[9]~1 .lut_mask = 16'h3C3F;
defparam \SendClock:sendCount[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \SendClock:sendCount[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SendClock:sendCount[9]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[9] .is_wysiwyg = "true";
defparam \SendClock:sendCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \SendClock:sendCount[10]~1 (
// Equation(s):
// \SendClock:sendCount[10]~1_combout  = (\SendClock:sendCount[10]~q  & (\SendClock:sendCount[9]~2  $ (GND))) # (!\SendClock:sendCount[10]~q  & (!\SendClock:sendCount[9]~2  & VCC))
// \SendClock:sendCount[10]~2  = CARRY((\SendClock:sendCount[10]~q  & !\SendClock:sendCount[9]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[9]~2 ),
	.combout(\SendClock:sendCount[10]~1_combout ),
	.cout(\SendClock:sendCount[10]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[10]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \SendClock:sendCount[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[10] .is_wysiwyg = "true";
defparam \SendClock:sendCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \SendClock:sendCount[11]~1 (
// Equation(s):
// \SendClock:sendCount[11]~1_combout  = (\SendClock:sendCount[11]~q  & (!\SendClock:sendCount[10]~2 )) # (!\SendClock:sendCount[11]~q  & ((\SendClock:sendCount[10]~2 ) # (GND)))
// \SendClock:sendCount[11]~2  = CARRY((!\SendClock:sendCount[10]~2 ) # (!\SendClock:sendCount[11]~q ))

	.dataa(\SendClock:sendCount[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[10]~2 ),
	.combout(\SendClock:sendCount[11]~1_combout ),
	.cout(\SendClock:sendCount[11]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[11]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \SendClock:sendCount[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SendClock:sendCount[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[11] .is_wysiwyg = "true";
defparam \SendClock:sendCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \SendClock:sendCount[12]~1 (
// Equation(s):
// \SendClock:sendCount[12]~1_combout  = (\SendClock:sendCount[12]~q  & (\SendClock:sendCount[11]~2  $ (GND))) # (!\SendClock:sendCount[12]~q  & (!\SendClock:sendCount[11]~2  & VCC))
// \SendClock:sendCount[12]~2  = CARRY((\SendClock:sendCount[12]~q  & !\SendClock:sendCount[11]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[11]~2 ),
	.combout(\SendClock:sendCount[12]~1_combout ),
	.cout(\SendClock:sendCount[12]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[12]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \SendClock:sendCount[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[12] .is_wysiwyg = "true";
defparam \SendClock:sendCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \SendClock:sendCount[13]~1 (
// Equation(s):
// \SendClock:sendCount[13]~1_combout  = (\SendClock:sendCount[13]~q  & (!\SendClock:sendCount[12]~2 )) # (!\SendClock:sendCount[13]~q  & ((\SendClock:sendCount[12]~2 ) # (GND)))
// \SendClock:sendCount[13]~2  = CARRY((!\SendClock:sendCount[12]~2 ) # (!\SendClock:sendCount[13]~q ))

	.dataa(\SendClock:sendCount[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[12]~2 ),
	.combout(\SendClock:sendCount[13]~1_combout ),
	.cout(\SendClock:sendCount[13]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[13]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \SendClock:sendCount[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[13] .is_wysiwyg = "true";
defparam \SendClock:sendCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \SendClock:sendCount[14]~1 (
// Equation(s):
// \SendClock:sendCount[14]~1_combout  = (\SendClock:sendCount[14]~q  & (\SendClock:sendCount[13]~2  $ (GND))) # (!\SendClock:sendCount[14]~q  & (!\SendClock:sendCount[13]~2  & VCC))
// \SendClock:sendCount[14]~2  = CARRY((\SendClock:sendCount[14]~q  & !\SendClock:sendCount[13]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[13]~2 ),
	.combout(\SendClock:sendCount[14]~1_combout ),
	.cout(\SendClock:sendCount[14]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[14]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \SendClock:sendCount[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[14] .is_wysiwyg = "true";
defparam \SendClock:sendCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \SendClock:sendCount[15]~1 (
// Equation(s):
// \SendClock:sendCount[15]~1_combout  = (\SendClock:sendCount[15]~q  & (!\SendClock:sendCount[14]~2 )) # (!\SendClock:sendCount[15]~q  & ((\SendClock:sendCount[14]~2 ) # (GND)))
// \SendClock:sendCount[15]~2  = CARRY((!\SendClock:sendCount[14]~2 ) # (!\SendClock:sendCount[15]~q ))

	.dataa(\SendClock:sendCount[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[14]~2 ),
	.combout(\SendClock:sendCount[15]~1_combout ),
	.cout(\SendClock:sendCount[15]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[15]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \SendClock:sendCount[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[15] .is_wysiwyg = "true";
defparam \SendClock:sendCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \SendClock:sendCount[16]~1 (
// Equation(s):
// \SendClock:sendCount[16]~1_combout  = (\SendClock:sendCount[16]~q  & (\SendClock:sendCount[15]~2  $ (GND))) # (!\SendClock:sendCount[16]~q  & (!\SendClock:sendCount[15]~2  & VCC))
// \SendClock:sendCount[16]~2  = CARRY((\SendClock:sendCount[16]~q  & !\SendClock:sendCount[15]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[15]~2 ),
	.combout(\SendClock:sendCount[16]~1_combout ),
	.cout(\SendClock:sendCount[16]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[16]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \SendClock:sendCount[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SendClock:sendCount[16]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[16] .is_wysiwyg = "true";
defparam \SendClock:sendCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \SendClock:sendCount[17]~1 (
// Equation(s):
// \SendClock:sendCount[17]~1_combout  = (\SendClock:sendCount[17]~q  & (!\SendClock:sendCount[16]~2 )) # (!\SendClock:sendCount[17]~q  & ((\SendClock:sendCount[16]~2 ) # (GND)))
// \SendClock:sendCount[17]~2  = CARRY((!\SendClock:sendCount[16]~2 ) # (!\SendClock:sendCount[17]~q ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[16]~2 ),
	.combout(\SendClock:sendCount[17]~1_combout ),
	.cout(\SendClock:sendCount[17]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[17]~1 .lut_mask = 16'h3C3F;
defparam \SendClock:sendCount[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \SendClock:sendCount[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[17]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[17] .is_wysiwyg = "true";
defparam \SendClock:sendCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \SendClock:sendCount[18]~1 (
// Equation(s):
// \SendClock:sendCount[18]~1_combout  = (\SendClock:sendCount[18]~q  & (\SendClock:sendCount[17]~2  $ (GND))) # (!\SendClock:sendCount[18]~q  & (!\SendClock:sendCount[17]~2  & VCC))
// \SendClock:sendCount[18]~2  = CARRY((\SendClock:sendCount[18]~q  & !\SendClock:sendCount[17]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[17]~2 ),
	.combout(\SendClock:sendCount[18]~1_combout ),
	.cout(\SendClock:sendCount[18]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[18]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \SendClock:sendCount[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[18]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[18] .is_wysiwyg = "true";
defparam \SendClock:sendCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \SendClock:sendCount[19]~1 (
// Equation(s):
// \SendClock:sendCount[19]~1_combout  = (\SendClock:sendCount[19]~q  & (!\SendClock:sendCount[18]~2 )) # (!\SendClock:sendCount[19]~q  & ((\SendClock:sendCount[18]~2 ) # (GND)))
// \SendClock:sendCount[19]~2  = CARRY((!\SendClock:sendCount[18]~2 ) # (!\SendClock:sendCount[19]~q ))

	.dataa(\SendClock:sendCount[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[18]~2 ),
	.combout(\SendClock:sendCount[19]~1_combout ),
	.cout(\SendClock:sendCount[19]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[19]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \SendClock:sendCount[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[19]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[19] .is_wysiwyg = "true";
defparam \SendClock:sendCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \SendClock:sendCount[20]~1 (
// Equation(s):
// \SendClock:sendCount[20]~1_combout  = (\SendClock:sendCount[20]~q  & (\SendClock:sendCount[19]~2  $ (GND))) # (!\SendClock:sendCount[20]~q  & (!\SendClock:sendCount[19]~2  & VCC))
// \SendClock:sendCount[20]~2  = CARRY((\SendClock:sendCount[20]~q  & !\SendClock:sendCount[19]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[19]~2 ),
	.combout(\SendClock:sendCount[20]~1_combout ),
	.cout(\SendClock:sendCount[20]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[20]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \SendClock:sendCount[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[20]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[20] .is_wysiwyg = "true";
defparam \SendClock:sendCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \SendClock:sendCount[21]~1 (
// Equation(s):
// \SendClock:sendCount[21]~1_combout  = (\SendClock:sendCount[21]~q  & (!\SendClock:sendCount[20]~2 )) # (!\SendClock:sendCount[21]~q  & ((\SendClock:sendCount[20]~2 ) # (GND)))
// \SendClock:sendCount[21]~2  = CARRY((!\SendClock:sendCount[20]~2 ) # (!\SendClock:sendCount[21]~q ))

	.dataa(\SendClock:sendCount[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[20]~2 ),
	.combout(\SendClock:sendCount[21]~1_combout ),
	.cout(\SendClock:sendCount[21]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[21]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \SendClock:sendCount[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[21]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[21] .is_wysiwyg = "true";
defparam \SendClock:sendCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \SendClock:sendCount[22]~1 (
// Equation(s):
// \SendClock:sendCount[22]~1_combout  = (\SendClock:sendCount[22]~q  & (\SendClock:sendCount[21]~2  $ (GND))) # (!\SendClock:sendCount[22]~q  & (!\SendClock:sendCount[21]~2  & VCC))
// \SendClock:sendCount[22]~2  = CARRY((\SendClock:sendCount[22]~q  & !\SendClock:sendCount[21]~2 ))

	.dataa(\SendClock:sendCount[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[21]~2 ),
	.combout(\SendClock:sendCount[22]~1_combout ),
	.cout(\SendClock:sendCount[22]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[22]~1 .lut_mask = 16'hA50A;
defparam \SendClock:sendCount[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \SendClock:sendCount[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[22] .is_wysiwyg = "true";
defparam \SendClock:sendCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \SendClock:sendCount[23]~1 (
// Equation(s):
// \SendClock:sendCount[23]~1_combout  = (\SendClock:sendCount[23]~q  & (!\SendClock:sendCount[22]~2 )) # (!\SendClock:sendCount[23]~q  & ((\SendClock:sendCount[22]~2 ) # (GND)))
// \SendClock:sendCount[23]~2  = CARRY((!\SendClock:sendCount[22]~2 ) # (!\SendClock:sendCount[23]~q ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[22]~2 ),
	.combout(\SendClock:sendCount[23]~1_combout ),
	.cout(\SendClock:sendCount[23]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[23]~1 .lut_mask = 16'h3C3F;
defparam \SendClock:sendCount[23]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \SendClock:sendCount[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[23] .is_wysiwyg = "true";
defparam \SendClock:sendCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \SendClock:sendCount[24]~1 (
// Equation(s):
// \SendClock:sendCount[24]~1_combout  = (\SendClock:sendCount[24]~q  & (\SendClock:sendCount[23]~2  $ (GND))) # (!\SendClock:sendCount[24]~q  & (!\SendClock:sendCount[23]~2  & VCC))
// \SendClock:sendCount[24]~2  = CARRY((\SendClock:sendCount[24]~q  & !\SendClock:sendCount[23]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[23]~2 ),
	.combout(\SendClock:sendCount[24]~1_combout ),
	.cout(\SendClock:sendCount[24]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[24]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[24]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \SendClock:sendCount[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[24]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[24] .is_wysiwyg = "true";
defparam \SendClock:sendCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \SendClock:sendCount[25]~1 (
// Equation(s):
// \SendClock:sendCount[25]~1_combout  = (\SendClock:sendCount[25]~q  & (!\SendClock:sendCount[24]~2 )) # (!\SendClock:sendCount[25]~q  & ((\SendClock:sendCount[24]~2 ) # (GND)))
// \SendClock:sendCount[25]~2  = CARRY((!\SendClock:sendCount[24]~2 ) # (!\SendClock:sendCount[25]~q ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[24]~2 ),
	.combout(\SendClock:sendCount[25]~1_combout ),
	.cout(\SendClock:sendCount[25]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[25]~1 .lut_mask = 16'h3C3F;
defparam \SendClock:sendCount[25]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \SendClock:sendCount[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[25]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[25] .is_wysiwyg = "true";
defparam \SendClock:sendCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \SendClock:sendCount[26]~1 (
// Equation(s):
// \SendClock:sendCount[26]~1_combout  = (\SendClock:sendCount[26]~q  & (\SendClock:sendCount[25]~2  $ (GND))) # (!\SendClock:sendCount[26]~q  & (!\SendClock:sendCount[25]~2  & VCC))
// \SendClock:sendCount[26]~2  = CARRY((\SendClock:sendCount[26]~q  & !\SendClock:sendCount[25]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[25]~2 ),
	.combout(\SendClock:sendCount[26]~1_combout ),
	.cout(\SendClock:sendCount[26]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[26]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[26]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \SendClock:sendCount[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[26]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[26] .is_wysiwyg = "true";
defparam \SendClock:sendCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \SendClock:sendCount[27]~1 (
// Equation(s):
// \SendClock:sendCount[27]~1_combout  = (\SendClock:sendCount[27]~q  & (!\SendClock:sendCount[26]~2 )) # (!\SendClock:sendCount[27]~q  & ((\SendClock:sendCount[26]~2 ) # (GND)))
// \SendClock:sendCount[27]~2  = CARRY((!\SendClock:sendCount[26]~2 ) # (!\SendClock:sendCount[27]~q ))

	.dataa(\SendClock:sendCount[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[26]~2 ),
	.combout(\SendClock:sendCount[27]~1_combout ),
	.cout(\SendClock:sendCount[27]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[27]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[27]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \SendClock:sendCount[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[27]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[27] .is_wysiwyg = "true";
defparam \SendClock:sendCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \SendClock:sendCount[28]~1 (
// Equation(s):
// \SendClock:sendCount[28]~1_combout  = (\SendClock:sendCount[28]~q  & (\SendClock:sendCount[27]~2  $ (GND))) # (!\SendClock:sendCount[28]~q  & (!\SendClock:sendCount[27]~2  & VCC))
// \SendClock:sendCount[28]~2  = CARRY((\SendClock:sendCount[28]~q  & !\SendClock:sendCount[27]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[27]~2 ),
	.combout(\SendClock:sendCount[28]~1_combout ),
	.cout(\SendClock:sendCount[28]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[28]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[28]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \SendClock:sendCount[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[28]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[28] .is_wysiwyg = "true";
defparam \SendClock:sendCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \SendClock:sendCount[29]~1 (
// Equation(s):
// \SendClock:sendCount[29]~1_combout  = (\SendClock:sendCount[29]~q  & (!\SendClock:sendCount[28]~2 )) # (!\SendClock:sendCount[29]~q  & ((\SendClock:sendCount[28]~2 ) # (GND)))
// \SendClock:sendCount[29]~2  = CARRY((!\SendClock:sendCount[28]~2 ) # (!\SendClock:sendCount[29]~q ))

	.dataa(\SendClock:sendCount[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[28]~2 ),
	.combout(\SendClock:sendCount[29]~1_combout ),
	.cout(\SendClock:sendCount[29]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[29]~1 .lut_mask = 16'h5A5F;
defparam \SendClock:sendCount[29]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \SendClock:sendCount[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[29]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[29] .is_wysiwyg = "true";
defparam \SendClock:sendCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \SendClock:sendCount[30]~1 (
// Equation(s):
// \SendClock:sendCount[30]~1_combout  = (\SendClock:sendCount[30]~q  & (\SendClock:sendCount[29]~2  $ (GND))) # (!\SendClock:sendCount[30]~q  & (!\SendClock:sendCount[29]~2  & VCC))
// \SendClock:sendCount[30]~2  = CARRY((\SendClock:sendCount[30]~q  & !\SendClock:sendCount[29]~2 ))

	.dataa(gnd),
	.datab(\SendClock:sendCount[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SendClock:sendCount[29]~2 ),
	.combout(\SendClock:sendCount[30]~1_combout ),
	.cout(\SendClock:sendCount[30]~2 ));
// synopsys translate_off
defparam \SendClock:sendCount[30]~1 .lut_mask = 16'hC30C;
defparam \SendClock:sendCount[30]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \SendClock:sendCount[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[30] .is_wysiwyg = "true";
defparam \SendClock:sendCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (\SendClock:sendCount[27]~q ) # ((\SendClock:sendCount[25]~q ) # ((\SendClock:sendCount[24]~q ) # (\SendClock:sendCount[26]~q )))

	.dataa(\SendClock:sendCount[27]~q ),
	.datab(\SendClock:sendCount[25]~q ),
	.datac(\SendClock:sendCount[24]~q ),
	.datad(\SendClock:sendCount[26]~q ),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'hFFFE;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = (\SendClock:sendCount[28]~q ) # ((\SendClock:sendCount[29]~q ) # ((\SendClock:sendCount[30]~q ) # (\LessThan0~8_combout )))

	.dataa(\SendClock:sendCount[28]~q ),
	.datab(\SendClock:sendCount[29]~q ),
	.datac(\SendClock:sendCount[30]~q ),
	.datad(\LessThan0~8_combout ),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'hFFFE;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (\SendClock:sendCount[23]~q ) # ((\SendClock:sendCount[21]~q ) # ((\SendClock:sendCount[20]~q ) # (\SendClock:sendCount[22]~q )))

	.dataa(\SendClock:sendCount[23]~q ),
	.datab(\SendClock:sendCount[21]~q ),
	.datac(\SendClock:sendCount[20]~q ),
	.datad(\SendClock:sendCount[22]~q ),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'hFFFE;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \SendClock:sendCount[31]~1 (
// Equation(s):
// \SendClock:sendCount[31]~1_combout  = \SendClock:sendCount[31]~q  $ (\SendClock:sendCount[30]~2 )

	.dataa(\SendClock:sendCount[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SendClock:sendCount[30]~2 ),
	.combout(\SendClock:sendCount[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SendClock:sendCount[31]~1 .lut_mask = 16'h5A5A;
defparam \SendClock:sendCount[31]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \SendClock:sendCount[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SendClock:sendCount[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendClock:sendCount[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendClock:sendCount[31] .is_wysiwyg = "true";
defparam \SendClock:sendCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\SendClock:sendCount[15]~q ) # ((\SendClock:sendCount[16]~q ) # ((\SendClock:sendCount[17]~q ) # (\SendClock:sendCount[14]~q )))

	.dataa(\SendClock:sendCount[15]~q ),
	.datab(\SendClock:sendCount[16]~q ),
	.datac(\SendClock:sendCount[17]~q ),
	.datad(\SendClock:sendCount[14]~q ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\SendClock:sendCount[7]~q ) # ((\SendClock:sendCount[5]~q ) # ((\SendClock:sendCount[4]~q ) # (\SendClock:sendCount[6]~q )))

	.dataa(\SendClock:sendCount[7]~q ),
	.datab(\SendClock:sendCount[5]~q ),
	.datac(\SendClock:sendCount[4]~q ),
	.datad(\SendClock:sendCount[6]~q ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFFE;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\SendClock:sendCount[0]~q ) # ((\SendClock:sendCount[3]~q ) # ((\SendClock:sendCount[2]~q ) # (\SendClock:sendCount[1]~q )))

	.dataa(\SendClock:sendCount[0]~q ),
	.datab(\SendClock:sendCount[3]~q ),
	.datac(\SendClock:sendCount[2]~q ),
	.datad(\SendClock:sendCount[1]~q ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\SendClock:sendCount[9]~q ) # ((\SendClock:sendCount[8]~q  & ((\LessThan0~2_combout ) # (\LessThan0~1_combout ))))

	.dataa(\SendClock:sendCount[8]~q ),
	.datab(\SendClock:sendCount[9]~q ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hEEEC;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\SendClock:sendCount[11]~q ) # ((\SendClock:sendCount[10]~q  & \LessThan0~3_combout ))

	.dataa(\SendClock:sendCount[11]~q ),
	.datab(\SendClock:sendCount[10]~q ),
	.datac(gnd),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hEEAA;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (\SendClock:sendCount[13]~q  & (\SendClock:sendCount[12]~q  & \LessThan0~4_combout ))

	.dataa(\SendClock:sendCount[13]~q ),
	.datab(gnd),
	.datac(\SendClock:sendCount[12]~q ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'hA000;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (\SendClock:sendCount[19]~q  & (\SendClock:sendCount[18]~q  & ((\LessThan0~0_combout ) # (\LessThan0~5_combout ))))

	.dataa(\SendClock:sendCount[19]~q ),
	.datab(\SendClock:sendCount[18]~q ),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h8880;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = (!\SendClock:sendCount[31]~q  & ((\LessThan0~9_combout ) # ((\LessThan0~7_combout ) # (\LessThan0~6_combout ))))

	.dataa(\LessThan0~9_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(\SendClock:sendCount[31]~q ),
	.datad(\LessThan0~6_combout ),
	.cin(gnd),
	.combout(\LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~10 .lut_mask = 16'h0F0E;
defparam \LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \clk_send~0 (
// Equation(s):
// \clk_send~0_combout  = \LessThan0~10_combout  $ (\clk_send~q )

	.dataa(\LessThan0~10_combout ),
	.datab(gnd),
	.datac(\clk_send~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_send~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_send~0 .lut_mask = 16'h5A5A;
defparam \clk_send~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \clk_send~feeder (
// Equation(s):
// \clk_send~feeder_combout  = \clk_send~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_send~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_send~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_send~feeder .lut_mask = 16'hF0F0;
defparam \clk_send~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas clk_send(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_send~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_send~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_send.is_wysiwyg = "true";
defparam clk_send.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \clk_send~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_send~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_send~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_send~clkctrl .clock_type = "global clock";
defparam \clk_send~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \send~input (
	.i(send),
	.ibar(gnd),
	.o(\send~input_o ));
// synopsys translate_off
defparam \send~input .bus_hold = "false";
defparam \send~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N14
cycloneive_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (\state_send.switch~q  & \Add14~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~60_combout ),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'hF000;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \Selector155~0 (
// Equation(s):
// \Selector155~0_combout  = (\state_send.switch~q ) # (!\state_send.init~q )

	.dataa(gnd),
	.datab(\state_send.init~q ),
	.datac(gnd),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector155~0 .lut_mask = 16'hFF33;
defparam \Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N15
dffeas \SendData:bcdCount[30] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[30] .is_wysiwyg = "true";
defparam \SendData:bcdCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \Add14~0 (
// Equation(s):
// \Add14~0_combout  = \SendData:bcdCount[0]~q  $ (VCC)
// \Add14~1  = CARRY(\SendData:bcdCount[0]~q )

	.dataa(gnd),
	.datab(\SendData:bcdCount[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add14~0_combout ),
	.cout(\Add14~1 ));
// synopsys translate_off
defparam \Add14~0 .lut_mask = 16'h33CC;
defparam \Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \Selector155~1 (
// Equation(s):
// \Selector155~1_combout  = (\state_send.switch~q  & \Add14~0_combout )

	.dataa(gnd),
	.datab(\state_send.switch~q ),
	.datac(\Add14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector155~1 .lut_mask = 16'hC0C0;
defparam \Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \SendData:bcdCount[0] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector155~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[0] .is_wysiwyg = "true";
defparam \SendData:bcdCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \Add14~2 (
// Equation(s):
// \Add14~2_combout  = (\SendData:bcdCount[1]~q  & (!\Add14~1 )) # (!\SendData:bcdCount[1]~q  & ((\Add14~1 ) # (GND)))
// \Add14~3  = CARRY((!\Add14~1 ) # (!\SendData:bcdCount[1]~q ))

	.dataa(\SendData:bcdCount[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~1 ),
	.combout(\Add14~2_combout ),
	.cout(\Add14~3 ));
// synopsys translate_off
defparam \Add14~2 .lut_mask = 16'h5A5F;
defparam \Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \Selector154~0 (
// Equation(s):
// \Selector154~0_combout  = (\state_send.switch~q  & \Add14~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~2_combout ),
	.cin(gnd),
	.combout(\Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector154~0 .lut_mask = 16'hF000;
defparam \Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \SendData:bcdCount[1] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector154~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[1] .is_wysiwyg = "true";
defparam \SendData:bcdCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \Add14~4 (
// Equation(s):
// \Add14~4_combout  = (\SendData:bcdCount[2]~q  & (\Add14~3  $ (GND))) # (!\SendData:bcdCount[2]~q  & (!\Add14~3  & VCC))
// \Add14~5  = CARRY((\SendData:bcdCount[2]~q  & !\Add14~3 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~3 ),
	.combout(\Add14~4_combout ),
	.cout(\Add14~5 ));
// synopsys translate_off
defparam \Add14~4 .lut_mask = 16'hC30C;
defparam \Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \Selector153~0 (
// Equation(s):
// \Selector153~0_combout  = (\state_send.switch~q  & \Add14~4_combout )

	.dataa(gnd),
	.datab(\state_send.switch~q ),
	.datac(\Add14~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector153~0 .lut_mask = 16'hC0C0;
defparam \Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \SendData:bcdCount[2] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector153~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[2] .is_wysiwyg = "true";
defparam \SendData:bcdCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \Add14~6 (
// Equation(s):
// \Add14~6_combout  = (\SendData:bcdCount[3]~q  & (!\Add14~5 )) # (!\SendData:bcdCount[3]~q  & ((\Add14~5 ) # (GND)))
// \Add14~7  = CARRY((!\Add14~5 ) # (!\SendData:bcdCount[3]~q ))

	.dataa(\SendData:bcdCount[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~5 ),
	.combout(\Add14~6_combout ),
	.cout(\Add14~7 ));
// synopsys translate_off
defparam \Add14~6 .lut_mask = 16'h5A5F;
defparam \Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \Selector152~0 (
// Equation(s):
// \Selector152~0_combout  = (\state_send.switch~q  & \Add14~6_combout )

	.dataa(gnd),
	.datab(\state_send.switch~q ),
	.datac(\Add14~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector152~0 .lut_mask = 16'hC0C0;
defparam \Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \SendData:bcdCount[3] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector152~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[3] .is_wysiwyg = "true";
defparam \SendData:bcdCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \Add14~8 (
// Equation(s):
// \Add14~8_combout  = (\SendData:bcdCount[4]~q  & (\Add14~7  $ (GND))) # (!\SendData:bcdCount[4]~q  & (!\Add14~7  & VCC))
// \Add14~9  = CARRY((\SendData:bcdCount[4]~q  & !\Add14~7 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~7 ),
	.combout(\Add14~8_combout ),
	.cout(\Add14~9 ));
// synopsys translate_off
defparam \Add14~8 .lut_mask = 16'hC30C;
defparam \Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \Selector151~0 (
// Equation(s):
// \Selector151~0_combout  = (\Add14~8_combout  & \state_send.switch~q )

	.dataa(\Add14~8_combout ),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector151~0 .lut_mask = 16'hA0A0;
defparam \Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \SendData:bcdCount[4] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector151~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[4] .is_wysiwyg = "true";
defparam \SendData:bcdCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \Add14~10 (
// Equation(s):
// \Add14~10_combout  = (\SendData:bcdCount[5]~q  & (!\Add14~9 )) # (!\SendData:bcdCount[5]~q  & ((\Add14~9 ) # (GND)))
// \Add14~11  = CARRY((!\Add14~9 ) # (!\SendData:bcdCount[5]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~9 ),
	.combout(\Add14~10_combout ),
	.cout(\Add14~11 ));
// synopsys translate_off
defparam \Add14~10 .lut_mask = 16'h3C3F;
defparam \Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \Selector150~0 (
// Equation(s):
// \Selector150~0_combout  = (\Add14~10_combout  & \state_send.switch~q )

	.dataa(\Add14~10_combout ),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~0 .lut_mask = 16'hA0A0;
defparam \Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \SendData:bcdCount[5] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector150~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[5] .is_wysiwyg = "true";
defparam \SendData:bcdCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \Add14~12 (
// Equation(s):
// \Add14~12_combout  = (\SendData:bcdCount[6]~q  & (\Add14~11  $ (GND))) # (!\SendData:bcdCount[6]~q  & (!\Add14~11  & VCC))
// \Add14~13  = CARRY((\SendData:bcdCount[6]~q  & !\Add14~11 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~11 ),
	.combout(\Add14~12_combout ),
	.cout(\Add14~13 ));
// synopsys translate_off
defparam \Add14~12 .lut_mask = 16'hC30C;
defparam \Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \Selector149~0 (
// Equation(s):
// \Selector149~0_combout  = (\Add14~12_combout  & \state_send.switch~q )

	.dataa(\Add14~12_combout ),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector149~0 .lut_mask = 16'hA0A0;
defparam \Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \SendData:bcdCount[6] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector149~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[6] .is_wysiwyg = "true";
defparam \SendData:bcdCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \Add14~14 (
// Equation(s):
// \Add14~14_combout  = (\SendData:bcdCount[7]~q  & (!\Add14~13 )) # (!\SendData:bcdCount[7]~q  & ((\Add14~13 ) # (GND)))
// \Add14~15  = CARRY((!\Add14~13 ) # (!\SendData:bcdCount[7]~q ))

	.dataa(\SendData:bcdCount[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~13 ),
	.combout(\Add14~14_combout ),
	.cout(\Add14~15 ));
// synopsys translate_off
defparam \Add14~14 .lut_mask = 16'h5A5F;
defparam \Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \Selector148~0 (
// Equation(s):
// \Selector148~0_combout  = (\Add14~14_combout  & \state_send.switch~q )

	.dataa(\Add14~14_combout ),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector148~0 .lut_mask = 16'hA0A0;
defparam \Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \SendData:bcdCount[7] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector148~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[7] .is_wysiwyg = "true";
defparam \SendData:bcdCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \Add14~16 (
// Equation(s):
// \Add14~16_combout  = (\SendData:bcdCount[8]~q  & (\Add14~15  $ (GND))) # (!\SendData:bcdCount[8]~q  & (!\Add14~15  & VCC))
// \Add14~17  = CARRY((\SendData:bcdCount[8]~q  & !\Add14~15 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~15 ),
	.combout(\Add14~16_combout ),
	.cout(\Add14~17 ));
// synopsys translate_off
defparam \Add14~16 .lut_mask = 16'hC30C;
defparam \Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \Selector147~0 (
// Equation(s):
// \Selector147~0_combout  = (\state_send.switch~q  & \Add14~16_combout )

	.dataa(gnd),
	.datab(\state_send.switch~q ),
	.datac(\Add14~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector147~0 .lut_mask = 16'hC0C0;
defparam \Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \SendData:bcdCount[8] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector147~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[8] .is_wysiwyg = "true";
defparam \SendData:bcdCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \Add14~18 (
// Equation(s):
// \Add14~18_combout  = (\SendData:bcdCount[9]~q  & (!\Add14~17 )) # (!\SendData:bcdCount[9]~q  & ((\Add14~17 ) # (GND)))
// \Add14~19  = CARRY((!\Add14~17 ) # (!\SendData:bcdCount[9]~q ))

	.dataa(\SendData:bcdCount[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~17 ),
	.combout(\Add14~18_combout ),
	.cout(\Add14~19 ));
// synopsys translate_off
defparam \Add14~18 .lut_mask = 16'h5A5F;
defparam \Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \Selector146~0 (
// Equation(s):
// \Selector146~0_combout  = (\Add14~18_combout  & \state_send.switch~q )

	.dataa(gnd),
	.datab(\Add14~18_combout ),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector146~0 .lut_mask = 16'hC0C0;
defparam \Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \SendData:bcdCount[9] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector146~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[9] .is_wysiwyg = "true";
defparam \SendData:bcdCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \Add14~20 (
// Equation(s):
// \Add14~20_combout  = (\SendData:bcdCount[10]~q  & (\Add14~19  $ (GND))) # (!\SendData:bcdCount[10]~q  & (!\Add14~19  & VCC))
// \Add14~21  = CARRY((\SendData:bcdCount[10]~q  & !\Add14~19 ))

	.dataa(\SendData:bcdCount[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~19 ),
	.combout(\Add14~20_combout ),
	.cout(\Add14~21 ));
// synopsys translate_off
defparam \Add14~20 .lut_mask = 16'hA50A;
defparam \Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \Selector145~0 (
// Equation(s):
// \Selector145~0_combout  = (\state_send.switch~q  & \Add14~20_combout )

	.dataa(gnd),
	.datab(\state_send.switch~q ),
	.datac(\Add14~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector145~0 .lut_mask = 16'hC0C0;
defparam \Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \SendData:bcdCount[10] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector145~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[10] .is_wysiwyg = "true";
defparam \SendData:bcdCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \Add14~22 (
// Equation(s):
// \Add14~22_combout  = (\SendData:bcdCount[11]~q  & (!\Add14~21 )) # (!\SendData:bcdCount[11]~q  & ((\Add14~21 ) # (GND)))
// \Add14~23  = CARRY((!\Add14~21 ) # (!\SendData:bcdCount[11]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~21 ),
	.combout(\Add14~22_combout ),
	.cout(\Add14~23 ));
// synopsys translate_off
defparam \Add14~22 .lut_mask = 16'h3C3F;
defparam \Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \Selector144~0 (
// Equation(s):
// \Selector144~0_combout  = (\Add14~22_combout  & \state_send.switch~q )

	.dataa(gnd),
	.datab(\Add14~22_combout ),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector144~0 .lut_mask = 16'hC0C0;
defparam \Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \SendData:bcdCount[11] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector144~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[11] .is_wysiwyg = "true";
defparam \SendData:bcdCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \Add14~24 (
// Equation(s):
// \Add14~24_combout  = (\SendData:bcdCount[12]~q  & (\Add14~23  $ (GND))) # (!\SendData:bcdCount[12]~q  & (!\Add14~23  & VCC))
// \Add14~25  = CARRY((\SendData:bcdCount[12]~q  & !\Add14~23 ))

	.dataa(\SendData:bcdCount[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~23 ),
	.combout(\Add14~24_combout ),
	.cout(\Add14~25 ));
// synopsys translate_off
defparam \Add14~24 .lut_mask = 16'hA50A;
defparam \Add14~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \Selector143~0 (
// Equation(s):
// \Selector143~0_combout  = (\Add14~24_combout  & \state_send.switch~q )

	.dataa(gnd),
	.datab(\Add14~24_combout ),
	.datac(\state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector143~0 .lut_mask = 16'hC0C0;
defparam \Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \SendData:bcdCount[12] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector143~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[12] .is_wysiwyg = "true";
defparam \SendData:bcdCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \Add14~26 (
// Equation(s):
// \Add14~26_combout  = (\SendData:bcdCount[13]~q  & (!\Add14~25 )) # (!\SendData:bcdCount[13]~q  & ((\Add14~25 ) # (GND)))
// \Add14~27  = CARRY((!\Add14~25 ) # (!\SendData:bcdCount[13]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~25 ),
	.combout(\Add14~26_combout ),
	.cout(\Add14~27 ));
// synopsys translate_off
defparam \Add14~26 .lut_mask = 16'h3C3F;
defparam \Add14~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \Selector142~0 (
// Equation(s):
// \Selector142~0_combout  = (\state_send.switch~q  & \Add14~26_combout )

	.dataa(gnd),
	.datab(\state_send.switch~q ),
	.datac(\Add14~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector142~0 .lut_mask = 16'hC0C0;
defparam \Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \SendData:bcdCount[13] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector142~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[13] .is_wysiwyg = "true";
defparam \SendData:bcdCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \Add14~28 (
// Equation(s):
// \Add14~28_combout  = (\SendData:bcdCount[14]~q  & (\Add14~27  $ (GND))) # (!\SendData:bcdCount[14]~q  & (!\Add14~27  & VCC))
// \Add14~29  = CARRY((\SendData:bcdCount[14]~q  & !\Add14~27 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~27 ),
	.combout(\Add14~28_combout ),
	.cout(\Add14~29 ));
// synopsys translate_off
defparam \Add14~28 .lut_mask = 16'hC30C;
defparam \Add14~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \Selector141~0 (
// Equation(s):
// \Selector141~0_combout  = (\state_send.switch~q  & \Add14~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~28_combout ),
	.cin(gnd),
	.combout(\Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~0 .lut_mask = 16'hF000;
defparam \Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N3
dffeas \SendData:bcdCount[14] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector141~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[14] .is_wysiwyg = "true";
defparam \SendData:bcdCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \Add14~30 (
// Equation(s):
// \Add14~30_combout  = (\SendData:bcdCount[15]~q  & (!\Add14~29 )) # (!\SendData:bcdCount[15]~q  & ((\Add14~29 ) # (GND)))
// \Add14~31  = CARRY((!\Add14~29 ) # (!\SendData:bcdCount[15]~q ))

	.dataa(\SendData:bcdCount[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~29 ),
	.combout(\Add14~30_combout ),
	.cout(\Add14~31 ));
// synopsys translate_off
defparam \Add14~30 .lut_mask = 16'h5A5F;
defparam \Add14~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \Selector140~0 (
// Equation(s):
// \Selector140~0_combout  = (\state_send.switch~q  & \Add14~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~30_combout ),
	.cin(gnd),
	.combout(\Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector140~0 .lut_mask = 16'hF000;
defparam \Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \SendData:bcdCount[15] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[15] .is_wysiwyg = "true";
defparam \SendData:bcdCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \Add14~32 (
// Equation(s):
// \Add14~32_combout  = (\SendData:bcdCount[16]~q  & (\Add14~31  $ (GND))) # (!\SendData:bcdCount[16]~q  & (!\Add14~31  & VCC))
// \Add14~33  = CARRY((\SendData:bcdCount[16]~q  & !\Add14~31 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~31 ),
	.combout(\Add14~32_combout ),
	.cout(\Add14~33 ));
// synopsys translate_off
defparam \Add14~32 .lut_mask = 16'hC30C;
defparam \Add14~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \Selector139~0 (
// Equation(s):
// \Selector139~0_combout  = (\state_send.switch~q  & \Add14~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~32_combout ),
	.cin(gnd),
	.combout(\Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~0 .lut_mask = 16'hF000;
defparam \Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \SendData:bcdCount[16] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector139~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[16] .is_wysiwyg = "true";
defparam \SendData:bcdCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \Add14~34 (
// Equation(s):
// \Add14~34_combout  = (\SendData:bcdCount[17]~q  & (!\Add14~33 )) # (!\SendData:bcdCount[17]~q  & ((\Add14~33 ) # (GND)))
// \Add14~35  = CARRY((!\Add14~33 ) # (!\SendData:bcdCount[17]~q ))

	.dataa(\SendData:bcdCount[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~33 ),
	.combout(\Add14~34_combout ),
	.cout(\Add14~35 ));
// synopsys translate_off
defparam \Add14~34 .lut_mask = 16'h5A5F;
defparam \Add14~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneive_lcell_comb \Selector138~0 (
// Equation(s):
// \Selector138~0_combout  = (\state_send.switch~q  & \Add14~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~34_combout ),
	.cin(gnd),
	.combout(\Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector138~0 .lut_mask = 16'hF000;
defparam \Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N17
dffeas \SendData:bcdCount[17] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[17] .is_wysiwyg = "true";
defparam \SendData:bcdCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \Add14~36 (
// Equation(s):
// \Add14~36_combout  = (\SendData:bcdCount[18]~q  & (\Add14~35  $ (GND))) # (!\SendData:bcdCount[18]~q  & (!\Add14~35  & VCC))
// \Add14~37  = CARRY((\SendData:bcdCount[18]~q  & !\Add14~35 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~35 ),
	.combout(\Add14~36_combout ),
	.cout(\Add14~37 ));
// synopsys translate_off
defparam \Add14~36 .lut_mask = 16'hC30C;
defparam \Add14~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneive_lcell_comb \Selector137~0 (
// Equation(s):
// \Selector137~0_combout  = (\state_send.switch~q  & \Add14~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~36_combout ),
	.cin(gnd),
	.combout(\Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~0 .lut_mask = 16'hF000;
defparam \Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N23
dffeas \SendData:bcdCount[18] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[18] .is_wysiwyg = "true";
defparam \SendData:bcdCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \Add14~38 (
// Equation(s):
// \Add14~38_combout  = (\SendData:bcdCount[19]~q  & (!\Add14~37 )) # (!\SendData:bcdCount[19]~q  & ((\Add14~37 ) # (GND)))
// \Add14~39  = CARRY((!\Add14~37 ) # (!\SendData:bcdCount[19]~q ))

	.dataa(\SendData:bcdCount[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~37 ),
	.combout(\Add14~38_combout ),
	.cout(\Add14~39 ));
// synopsys translate_off
defparam \Add14~38 .lut_mask = 16'h5A5F;
defparam \Add14~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N8
cycloneive_lcell_comb \Selector136~0 (
// Equation(s):
// \Selector136~0_combout  = (\state_send.switch~q  & \Add14~38_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~0 .lut_mask = 16'hA0A0;
defparam \Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N9
dffeas \SendData:bcdCount[19] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[19] .is_wysiwyg = "true";
defparam \SendData:bcdCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \Add14~40 (
// Equation(s):
// \Add14~40_combout  = (\SendData:bcdCount[20]~q  & (\Add14~39  $ (GND))) # (!\SendData:bcdCount[20]~q  & (!\Add14~39  & VCC))
// \Add14~41  = CARRY((\SendData:bcdCount[20]~q  & !\Add14~39 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~39 ),
	.combout(\Add14~40_combout ),
	.cout(\Add14~41 ));
// synopsys translate_off
defparam \Add14~40 .lut_mask = 16'hC30C;
defparam \Add14~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneive_lcell_comb \Selector135~0 (
// Equation(s):
// \Selector135~0_combout  = (\state_send.switch~q  & \Add14~40_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~0 .lut_mask = 16'hA0A0;
defparam \Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \SendData:bcdCount[20] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector135~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[20] .is_wysiwyg = "true";
defparam \SendData:bcdCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \Add14~42 (
// Equation(s):
// \Add14~42_combout  = (\SendData:bcdCount[21]~q  & (!\Add14~41 )) # (!\SendData:bcdCount[21]~q  & ((\Add14~41 ) # (GND)))
// \Add14~43  = CARRY((!\Add14~41 ) # (!\SendData:bcdCount[21]~q ))

	.dataa(\SendData:bcdCount[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~41 ),
	.combout(\Add14~42_combout ),
	.cout(\Add14~43 ));
// synopsys translate_off
defparam \Add14~42 .lut_mask = 16'h5A5F;
defparam \Add14~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_lcell_comb \Selector134~0 (
// Equation(s):
// \Selector134~0_combout  = (\state_send.switch~q  & \Add14~42_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector134~0 .lut_mask = 16'hA0A0;
defparam \Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \SendData:bcdCount[21] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[21] .is_wysiwyg = "true";
defparam \SendData:bcdCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \Add14~44 (
// Equation(s):
// \Add14~44_combout  = (\SendData:bcdCount[22]~q  & (\Add14~43  $ (GND))) # (!\SendData:bcdCount[22]~q  & (!\Add14~43  & VCC))
// \Add14~45  = CARRY((\SendData:bcdCount[22]~q  & !\Add14~43 ))

	.dataa(\SendData:bcdCount[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~43 ),
	.combout(\Add14~44_combout ),
	.cout(\Add14~45 ));
// synopsys translate_off
defparam \Add14~44 .lut_mask = 16'hA50A;
defparam \Add14~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneive_lcell_comb \Selector133~0 (
// Equation(s):
// \Selector133~0_combout  = (\state_send.switch~q  & \Add14~44_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~0 .lut_mask = 16'hA0A0;
defparam \Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N11
dffeas \SendData:bcdCount[22] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[22] .is_wysiwyg = "true";
defparam \SendData:bcdCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \Add14~46 (
// Equation(s):
// \Add14~46_combout  = (\SendData:bcdCount[23]~q  & (!\Add14~45 )) # (!\SendData:bcdCount[23]~q  & ((\Add14~45 ) # (GND)))
// \Add14~47  = CARRY((!\Add14~45 ) # (!\SendData:bcdCount[23]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~45 ),
	.combout(\Add14~46_combout ),
	.cout(\Add14~47 ));
// synopsys translate_off
defparam \Add14~46 .lut_mask = 16'h3C3F;
defparam \Add14~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneive_lcell_comb \Selector132~0 (
// Equation(s):
// \Selector132~0_combout  = (\state_send.switch~q  & \Add14~46_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~0 .lut_mask = 16'hA0A0;
defparam \Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N29
dffeas \SendData:bcdCount[23] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[23] .is_wysiwyg = "true";
defparam \SendData:bcdCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \Add14~48 (
// Equation(s):
// \Add14~48_combout  = (\SendData:bcdCount[24]~q  & (\Add14~47  $ (GND))) # (!\SendData:bcdCount[24]~q  & (!\Add14~47  & VCC))
// \Add14~49  = CARRY((\SendData:bcdCount[24]~q  & !\Add14~47 ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~47 ),
	.combout(\Add14~48_combout ),
	.cout(\Add14~49 ));
// synopsys translate_off
defparam \Add14~48 .lut_mask = 16'hC30C;
defparam \Add14~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_lcell_comb \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = (\state_send.switch~q  & \Add14~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~48_combout ),
	.cin(gnd),
	.combout(\Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~0 .lut_mask = 16'hF000;
defparam \Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \SendData:bcdCount[24] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[24] .is_wysiwyg = "true";
defparam \SendData:bcdCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \Add14~50 (
// Equation(s):
// \Add14~50_combout  = (\SendData:bcdCount[25]~q  & (!\Add14~49 )) # (!\SendData:bcdCount[25]~q  & ((\Add14~49 ) # (GND)))
// \Add14~51  = CARRY((!\Add14~49 ) # (!\SendData:bcdCount[25]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~49 ),
	.combout(\Add14~50_combout ),
	.cout(\Add14~51 ));
// synopsys translate_off
defparam \Add14~50 .lut_mask = 16'h3C3F;
defparam \Add14~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneive_lcell_comb \Selector130~0 (
// Equation(s):
// \Selector130~0_combout  = (\state_send.switch~q  & \Add14~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~50_combout ),
	.cin(gnd),
	.combout(\Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~0 .lut_mask = 16'hF000;
defparam \Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N25
dffeas \SendData:bcdCount[25] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[25] .is_wysiwyg = "true";
defparam \SendData:bcdCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \Add14~52 (
// Equation(s):
// \Add14~52_combout  = (\SendData:bcdCount[26]~q  & (\Add14~51  $ (GND))) # (!\SendData:bcdCount[26]~q  & (!\Add14~51  & VCC))
// \Add14~53  = CARRY((\SendData:bcdCount[26]~q  & !\Add14~51 ))

	.dataa(\SendData:bcdCount[26]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~51 ),
	.combout(\Add14~52_combout ),
	.cout(\Add14~53 ));
// synopsys translate_off
defparam \Add14~52 .lut_mask = 16'hA50A;
defparam \Add14~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneive_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (\state_send.switch~q  & \Add14~52_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = 16'hA0A0;
defparam \Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N3
dffeas \SendData:bcdCount[26] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[26] .is_wysiwyg = "true";
defparam \SendData:bcdCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \Add14~54 (
// Equation(s):
// \Add14~54_combout  = (\SendData:bcdCount[27]~q  & (!\Add14~53 )) # (!\SendData:bcdCount[27]~q  & ((\Add14~53 ) # (GND)))
// \Add14~55  = CARRY((!\Add14~53 ) # (!\SendData:bcdCount[27]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~53 ),
	.combout(\Add14~54_combout ),
	.cout(\Add14~55 ));
// synopsys translate_off
defparam \Add14~54 .lut_mask = 16'h3C3F;
defparam \Add14~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N20
cycloneive_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (\state_send.switch~q  & \Add14~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~54_combout ),
	.cin(gnd),
	.combout(\Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = 16'hF000;
defparam \Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N21
dffeas \SendData:bcdCount[27] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[27] .is_wysiwyg = "true";
defparam \SendData:bcdCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \Add14~56 (
// Equation(s):
// \Add14~56_combout  = (\SendData:bcdCount[28]~q  & (\Add14~55  $ (GND))) # (!\SendData:bcdCount[28]~q  & (!\Add14~55  & VCC))
// \Add14~57  = CARRY((\SendData:bcdCount[28]~q  & !\Add14~55 ))

	.dataa(\SendData:bcdCount[28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~55 ),
	.combout(\Add14~56_combout ),
	.cout(\Add14~57 ));
// synopsys translate_off
defparam \Add14~56 .lut_mask = 16'hA50A;
defparam \Add14~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (\state_send.switch~q  & \Add14~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~56_combout ),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'hF000;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N27
dffeas \SendData:bcdCount[28] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[28] .is_wysiwyg = "true";
defparam \SendData:bcdCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \Add14~58 (
// Equation(s):
// \Add14~58_combout  = (\SendData:bcdCount[29]~q  & (!\Add14~57 )) # (!\SendData:bcdCount[29]~q  & ((\Add14~57 ) # (GND)))
// \Add14~59  = CARRY((!\Add14~57 ) # (!\SendData:bcdCount[29]~q ))

	.dataa(gnd),
	.datab(\SendData:bcdCount[29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~57 ),
	.combout(\Add14~58_combout ),
	.cout(\Add14~59 ));
// synopsys translate_off
defparam \Add14~58 .lut_mask = 16'h3C3F;
defparam \Add14~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N4
cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\state_send.switch~q  & \Add14~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.switch~q ),
	.datad(\Add14~58_combout ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hF000;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N5
dffeas \SendData:bcdCount[29] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[29] .is_wysiwyg = "true";
defparam \SendData:bcdCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \Add14~60 (
// Equation(s):
// \Add14~60_combout  = (\SendData:bcdCount[30]~q  & (\Add14~59  $ (GND))) # (!\SendData:bcdCount[30]~q  & (!\Add14~59  & VCC))
// \Add14~61  = CARRY((\SendData:bcdCount[30]~q  & !\Add14~59 ))

	.dataa(\SendData:bcdCount[30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~59 ),
	.combout(\Add14~60_combout ),
	.cout(\Add14~61 ));
// synopsys translate_off
defparam \Add14~60 .lut_mask = 16'hA50A;
defparam \Add14~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (\state_send.switch~q  & \Add14~62_combout )

	.dataa(\state_send.switch~q ),
	.datab(gnd),
	.datac(\Add14~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'hA0A0;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \SendData:bcdCount[31] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector155~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:bcdCount[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:bcdCount[31] .is_wysiwyg = "true";
defparam \SendData:bcdCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \Add14~62 (
// Equation(s):
// \Add14~62_combout  = \Add14~61  $ (\SendData:bcdCount[31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SendData:bcdCount[31]~q ),
	.cin(\Add14~61 ),
	.combout(\Add14~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add14~62 .lut_mask = 16'h0FF0;
defparam \Add14~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \LessThan7~5 (
// Equation(s):
// \LessThan7~5_combout  = (!\Add14~40_combout  & (!\Add14~38_combout  & (!\Add14~36_combout  & !\Add14~42_combout )))

	.dataa(\Add14~40_combout ),
	.datab(\Add14~38_combout ),
	.datac(\Add14~36_combout ),
	.datad(\Add14~42_combout ),
	.cin(gnd),
	.combout(\LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~5 .lut_mask = 16'h0001;
defparam \LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = (!\Add14~8_combout  & (!\Add14~6_combout  & (!\Add14~4_combout  & !\Add14~10_combout )))

	.dataa(\Add14~8_combout ),
	.datab(\Add14~6_combout ),
	.datac(\Add14~4_combout ),
	.datad(\Add14~10_combout ),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~0 .lut_mask = 16'h0001;
defparam \LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = (!\Add14~12_combout  & (!\Add14~18_combout  & (!\Add14~16_combout  & !\Add14~14_combout )))

	.dataa(\Add14~12_combout ),
	.datab(\Add14~18_combout ),
	.datac(\Add14~16_combout ),
	.datad(\Add14~14_combout ),
	.cin(gnd),
	.combout(\LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~1 .lut_mask = 16'h0001;
defparam \LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \LessThan7~3 (
// Equation(s):
// \LessThan7~3_combout  = (!\Add14~34_combout  & (!\Add14~28_combout  & (!\Add14~30_combout  & !\Add14~32_combout )))

	.dataa(\Add14~34_combout ),
	.datab(\Add14~28_combout ),
	.datac(\Add14~30_combout ),
	.datad(\Add14~32_combout ),
	.cin(gnd),
	.combout(\LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~3 .lut_mask = 16'h0001;
defparam \LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \LessThan7~2 (
// Equation(s):
// \LessThan7~2_combout  = (!\Add14~26_combout  & (!\Add14~20_combout  & (!\Add14~22_combout  & !\Add14~24_combout )))

	.dataa(\Add14~26_combout ),
	.datab(\Add14~20_combout ),
	.datac(\Add14~22_combout ),
	.datad(\Add14~24_combout ),
	.cin(gnd),
	.combout(\LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~2 .lut_mask = 16'h0001;
defparam \LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \LessThan7~4 (
// Equation(s):
// \LessThan7~4_combout  = (\LessThan7~0_combout  & (\LessThan7~1_combout  & (\LessThan7~3_combout  & \LessThan7~2_combout )))

	.dataa(\LessThan7~0_combout ),
	.datab(\LessThan7~1_combout ),
	.datac(\LessThan7~3_combout ),
	.datad(\LessThan7~2_combout ),
	.cin(gnd),
	.combout(\LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~4 .lut_mask = 16'h8000;
defparam \LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \LessThan7~6 (
// Equation(s):
// \LessThan7~6_combout  = (!\Add14~44_combout  & (!\Add14~46_combout  & (\LessThan7~5_combout  & \LessThan7~4_combout )))

	.dataa(\Add14~44_combout ),
	.datab(\Add14~46_combout ),
	.datac(\LessThan7~5_combout ),
	.datad(\LessThan7~4_combout ),
	.cin(gnd),
	.combout(\LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~6 .lut_mask = 16'h1000;
defparam \LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \LessThan7~7 (
// Equation(s):
// \LessThan7~7_combout  = (!\Add14~48_combout  & (!\Add14~52_combout  & (!\Add14~50_combout  & \LessThan7~6_combout )))

	.dataa(\Add14~48_combout ),
	.datab(\Add14~52_combout ),
	.datac(\Add14~50_combout ),
	.datad(\LessThan7~6_combout ),
	.cin(gnd),
	.combout(\LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~7 .lut_mask = 16'h0100;
defparam \LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \LessThan7~8 (
// Equation(s):
// \LessThan7~8_combout  = (!\Add14~54_combout  & (!\Add14~56_combout  & \LessThan7~7_combout ))

	.dataa(gnd),
	.datab(\Add14~54_combout ),
	.datac(\Add14~56_combout ),
	.datad(\LessThan7~7_combout ),
	.cin(gnd),
	.combout(\LessThan7~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~8 .lut_mask = 16'h0300;
defparam \LessThan7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \LessThan7~9 (
// Equation(s):
// \LessThan7~9_combout  = (\Add14~62_combout ) # ((!\Add14~60_combout  & (!\Add14~58_combout  & \LessThan7~8_combout )))

	.dataa(\Add14~60_combout ),
	.datab(\Add14~62_combout ),
	.datac(\Add14~58_combout ),
	.datad(\LessThan7~8_combout ),
	.cin(gnd),
	.combout(\LessThan7~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~9 .lut_mask = 16'hCDCC;
defparam \LessThan7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \Selector162~0 (
// Equation(s):
// \Selector162~0_combout  = (\state_send.switch~q  & (((!\send~input_o  & \state_send.done~q )) # (!\LessThan7~9_combout ))) # (!\state_send.switch~q  & (!\send~input_o  & (\state_send.done~q )))

	.dataa(\state_send.switch~q ),
	.datab(\send~input_o ),
	.datac(\state_send.done~q ),
	.datad(\LessThan7~9_combout ),
	.cin(gnd),
	.combout(\Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~0 .lut_mask = 16'h30BA;
defparam \Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \state_send.done (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector162~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.done .is_wysiwyg = "true";
defparam \state_send.done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \Selector156~0 (
// Equation(s):
// \Selector156~0_combout  = ((\state_send.init~q  & !\state_send.done~q )) # (!\send~input_o )

	.dataa(\send~input_o ),
	.datab(gnd),
	.datac(\state_send.init~q ),
	.datad(\state_send.done~q ),
	.cin(gnd),
	.combout(\Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector156~0 .lut_mask = 16'h55F5;
defparam \Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \state_send.init (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector156~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.init .is_wysiwyg = "true";
defparam \state_send.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \Selector157~0 (
// Equation(s):
// \Selector157~0_combout  = (!\send~input_o  & !\state_send.init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\send~input_o ),
	.datad(\state_send.init~q ),
	.cin(gnd),
	.combout(\Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector157~0 .lut_mask = 16'h000F;
defparam \Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \state_send.start (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector157~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.start .is_wysiwyg = "true";
defparam \state_send.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \Selector205~1 (
// Equation(s):
// \Selector205~1_combout  = (\Selector205~0_combout ) # ((\state_send.start~q  & !\state_send.shift~q ))

	.dataa(\Selector205~0_combout ),
	.datab(\state_send.start~q ),
	.datac(gnd),
	.datad(\state_send.shift~q ),
	.cin(gnd),
	.combout(\Selector205~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector205~1 .lut_mask = 16'hAAEE;
defparam \Selector205~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = \SendData:convert[0]~q  $ (VCC)
// \Add9~1  = CARRY(\SendData:convert[0]~q )

	.dataa(gnd),
	.datab(\SendData:convert[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h33CC;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \Selector194~0 (
// Equation(s):
// \Selector194~0_combout  = (\Add9~0_combout ) # (!\state_send.shift~q )

	.dataa(\state_send.shift~q ),
	.datab(gnd),
	.datac(\Add9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector194~0 .lut_mask = 16'hF5F5;
defparam \Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \REG_IN_BINER_SHIFT[4]~2 (
// Equation(s):
// \REG_IN_BINER_SHIFT[4]~2_combout  = (!\state_send~18_combout  & ((\state_send.shift~q ) # (\state_send.start~q )))

	.dataa(\state_send.shift~q ),
	.datab(\state_send.start~q ),
	.datac(\state_send~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_IN_BINER_SHIFT[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[4]~2 .lut_mask = 16'h0E0E;
defparam \REG_IN_BINER_SHIFT[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \SendData:convert[0] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector194~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IN_BINER_SHIFT[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[0] .is_wysiwyg = "true";
defparam \SendData:convert[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (\SendData:convert[1]~q  & (!\Add9~1 )) # (!\SendData:convert[1]~q  & ((\Add9~1 ) # (GND)))
// \Add9~3  = CARRY((!\Add9~1 ) # (!\SendData:convert[1]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'h3C3F;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \Selector193~0 (
// Equation(s):
// \Selector193~0_combout  = (\Add9~2_combout  & \Selector205~0_combout )

	.dataa(gnd),
	.datab(\Add9~2_combout ),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~0 .lut_mask = 16'hCC00;
defparam \Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \SendData:convert[1] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[1] .is_wysiwyg = "true";
defparam \SendData:convert[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = (\SendData:convert[2]~q  & (\Add9~3  $ (GND))) # (!\SendData:convert[2]~q  & (!\Add9~3  & VCC))
// \Add9~5  = CARRY((\SendData:convert[2]~q  & !\Add9~3 ))

	.dataa(\SendData:convert[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'hA50A;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \Selector192~0 (
// Equation(s):
// \Selector192~0_combout  = (\Add9~4_combout  & \Selector205~0_combout )

	.dataa(gnd),
	.datab(\Add9~4_combout ),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector192~0 .lut_mask = 16'hCC00;
defparam \Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \SendData:convert[2] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector192~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[2] .is_wysiwyg = "true";
defparam \SendData:convert[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (\SendData:convert[3]~q  & (!\Add9~5 )) # (!\SendData:convert[3]~q  & ((\Add9~5 ) # (GND)))
// \Add9~7  = CARRY((!\Add9~5 ) # (!\SendData:convert[3]~q ))

	.dataa(\SendData:convert[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'h5A5F;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \Selector191~0 (
// Equation(s):
// \Selector191~0_combout  = (\Selector205~0_combout  & \Add9~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector205~0_combout ),
	.datad(\Add9~6_combout ),
	.cin(gnd),
	.combout(\Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector191~0 .lut_mask = 16'hF000;
defparam \Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \SendData:convert[3] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[3] .is_wysiwyg = "true";
defparam \SendData:convert[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = (\SendData:convert[4]~q  & (\Add9~7  $ (GND))) # (!\SendData:convert[4]~q  & (!\Add9~7  & VCC))
// \Add9~9  = CARRY((\SendData:convert[4]~q  & !\Add9~7 ))

	.dataa(\SendData:convert[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'hA50A;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \SendData:convert[4]~0 (
// Equation(s):
// \SendData:convert[4]~0_combout  = (\Add9~8_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[4]~q  & !\Selector205~1_combout )))) # (!\Add9~8_combout  & (((\SendData:convert[4]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~8_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[4]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[4]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \SendData:convert[4] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[4] .is_wysiwyg = "true";
defparam \SendData:convert[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (\SendData:convert[5]~q  & (!\Add9~9 )) # (!\SendData:convert[5]~q  & ((\Add9~9 ) # (GND)))
// \Add9~11  = CARRY((!\Add9~9 ) # (!\SendData:convert[5]~q ))

	.dataa(\SendData:convert[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'h5A5F;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \SendData:convert[5]~0 (
// Equation(s):
// \SendData:convert[5]~0_combout  = (\Add9~10_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[5]~q  & !\Selector205~1_combout )))) # (!\Add9~10_combout  & (((\SendData:convert[5]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~10_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[5]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[5]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \SendData:convert[5] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[5] .is_wysiwyg = "true";
defparam \SendData:convert[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = (\SendData:convert[6]~q  & (\Add9~11  $ (GND))) # (!\SendData:convert[6]~q  & (!\Add9~11  & VCC))
// \Add9~13  = CARRY((\SendData:convert[6]~q  & !\Add9~11 ))

	.dataa(\SendData:convert[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'hA50A;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \SendData:convert[6]~0 (
// Equation(s):
// \SendData:convert[6]~0_combout  = (\Add9~12_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[6]~q  & !\Selector205~1_combout )))) # (!\Add9~12_combout  & (((\SendData:convert[6]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~12_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[6]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[6]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \SendData:convert[6] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[6] .is_wysiwyg = "true";
defparam \SendData:convert[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = (\SendData:convert[7]~q  & (!\Add9~13 )) # (!\SendData:convert[7]~q  & ((\Add9~13 ) # (GND)))
// \Add9~15  = CARRY((!\Add9~13 ) # (!\SendData:convert[7]~q ))

	.dataa(\SendData:convert[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout(\Add9~15 ));
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'h5A5F;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \SendData:convert[7]~0 (
// Equation(s):
// \SendData:convert[7]~0_combout  = (\Add9~14_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[7]~q  & !\Selector205~1_combout )))) # (!\Add9~14_combout  & (((\SendData:convert[7]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~14_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[7]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[7]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \SendData:convert[7] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[7] .is_wysiwyg = "true";
defparam \SendData:convert[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \Add9~16 (
// Equation(s):
// \Add9~16_combout  = (\SendData:convert[8]~q  & (\Add9~15  $ (GND))) # (!\SendData:convert[8]~q  & (!\Add9~15  & VCC))
// \Add9~17  = CARRY((\SendData:convert[8]~q  & !\Add9~15 ))

	.dataa(\SendData:convert[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~15 ),
	.combout(\Add9~16_combout ),
	.cout(\Add9~17 ));
// synopsys translate_off
defparam \Add9~16 .lut_mask = 16'hA50A;
defparam \Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \SendData:convert[8]~0 (
// Equation(s):
// \SendData:convert[8]~0_combout  = (\Add9~16_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[8]~q  & !\Selector205~1_combout )))) # (!\Add9~16_combout  & (((\SendData:convert[8]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~16_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[8]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[8]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \SendData:convert[8] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[8] .is_wysiwyg = "true";
defparam \SendData:convert[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \Add9~18 (
// Equation(s):
// \Add9~18_combout  = (\SendData:convert[9]~q  & (!\Add9~17 )) # (!\SendData:convert[9]~q  & ((\Add9~17 ) # (GND)))
// \Add9~19  = CARRY((!\Add9~17 ) # (!\SendData:convert[9]~q ))

	.dataa(\SendData:convert[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~17 ),
	.combout(\Add9~18_combout ),
	.cout(\Add9~19 ));
// synopsys translate_off
defparam \Add9~18 .lut_mask = 16'h5A5F;
defparam \Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \SendData:convert[9]~0 (
// Equation(s):
// \SendData:convert[9]~0_combout  = (\Add9~18_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[9]~q  & !\Selector205~1_combout )))) # (!\Add9~18_combout  & (((\SendData:convert[9]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~18_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[9]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[9]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \SendData:convert[9] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[9] .is_wysiwyg = "true";
defparam \SendData:convert[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \Add9~20 (
// Equation(s):
// \Add9~20_combout  = (\SendData:convert[10]~q  & (\Add9~19  $ (GND))) # (!\SendData:convert[10]~q  & (!\Add9~19  & VCC))
// \Add9~21  = CARRY((\SendData:convert[10]~q  & !\Add9~19 ))

	.dataa(gnd),
	.datab(\SendData:convert[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~19 ),
	.combout(\Add9~20_combout ),
	.cout(\Add9~21 ));
// synopsys translate_off
defparam \Add9~20 .lut_mask = 16'hC30C;
defparam \Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \SendData:convert[10]~0 (
// Equation(s):
// \SendData:convert[10]~0_combout  = (\Add9~20_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[10]~q  & !\Selector205~1_combout )))) # (!\Add9~20_combout  & (((\SendData:convert[10]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~20_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[10]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[10]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \SendData:convert[10] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[10]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[10] .is_wysiwyg = "true";
defparam \SendData:convert[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \Add9~22 (
// Equation(s):
// \Add9~22_combout  = (\SendData:convert[11]~q  & (!\Add9~21 )) # (!\SendData:convert[11]~q  & ((\Add9~21 ) # (GND)))
// \Add9~23  = CARRY((!\Add9~21 ) # (!\SendData:convert[11]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~21 ),
	.combout(\Add9~22_combout ),
	.cout(\Add9~23 ));
// synopsys translate_off
defparam \Add9~22 .lut_mask = 16'h3C3F;
defparam \Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \SendData:convert[11]~0 (
// Equation(s):
// \SendData:convert[11]~0_combout  = (\Add9~22_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[11]~q  & !\Selector205~1_combout )))) # (!\Add9~22_combout  & (((\SendData:convert[11]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~22_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[11]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[11]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \SendData:convert[11] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[11] .is_wysiwyg = "true";
defparam \SendData:convert[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \Add9~24 (
// Equation(s):
// \Add9~24_combout  = (\SendData:convert[12]~q  & (\Add9~23  $ (GND))) # (!\SendData:convert[12]~q  & (!\Add9~23  & VCC))
// \Add9~25  = CARRY((\SendData:convert[12]~q  & !\Add9~23 ))

	.dataa(gnd),
	.datab(\SendData:convert[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~23 ),
	.combout(\Add9~24_combout ),
	.cout(\Add9~25 ));
// synopsys translate_off
defparam \Add9~24 .lut_mask = 16'hC30C;
defparam \Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \SendData:convert[12]~0 (
// Equation(s):
// \SendData:convert[12]~0_combout  = (\Add9~24_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[12]~q  & !\Selector205~1_combout )))) # (!\Add9~24_combout  & (((\SendData:convert[12]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~24_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[12]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[12]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \SendData:convert[12] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[12]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[12] .is_wysiwyg = "true";
defparam \SendData:convert[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \Add9~26 (
// Equation(s):
// \Add9~26_combout  = (\SendData:convert[13]~q  & (!\Add9~25 )) # (!\SendData:convert[13]~q  & ((\Add9~25 ) # (GND)))
// \Add9~27  = CARRY((!\Add9~25 ) # (!\SendData:convert[13]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~25 ),
	.combout(\Add9~26_combout ),
	.cout(\Add9~27 ));
// synopsys translate_off
defparam \Add9~26 .lut_mask = 16'h3C3F;
defparam \Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \SendData:convert[13]~0 (
// Equation(s):
// \SendData:convert[13]~0_combout  = (\Add9~26_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[13]~q  & !\Selector205~1_combout )))) # (!\Add9~26_combout  & (((\SendData:convert[13]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~26_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[13]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[13]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \SendData:convert[13] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[13] .is_wysiwyg = "true";
defparam \SendData:convert[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \Add9~28 (
// Equation(s):
// \Add9~28_combout  = (\SendData:convert[14]~q  & (\Add9~27  $ (GND))) # (!\SendData:convert[14]~q  & (!\Add9~27  & VCC))
// \Add9~29  = CARRY((\SendData:convert[14]~q  & !\Add9~27 ))

	.dataa(\SendData:convert[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~27 ),
	.combout(\Add9~28_combout ),
	.cout(\Add9~29 ));
// synopsys translate_off
defparam \Add9~28 .lut_mask = 16'hA50A;
defparam \Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \SendData:convert[14]~0 (
// Equation(s):
// \SendData:convert[14]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~28_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[14]~q ) # ((\Selector205~0_combout  & \Add9~28_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[14]~q ),
	.datad(\Add9~28_combout ),
	.cin(gnd),
	.combout(\SendData:convert[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[14]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \SendData:convert[14] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[14]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[14] .is_wysiwyg = "true";
defparam \SendData:convert[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \Add9~30 (
// Equation(s):
// \Add9~30_combout  = (\SendData:convert[15]~q  & (!\Add9~29 )) # (!\SendData:convert[15]~q  & ((\Add9~29 ) # (GND)))
// \Add9~31  = CARRY((!\Add9~29 ) # (!\SendData:convert[15]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~29 ),
	.combout(\Add9~30_combout ),
	.cout(\Add9~31 ));
// synopsys translate_off
defparam \Add9~30 .lut_mask = 16'h3C3F;
defparam \Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \SendData:convert[15]~0 (
// Equation(s):
// \SendData:convert[15]~0_combout  = (\Add9~30_combout  & ((\Selector205~0_combout ) # ((\SendData:convert[15]~q  & !\Selector205~1_combout )))) # (!\Add9~30_combout  & (((\SendData:convert[15]~q  & !\Selector205~1_combout ))))

	.dataa(\Add9~30_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[15]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[15]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \SendData:convert[15] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[15] .is_wysiwyg = "true";
defparam \SendData:convert[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \Add9~32 (
// Equation(s):
// \Add9~32_combout  = (\SendData:convert[16]~q  & (\Add9~31  $ (GND))) # (!\SendData:convert[16]~q  & (!\Add9~31  & VCC))
// \Add9~33  = CARRY((\SendData:convert[16]~q  & !\Add9~31 ))

	.dataa(\SendData:convert[16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~31 ),
	.combout(\Add9~32_combout ),
	.cout(\Add9~33 ));
// synopsys translate_off
defparam \Add9~32 .lut_mask = 16'hA50A;
defparam \Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \SendData:convert[16]~0 (
// Equation(s):
// \SendData:convert[16]~0_combout  = (\Selector205~1_combout  & (\Add9~32_combout  & ((\Selector205~0_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[16]~q ) # ((\Add9~32_combout  & \Selector205~0_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Add9~32_combout ),
	.datac(\SendData:convert[16]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\SendData:convert[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[16]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \SendData:convert[16] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[16]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[16] .is_wysiwyg = "true";
defparam \SendData:convert[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \Add9~34 (
// Equation(s):
// \Add9~34_combout  = (\SendData:convert[17]~q  & (!\Add9~33 )) # (!\SendData:convert[17]~q  & ((\Add9~33 ) # (GND)))
// \Add9~35  = CARRY((!\Add9~33 ) # (!\SendData:convert[17]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~33 ),
	.combout(\Add9~34_combout ),
	.cout(\Add9~35 ));
// synopsys translate_off
defparam \Add9~34 .lut_mask = 16'h3C3F;
defparam \Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \SendData:convert[17]~0 (
// Equation(s):
// \SendData:convert[17]~0_combout  = (\Selector205~1_combout  & (\Add9~34_combout  & ((\Selector205~0_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[17]~q ) # ((\Add9~34_combout  & \Selector205~0_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Add9~34_combout ),
	.datac(\SendData:convert[17]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\SendData:convert[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[17]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \SendData:convert[17] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[17] .is_wysiwyg = "true";
defparam \SendData:convert[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \Add9~36 (
// Equation(s):
// \Add9~36_combout  = (\SendData:convert[18]~q  & (\Add9~35  $ (GND))) # (!\SendData:convert[18]~q  & (!\Add9~35  & VCC))
// \Add9~37  = CARRY((\SendData:convert[18]~q  & !\Add9~35 ))

	.dataa(gnd),
	.datab(\SendData:convert[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~35 ),
	.combout(\Add9~36_combout ),
	.cout(\Add9~37 ));
// synopsys translate_off
defparam \Add9~36 .lut_mask = 16'hC30C;
defparam \Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \SendData:convert[18]~0 (
// Equation(s):
// \SendData:convert[18]~0_combout  = (\Selector205~1_combout  & (\Add9~36_combout  & ((\Selector205~0_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[18]~q ) # ((\Add9~36_combout  & \Selector205~0_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Add9~36_combout ),
	.datac(\SendData:convert[18]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\SendData:convert[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[18]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \SendData:convert[18] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[18]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[18] .is_wysiwyg = "true";
defparam \SendData:convert[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \Add9~38 (
// Equation(s):
// \Add9~38_combout  = (\SendData:convert[19]~q  & (!\Add9~37 )) # (!\SendData:convert[19]~q  & ((\Add9~37 ) # (GND)))
// \Add9~39  = CARRY((!\Add9~37 ) # (!\SendData:convert[19]~q ))

	.dataa(\SendData:convert[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~37 ),
	.combout(\Add9~38_combout ),
	.cout(\Add9~39 ));
// synopsys translate_off
defparam \Add9~38 .lut_mask = 16'h5A5F;
defparam \Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \SendData:convert[19]~0 (
// Equation(s):
// \SendData:convert[19]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~38_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[19]~q ) # ((\Selector205~0_combout  & \Add9~38_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[19]~q ),
	.datad(\Add9~38_combout ),
	.cin(gnd),
	.combout(\SendData:convert[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[19]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \SendData:convert[19] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[19]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[19] .is_wysiwyg = "true";
defparam \SendData:convert[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \Add9~40 (
// Equation(s):
// \Add9~40_combout  = (\SendData:convert[20]~q  & (\Add9~39  $ (GND))) # (!\SendData:convert[20]~q  & (!\Add9~39  & VCC))
// \Add9~41  = CARRY((\SendData:convert[20]~q  & !\Add9~39 ))

	.dataa(\SendData:convert[20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~39 ),
	.combout(\Add9~40_combout ),
	.cout(\Add9~41 ));
// synopsys translate_off
defparam \Add9~40 .lut_mask = 16'hA50A;
defparam \Add9~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \SendData:convert[20]~0 (
// Equation(s):
// \SendData:convert[20]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~40_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[20]~q ) # ((\Selector205~0_combout  & \Add9~40_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[20]~q ),
	.datad(\Add9~40_combout ),
	.cin(gnd),
	.combout(\SendData:convert[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[20]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \SendData:convert[20] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[20]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[20] .is_wysiwyg = "true";
defparam \SendData:convert[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \Add9~42 (
// Equation(s):
// \Add9~42_combout  = (\SendData:convert[21]~q  & (!\Add9~41 )) # (!\SendData:convert[21]~q  & ((\Add9~41 ) # (GND)))
// \Add9~43  = CARRY((!\Add9~41 ) # (!\SendData:convert[21]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~41 ),
	.combout(\Add9~42_combout ),
	.cout(\Add9~43 ));
// synopsys translate_off
defparam \Add9~42 .lut_mask = 16'h3C3F;
defparam \Add9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \SendData:convert[21]~0 (
// Equation(s):
// \SendData:convert[21]~0_combout  = (\Selector205~1_combout  & (\Add9~42_combout  & ((\Selector205~0_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[21]~q ) # ((\Add9~42_combout  & \Selector205~0_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Add9~42_combout ),
	.datac(\SendData:convert[21]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\SendData:convert[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[21]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \SendData:convert[21] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[21]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[21] .is_wysiwyg = "true";
defparam \SendData:convert[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \Add9~44 (
// Equation(s):
// \Add9~44_combout  = (\SendData:convert[22]~q  & (\Add9~43  $ (GND))) # (!\SendData:convert[22]~q  & (!\Add9~43  & VCC))
// \Add9~45  = CARRY((\SendData:convert[22]~q  & !\Add9~43 ))

	.dataa(\SendData:convert[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~43 ),
	.combout(\Add9~44_combout ),
	.cout(\Add9~45 ));
// synopsys translate_off
defparam \Add9~44 .lut_mask = 16'hA50A;
defparam \Add9~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \SendData:convert[22]~0 (
// Equation(s):
// \SendData:convert[22]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~44_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[22]~q ) # ((\Selector205~0_combout  & \Add9~44_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[22]~q ),
	.datad(\Add9~44_combout ),
	.cin(gnd),
	.combout(\SendData:convert[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[22]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \SendData:convert[22] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[22]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[22] .is_wysiwyg = "true";
defparam \SendData:convert[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \Add9~46 (
// Equation(s):
// \Add9~46_combout  = (\SendData:convert[23]~q  & (!\Add9~45 )) # (!\SendData:convert[23]~q  & ((\Add9~45 ) # (GND)))
// \Add9~47  = CARRY((!\Add9~45 ) # (!\SendData:convert[23]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~45 ),
	.combout(\Add9~46_combout ),
	.cout(\Add9~47 ));
// synopsys translate_off
defparam \Add9~46 .lut_mask = 16'h3C3F;
defparam \Add9~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \SendData:convert[23]~0 (
// Equation(s):
// \SendData:convert[23]~0_combout  = (\Selector205~1_combout  & (\Add9~46_combout  & ((\Selector205~0_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[23]~q ) # ((\Add9~46_combout  & \Selector205~0_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Add9~46_combout ),
	.datac(\SendData:convert[23]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\SendData:convert[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[23]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \SendData:convert[23] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[23]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[23] .is_wysiwyg = "true";
defparam \SendData:convert[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \Add9~48 (
// Equation(s):
// \Add9~48_combout  = (\SendData:convert[24]~q  & (\Add9~47  $ (GND))) # (!\SendData:convert[24]~q  & (!\Add9~47  & VCC))
// \Add9~49  = CARRY((\SendData:convert[24]~q  & !\Add9~47 ))

	.dataa(\SendData:convert[24]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~47 ),
	.combout(\Add9~48_combout ),
	.cout(\Add9~49 ));
// synopsys translate_off
defparam \Add9~48 .lut_mask = 16'hA50A;
defparam \Add9~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \SendData:convert[24]~0 (
// Equation(s):
// \SendData:convert[24]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~48_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[24]~q ) # ((\Selector205~0_combout  & \Add9~48_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[24]~q ),
	.datad(\Add9~48_combout ),
	.cin(gnd),
	.combout(\SendData:convert[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[24]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \SendData:convert[24] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[24]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[24] .is_wysiwyg = "true";
defparam \SendData:convert[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \Add9~50 (
// Equation(s):
// \Add9~50_combout  = (\SendData:convert[25]~q  & (!\Add9~49 )) # (!\SendData:convert[25]~q  & ((\Add9~49 ) # (GND)))
// \Add9~51  = CARRY((!\Add9~49 ) # (!\SendData:convert[25]~q ))

	.dataa(\SendData:convert[25]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~49 ),
	.combout(\Add9~50_combout ),
	.cout(\Add9~51 ));
// synopsys translate_off
defparam \Add9~50 .lut_mask = 16'h5A5F;
defparam \Add9~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \SendData:convert[25]~0 (
// Equation(s):
// \SendData:convert[25]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~50_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[25]~q ) # ((\Selector205~0_combout  & \Add9~50_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[25]~q ),
	.datad(\Add9~50_combout ),
	.cin(gnd),
	.combout(\SendData:convert[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[25]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \SendData:convert[25] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[25]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[25] .is_wysiwyg = "true";
defparam \SendData:convert[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \Add9~52 (
// Equation(s):
// \Add9~52_combout  = (\SendData:convert[26]~q  & (\Add9~51  $ (GND))) # (!\SendData:convert[26]~q  & (!\Add9~51  & VCC))
// \Add9~53  = CARRY((\SendData:convert[26]~q  & !\Add9~51 ))

	.dataa(\SendData:convert[26]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~51 ),
	.combout(\Add9~52_combout ),
	.cout(\Add9~53 ));
// synopsys translate_off
defparam \Add9~52 .lut_mask = 16'hA50A;
defparam \Add9~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \SendData:convert[26]~0 (
// Equation(s):
// \SendData:convert[26]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~52_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[26]~q ) # ((\Selector205~0_combout  & \Add9~52_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[26]~q ),
	.datad(\Add9~52_combout ),
	.cin(gnd),
	.combout(\SendData:convert[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[26]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \SendData:convert[26] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[26]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[26] .is_wysiwyg = "true";
defparam \SendData:convert[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \Add9~54 (
// Equation(s):
// \Add9~54_combout  = (\SendData:convert[27]~q  & (!\Add9~53 )) # (!\SendData:convert[27]~q  & ((\Add9~53 ) # (GND)))
// \Add9~55  = CARRY((!\Add9~53 ) # (!\SendData:convert[27]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~53 ),
	.combout(\Add9~54_combout ),
	.cout(\Add9~55 ));
// synopsys translate_off
defparam \Add9~54 .lut_mask = 16'h3C3F;
defparam \Add9~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \SendData:convert[27]~0 (
// Equation(s):
// \SendData:convert[27]~0_combout  = (\Selector205~1_combout  & (\Selector205~0_combout  & ((\Add9~54_combout )))) # (!\Selector205~1_combout  & ((\SendData:convert[27]~q ) # ((\Selector205~0_combout  & \Add9~54_combout ))))

	.dataa(\Selector205~1_combout ),
	.datab(\Selector205~0_combout ),
	.datac(\SendData:convert[27]~q ),
	.datad(\Add9~54_combout ),
	.cin(gnd),
	.combout(\SendData:convert[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[27]~0 .lut_mask = 16'hDC50;
defparam \SendData:convert[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \SendData:convert[27] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[27]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[27] .is_wysiwyg = "true";
defparam \SendData:convert[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \Add9~56 (
// Equation(s):
// \Add9~56_combout  = (\SendData:convert[28]~q  & (\Add9~55  $ (GND))) # (!\SendData:convert[28]~q  & (!\Add9~55  & VCC))
// \Add9~57  = CARRY((\SendData:convert[28]~q  & !\Add9~55 ))

	.dataa(gnd),
	.datab(\SendData:convert[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~55 ),
	.combout(\Add9~56_combout ),
	.cout(\Add9~57 ));
// synopsys translate_off
defparam \Add9~56 .lut_mask = 16'hC30C;
defparam \Add9~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \SendData:convert[28]~0 (
// Equation(s):
// \SendData:convert[28]~0_combout  = (\Add9~56_combout  & ((\Selector205~0_combout ) # ((!\Selector205~1_combout  & \SendData:convert[28]~q )))) # (!\Add9~56_combout  & (!\Selector205~1_combout  & (\SendData:convert[28]~q )))

	.dataa(\Add9~56_combout ),
	.datab(\Selector205~1_combout ),
	.datac(\SendData:convert[28]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\SendData:convert[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[28]~0 .lut_mask = 16'hBA30;
defparam \SendData:convert[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \SendData:convert[28] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[28]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[28] .is_wysiwyg = "true";
defparam \SendData:convert[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \Add9~58 (
// Equation(s):
// \Add9~58_combout  = (\SendData:convert[29]~q  & (!\Add9~57 )) # (!\SendData:convert[29]~q  & ((\Add9~57 ) # (GND)))
// \Add9~59  = CARRY((!\Add9~57 ) # (!\SendData:convert[29]~q ))

	.dataa(gnd),
	.datab(\SendData:convert[29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~57 ),
	.combout(\Add9~58_combout ),
	.cout(\Add9~59 ));
// synopsys translate_off
defparam \Add9~58 .lut_mask = 16'h3C3F;
defparam \Add9~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \SendData:convert[29]~0 (
// Equation(s):
// \SendData:convert[29]~0_combout  = (\Selector205~0_combout  & ((\Add9~58_combout ) # ((!\Selector205~1_combout  & \SendData:convert[29]~q )))) # (!\Selector205~0_combout  & (!\Selector205~1_combout  & (\SendData:convert[29]~q )))

	.dataa(\Selector205~0_combout ),
	.datab(\Selector205~1_combout ),
	.datac(\SendData:convert[29]~q ),
	.datad(\Add9~58_combout ),
	.cin(gnd),
	.combout(\SendData:convert[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[29]~0 .lut_mask = 16'hBA30;
defparam \SendData:convert[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \SendData:convert[29] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[29] .is_wysiwyg = "true";
defparam \SendData:convert[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \Add9~60 (
// Equation(s):
// \Add9~60_combout  = (\SendData:convert[30]~q  & (\Add9~59  $ (GND))) # (!\SendData:convert[30]~q  & (!\Add9~59  & VCC))
// \Add9~61  = CARRY((\SendData:convert[30]~q  & !\Add9~59 ))

	.dataa(gnd),
	.datab(\SendData:convert[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~59 ),
	.combout(\Add9~60_combout ),
	.cout(\Add9~61 ));
// synopsys translate_off
defparam \Add9~60 .lut_mask = 16'hC30C;
defparam \Add9~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \SendData:convert[30]~0 (
// Equation(s):
// \SendData:convert[30]~0_combout  = (\Selector205~0_combout  & ((\Add9~60_combout ) # ((\SendData:convert[30]~q  & !\Selector205~1_combout )))) # (!\Selector205~0_combout  & (((\SendData:convert[30]~q  & !\Selector205~1_combout ))))

	.dataa(\Selector205~0_combout ),
	.datab(\Add9~60_combout ),
	.datac(\SendData:convert[30]~q ),
	.datad(\Selector205~1_combout ),
	.cin(gnd),
	.combout(\SendData:convert[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SendData:convert[30]~0 .lut_mask = 16'h88F8;
defparam \SendData:convert[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \SendData:convert[30] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\SendData:convert[30]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[30] .is_wysiwyg = "true";
defparam \SendData:convert[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \Add9~62 (
// Equation(s):
// \Add9~62_combout  = \Add9~61  $ (\SendData:convert[31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SendData:convert[31]~q ),
	.cin(\Add9~61 ),
	.combout(\Add9~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~62 .lut_mask = 16'h0FF0;
defparam \Add9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \Selector163~0 (
// Equation(s):
// \Selector163~0_combout  = (!\state_send.shift~q  & !\state_send.start~q )

	.dataa(gnd),
	.datab(\state_send.shift~q ),
	.datac(gnd),
	.datad(\state_send.start~q ),
	.cin(gnd),
	.combout(\Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~0 .lut_mask = 16'h0033;
defparam \Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \Selector163~1 (
// Equation(s):
// \Selector163~1_combout  = (\Add9~62_combout  & ((\Selector205~0_combout ) # ((\Selector163~0_combout  & \SendData:convert[31]~q )))) # (!\Add9~62_combout  & (\Selector163~0_combout  & (\SendData:convert[31]~q )))

	.dataa(\Add9~62_combout ),
	.datab(\Selector163~0_combout ),
	.datac(\SendData:convert[31]~q ),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector163~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~1 .lut_mask = 16'hEAC0;
defparam \Selector163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \SendData:convert[31] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector163~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SendData:convert[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SendData:convert[31] .is_wysiwyg = "true";
defparam \SendData:convert[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\SendData:convert[9]~q ) # ((\SendData:convert[8]~q ) # ((\SendData:convert[11]~q ) # (\SendData:convert[10]~q )))

	.dataa(\SendData:convert[9]~q ),
	.datab(\SendData:convert[8]~q ),
	.datac(\SendData:convert[11]~q ),
	.datad(\SendData:convert[10]~q ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFFFE;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\SendData:convert[7]~q ) # ((\SendData:convert[6]~q ) # ((\SendData:convert[5]~q ) # (\SendData:convert[4]~q )))

	.dataa(\SendData:convert[7]~q ),
	.datab(\SendData:convert[6]~q ),
	.datac(\SendData:convert[5]~q ),
	.datad(\SendData:convert[4]~q ),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\SendData:convert[0]~q  & (\SendData:convert[3]~q  & (\SendData:convert[1]~q  & \SendData:convert[2]~q )))

	.dataa(\SendData:convert[0]~q ),
	.datab(\SendData:convert[3]~q ),
	.datac(\SendData:convert[1]~q ),
	.datad(\SendData:convert[2]~q ),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h8000;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (\SendData:convert[15]~q ) # ((\SendData:convert[12]~q ) # ((\SendData:convert[13]~q ) # (\SendData:convert[14]~q )))

	.dataa(\SendData:convert[15]~q ),
	.datab(\SendData:convert[12]~q ),
	.datac(\SendData:convert[13]~q ),
	.datad(\SendData:convert[14]~q ),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'hFFFE;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~2_combout ) # ((\LessThan1~1_combout ) # ((\LessThan1~0_combout ) # (\LessThan1~3_combout )))

	.dataa(\LessThan1~2_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'hFFFE;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = (\SendData:convert[30]~q ) # ((\SendData:convert[29]~q ) # (\SendData:convert[28]~q ))

	.dataa(\SendData:convert[30]~q ),
	.datab(gnd),
	.datac(\SendData:convert[29]~q ),
	.datad(\SendData:convert[28]~q ),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'hFFFA;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (\SendData:convert[22]~q ) # ((\SendData:convert[23]~q ) # ((\SendData:convert[20]~q ) # (\SendData:convert[21]~q )))

	.dataa(\SendData:convert[22]~q ),
	.datab(\SendData:convert[23]~q ),
	.datac(\SendData:convert[20]~q ),
	.datad(\SendData:convert[21]~q ),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'hFFFE;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (\SendData:convert[27]~q ) # ((\SendData:convert[26]~q ) # ((\SendData:convert[25]~q ) # (\SendData:convert[24]~q )))

	.dataa(\SendData:convert[27]~q ),
	.datab(\SendData:convert[26]~q ),
	.datac(\SendData:convert[25]~q ),
	.datad(\SendData:convert[24]~q ),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'hFFFE;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (\SendData:convert[17]~q ) # ((\SendData:convert[18]~q ) # ((\SendData:convert[16]~q ) # (\SendData:convert[19]~q )))

	.dataa(\SendData:convert[17]~q ),
	.datab(\SendData:convert[18]~q ),
	.datac(\SendData:convert[16]~q ),
	.datad(\SendData:convert[19]~q ),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'hFFFE;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (\LessThan1~8_combout ) # ((\LessThan1~6_combout ) # ((\LessThan1~7_combout ) # (\LessThan1~5_combout )))

	.dataa(\LessThan1~8_combout ),
	.datab(\LessThan1~6_combout ),
	.datac(\LessThan1~7_combout ),
	.datad(\LessThan1~5_combout ),
	.cin(gnd),
	.combout(\LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'hFFFE;
defparam \LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \Selector205~0 (
// Equation(s):
// \Selector205~0_combout  = (\state_send.shift~q  & ((\SendData:convert[31]~q ) # ((!\LessThan1~4_combout  & !\LessThan1~9_combout ))))

	.dataa(\state_send.shift~q ),
	.datab(\SendData:convert[31]~q ),
	.datac(\LessThan1~4_combout ),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector205~0 .lut_mask = 16'h888A;
defparam \Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = (\Add9~34_combout ) # ((\Add9~36_combout ) # ((\Add9~32_combout ) # (\Add9~38_combout )))

	.dataa(\Add9~34_combout ),
	.datab(\Add9~36_combout ),
	.datac(\Add9~32_combout ),
	.datad(\Add9~38_combout ),
	.cin(gnd),
	.combout(\LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'hFFFE;
defparam \LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (\Add9~14_combout ) # ((\Add9~8_combout ) # ((\Add9~12_combout ) # (\Add9~10_combout )))

	.dataa(\Add9~14_combout ),
	.datab(\Add9~8_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~10_combout ),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hFFFE;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (\Add9~6_combout  & (\Add9~4_combout  & (\Add9~0_combout  & \Add9~2_combout )))

	.dataa(\Add9~6_combout ),
	.datab(\Add9~4_combout ),
	.datac(\Add9~0_combout ),
	.datad(\Add9~2_combout ),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h8000;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\Add9~16_combout ) # ((\Add9~20_combout ) # ((\Add9~22_combout ) # (\Add9~18_combout )))

	.dataa(\Add9~16_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~22_combout ),
	.datad(\Add9~18_combout ),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hFFFE;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (\Add9~28_combout ) # ((\Add9~26_combout ) # ((\Add9~30_combout ) # (\Add9~24_combout )))

	.dataa(\Add9~28_combout ),
	.datab(\Add9~26_combout ),
	.datac(\Add9~30_combout ),
	.datad(\Add9~24_combout ),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'hFFFE;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (\LessThan2~1_combout ) # ((\LessThan2~0_combout ) # ((\LessThan2~2_combout ) # (\LessThan2~3_combout )))

	.dataa(\LessThan2~1_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan2~2_combout ),
	.datad(\LessThan2~3_combout ),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'hFFFE;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = (\Add9~42_combout ) # ((\Add9~40_combout ) # ((\LessThan2~5_combout ) # (\LessThan2~4_combout )))

	.dataa(\Add9~42_combout ),
	.datab(\Add9~40_combout ),
	.datac(\LessThan2~5_combout ),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~6 .lut_mask = 16'hFFFE;
defparam \LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = (\Add9~46_combout ) # ((\Add9~44_combout ) # ((\Add9~48_combout ) # (\LessThan2~6_combout )))

	.dataa(\Add9~46_combout ),
	.datab(\Add9~44_combout ),
	.datac(\Add9~48_combout ),
	.datad(\LessThan2~6_combout ),
	.cin(gnd),
	.combout(\LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'hFFFE;
defparam \LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = (\Add9~54_combout ) # ((\Add9~52_combout ) # ((\Add9~50_combout ) # (\LessThan2~7_combout )))

	.dataa(\Add9~54_combout ),
	.datab(\Add9~52_combout ),
	.datac(\Add9~50_combout ),
	.datad(\LessThan2~7_combout ),
	.cin(gnd),
	.combout(\LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~8 .lut_mask = 16'hFFFE;
defparam \LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_combout  = (\Add9~58_combout ) # ((\Add9~56_combout ) # ((\Add9~60_combout ) # (\LessThan2~8_combout )))

	.dataa(\Add9~58_combout ),
	.datab(\Add9~56_combout ),
	.datac(\Add9~60_combout ),
	.datad(\LessThan2~8_combout ),
	.cin(gnd),
	.combout(\LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'hFFFE;
defparam \LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \Selector159~0 (
// Equation(s):
// \Selector159~0_combout  = (\state_send.start~q ) # ((\Selector205~0_combout  & ((\Add9~62_combout ) # (!\LessThan2~9_combout ))))

	.dataa(\Selector205~0_combout ),
	.datab(\state_send.start~q ),
	.datac(\Add9~62_combout ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector159~0 .lut_mask = 16'hECEE;
defparam \Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \state_send.adder (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector159~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.adder~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.adder .is_wysiwyg = "true";
defparam \state_send.adder .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \Selector158~0 (
// Equation(s):
// \Selector158~0_combout  = (\state_send.adder~q ) # ((\Selector205~0_combout  & (!\Add9~62_combout  & \LessThan2~9_combout )))

	.dataa(\Selector205~0_combout ),
	.datab(\state_send.adder~q ),
	.datac(\Add9~62_combout ),
	.datad(\LessThan2~9_combout ),
	.cin(gnd),
	.combout(\Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector158~0 .lut_mask = 16'hCECC;
defparam \Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \state_send.shift (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector158~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.shift .is_wysiwyg = "true";
defparam \state_send.shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \state_send~18 (
// Equation(s):
// \state_send~18_combout  = (\state_send.shift~q  & (!\SendData:convert[31]~q  & ((\LessThan1~4_combout ) # (\LessThan1~9_combout ))))

	.dataa(\state_send.shift~q ),
	.datab(\SendData:convert[31]~q ),
	.datac(\LessThan1~4_combout ),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\state_send~18_combout ),
	.cout());
// synopsys translate_off
defparam \state_send~18 .lut_mask = 16'h2220;
defparam \state_send~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \state_send.prepare~feeder (
// Equation(s):
// \state_send.prepare~feeder_combout  = \state_send~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_send~18_combout ),
	.cin(gnd),
	.combout(\state_send.prepare~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_send.prepare~feeder .lut_mask = 16'hFF00;
defparam \state_send.prepare~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \state_send.prepare (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\state_send.prepare~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.prepare~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.prepare .is_wysiwyg = "true";
defparam \state_send.prepare .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \Selector160~0 (
// Equation(s):
// \Selector160~0_combout  = (\state_send.prepare~q ) # ((\state_send.switch~q  & \LessThan7~9_combout ))

	.dataa(gnd),
	.datab(\state_send.prepare~q ),
	.datac(\state_send.switch~q ),
	.datad(\LessThan7~9_combout ),
	.cin(gnd),
	.combout(\Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector160~0 .lut_mask = 16'hFCCC;
defparam \Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \state_send.sendBCD (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector160~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.sendBCD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.sendBCD .is_wysiwyg = "true";
defparam \state_send.sendBCD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \state_send.switch~feeder (
// Equation(s):
// \state_send.switch~feeder_combout  = \state_send.sendBCD~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_send.sendBCD~q ),
	.cin(gnd),
	.combout(\state_send.switch~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_send.switch~feeder .lut_mask = 16'hFF00;
defparam \state_send.switch~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \state_send.switch (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\state_send.switch~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_send.switch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_send.switch .is_wysiwyg = "true";
defparam \state_send.switch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \Selector225~0 (
// Equation(s):
// \Selector225~0_combout  = (\state_send.sendBCD~q ) # ((!\state_send.switch~q  & (!\state_send.prepare~q  & \led4~reg0_q )))

	.dataa(\state_send.switch~q ),
	.datab(\state_send.prepare~q ),
	.datac(\led4~reg0_q ),
	.datad(\state_send.sendBCD~q ),
	.cin(gnd),
	.combout(\Selector225~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector225~0 .lut_mask = 16'hFF10;
defparam \Selector225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \led4~reg0 (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector225~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led4~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led4~reg0 .is_wysiwyg = "true";
defparam \led4~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneive_lcell_comb \UART|speed_tx|cnt[0]~13 (
// Equation(s):
// \UART|speed_tx|cnt[0]~13_combout  = \UART|speed_tx|cnt [0] $ (VCC)
// \UART|speed_tx|cnt[0]~14  = CARRY(\UART|speed_tx|cnt [0])

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|speed_tx|cnt[0]~13_combout ),
	.cout(\UART|speed_tx|cnt[0]~14 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART|speed_tx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \Selector226~0 (
// Equation(s):
// \Selector226~0_combout  = (\send_signal~q  & ((\state_send.adder~q ) # ((!\Selector163~0_combout ) # (!\state_send.init~q ))))

	.dataa(\state_send.adder~q ),
	.datab(\state_send.init~q ),
	.datac(\send_signal~q ),
	.datad(\Selector163~0_combout ),
	.cin(gnd),
	.combout(\Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector226~0 .lut_mask = 16'hB0F0;
defparam \Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \Selector226~1 (
// Equation(s):
// \Selector226~1_combout  = (\state_send.switch~q ) # ((\state_send.prepare~q ) # ((\state_send.done~q ) # (\Selector226~0_combout )))

	.dataa(\state_send.switch~q ),
	.datab(\state_send.prepare~q ),
	.datac(\state_send.done~q ),
	.datad(\Selector226~0_combout ),
	.cin(gnd),
	.combout(\Selector226~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector226~1 .lut_mask = 16'hFFFE;
defparam \Selector226~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas send_signal(
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector226~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\send_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam send_signal.is_wysiwyg = "true";
defparam send_signal.power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \UART|transmitter|tx_int0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\send_signal~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_int0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_int0 .is_wysiwyg = "true";
defparam \UART|transmitter|tx_int0 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \UART|transmitter|tx_int1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|transmitter|tx_int0~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_int1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_int1 .is_wysiwyg = "true";
defparam \UART|transmitter|tx_int1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \UART|transmitter|tx_int2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|transmitter|tx_int1~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_int2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_int2 .is_wysiwyg = "true";
defparam \UART|transmitter|tx_int2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \UART|transmitter|tx_en~2 (
// Equation(s):
// \UART|transmitter|tx_en~2_combout  = (\UART|transmitter|tx_int1~q  & (((\UART|transmitter|tx_en~q  & \UART|transmitter|Equal0~0_combout )))) # (!\UART|transmitter|tx_int1~q  & ((\UART|transmitter|tx_int2~q ) # ((\UART|transmitter|tx_en~q  & 
// \UART|transmitter|Equal0~0_combout ))))

	.dataa(\UART|transmitter|tx_int1~q ),
	.datab(\UART|transmitter|tx_int2~q ),
	.datac(\UART|transmitter|tx_en~q ),
	.datad(\UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|tx_en~2 .lut_mask = 16'hF444;
defparam \UART|transmitter|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \UART|transmitter|tx_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_en .is_wysiwyg = "true";
defparam \UART|transmitter|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \UART|transmitter|num[0]~4 (
// Equation(s):
// \UART|transmitter|num[0]~4_combout  = (\UART|speed_tx|clk_bps_r~q  & (\UART|transmitter|tx_en~q  $ ((\UART|transmitter|num [0])))) # (!\UART|speed_tx|clk_bps_r~q  & (\UART|transmitter|num [0] & ((\UART|transmitter|Equal0~0_combout ) # 
// (!\UART|transmitter|tx_en~q ))))

	.dataa(\UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|transmitter|tx_en~q ),
	.datac(\UART|transmitter|num [0]),
	.datad(\UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|num[0]~4 .lut_mask = 16'h7838;
defparam \UART|transmitter|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \UART|transmitter|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|num[0] .is_wysiwyg = "true";
defparam \UART|transmitter|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \UART|transmitter|num[3]~0 (
// Equation(s):
// \UART|transmitter|num[3]~0_combout  = (\UART|transmitter|tx_en~q  & ((\UART|speed_tx|clk_bps_r~q ) # (!\UART|transmitter|Equal0~0_combout )))

	.dataa(\UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|transmitter|tx_en~q ),
	.datac(gnd),
	.datad(\UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|num[3]~0 .lut_mask = 16'h88CC;
defparam \UART|transmitter|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \UART|transmitter|num[1]~3 (
// Equation(s):
// \UART|transmitter|num[1]~3_combout  = (\UART|transmitter|num[3]~0_combout  & (\UART|speed_tx|clk_bps_r~q  & (\UART|transmitter|num [0] $ (\UART|transmitter|num [1])))) # (!\UART|transmitter|num[3]~0_combout  & (((\UART|transmitter|num [1]))))

	.dataa(\UART|transmitter|num[3]~0_combout ),
	.datab(\UART|transmitter|num [0]),
	.datac(\UART|transmitter|num [1]),
	.datad(\UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|transmitter|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|num[1]~3 .lut_mask = 16'h7850;
defparam \UART|transmitter|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \UART|transmitter|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|num[1] .is_wysiwyg = "true";
defparam \UART|transmitter|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneive_lcell_comb \UART|transmitter|Add0~1 (
// Equation(s):
// \UART|transmitter|Add0~1_combout  = \UART|transmitter|num [2] $ (((\UART|transmitter|num [0] & \UART|transmitter|num [1])))

	.dataa(\UART|transmitter|num [0]),
	.datab(\UART|transmitter|num [2]),
	.datac(gnd),
	.datad(\UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|transmitter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|Add0~1 .lut_mask = 16'h66CC;
defparam \UART|transmitter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_lcell_comb \UART|transmitter|num[2]~2 (
// Equation(s):
// \UART|transmitter|num[2]~2_combout  = (\UART|transmitter|num[3]~0_combout  & (\UART|transmitter|Add0~1_combout  & ((\UART|speed_tx|clk_bps_r~q )))) # (!\UART|transmitter|num[3]~0_combout  & (((\UART|transmitter|num [2]))))

	.dataa(\UART|transmitter|num[3]~0_combout ),
	.datab(\UART|transmitter|Add0~1_combout ),
	.datac(\UART|transmitter|num [2]),
	.datad(\UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|transmitter|num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|num[2]~2 .lut_mask = 16'hD850;
defparam \UART|transmitter|num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \UART|transmitter|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|num[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|num[2] .is_wysiwyg = "true";
defparam \UART|transmitter|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \UART|transmitter|Add0~0 (
// Equation(s):
// \UART|transmitter|Add0~0_combout  = \UART|transmitter|num [3] $ (((\UART|transmitter|num [0] & (\UART|transmitter|num [2] & \UART|transmitter|num [1]))))

	.dataa(\UART|transmitter|num [0]),
	.datab(\UART|transmitter|num [2]),
	.datac(\UART|transmitter|num [3]),
	.datad(\UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|transmitter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|Add0~0 .lut_mask = 16'h78F0;
defparam \UART|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \UART|transmitter|num[3]~1 (
// Equation(s):
// \UART|transmitter|num[3]~1_combout  = (\UART|transmitter|num[3]~0_combout  & (\UART|transmitter|Add0~0_combout  & ((\UART|speed_tx|clk_bps_r~q )))) # (!\UART|transmitter|num[3]~0_combout  & (((\UART|transmitter|num [3]))))

	.dataa(\UART|transmitter|num[3]~0_combout ),
	.datab(\UART|transmitter|Add0~0_combout ),
	.datac(\UART|transmitter|num [3]),
	.datad(\UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|transmitter|num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|num[3]~1 .lut_mask = 16'hD850;
defparam \UART|transmitter|num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \UART|transmitter|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|num[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|num[3] .is_wysiwyg = "true";
defparam \UART|transmitter|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \UART|transmitter|Equal0~0 (
// Equation(s):
// \UART|transmitter|Equal0~0_combout  = ((\UART|transmitter|num [2]) # ((!\UART|transmitter|num [1]) # (!\UART|transmitter|num [3]))) # (!\UART|transmitter|num [0])

	.dataa(\UART|transmitter|num [0]),
	.datab(\UART|transmitter|num [2]),
	.datac(\UART|transmitter|num [3]),
	.datad(\UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|Equal0~0 .lut_mask = 16'hDFFF;
defparam \UART|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneive_lcell_comb \UART|transmitter|bps_start_r~2 (
// Equation(s):
// \UART|transmitter|bps_start_r~2_combout  = (\UART|transmitter|tx_int1~q  & (((\UART|transmitter|bps_start_r~q  & \UART|transmitter|Equal0~0_combout )))) # (!\UART|transmitter|tx_int1~q  & ((\UART|transmitter|tx_int2~q ) # ((\UART|transmitter|bps_start_r~q 
//  & \UART|transmitter|Equal0~0_combout ))))

	.dataa(\UART|transmitter|tx_int1~q ),
	.datab(\UART|transmitter|tx_int2~q ),
	.datac(\UART|transmitter|bps_start_r~q ),
	.datad(\UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|bps_start_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|bps_start_r~2 .lut_mask = 16'hF444;
defparam \UART|transmitter|bps_start_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \UART|transmitter|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|bps_start_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|bps_start_r .is_wysiwyg = "true";
defparam \UART|transmitter|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneive_lcell_comb \UART|speed_tx|Equal0~0 (
// Equation(s):
// \UART|speed_tx|Equal0~0_combout  = (\UART|speed_tx|cnt [0] & (\UART|speed_tx|cnt [1] & (!\UART|speed_tx|cnt [7] & !\UART|speed_tx|cnt [8])))

	.dataa(\UART|speed_tx|cnt [0]),
	.datab(\UART|speed_tx|cnt [1]),
	.datac(\UART|speed_tx|cnt [7]),
	.datad(\UART|speed_tx|cnt [8]),
	.cin(gnd),
	.combout(\UART|speed_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|Equal0~0 .lut_mask = 16'h0008;
defparam \UART|speed_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \UART|speed_tx|cnt[10]~33 (
// Equation(s):
// \UART|speed_tx|cnt[10]~33_combout  = (\UART|speed_tx|cnt [10] & (\UART|speed_tx|cnt[9]~32  $ (GND))) # (!\UART|speed_tx|cnt [10] & (!\UART|speed_tx|cnt[9]~32  & VCC))
// \UART|speed_tx|cnt[10]~34  = CARRY((\UART|speed_tx|cnt [10] & !\UART|speed_tx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[9]~32 ),
	.combout(\UART|speed_tx|cnt[10]~33_combout ),
	.cout(\UART|speed_tx|cnt[10]~34 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \UART|speed_tx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
cycloneive_lcell_comb \UART|speed_tx|cnt[11]~35 (
// Equation(s):
// \UART|speed_tx|cnt[11]~35_combout  = (\UART|speed_tx|cnt [11] & (!\UART|speed_tx|cnt[10]~34 )) # (!\UART|speed_tx|cnt [11] & ((\UART|speed_tx|cnt[10]~34 ) # (GND)))
// \UART|speed_tx|cnt[11]~36  = CARRY((!\UART|speed_tx|cnt[10]~34 ) # (!\UART|speed_tx|cnt [11]))

	.dataa(\UART|speed_tx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[10]~34 ),
	.combout(\UART|speed_tx|cnt[11]~35_combout ),
	.cout(\UART|speed_tx|cnt[11]~36 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \UART|speed_tx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \UART|speed_tx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[11] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneive_lcell_comb \UART|speed_tx|cnt[12]~37 (
// Equation(s):
// \UART|speed_tx|cnt[12]~37_combout  = \UART|speed_tx|cnt[11]~36  $ (!\UART|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|speed_tx|cnt [12]),
	.cin(\UART|speed_tx|cnt[11]~36 ),
	.combout(\UART|speed_tx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|cnt[12]~37 .lut_mask = 16'hF00F;
defparam \UART|speed_tx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N25
dffeas \UART|speed_tx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[12] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneive_lcell_comb \UART|speed_tx|Equal0~2 (
// Equation(s):
// \UART|speed_tx|Equal0~2_combout  = (\UART|speed_tx|cnt [10] & (!\UART|speed_tx|cnt [9] & (\UART|speed_tx|cnt [6] & !\UART|speed_tx|cnt [11])))

	.dataa(\UART|speed_tx|cnt [10]),
	.datab(\UART|speed_tx|cnt [9]),
	.datac(\UART|speed_tx|cnt [6]),
	.datad(\UART|speed_tx|cnt [11]),
	.cin(gnd),
	.combout(\UART|speed_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|Equal0~2 .lut_mask = 16'h0020;
defparam \UART|speed_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneive_lcell_comb \UART|speed_tx|Equal0~1 (
// Equation(s):
// \UART|speed_tx|Equal0~1_combout  = (\UART|speed_tx|cnt [2] & (\UART|speed_tx|cnt [4] & (!\UART|speed_tx|cnt [5] & !\UART|speed_tx|cnt [3])))

	.dataa(\UART|speed_tx|cnt [2]),
	.datab(\UART|speed_tx|cnt [4]),
	.datac(\UART|speed_tx|cnt [5]),
	.datad(\UART|speed_tx|cnt [3]),
	.cin(gnd),
	.combout(\UART|speed_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|Equal0~1 .lut_mask = 16'h0008;
defparam \UART|speed_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneive_lcell_comb \UART|speed_tx|Equal0~3 (
// Equation(s):
// \UART|speed_tx|Equal0~3_combout  = (\UART|speed_tx|Equal0~0_combout  & (\UART|speed_tx|cnt [12] & (\UART|speed_tx|Equal0~2_combout  & \UART|speed_tx|Equal0~1_combout )))

	.dataa(\UART|speed_tx|Equal0~0_combout ),
	.datab(\UART|speed_tx|cnt [12]),
	.datac(\UART|speed_tx|Equal0~2_combout ),
	.datad(\UART|speed_tx|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART|speed_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|Equal0~3 .lut_mask = 16'h8000;
defparam \UART|speed_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneive_lcell_comb \UART|speed_tx|process_0~0 (
// Equation(s):
// \UART|speed_tx|process_0~0_combout  = (\UART|speed_tx|Equal0~3_combout ) # (!\UART|transmitter|bps_start_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|transmitter|bps_start_r~q ),
	.datad(\UART|speed_tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART|speed_tx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|process_0~0 .lut_mask = 16'hFF0F;
defparam \UART|speed_tx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \UART|speed_tx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[0] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneive_lcell_comb \UART|speed_tx|cnt[1]~15 (
// Equation(s):
// \UART|speed_tx|cnt[1]~15_combout  = (\UART|speed_tx|cnt [1] & (!\UART|speed_tx|cnt[0]~14 )) # (!\UART|speed_tx|cnt [1] & ((\UART|speed_tx|cnt[0]~14 ) # (GND)))
// \UART|speed_tx|cnt[1]~16  = CARRY((!\UART|speed_tx|cnt[0]~14 ) # (!\UART|speed_tx|cnt [1]))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[0]~14 ),
	.combout(\UART|speed_tx|cnt[1]~15_combout ),
	.cout(\UART|speed_tx|cnt[1]~16 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \UART|speed_tx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N3
dffeas \UART|speed_tx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[1] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \UART|speed_tx|cnt[2]~17 (
// Equation(s):
// \UART|speed_tx|cnt[2]~17_combout  = (\UART|speed_tx|cnt [2] & (\UART|speed_tx|cnt[1]~16  $ (GND))) # (!\UART|speed_tx|cnt [2] & (!\UART|speed_tx|cnt[1]~16  & VCC))
// \UART|speed_tx|cnt[2]~18  = CARRY((\UART|speed_tx|cnt [2] & !\UART|speed_tx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[1]~16 ),
	.combout(\UART|speed_tx|cnt[2]~17_combout ),
	.cout(\UART|speed_tx|cnt[2]~18 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \UART|speed_tx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \UART|speed_tx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[2] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneive_lcell_comb \UART|speed_tx|cnt[3]~19 (
// Equation(s):
// \UART|speed_tx|cnt[3]~19_combout  = (\UART|speed_tx|cnt [3] & (!\UART|speed_tx|cnt[2]~18 )) # (!\UART|speed_tx|cnt [3] & ((\UART|speed_tx|cnt[2]~18 ) # (GND)))
// \UART|speed_tx|cnt[3]~20  = CARRY((!\UART|speed_tx|cnt[2]~18 ) # (!\UART|speed_tx|cnt [3]))

	.dataa(\UART|speed_tx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[2]~18 ),
	.combout(\UART|speed_tx|cnt[3]~19_combout ),
	.cout(\UART|speed_tx|cnt[3]~20 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \UART|speed_tx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N7
dffeas \UART|speed_tx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[3] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneive_lcell_comb \UART|speed_tx|cnt[4]~21 (
// Equation(s):
// \UART|speed_tx|cnt[4]~21_combout  = (\UART|speed_tx|cnt [4] & (\UART|speed_tx|cnt[3]~20  $ (GND))) # (!\UART|speed_tx|cnt [4] & (!\UART|speed_tx|cnt[3]~20  & VCC))
// \UART|speed_tx|cnt[4]~22  = CARRY((\UART|speed_tx|cnt [4] & !\UART|speed_tx|cnt[3]~20 ))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[3]~20 ),
	.combout(\UART|speed_tx|cnt[4]~21_combout ),
	.cout(\UART|speed_tx|cnt[4]~22 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[4]~21 .lut_mask = 16'hC30C;
defparam \UART|speed_tx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N9
dffeas \UART|speed_tx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[4] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
cycloneive_lcell_comb \UART|speed_tx|cnt[5]~23 (
// Equation(s):
// \UART|speed_tx|cnt[5]~23_combout  = (\UART|speed_tx|cnt [5] & (!\UART|speed_tx|cnt[4]~22 )) # (!\UART|speed_tx|cnt [5] & ((\UART|speed_tx|cnt[4]~22 ) # (GND)))
// \UART|speed_tx|cnt[5]~24  = CARRY((!\UART|speed_tx|cnt[4]~22 ) # (!\UART|speed_tx|cnt [5]))

	.dataa(\UART|speed_tx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[4]~22 ),
	.combout(\UART|speed_tx|cnt[5]~23_combout ),
	.cout(\UART|speed_tx|cnt[5]~24 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \UART|speed_tx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \UART|speed_tx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[5] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneive_lcell_comb \UART|speed_tx|cnt[6]~25 (
// Equation(s):
// \UART|speed_tx|cnt[6]~25_combout  = (\UART|speed_tx|cnt [6] & (\UART|speed_tx|cnt[5]~24  $ (GND))) # (!\UART|speed_tx|cnt [6] & (!\UART|speed_tx|cnt[5]~24  & VCC))
// \UART|speed_tx|cnt[6]~26  = CARRY((\UART|speed_tx|cnt [6] & !\UART|speed_tx|cnt[5]~24 ))

	.dataa(\UART|speed_tx|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[5]~24 ),
	.combout(\UART|speed_tx|cnt[6]~25_combout ),
	.cout(\UART|speed_tx|cnt[6]~26 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[6]~25 .lut_mask = 16'hA50A;
defparam \UART|speed_tx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \UART|speed_tx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[6] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \UART|speed_tx|cnt[7]~27 (
// Equation(s):
// \UART|speed_tx|cnt[7]~27_combout  = (\UART|speed_tx|cnt [7] & (!\UART|speed_tx|cnt[6]~26 )) # (!\UART|speed_tx|cnt [7] & ((\UART|speed_tx|cnt[6]~26 ) # (GND)))
// \UART|speed_tx|cnt[7]~28  = CARRY((!\UART|speed_tx|cnt[6]~26 ) # (!\UART|speed_tx|cnt [7]))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[6]~26 ),
	.combout(\UART|speed_tx|cnt[7]~27_combout ),
	.cout(\UART|speed_tx|cnt[7]~28 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART|speed_tx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \UART|speed_tx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[7] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneive_lcell_comb \UART|speed_tx|cnt[8]~29 (
// Equation(s):
// \UART|speed_tx|cnt[8]~29_combout  = (\UART|speed_tx|cnt [8] & (\UART|speed_tx|cnt[7]~28  $ (GND))) # (!\UART|speed_tx|cnt [8] & (!\UART|speed_tx|cnt[7]~28  & VCC))
// \UART|speed_tx|cnt[8]~30  = CARRY((\UART|speed_tx|cnt [8] & !\UART|speed_tx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[7]~28 ),
	.combout(\UART|speed_tx|cnt[8]~29_combout ),
	.cout(\UART|speed_tx|cnt[8]~30 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART|speed_tx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \UART|speed_tx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[8] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \UART|speed_tx|cnt[9]~31 (
// Equation(s):
// \UART|speed_tx|cnt[9]~31_combout  = (\UART|speed_tx|cnt [9] & (!\UART|speed_tx|cnt[8]~30 )) # (!\UART|speed_tx|cnt [9] & ((\UART|speed_tx|cnt[8]~30 ) # (GND)))
// \UART|speed_tx|cnt[9]~32  = CARRY((!\UART|speed_tx|cnt[8]~30 ) # (!\UART|speed_tx|cnt [9]))

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|speed_tx|cnt[8]~30 ),
	.combout(\UART|speed_tx|cnt[9]~31_combout ),
	.cout(\UART|speed_tx|cnt[9]~32 ));
// synopsys translate_off
defparam \UART|speed_tx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \UART|speed_tx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \UART|speed_tx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[9] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \UART|speed_tx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|cnt[10] .is_wysiwyg = "true";
defparam \UART|speed_tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneive_lcell_comb \UART|speed_tx|process_1~1 (
// Equation(s):
// \UART|speed_tx|process_1~1_combout  = (!\UART|speed_tx|cnt [10] & (\UART|speed_tx|cnt [5] & (!\UART|speed_tx|cnt [6] & \UART|speed_tx|cnt [9])))

	.dataa(\UART|speed_tx|cnt [10]),
	.datab(\UART|speed_tx|cnt [5]),
	.datac(\UART|speed_tx|cnt [6]),
	.datad(\UART|speed_tx|cnt [9]),
	.cin(gnd),
	.combout(\UART|speed_tx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|process_1~1 .lut_mask = 16'h0400;
defparam \UART|speed_tx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneive_lcell_comb \UART|speed_tx|process_1~2 (
// Equation(s):
// \UART|speed_tx|process_1~2_combout  = (\UART|speed_tx|cnt [11] & !\UART|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(\UART|speed_tx|cnt [11]),
	.datac(gnd),
	.datad(\UART|speed_tx|cnt [12]),
	.cin(gnd),
	.combout(\UART|speed_tx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|process_1~2 .lut_mask = 16'h00CC;
defparam \UART|speed_tx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneive_lcell_comb \UART|speed_tx|process_1~0 (
// Equation(s):
// \UART|speed_tx|process_1~0_combout  = (\UART|speed_tx|cnt [3] & (\UART|transmitter|bps_start_r~q  & (!\UART|speed_tx|cnt [4] & !\UART|speed_tx|cnt [2])))

	.dataa(\UART|speed_tx|cnt [3]),
	.datab(\UART|transmitter|bps_start_r~q ),
	.datac(\UART|speed_tx|cnt [4]),
	.datad(\UART|speed_tx|cnt [2]),
	.cin(gnd),
	.combout(\UART|speed_tx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|process_1~0 .lut_mask = 16'h0008;
defparam \UART|speed_tx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneive_lcell_comb \UART|speed_tx|process_1~3 (
// Equation(s):
// \UART|speed_tx|process_1~3_combout  = (\UART|speed_tx|process_1~1_combout  & (\UART|speed_tx|process_1~2_combout  & (\UART|speed_tx|process_1~0_combout  & \UART|speed_tx|Equal0~0_combout )))

	.dataa(\UART|speed_tx|process_1~1_combout ),
	.datab(\UART|speed_tx|process_1~2_combout ),
	.datac(\UART|speed_tx|process_1~0_combout ),
	.datad(\UART|speed_tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|speed_tx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|speed_tx|process_1~3 .lut_mask = 16'h8000;
defparam \UART|speed_tx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N29
dffeas \UART|speed_tx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|speed_tx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|speed_tx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|speed_tx|clk_bps_r .is_wysiwyg = "true";
defparam \UART|speed_tx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \UART|transmitter|rs232_tx_r~0 (
// Equation(s):
// \UART|transmitter|rs232_tx_r~0_combout  = (\UART|transmitter|num [3] & ((\UART|transmitter|num [0]) # ((\UART|transmitter|num [2]) # (\UART|transmitter|num [1]))))

	.dataa(\UART|transmitter|num [0]),
	.datab(\UART|transmitter|num [2]),
	.datac(\UART|transmitter|num [3]),
	.datad(\UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|transmitter|rs232_tx_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|rs232_tx_r~0 .lut_mask = 16'hF0E0;
defparam \UART|transmitter|rs232_tx_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \REG_IN_BINER_SHIFT[2]~3 (
// Equation(s):
// \REG_IN_BINER_SHIFT[2]~3_combout  = !\state_send.shift~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.shift~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_IN_BINER_SHIFT[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[2]~3 .lut_mask = 16'h0F0F;
defparam \REG_IN_BINER_SHIFT[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \REG_IN_BINER_SHIFT[2] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_IN_BINER_SHIFT[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IN_BINER_SHIFT[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[2] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \Selector205~2 (
// Equation(s):
// \Selector205~2_combout  = (\Selector205~0_combout  & REG_IN_BINER_SHIFT[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector205~0_combout ),
	.datad(REG_IN_BINER_SHIFT[2]),
	.cin(gnd),
	.combout(\Selector205~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector205~2 .lut_mask = 16'hF000;
defparam \Selector205~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \REG_IN_BINER_SHIFT[3] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector205~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[3] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \Selector204~0 (
// Equation(s):
// \Selector204~0_combout  = (REG_IN_BINER_SHIFT[3]) # (!\state_send.shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_send.shift~q ),
	.datad(REG_IN_BINER_SHIFT[3]),
	.cin(gnd),
	.combout(\Selector204~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector204~0 .lut_mask = 16'hFF0F;
defparam \Selector204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \REG_IN_BINER_SHIFT[4] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector204~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IN_BINER_SHIFT[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[4] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \Selector203~0 (
// Equation(s):
// \Selector203~0_combout  = (REG_IN_BINER_SHIFT[4]) # (!\state_send.shift~q )

	.dataa(\state_send.shift~q ),
	.datab(gnd),
	.datac(REG_IN_BINER_SHIFT[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector203~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector203~0 .lut_mask = 16'hF5F5;
defparam \Selector203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \REG_IN_BINER_SHIFT[5] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector203~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IN_BINER_SHIFT[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[5] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \Selector202~0 (
// Equation(s):
// \Selector202~0_combout  = (REG_IN_BINER_SHIFT[5] & \Selector205~0_combout )

	.dataa(gnd),
	.datab(REG_IN_BINER_SHIFT[5]),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector202~0 .lut_mask = 16'hCC00;
defparam \Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \REG_IN_BINER_SHIFT[6] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[6] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \Selector201~0 (
// Equation(s):
// \Selector201~0_combout  = (REG_IN_BINER_SHIFT[6] & \Selector205~0_combout )

	.dataa(gnd),
	.datab(REG_IN_BINER_SHIFT[6]),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector201~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector201~0 .lut_mask = 16'hCC00;
defparam \Selector201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \REG_IN_BINER_SHIFT[7] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector201~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[7] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \Selector200~0 (
// Equation(s):
// \Selector200~0_combout  = (REG_IN_BINER_SHIFT[7] & \Selector205~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(REG_IN_BINER_SHIFT[7]),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector200~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector200~0 .lut_mask = 16'hF000;
defparam \Selector200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \REG_IN_BINER_SHIFT[8] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector200~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[8] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \Selector199~0 (
// Equation(s):
// \Selector199~0_combout  = (REG_IN_BINER_SHIFT[8] & \Selector205~0_combout )

	.dataa(REG_IN_BINER_SHIFT[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector199~0 .lut_mask = 16'hAA00;
defparam \Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \REG_IN_BINER_SHIFT[9] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector199~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[9] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \Selector198~0 (
// Equation(s):
// \Selector198~0_combout  = (REG_IN_BINER_SHIFT[9] & \Selector205~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(REG_IN_BINER_SHIFT[9]),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector198~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector198~0 .lut_mask = 16'hF000;
defparam \Selector198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \REG_IN_BINER_SHIFT[10] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector198~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[10] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \Selector197~0 (
// Equation(s):
// \Selector197~0_combout  = (REG_IN_BINER_SHIFT[10] & \Selector205~0_combout )

	.dataa(gnd),
	.datab(REG_IN_BINER_SHIFT[10]),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector197~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector197~0 .lut_mask = 16'hCC00;
defparam \Selector197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \REG_IN_BINER_SHIFT[11] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector197~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[11] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \Selector196~0 (
// Equation(s):
// \Selector196~0_combout  = (REG_IN_BINER_SHIFT[11] & \Selector205~0_combout )

	.dataa(REG_IN_BINER_SHIFT[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector196~0 .lut_mask = 16'hAA00;
defparam \Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \REG_IN_BINER_SHIFT[12] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[12] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \Selector195~0 (
// Equation(s):
// \Selector195~0_combout  = (REG_IN_BINER_SHIFT[12] & \Selector205~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(REG_IN_BINER_SHIFT[12]),
	.datad(\Selector205~0_combout ),
	.cin(gnd),
	.combout(\Selector195~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~0 .lut_mask = 16'hF000;
defparam \Selector195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \REG_IN_BINER_SHIFT[13] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\Selector195~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector205~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_IN_BINER_SHIFT[13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IN_BINER_SHIFT[13] .is_wysiwyg = "true";
defparam \REG_IN_BINER_SHIFT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \REG_OUT_BCD[0]~41 (
// Equation(s):
// \REG_OUT_BCD[0]~41_combout  = (\state_send.adder~q  & (((!REG_OUT_BCD[0])))) # (!\state_send.adder~q  & (\state_send.shift~q  & (REG_IN_BINER_SHIFT[13])))

	.dataa(\state_send.shift~q ),
	.datab(REG_IN_BINER_SHIFT[13]),
	.datac(\state_send.adder~q ),
	.datad(REG_OUT_BCD[0]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[0]~41 .lut_mask = 16'h08F8;
defparam \REG_OUT_BCD[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \REG_OUT_BCD[15]~2 (
// Equation(s):
// \REG_OUT_BCD[15]~2_combout  = (!\state_send.sendBCD~q  & (\state_send.init~q  & (!\state_send.done~q  & !\state_send.prepare~q )))

	.dataa(\state_send.sendBCD~q ),
	.datab(\state_send.init~q ),
	.datac(\state_send.done~q ),
	.datad(\state_send.prepare~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[15]~2 .lut_mask = 16'h0004;
defparam \REG_OUT_BCD[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \Selector222~0 (
// Equation(s):
// \Selector222~0_combout  = (\state_send.adder~q  & (REG_OUT_BCD[2] $ (((REG_OUT_BCD[1]) # (REG_OUT_BCD[0])))))

	.dataa(REG_OUT_BCD[1]),
	.datab(REG_OUT_BCD[2]),
	.datac(\state_send.adder~q ),
	.datad(REG_OUT_BCD[0]),
	.cin(gnd),
	.combout(\Selector222~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector222~0 .lut_mask = 16'h3060;
defparam \Selector222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \Selector222~1 (
// Equation(s):
// \Selector222~1_combout  = (\Selector222~0_combout ) # ((REG_OUT_BCD[1] & (!\state_send.adder~q  & \state_send.shift~q )))

	.dataa(REG_OUT_BCD[1]),
	.datab(\state_send.adder~q ),
	.datac(\Selector222~0_combout ),
	.datad(\state_send.shift~q ),
	.cin(gnd),
	.combout(\Selector222~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector222~1 .lut_mask = 16'hF2F0;
defparam \Selector222~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \REG_OUT_BCD[2]~feeder (
// Equation(s):
// \REG_OUT_BCD[2]~feeder_combout  = \Selector222~1_combout 

	.dataa(\Selector222~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_OUT_BCD[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[2]~feeder .lut_mask = 16'hAAAA;
defparam \REG_OUT_BCD[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \REG_OUT_BCD[2] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state_send.switch~q ),
	.ena(\REG_OUT_BCD[3]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[2] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \Add13~0 (
// Equation(s):
// \Add13~0_combout  = REG_OUT_BCD[3] $ (((REG_OUT_BCD[2] & ((REG_OUT_BCD[1]) # (REG_OUT_BCD[0])))))

	.dataa(REG_OUT_BCD[3]),
	.datab(REG_OUT_BCD[2]),
	.datac(REG_OUT_BCD[1]),
	.datad(REG_OUT_BCD[0]),
	.cin(gnd),
	.combout(\Add13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~0 .lut_mask = 16'h666A;
defparam \Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \Selector221~0 (
// Equation(s):
// \Selector221~0_combout  = (\state_send.adder~q  & (\Add13~0_combout )) # (!\state_send.adder~q  & (((REG_OUT_BCD[2] & \state_send.shift~q ))))

	.dataa(\Add13~0_combout ),
	.datab(REG_OUT_BCD[2]),
	.datac(\state_send.adder~q ),
	.datad(\state_send.shift~q ),
	.cin(gnd),
	.combout(\Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector221~0 .lut_mask = 16'hACA0;
defparam \Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \REG_OUT_BCD[3]~feeder (
// Equation(s):
// \REG_OUT_BCD[3]~feeder_combout  = \Selector221~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector221~0_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[3]~feeder .lut_mask = 16'hFF00;
defparam \REG_OUT_BCD[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \REG_OUT_BCD[3] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state_send.switch~q ),
	.ena(\REG_OUT_BCD[3]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[3] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \REG_OUT_BCD[3]~42 (
// Equation(s):
// \REG_OUT_BCD[3]~42_combout  = (!REG_OUT_BCD[3] & (((!REG_OUT_BCD[1] & !REG_OUT_BCD[0])) # (!REG_OUT_BCD[2])))

	.dataa(REG_OUT_BCD[3]),
	.datab(REG_OUT_BCD[2]),
	.datac(REG_OUT_BCD[1]),
	.datad(REG_OUT_BCD[0]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[3]~42 .lut_mask = 16'h1115;
defparam \REG_OUT_BCD[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \REG_OUT_BCD[3]~43 (
// Equation(s):
// \REG_OUT_BCD[3]~43_combout  = (!\state_send~18_combout  & (\REG_OUT_BCD[15]~2_combout  & ((!\REG_OUT_BCD[3]~42_combout ) # (!\state_send.adder~q ))))

	.dataa(\state_send~18_combout ),
	.datab(\state_send.adder~q ),
	.datac(\REG_OUT_BCD[15]~2_combout ),
	.datad(\REG_OUT_BCD[3]~42_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[3]~43 .lut_mask = 16'h1050;
defparam \REG_OUT_BCD[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \REG_OUT_BCD[0]~44 (
// Equation(s):
// \REG_OUT_BCD[0]~44_combout  = (\REG_OUT_BCD[3]~43_combout  & (\REG_OUT_BCD[0]~41_combout )) # (!\REG_OUT_BCD[3]~43_combout  & ((REG_OUT_BCD[0])))

	.dataa(\REG_OUT_BCD[0]~41_combout ),
	.datab(gnd),
	.datac(REG_OUT_BCD[0]),
	.datad(\REG_OUT_BCD[3]~43_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[0]~44 .lut_mask = 16'hAAF0;
defparam \REG_OUT_BCD[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \REG_OUT_BCD[0] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[0] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \REG_OUT_BCD[1]~45 (
// Equation(s):
// \REG_OUT_BCD[1]~45_combout  = (\state_send.adder~q  & ((REG_OUT_BCD[0] $ (!REG_OUT_BCD[1])))) # (!\state_send.adder~q  & (\state_send.shift~q  & (REG_OUT_BCD[0])))

	.dataa(\state_send.shift~q ),
	.datab(REG_OUT_BCD[0]),
	.datac(\state_send.adder~q ),
	.datad(REG_OUT_BCD[1]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[1]~45 .lut_mask = 16'hC838;
defparam \REG_OUT_BCD[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \REG_OUT_BCD[1]~46 (
// Equation(s):
// \REG_OUT_BCD[1]~46_combout  = (\REG_OUT_BCD[3]~43_combout  & (\REG_OUT_BCD[1]~45_combout )) # (!\REG_OUT_BCD[3]~43_combout  & ((REG_OUT_BCD[1])))

	.dataa(\REG_OUT_BCD[1]~45_combout ),
	.datab(gnd),
	.datac(REG_OUT_BCD[1]),
	.datad(\REG_OUT_BCD[3]~43_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[1]~46 .lut_mask = 16'hAAF0;
defparam \REG_OUT_BCD[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \REG_OUT_BCD[1] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[1]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[1] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \REG_OUT_BCD[5]~35 (
// Equation(s):
// \REG_OUT_BCD[5]~35_combout  = (REG_OUT_BCD[1] & \state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REG_OUT_BCD[1]),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[5]~35 .lut_mask = 16'hF000;
defparam \REG_OUT_BCD[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \REG_OUT_BCD[4]~28 (
// Equation(s):
// \REG_OUT_BCD[4]~28_combout  = (REG_OUT_BCD[0] & \state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REG_OUT_BCD[0]),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[4]~28 .lut_mask = 16'hF000;
defparam \REG_OUT_BCD[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \Selector209~0 (
// Equation(s):
// \Selector209~0_combout  = (\state_send.switch~q ) # ((!\state_send.adder~q  & !\state_send.shift~q ))

	.dataa(\state_send.adder~q ),
	.datab(gnd),
	.datac(\state_send.shift~q ),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector209~0 .lut_mask = 16'hFF05;
defparam \Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \REG_OUT_BCD[4]~29 (
// Equation(s):
// \REG_OUT_BCD[4]~29_combout  = (!\Selector209~0_combout  & ((\state_send.adder~q  & ((!REG_OUT_BCD[4]))) # (!\state_send.adder~q  & (REG_OUT_BCD[3]))))

	.dataa(REG_OUT_BCD[3]),
	.datab(\state_send.adder~q ),
	.datac(REG_OUT_BCD[4]),
	.datad(\Selector209~0_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[4]~29 .lut_mask = 16'h002E;
defparam \REG_OUT_BCD[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \REG_OUT_BCD[6]~38 (
// Equation(s):
// \REG_OUT_BCD[6]~38_combout  = (\state_send.adder~q  & (REG_OUT_BCD[6] $ (((REG_OUT_BCD[5]) # (REG_OUT_BCD[4]))))) # (!\state_send.adder~q  & (REG_OUT_BCD[5]))

	.dataa(\state_send.adder~q ),
	.datab(REG_OUT_BCD[5]),
	.datac(REG_OUT_BCD[6]),
	.datad(REG_OUT_BCD[4]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[6]~38 .lut_mask = 16'h4E6C;
defparam \REG_OUT_BCD[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \REG_OUT_BCD[6]~39 (
// Equation(s):
// \REG_OUT_BCD[6]~39_combout  = (\REG_OUT_BCD[6]~38_combout  & (((\state_send.switch~q  & REG_OUT_BCD[2])) # (!\Selector209~0_combout ))) # (!\REG_OUT_BCD[6]~38_combout  & (\state_send.switch~q  & (REG_OUT_BCD[2])))

	.dataa(\REG_OUT_BCD[6]~38_combout ),
	.datab(\state_send.switch~q ),
	.datac(REG_OUT_BCD[2]),
	.datad(\Selector209~0_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[6]~39 .lut_mask = 16'hC0EA;
defparam \REG_OUT_BCD[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \REG_OUT_BCD[6]~40 (
// Equation(s):
// \REG_OUT_BCD[6]~40_combout  = (\REG_OUT_BCD[7]~30_combout  & ((REG_OUT_BCD[6]))) # (!\REG_OUT_BCD[7]~30_combout  & (\REG_OUT_BCD[6]~39_combout ))

	.dataa(\REG_OUT_BCD[6]~39_combout ),
	.datab(gnd),
	.datac(REG_OUT_BCD[6]),
	.datad(\REG_OUT_BCD[7]~30_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[6]~40 .lut_mask = 16'hF0AA;
defparam \REG_OUT_BCD[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \REG_OUT_BCD[6] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[6] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (REG_OUT_BCD[6] & ((REG_OUT_BCD[4]) # (REG_OUT_BCD[5])))

	.dataa(gnd),
	.datab(REG_OUT_BCD[4]),
	.datac(REG_OUT_BCD[6]),
	.datad(REG_OUT_BCD[5]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'hF0C0;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \REG_OUT_BCD[7]~32 (
// Equation(s):
// \REG_OUT_BCD[7]~32_combout  = (\state_send.adder~q  & (\LessThan5~0_combout  $ (((REG_OUT_BCD[7]))))) # (!\state_send.adder~q  & (((REG_OUT_BCD[6]))))

	.dataa(\LessThan5~0_combout ),
	.datab(REG_OUT_BCD[6]),
	.datac(\state_send.adder~q ),
	.datad(REG_OUT_BCD[7]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[7]~32 .lut_mask = 16'h5CAC;
defparam \REG_OUT_BCD[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneive_lcell_comb \REG_OUT_BCD[7]~33 (
// Equation(s):
// \REG_OUT_BCD[7]~33_combout  = (\REG_OUT_BCD[7]~32_combout  & (((\state_send.switch~q  & REG_OUT_BCD[3])) # (!\Selector209~0_combout ))) # (!\REG_OUT_BCD[7]~32_combout  & (\state_send.switch~q  & (REG_OUT_BCD[3])))

	.dataa(\REG_OUT_BCD[7]~32_combout ),
	.datab(\state_send.switch~q ),
	.datac(REG_OUT_BCD[3]),
	.datad(\Selector209~0_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[7]~33 .lut_mask = 16'hC0EA;
defparam \REG_OUT_BCD[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \REG_OUT_BCD[7]~34 (
// Equation(s):
// \REG_OUT_BCD[7]~34_combout  = (\REG_OUT_BCD[7]~30_combout  & ((REG_OUT_BCD[7]))) # (!\REG_OUT_BCD[7]~30_combout  & (\REG_OUT_BCD[7]~33_combout ))

	.dataa(gnd),
	.datab(\REG_OUT_BCD[7]~33_combout ),
	.datac(REG_OUT_BCD[7]),
	.datad(\REG_OUT_BCD[7]~30_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[7]~34 .lut_mask = 16'hF0CC;
defparam \REG_OUT_BCD[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \REG_OUT_BCD[7] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[7] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \REG_OUT_BCD[15]~3 (
// Equation(s):
// \REG_OUT_BCD[15]~3_combout  = (\REG_OUT_BCD[15]~2_combout  & !\state_send~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_OUT_BCD[15]~2_combout ),
	.datad(\state_send~18_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[15]~3 .lut_mask = 16'h00F0;
defparam \REG_OUT_BCD[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \REG_OUT_BCD[7]~30 (
// Equation(s):
// \REG_OUT_BCD[7]~30_combout  = ((!\LessThan5~0_combout  & (!REG_OUT_BCD[7] & \state_send.adder~q ))) # (!\REG_OUT_BCD[15]~3_combout )

	.dataa(\LessThan5~0_combout ),
	.datab(REG_OUT_BCD[7]),
	.datac(\state_send.adder~q ),
	.datad(\REG_OUT_BCD[15]~3_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[7]~30 .lut_mask = 16'h10FF;
defparam \REG_OUT_BCD[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \REG_OUT_BCD[4]~31 (
// Equation(s):
// \REG_OUT_BCD[4]~31_combout  = (\REG_OUT_BCD[7]~30_combout  & (((REG_OUT_BCD[4])))) # (!\REG_OUT_BCD[7]~30_combout  & ((\REG_OUT_BCD[4]~28_combout ) # ((\REG_OUT_BCD[4]~29_combout ))))

	.dataa(\REG_OUT_BCD[4]~28_combout ),
	.datab(\REG_OUT_BCD[4]~29_combout ),
	.datac(REG_OUT_BCD[4]),
	.datad(\REG_OUT_BCD[7]~30_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[4]~31 .lut_mask = 16'hF0EE;
defparam \REG_OUT_BCD[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \REG_OUT_BCD[4] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[4] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \REG_OUT_BCD[5]~36 (
// Equation(s):
// \REG_OUT_BCD[5]~36_combout  = (!\Selector209~0_combout  & (REG_OUT_BCD[4] $ (((!REG_OUT_BCD[5] & \state_send.adder~q )))))

	.dataa(REG_OUT_BCD[5]),
	.datab(REG_OUT_BCD[4]),
	.datac(\state_send.adder~q ),
	.datad(\Selector209~0_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[5]~36 .lut_mask = 16'h009C;
defparam \REG_OUT_BCD[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \REG_OUT_BCD[5]~37 (
// Equation(s):
// \REG_OUT_BCD[5]~37_combout  = (\REG_OUT_BCD[7]~30_combout  & (((REG_OUT_BCD[5])))) # (!\REG_OUT_BCD[7]~30_combout  & ((\REG_OUT_BCD[5]~35_combout ) # ((\REG_OUT_BCD[5]~36_combout ))))

	.dataa(\REG_OUT_BCD[5]~35_combout ),
	.datab(\REG_OUT_BCD[5]~36_combout ),
	.datac(REG_OUT_BCD[5]),
	.datad(\REG_OUT_BCD[7]~30_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[5]~37 .lut_mask = 16'hF0EE;
defparam \REG_OUT_BCD[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \REG_OUT_BCD[5] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[5] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneive_lcell_comb \REG_OUT_BCD[9]~22 (
// Equation(s):
// \REG_OUT_BCD[9]~22_combout  = (REG_OUT_BCD[5] & \state_send.switch~q )

	.dataa(gnd),
	.datab(REG_OUT_BCD[5]),
	.datac(gnd),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[9]~22 .lut_mask = 16'hCC00;
defparam \REG_OUT_BCD[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \REG_OUT_BCD[8]~16 (
// Equation(s):
// \REG_OUT_BCD[8]~16_combout  = (!\Selector209~0_combout  & ((\state_send.adder~q  & ((!REG_OUT_BCD[8]))) # (!\state_send.adder~q  & (REG_OUT_BCD[7]))))

	.dataa(REG_OUT_BCD[7]),
	.datab(REG_OUT_BCD[8]),
	.datac(\Selector209~0_combout ),
	.datad(\state_send.adder~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[8]~16 .lut_mask = 16'h030A;
defparam \REG_OUT_BCD[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \REG_OUT_BCD[8]~15 (
// Equation(s):
// \REG_OUT_BCD[8]~15_combout  = (REG_OUT_BCD[4] & \state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(REG_OUT_BCD[4]),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[8]~15 .lut_mask = 16'hF000;
defparam \REG_OUT_BCD[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \REG_OUT_BCD[10]~25 (
// Equation(s):
// \REG_OUT_BCD[10]~25_combout  = (\state_send.adder~q  & (REG_OUT_BCD[10] $ (((REG_OUT_BCD[9]) # (REG_OUT_BCD[8]))))) # (!\state_send.adder~q  & (REG_OUT_BCD[9]))

	.dataa(\state_send.adder~q ),
	.datab(REG_OUT_BCD[9]),
	.datac(REG_OUT_BCD[10]),
	.datad(REG_OUT_BCD[8]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[10]~25 .lut_mask = 16'h4E6C;
defparam \REG_OUT_BCD[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \REG_OUT_BCD[10]~26 (
// Equation(s):
// \REG_OUT_BCD[10]~26_combout  = (\REG_OUT_BCD[10]~25_combout  & (((\state_send.switch~q  & REG_OUT_BCD[6])) # (!\Selector209~0_combout ))) # (!\REG_OUT_BCD[10]~25_combout  & (\state_send.switch~q  & (REG_OUT_BCD[6])))

	.dataa(\REG_OUT_BCD[10]~25_combout ),
	.datab(\state_send.switch~q ),
	.datac(REG_OUT_BCD[6]),
	.datad(\Selector209~0_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[10]~26 .lut_mask = 16'hC0EA;
defparam \REG_OUT_BCD[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \REG_OUT_BCD[10]~27 (
// Equation(s):
// \REG_OUT_BCD[10]~27_combout  = (\REG_OUT_BCD[11]~17_combout  & ((REG_OUT_BCD[10]))) # (!\REG_OUT_BCD[11]~17_combout  & (\REG_OUT_BCD[10]~26_combout ))

	.dataa(gnd),
	.datab(\REG_OUT_BCD[10]~26_combout ),
	.datac(REG_OUT_BCD[10]),
	.datad(\REG_OUT_BCD[11]~17_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[10]~27 .lut_mask = 16'hF0CC;
defparam \REG_OUT_BCD[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \REG_OUT_BCD[10] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[10] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (REG_OUT_BCD[10] & ((REG_OUT_BCD[8]) # (REG_OUT_BCD[9])))

	.dataa(gnd),
	.datab(REG_OUT_BCD[8]),
	.datac(REG_OUT_BCD[10]),
	.datad(REG_OUT_BCD[9]),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'hF0C0;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \REG_OUT_BCD[11]~19 (
// Equation(s):
// \REG_OUT_BCD[11]~19_combout  = (\state_send.adder~q  & (\LessThan4~0_combout  $ ((REG_OUT_BCD[11])))) # (!\state_send.adder~q  & (((REG_OUT_BCD[10]))))

	.dataa(\LessThan4~0_combout ),
	.datab(REG_OUT_BCD[11]),
	.datac(REG_OUT_BCD[10]),
	.datad(\state_send.adder~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[11]~19 .lut_mask = 16'h66F0;
defparam \REG_OUT_BCD[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \REG_OUT_BCD[11]~20 (
// Equation(s):
// \REG_OUT_BCD[11]~20_combout  = (\REG_OUT_BCD[11]~19_combout  & (((REG_OUT_BCD[7] & \state_send.switch~q )) # (!\Selector209~0_combout ))) # (!\REG_OUT_BCD[11]~19_combout  & (((REG_OUT_BCD[7] & \state_send.switch~q ))))

	.dataa(\REG_OUT_BCD[11]~19_combout ),
	.datab(\Selector209~0_combout ),
	.datac(REG_OUT_BCD[7]),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[11]~20 .lut_mask = 16'hF222;
defparam \REG_OUT_BCD[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \REG_OUT_BCD[11]~21 (
// Equation(s):
// \REG_OUT_BCD[11]~21_combout  = (\REG_OUT_BCD[11]~17_combout  & ((REG_OUT_BCD[11]))) # (!\REG_OUT_BCD[11]~17_combout  & (\REG_OUT_BCD[11]~20_combout ))

	.dataa(gnd),
	.datab(\REG_OUT_BCD[11]~20_combout ),
	.datac(REG_OUT_BCD[11]),
	.datad(\REG_OUT_BCD[11]~17_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[11]~21 .lut_mask = 16'hF0CC;
defparam \REG_OUT_BCD[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \REG_OUT_BCD[11] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[11] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \REG_OUT_BCD[11]~17 (
// Equation(s):
// \REG_OUT_BCD[11]~17_combout  = ((!\LessThan4~0_combout  & (!REG_OUT_BCD[11] & \state_send.adder~q ))) # (!\REG_OUT_BCD[15]~3_combout )

	.dataa(\LessThan4~0_combout ),
	.datab(REG_OUT_BCD[11]),
	.datac(\REG_OUT_BCD[15]~3_combout ),
	.datad(\state_send.adder~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[11]~17 .lut_mask = 16'h1F0F;
defparam \REG_OUT_BCD[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \REG_OUT_BCD[8]~18 (
// Equation(s):
// \REG_OUT_BCD[8]~18_combout  = (\REG_OUT_BCD[11]~17_combout  & (((REG_OUT_BCD[8])))) # (!\REG_OUT_BCD[11]~17_combout  & ((\REG_OUT_BCD[8]~16_combout ) # ((\REG_OUT_BCD[8]~15_combout ))))

	.dataa(\REG_OUT_BCD[8]~16_combout ),
	.datab(\REG_OUT_BCD[8]~15_combout ),
	.datac(REG_OUT_BCD[8]),
	.datad(\REG_OUT_BCD[11]~17_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[8]~18 .lut_mask = 16'hF0EE;
defparam \REG_OUT_BCD[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \REG_OUT_BCD[8] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[8] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \REG_OUT_BCD[9]~23 (
// Equation(s):
// \REG_OUT_BCD[9]~23_combout  = (!\Selector209~0_combout  & (REG_OUT_BCD[8] $ (((\state_send.adder~q  & !REG_OUT_BCD[9])))))

	.dataa(\state_send.adder~q ),
	.datab(REG_OUT_BCD[9]),
	.datac(\Selector209~0_combout ),
	.datad(REG_OUT_BCD[8]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[9]~23 .lut_mask = 16'h0D02;
defparam \REG_OUT_BCD[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \REG_OUT_BCD[9]~24 (
// Equation(s):
// \REG_OUT_BCD[9]~24_combout  = (\REG_OUT_BCD[11]~17_combout  & (((REG_OUT_BCD[9])))) # (!\REG_OUT_BCD[11]~17_combout  & ((\REG_OUT_BCD[9]~22_combout ) # ((\REG_OUT_BCD[9]~23_combout ))))

	.dataa(\REG_OUT_BCD[9]~22_combout ),
	.datab(\REG_OUT_BCD[9]~23_combout ),
	.datac(REG_OUT_BCD[9]),
	.datad(\REG_OUT_BCD[11]~17_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[9]~24 .lut_mask = 16'hF0EE;
defparam \REG_OUT_BCD[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \REG_OUT_BCD[9] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[9]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[9] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \REG_OUT_BCD[13]~6 (
// Equation(s):
// \REG_OUT_BCD[13]~6_combout  = (REG_OUT_BCD[9] & \state_send.switch~q )

	.dataa(gnd),
	.datab(REG_OUT_BCD[9]),
	.datac(gnd),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[13]~6 .lut_mask = 16'hCC00;
defparam \REG_OUT_BCD[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \REG_OUT_BCD[12]~0 (
// Equation(s):
// \REG_OUT_BCD[12]~0_combout  = (REG_OUT_BCD[8] & \state_send.switch~q )

	.dataa(gnd),
	.datab(REG_OUT_BCD[8]),
	.datac(gnd),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[12]~0 .lut_mask = 16'hCC00;
defparam \REG_OUT_BCD[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \REG_OUT_BCD[12]~1 (
// Equation(s):
// \REG_OUT_BCD[12]~1_combout  = (!\Selector209~0_combout  & ((\state_send.adder~q  & ((!REG_OUT_BCD[12]))) # (!\state_send.adder~q  & (REG_OUT_BCD[11]))))

	.dataa(\Selector209~0_combout ),
	.datab(REG_OUT_BCD[11]),
	.datac(REG_OUT_BCD[12]),
	.datad(\state_send.adder~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[12]~1 .lut_mask = 16'h0544;
defparam \REG_OUT_BCD[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \REG_OUT_BCD[14]~9 (
// Equation(s):
// \REG_OUT_BCD[14]~9_combout  = (\state_send.adder~q  & (REG_OUT_BCD[14] $ (((REG_OUT_BCD[13]) # (REG_OUT_BCD[12]))))) # (!\state_send.adder~q  & (REG_OUT_BCD[13]))

	.dataa(REG_OUT_BCD[13]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[14]),
	.datad(\state_send.adder~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[14]~9 .lut_mask = 16'h1EAA;
defparam \REG_OUT_BCD[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \REG_OUT_BCD[14]~10 (
// Equation(s):
// \REG_OUT_BCD[14]~10_combout  = (\Selector209~0_combout  & (REG_OUT_BCD[10] & ((\state_send.switch~q )))) # (!\Selector209~0_combout  & ((\REG_OUT_BCD[14]~9_combout ) # ((REG_OUT_BCD[10] & \state_send.switch~q ))))

	.dataa(\Selector209~0_combout ),
	.datab(REG_OUT_BCD[10]),
	.datac(\REG_OUT_BCD[14]~9_combout ),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[14]~10 .lut_mask = 16'hDC50;
defparam \REG_OUT_BCD[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb \REG_OUT_BCD[14]~11 (
// Equation(s):
// \REG_OUT_BCD[14]~11_combout  = (\REG_OUT_BCD[15]~4_combout  & ((REG_OUT_BCD[14]))) # (!\REG_OUT_BCD[15]~4_combout  & (\REG_OUT_BCD[14]~10_combout ))

	.dataa(\REG_OUT_BCD[14]~10_combout ),
	.datab(gnd),
	.datac(REG_OUT_BCD[14]),
	.datad(\REG_OUT_BCD[15]~4_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[14]~11 .lut_mask = 16'hF0AA;
defparam \REG_OUT_BCD[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \REG_OUT_BCD[14] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[14]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[14] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (REG_OUT_BCD[14] & ((REG_OUT_BCD[13]) # (REG_OUT_BCD[12])))

	.dataa(REG_OUT_BCD[13]),
	.datab(gnd),
	.datac(REG_OUT_BCD[14]),
	.datad(REG_OUT_BCD[12]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'hF0A0;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb \REG_OUT_BCD[15]~12 (
// Equation(s):
// \REG_OUT_BCD[15]~12_combout  = (\state_send.adder~q  & ((\LessThan3~0_combout  $ (REG_OUT_BCD[15])))) # (!\state_send.adder~q  & (REG_OUT_BCD[14]))

	.dataa(REG_OUT_BCD[14]),
	.datab(\state_send.adder~q ),
	.datac(\LessThan3~0_combout ),
	.datad(REG_OUT_BCD[15]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[15]~12 .lut_mask = 16'h2EE2;
defparam \REG_OUT_BCD[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \REG_OUT_BCD[15]~13 (
// Equation(s):
// \REG_OUT_BCD[15]~13_combout  = (\REG_OUT_BCD[15]~12_combout  & (((REG_OUT_BCD[11] & \state_send.switch~q )) # (!\Selector209~0_combout ))) # (!\REG_OUT_BCD[15]~12_combout  & (REG_OUT_BCD[11] & ((\state_send.switch~q ))))

	.dataa(\REG_OUT_BCD[15]~12_combout ),
	.datab(REG_OUT_BCD[11]),
	.datac(\Selector209~0_combout ),
	.datad(\state_send.switch~q ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[15]~13 .lut_mask = 16'hCE0A;
defparam \REG_OUT_BCD[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb \REG_OUT_BCD[15]~14 (
// Equation(s):
// \REG_OUT_BCD[15]~14_combout  = (\REG_OUT_BCD[15]~4_combout  & ((REG_OUT_BCD[15]))) # (!\REG_OUT_BCD[15]~4_combout  & (\REG_OUT_BCD[15]~13_combout ))

	.dataa(gnd),
	.datab(\REG_OUT_BCD[15]~13_combout ),
	.datac(REG_OUT_BCD[15]),
	.datad(\REG_OUT_BCD[15]~4_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[15]~14 .lut_mask = 16'hF0CC;
defparam \REG_OUT_BCD[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \REG_OUT_BCD[15] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[15] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \REG_OUT_BCD[15]~4 (
// Equation(s):
// \REG_OUT_BCD[15]~4_combout  = ((!\LessThan3~0_combout  & (\state_send.adder~q  & !REG_OUT_BCD[15]))) # (!\REG_OUT_BCD[15]~3_combout )

	.dataa(\LessThan3~0_combout ),
	.datab(\state_send.adder~q ),
	.datac(\REG_OUT_BCD[15]~3_combout ),
	.datad(REG_OUT_BCD[15]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[15]~4 .lut_mask = 16'h0F4F;
defparam \REG_OUT_BCD[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb \REG_OUT_BCD[12]~5 (
// Equation(s):
// \REG_OUT_BCD[12]~5_combout  = (\REG_OUT_BCD[15]~4_combout  & (((REG_OUT_BCD[12])))) # (!\REG_OUT_BCD[15]~4_combout  & ((\REG_OUT_BCD[12]~0_combout ) # ((\REG_OUT_BCD[12]~1_combout ))))

	.dataa(\REG_OUT_BCD[12]~0_combout ),
	.datab(\REG_OUT_BCD[12]~1_combout ),
	.datac(REG_OUT_BCD[12]),
	.datad(\REG_OUT_BCD[15]~4_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[12]~5 .lut_mask = 16'hF0EE;
defparam \REG_OUT_BCD[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \REG_OUT_BCD[12] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[12]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[12] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \REG_OUT_BCD[13]~7 (
// Equation(s):
// \REG_OUT_BCD[13]~7_combout  = (!\Selector209~0_combout  & (REG_OUT_BCD[12] $ (((\state_send.adder~q  & !REG_OUT_BCD[13])))))

	.dataa(\state_send.adder~q ),
	.datab(REG_OUT_BCD[12]),
	.datac(\Selector209~0_combout ),
	.datad(REG_OUT_BCD[13]),
	.cin(gnd),
	.combout(\REG_OUT_BCD[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[13]~7 .lut_mask = 16'h0C06;
defparam \REG_OUT_BCD[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb \REG_OUT_BCD[13]~8 (
// Equation(s):
// \REG_OUT_BCD[13]~8_combout  = (\REG_OUT_BCD[15]~4_combout  & (((REG_OUT_BCD[13])))) # (!\REG_OUT_BCD[15]~4_combout  & ((\REG_OUT_BCD[13]~6_combout ) # ((\REG_OUT_BCD[13]~7_combout ))))

	.dataa(\REG_OUT_BCD[13]~6_combout ),
	.datab(\REG_OUT_BCD[13]~7_combout ),
	.datac(REG_OUT_BCD[13]),
	.datad(\REG_OUT_BCD[15]~4_combout ),
	.cin(gnd),
	.combout(\REG_OUT_BCD[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_OUT_BCD[13]~8 .lut_mask = 16'hF0EE;
defparam \REG_OUT_BCD[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \REG_OUT_BCD[13] (
	.clk(\clk_send~clkctrl_outclk ),
	.d(\REG_OUT_BCD[13]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(REG_OUT_BCD[13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_OUT_BCD[13] .is_wysiwyg = "true";
defparam \REG_OUT_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
cycloneive_lcell_comb \CONVERT_TO_ASCII|Mux0~0 (
// Equation(s):
// \CONVERT_TO_ASCII|Mux0~0_combout  = (REG_OUT_BCD[15] & ((REG_OUT_BCD[14]) # ((REG_OUT_BCD[13] & REG_OUT_BCD[12]))))

	.dataa(REG_OUT_BCD[13]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[15]),
	.datad(REG_OUT_BCD[14]),
	.cin(gnd),
	.combout(\CONVERT_TO_ASCII|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT_TO_ASCII|Mux0~0 .lut_mask = 16'hF080;
defparam \CONVERT_TO_ASCII|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \UART|transmitter|tx_data_i[5]~0 (
// Equation(s):
// \UART|transmitter|tx_data_i[5]~0_combout  = !\CONVERT_TO_ASCII|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CONVERT_TO_ASCII|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|transmitter|tx_data_i[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[5]~0 .lut_mask = 16'h0F0F;
defparam \UART|transmitter|tx_data_i[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \UART|transmitter|neg_tx_int (
// Equation(s):
// \UART|transmitter|neg_tx_int~combout  = (\UART|transmitter|tx_int2~q  & !\UART|transmitter|tx_int1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|transmitter|tx_int2~q ),
	.datad(\UART|transmitter|tx_int1~q ),
	.cin(gnd),
	.combout(\UART|transmitter|neg_tx_int~combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|neg_tx_int .lut_mask = 16'h00F0;
defparam \UART|transmitter|neg_tx_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \UART|transmitter|tx_data_i[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|tx_data_i[5]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[5] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \UART|transmitter|tx_data_i[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CONVERT_TO_ASCII|Mux0~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[6] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \CONVERT_TO_ASCII|Mux3~0 (
// Equation(s):
// \CONVERT_TO_ASCII|Mux3~0_combout  = (REG_OUT_BCD[15] & (!REG_OUT_BCD[14] & ((!REG_OUT_BCD[13]) # (!REG_OUT_BCD[12]))))

	.dataa(REG_OUT_BCD[15]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[13]),
	.datad(REG_OUT_BCD[14]),
	.cin(gnd),
	.combout(\CONVERT_TO_ASCII|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT_TO_ASCII|Mux3~0 .lut_mask = 16'h002A;
defparam \CONVERT_TO_ASCII|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \UART|transmitter|tx_data_i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONVERT_TO_ASCII|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[3] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \CONVERT_TO_ASCII|Mux2~0 (
// Equation(s):
// \CONVERT_TO_ASCII|Mux2~0_combout  = ((!REG_OUT_BCD[13] & ((!REG_OUT_BCD[14]) # (!REG_OUT_BCD[12])))) # (!REG_OUT_BCD[15])

	.dataa(REG_OUT_BCD[15]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[13]),
	.datad(REG_OUT_BCD[14]),
	.cin(gnd),
	.combout(\CONVERT_TO_ASCII|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT_TO_ASCII|Mux2~0 .lut_mask = 16'h575F;
defparam \CONVERT_TO_ASCII|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \UART|transmitter|tx_data_i[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONVERT_TO_ASCII|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[4] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
cycloneive_lcell_comb \UART|transmitter|Mux0~0 (
// Equation(s):
// \UART|transmitter|Mux0~0_combout  = (\UART|transmitter|num [0] & (((\UART|transmitter|num [1]) # (\UART|transmitter|tx_data_i [4])))) # (!\UART|transmitter|num [0] & (\UART|transmitter|tx_data_i [3] & (!\UART|transmitter|num [1])))

	.dataa(\UART|transmitter|tx_data_i [3]),
	.datab(\UART|transmitter|num [0]),
	.datac(\UART|transmitter|num [1]),
	.datad(\UART|transmitter|tx_data_i [4]),
	.cin(gnd),
	.combout(\UART|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|Mux0~0 .lut_mask = 16'hCEC2;
defparam \UART|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \UART|transmitter|Mux0~1 (
// Equation(s):
// \UART|transmitter|Mux0~1_combout  = (\UART|transmitter|num [1] & ((\UART|transmitter|Mux0~0_combout  & ((\UART|transmitter|tx_data_i [6]))) # (!\UART|transmitter|Mux0~0_combout  & (\UART|transmitter|tx_data_i [5])))) # (!\UART|transmitter|num [1] & 
// (((\UART|transmitter|Mux0~0_combout ))))

	.dataa(\UART|transmitter|num [1]),
	.datab(\UART|transmitter|tx_data_i [5]),
	.datac(\UART|transmitter|tx_data_i [6]),
	.datad(\UART|transmitter|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|Mux0~1 .lut_mask = 16'hF588;
defparam \UART|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \CONVERT_TO_ASCII|Mux4~0 (
// Equation(s):
// \CONVERT_TO_ASCII|Mux4~0_combout  = (REG_OUT_BCD[15] & ((REG_OUT_BCD[13]) # ((REG_OUT_BCD[12] & REG_OUT_BCD[14])))) # (!REG_OUT_BCD[15] & (((REG_OUT_BCD[14]))))

	.dataa(REG_OUT_BCD[15]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[13]),
	.datad(REG_OUT_BCD[14]),
	.cin(gnd),
	.combout(\CONVERT_TO_ASCII|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT_TO_ASCII|Mux4~0 .lut_mask = 16'hFDA0;
defparam \CONVERT_TO_ASCII|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \UART|transmitter|tx_data_i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONVERT_TO_ASCII|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[2] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \CONVERT_TO_ASCII|Mux6~0 (
// Equation(s):
// \CONVERT_TO_ASCII|Mux6~0_combout  = (REG_OUT_BCD[12]) # ((REG_OUT_BCD[15] & ((REG_OUT_BCD[13]) # (REG_OUT_BCD[14]))))

	.dataa(REG_OUT_BCD[15]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[13]),
	.datad(REG_OUT_BCD[14]),
	.cin(gnd),
	.combout(\CONVERT_TO_ASCII|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT_TO_ASCII|Mux6~0 .lut_mask = 16'hEEEC;
defparam \CONVERT_TO_ASCII|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \UART|transmitter|tx_data_i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONVERT_TO_ASCII|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[0] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb \UART|transmitter|rs232_tx_r~1 (
// Equation(s):
// \UART|transmitter|rs232_tx_r~1_combout  = (\UART|transmitter|num [0] & ((\UART|transmitter|num [1] & (\UART|transmitter|tx_data_i [2])) # (!\UART|transmitter|num [1] & ((\UART|transmitter|tx_data_i [0])))))

	.dataa(\UART|transmitter|num [0]),
	.datab(\UART|transmitter|num [1]),
	.datac(\UART|transmitter|tx_data_i [2]),
	.datad(\UART|transmitter|tx_data_i [0]),
	.cin(gnd),
	.combout(\UART|transmitter|rs232_tx_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|rs232_tx_r~1 .lut_mask = 16'hA280;
defparam \UART|transmitter|rs232_tx_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
cycloneive_lcell_comb \CONVERT_TO_ASCII|Mux5~0 (
// Equation(s):
// \CONVERT_TO_ASCII|Mux5~0_combout  = (REG_OUT_BCD[15] & (!REG_OUT_BCD[12] & (!REG_OUT_BCD[13] & REG_OUT_BCD[14]))) # (!REG_OUT_BCD[15] & (((REG_OUT_BCD[13]))))

	.dataa(REG_OUT_BCD[15]),
	.datab(REG_OUT_BCD[12]),
	.datac(REG_OUT_BCD[13]),
	.datad(REG_OUT_BCD[14]),
	.cin(gnd),
	.combout(\CONVERT_TO_ASCII|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONVERT_TO_ASCII|Mux5~0 .lut_mask = 16'h5250;
defparam \CONVERT_TO_ASCII|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N3
dffeas \UART|transmitter|tx_data_i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CONVERT_TO_ASCII|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|tx_data_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|tx_data_i[1] .is_wysiwyg = "true";
defparam \UART|transmitter|tx_data_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \UART|transmitter|rs232_tx_r~2 (
// Equation(s):
// \UART|transmitter|rs232_tx_r~2_combout  = (\UART|transmitter|rs232_tx_r~1_combout ) # ((!\UART|transmitter|num [0] & (\UART|transmitter|num [1] & \UART|transmitter|tx_data_i [1])))

	.dataa(\UART|transmitter|num [0]),
	.datab(\UART|transmitter|rs232_tx_r~1_combout ),
	.datac(\UART|transmitter|num [1]),
	.datad(\UART|transmitter|tx_data_i [1]),
	.cin(gnd),
	.combout(\UART|transmitter|rs232_tx_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|rs232_tx_r~2 .lut_mask = 16'hDCCC;
defparam \UART|transmitter|rs232_tx_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \UART|transmitter|rs232_tx_r~3 (
// Equation(s):
// \UART|transmitter|rs232_tx_r~3_combout  = (\UART|transmitter|rs232_tx_r~0_combout ) # ((\UART|transmitter|num [2] & (\UART|transmitter|Mux0~1_combout )) # (!\UART|transmitter|num [2] & ((\UART|transmitter|rs232_tx_r~2_combout ))))

	.dataa(\UART|transmitter|rs232_tx_r~0_combout ),
	.datab(\UART|transmitter|num [2]),
	.datac(\UART|transmitter|Mux0~1_combout ),
	.datad(\UART|transmitter|rs232_tx_r~2_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|rs232_tx_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|rs232_tx_r~3 .lut_mask = 16'hFBEA;
defparam \UART|transmitter|rs232_tx_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \UART|transmitter|rs232_tx_r~4 (
// Equation(s):
// \UART|transmitter|rs232_tx_r~4_combout  = (\UART|speed_tx|clk_bps_r~q  & ((\UART|transmitter|tx_en~q  & ((!\UART|transmitter|rs232_tx_r~3_combout ))) # (!\UART|transmitter|tx_en~q  & (\UART|transmitter|rs232_tx_r~q )))) # (!\UART|speed_tx|clk_bps_r~q  & 
// (((\UART|transmitter|rs232_tx_r~q ))))

	.dataa(\UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|transmitter|tx_en~q ),
	.datac(\UART|transmitter|rs232_tx_r~q ),
	.datad(\UART|transmitter|rs232_tx_r~3_combout ),
	.cin(gnd),
	.combout(\UART|transmitter|rs232_tx_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|transmitter|rs232_tx_r~4 .lut_mask = 16'h70F8;
defparam \UART|transmitter|rs232_tx_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N5
dffeas \UART|transmitter|rs232_tx_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|transmitter|rs232_tx_r~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|transmitter|rs232_tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|transmitter|rs232_tx_r .is_wysiwyg = "true";
defparam \UART|transmitter|rs232_tx_r .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \Status[0]~input (
	.i(Status[0]),
	.ibar(gnd),
	.o(\Status[0]~input_o ));
// synopsys translate_off
defparam \Status[0]~input .bus_hold = "false";
defparam \Status[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \Status[1]~input (
	.i(Status[1]),
	.ibar(gnd),
	.o(\Status[1]~input_o ));
// synopsys translate_off
defparam \Status[1]~input .bus_hold = "false";
defparam \Status[1]~input .simulate_z_as = "z";
// synopsys translate_on

assign REG_A[0] = \REG_A[0]~output_o ;

assign REG_A[1] = \REG_A[1]~output_o ;

assign REG_A[2] = \REG_A[2]~output_o ;

assign REG_A[3] = \REG_A[3]~output_o ;

assign REG_A[4] = \REG_A[4]~output_o ;

assign REG_A[5] = \REG_A[5]~output_o ;

assign REG_A[6] = \REG_A[6]~output_o ;

assign REG_A[7] = \REG_A[7]~output_o ;

assign REG_A[8] = \REG_A[8]~output_o ;

assign REG_A[9] = \REG_A[9]~output_o ;

assign REG_A[10] = \REG_A[10]~output_o ;

assign REG_A[11] = \REG_A[11]~output_o ;

assign REG_A[12] = \REG_A[12]~output_o ;

assign REG_A[13] = \REG_A[13]~output_o ;

assign REG_B[0] = \REG_B[0]~output_o ;

assign REG_B[1] = \REG_B[1]~output_o ;

assign REG_B[2] = \REG_B[2]~output_o ;

assign REG_B[3] = \REG_B[3]~output_o ;

assign REG_B[4] = \REG_B[4]~output_o ;

assign REG_B[5] = \REG_B[5]~output_o ;

assign REG_B[6] = \REG_B[6]~output_o ;

assign REG_B[7] = \REG_B[7]~output_o ;

assign REG_B[8] = \REG_B[8]~output_o ;

assign REG_B[9] = \REG_B[9]~output_o ;

assign REG_B[10] = \REG_B[10]~output_o ;

assign REG_B[11] = \REG_B[11]~output_o ;

assign REG_B[12] = \REG_B[12]~output_o ;

assign REG_B[13] = \REG_B[13]~output_o ;

assign REG_M[0] = \REG_M[0]~output_o ;

assign REG_M[1] = \REG_M[1]~output_o ;

assign REG_M[2] = \REG_M[2]~output_o ;

assign isP_s = \isP_s~output_o ;

assign isQ_s = \isQ_s~output_o ;

assign R_out = \R_out~output_o ;

assign Seven_Segment[0] = \Seven_Segment[0]~output_o ;

assign Seven_Segment[1] = \Seven_Segment[1]~output_o ;

assign Seven_Segment[2] = \Seven_Segment[2]~output_o ;

assign Seven_Segment[3] = \Seven_Segment[3]~output_o ;

assign Seven_Segment[4] = \Seven_Segment[4]~output_o ;

assign Seven_Segment[5] = \Seven_Segment[5]~output_o ;

assign Seven_Segment[6] = \Seven_Segment[6]~output_o ;

assign Seven_Segment[7] = \Seven_Segment[7]~output_o ;

assign Digit_SS[0] = \Digit_SS[0]~output_o ;

assign Digit_SS[1] = \Digit_SS[1]~output_o ;

assign Digit_SS[2] = \Digit_SS[2]~output_o ;

assign Digit_SS[3] = \Digit_SS[3]~output_o ;

assign led1 = \led1~output_o ;

assign led2 = \led2~output_o ;

assign led3 = \led3~output_o ;

assign led4 = \led4~output_o ;

assign REG_IN_Biner[0] = \REG_IN_Biner[0]~output_o ;

assign REG_IN_Biner[1] = \REG_IN_Biner[1]~output_o ;

assign REG_IN_Biner[2] = \REG_IN_Biner[2]~output_o ;

assign REG_IN_Biner[3] = \REG_IN_Biner[3]~output_o ;

assign REG_IN_Biner[4] = \REG_IN_Biner[4]~output_o ;

assign REG_IN_Biner[5] = \REG_IN_Biner[5]~output_o ;

assign REG_IN_Biner[6] = \REG_IN_Biner[6]~output_o ;

assign REG_IN_Biner[7] = \REG_IN_Biner[7]~output_o ;

assign REG_IN_Biner[8] = \REG_IN_Biner[8]~output_o ;

assign REG_IN_Biner[9] = \REG_IN_Biner[9]~output_o ;

assign REG_IN_Biner[10] = \REG_IN_Biner[10]~output_o ;

assign REG_IN_Biner[11] = \REG_IN_Biner[11]~output_o ;

assign REG_IN_Biner[12] = \REG_IN_Biner[12]~output_o ;

assign REG_IN_Biner[13] = \REG_IN_Biner[13]~output_o ;

assign rs232_tx = \rs232_tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
