day 6 tasks
task 19 (day 6 task 1) CMOS Layout for AND gate
