// Seed: 3820634092
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    input wor id_4
);
  assign id_1 = -1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6,
    input tri id_7,
    input wor id_8,
    input wand id_9,
    input uwire id_10,
    output uwire id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri0 id_19
);
  logic id_21 = id_1;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_19,
      id_8,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
