============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Apr 07 2017  07:45:34 pm
  Module:                 tpu
  Technology libraries:   PnomV1p20T025_STD_CELL_8HP_12T 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                  Pin                       Type     Fanout Load Slew  Delay  Arrival   
                                                            (fF) (ps)  (ps)    (ps)     
----------------------------------------------------------------------------------------
(clock SYS_CLK)                            launch                                   0 R 
                                           latency                    +60000    60000 R 
timer_instance_TIMER_COUNTER_reg[0]/CLK                             0           60000 R 
timer_instance_TIMER_COUNTER_reg[0]/Q      DFF_E          4 29.1  134   +206    60206 R 
g824/A                                                                    +0    60206   
g824/Z                                     NAND2_D        2 23.4  114    +86    60292 F 
g823/A                                                                    +0    60292   
g823/Z                                     INVERT_H       1 10.0   57    +47    60339 R 
g819/A                                                                    +0    60339   
g819/Z                                     NAND2_D        2 17.0   83    +56    60395 F 
g816/A                                                                    +0    60395   
g816/Z                                     NOR2_B         2 15.2  241   +142    60537 R 
g811/A                                                                    +0    60537   
g811/Z                                     NAND2_D        2 17.0  120    +87    60624 F 
g807/A                                                                    +0    60624   
g807/Z                                     NOR2_B         2 15.2  247   +153    60776 R 
g802/A                                                                    +0    60776   
g802/Z                                     NAND2_D        2 17.0  121    +88    60864 F 
g798/A                                                                    +0    60864   
g798/Z                                     NOR2_B         2 15.2  247   +153    61017 R 
g793/A                                                                    +0    61017   
g793/Z                                     NAND2_D        2 17.0  121    +88    61105 F 
g789/A                                                                    +0    61105   
g789/Z                                     NOR2_B         2 15.2  247   +153    61258 R 
g784/A                                                                    +0    61258   
g784/Z                                     NAND2_D        2 17.0  121    +88    61346 F 
g780/A                                                                    +0    61346   
g780/Z                                     NOR2_B         2 15.2  247   +153    61499 R 
g775/A                                                                    +0    61499   
g775/Z                                     NAND2_D        2 17.0  121    +88    61587 F 
g771/A                                                                    +0    61587   
g771/Z                                     NOR2_B         2 15.2  247   +153    61740 R 
g2/B                                                                      +0    61740   
g2/Z                                       XNOR2_A        1  8.7  308   +176    61917 R 
g760/A                                                                    +0    61917   
g760/Z                                     NOR2_B         1  9.2  163   +113    62030 F 
timer_instance_TIMER_COUNTER_reg[14]/D     DFF_E                          +0    62030   
timer_instance_TIMER_COUNTER_reg[14]/CLK   setup                    0   +148    62178 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock SYS_CLK)                            capture                            1000000 R 
                                           latency                    +60000  1060000 R 
----------------------------------------------------------------------------------------
Cost Group   : 'SYS_CLK' (path_group 'SYS_CLK')
Timing slack :  997822ps 
Start-point  : timer_instance_TIMER_COUNTER_reg[0]/CLK
End-point    : timer_instance_TIMER_COUNTER_reg[14]/D
