$date
	Sun Nov 12 16:48:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var reg 1 ! clk $end
$upscope $end
$scope module testbench $end
$var reg 1 " reset $end
$upscope $end
$scope module testbench $end
$var wire 8 # tail [7:0] $end
$upscope $end
$scope module testbench $end
$var wire 1 $ empty $end
$upscope $end
$scope module testbench $end
$var wire 1 % valid $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#10
$dumpvars
1%
1$
bx #
0"
0!
$end
#15
1!
#20
0!
#25
0$
b100 #
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
0%
1!
#76
1$
1%
1"
#77
0"
#80
0!
#85
0$
1!
#90
0!
#95
1!
#100
0!
#105
b1000 #
1!
#110
0!
#115
1$
1!
#120
0!
#125
0$
b100 #
1!
#130
0!
#135
1!
#140
0!
#145
b10000 #
1!
#150
0!
#155
1$
1!
#160
0!
#165
0$
b100 #
1!
#170
0!
#175
1!
#180
0!
#185
b0 #
1!
#190
0!
#195
1$
1!
#200
0!
#205
0$
b100 #
1!
#210
0!
#215
1!
#220
0!
#225
b1 #
1!
#230
0!
#235
1$
1!
#240
0!
#245
0$
b100 #
1!
#250
0!
#255
1!
#260
0!
#265
b0 #
1!
#270
0!
#275
1$
1!
#280
0!
#285
0$
b111 #
1!
#290
0!
#295
b1010110 #
1!
#300
0!
#305
b1100 #
1!
#310
0!
#315
1$
1!
#320
0!
#325
0$
b111 #
1!
#330
0!
#335
b1010110 #
1!
#340
0!
#345
b10 #
1!
#350
0!
#355
1$
1!
#360
0!
#365
0$
b0 #
1!
#370
0!
#375
b1010110 #
1!
#380
0!
#385
0%
1!
#390
1$
1%
0!
1"
#395
1!
#400
0!
0"
#405
0$
b0 #
1!
#410
0!
#415
b1010110 #
1!
#420
0!
#425
0%
1!
#430
1$
1%
0!
1"
#435
1!
#440
0!
0"
#445
0%
1!
#450
