// Seed: 1674878787
module module_0 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(negedge (id_1)) ~id_2#(.id_1(1)))
  else $clog2(39);
  ;
  always @(id_2 - id_2, posedge -1) begin : LABEL_0
    id_2 = id_2;
  end
  initial begin : LABEL_1
    id_2 <= id_1;
  end
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  module_0 modCall_1 (id_12);
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9[id_5] = id_10 ? id_12 : 1'b0;
  logic id_13;
  logic id_14 = 1;
endmodule
