V 000050 55 3508          1554295958890 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554295958904 2019.04.03 15:52:38)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters dbg tan)
	(_code 0102560703565d170156455e510602070207090704)
	(_ent
		(_time 1554295958874)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 35(_ent (_in))))
				(_port (_int B -1 0 36(_ent (_in))))
				(_port (_int C -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int B -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int B -1 0 66(_ent (_in))))
				(_port (_int Z -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst I18 0 76(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 78(_comp xnor2)
		(_port
			((A)(N_13))
			((B)(d))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I3 0 80(_comp and2)
		(_port
			((A)(N_14))
			((B)(N_13))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I20 0 82(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_13))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I21 0 84(_comp inv)
		(_port
			((A)(d))
			((Z)(N_14))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 86(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 88(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 90(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int Reset -1 0 9(_ent(_in))))
		(_port (_int Q -1 0 10(_ent(_out))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_port (_int R -1 0 12(_ent(_out))))
		(_port (_int b -1 0 13(_ent(_in))))
		(_port (_int c -1 0 14(_ent(_in))))
		(_port (_int d -1 0 15(_ent(_in))))
		(_port (_int a -1 0 16(_ent(_in))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int R_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int N_13 -1 0 27(_arch(_uni))))
		(_sig (_int N_14 -1 0 28(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 29(_arch(_uni))))
		(_sig (_int N_11 -1 0 30(_arch(_uni))))
		(_sig (_int N_12 -1 0 31(_arch(_uni))))
		(_sig (_int N_8 -1 0 32(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(1))(_sens(14)))))
			(line__73(_arch 1 0 73(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(2))(_sens(11)))))
			(line__74(_arch 2 0 74(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000050 55 4021          1554295959423 SCHEMATIC
(_unit VHDL (schem2 0 8(schematic 0 18))
	(_version vd0)
	(_time 1554295959424 2019.04.03 15:52:39)
	(_source (\./../../lab2impl/schem2.vhd\))
	(_parameters dbg tan)
	(_code 05065003035259130606415a5602060306030d0300)
	(_ent
		(_time 1554295959421)
	)
	(_comp
		(inv
			(_object
				(_port (_int A -1 0 38(_ent (_in))))
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int B -1 0 44(_ent (_in))))
				(_port (_int Z -1 0 45(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 49(_ent (_in))))
				(_port (_int B -1 0 50(_ent (_in))))
				(_port (_int Z -1 0 51(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int B -1 0 62(_ent (_in))))
				(_port (_int C -1 0 63(_ent (_in))))
				(_port (_int Z -1 0 64(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 68(_ent (_in))))
				(_port (_int B -1 0 69(_ent (_in))))
				(_port (_int Z -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst I19 0 77(_comp inv)
		(_port
			((A)(a))
			((Z)(N_12))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I20 0 79(_comp inv)
		(_port
			((A)(d))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I21 0 81(_comp xnor2)
		(_port
			((A)(N_2))
			((B)(d))
			((Z)(M_R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I3 0 83(_comp and2)
		(_port
			((A)(N_13))
			((B)(N_2))
			((Z)(M_S))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I22 0 85(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_2))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I23 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_6))
			((C)(Reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I18 0 89(_comp nd3)
		(_port
			((A)(Q2_DUMMY))
			((B)(N_9))
			((C)(Reset))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 91(_comp nd2)
		(_port
			((A)(a))
			((B)(M_R))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 93(_comp nd2)
		(_port
			((A)(a))
			((B)(M_S))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 95(_comp nd2)
		(_port
			((A)(N_8))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 97(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_S))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 99(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(N_9))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 101(_comp nd2)
		(_port
			((A)(N_10))
			((B)(N_11))
			((Z)(Q2_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int Reset -1 0 9(_ent(_in))))
		(_port (_int a -1 0 10(_ent(_in))))
		(_port (_int Q2 -1 0 11(_ent(_out))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int b -1 0 13(_ent(_in))))
		(_port (_int c -1 0 14(_ent(_in))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_13 -1 0 23(_arch(_uni))))
		(_sig (_int M_S -1 0 24(_arch(_uni))))
		(_sig (_int M_R -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int S_S -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 29(_arch(_uni))))
		(_sig (_int N_2 -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_8 -1 0 32(_arch(_uni))))
		(_sig (_int N_9 -1 0 33(_arch(_uni))))
		(_sig (_int N_10 -1 0 34(_arch(_uni))))
		(_sig (_int N_11 -1 0 35(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000050 55 4194          1554295959624 SCHEMATIC
(_unit VHDL (schem3 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554295959625 2019.04.03 15:52:39)
	(_source (\./../../lab2impl/schem3.vhd\))
	(_parameters dbg tan)
	(_code d0d38582d3878cc6d3d0948f82d7d3d6d3d6d8d6d5)
	(_ent
		(_time 1554295959608)
	)
	(_comp
		(or2
			(_object
				(_port (_int A -1 0 39(_ent (_in))))
				(_port (_int B -1 0 40(_ent (_in))))
				(_port (_int Z -1 0 41(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 45(_ent (_in))))
				(_port (_int B -1 0 46(_ent (_in))))
				(_port (_int Z -1 0 47(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 51(_ent (_in))))
				(_port (_int B -1 0 52(_ent (_in))))
				(_port (_int Z -1 0 53(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 57(_ent (_in))))
				(_port (_int Z -1 0 58(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 62(_ent (_in))))
				(_port (_int B -1 0 63(_ent (_in))))
				(_port (_int Z -1 0 64(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 68(_ent (_in))))
				(_port (_int B -1 0 69(_ent (_in))))
				(_port (_int C -1 0 70(_ent (_in))))
				(_port (_int Z -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I22 0 80(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_2))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I3 0 82(_comp and2)
		(_port
			((A)(N_4))
			((B)(N_2))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I21 0 84(_comp xnor2)
		(_port
			((A)(N_2))
			((B)(d))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I31 0 86(_comp inv)
		(_port
			((A)(R_DUMMY))
			((Z)(N_14))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I32 0 88(_comp inv)
		(_port
			((A)(S_DUMMY))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I20 0 90(_comp inv)
		(_port
			((A)(d))
			((Z)(N_4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 92(_comp nd2)
		(_port
			((A)(N_13))
			((B)(N_12))
			((Z)(QDin_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 94(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_14))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 96(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_13))
			((Z)(N_9))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I18 0 98(_comp nd3)
		(_port
			((A)(QDin_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I27 0 100(_comp nd3)
		(_port
			((A)(N_13))
			((B)(a))
			((C)(N_10))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I28 0 102(_comp nd3)
		(_port
			((A)(N_9))
			((B)(a))
			((C)(N_11))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_object
		(_port (_int b -1 0 9(_ent(_in))))
		(_port (_int c -1 0 10(_ent(_in))))
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int QDin -1 0 12(_ent(_out))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int d -1 0 14(_ent(_in))))
		(_port (_int S -1 0 15(_ent(_out))))
		(_port (_int R -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int R_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_14 -1 0 26(_arch(_uni))))
		(_sig (_int N_15 -1 0 27(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 28(_arch(_uni))))
		(_sig (_int N_10 -1 0 29(_arch(_uni))))
		(_sig (_int N_11 -1 0 30(_arch(_uni))))
		(_sig (_int QDin_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int N_12 -1 0 32(_arch(_uni))))
		(_sig (_int N_13 -1 0 33(_arch(_uni))))
		(_sig (_int N_2 -1 0 34(_arch(_uni))))
		(_sig (_int N_4 -1 0 35(_arch(_uni))))
		(_sig (_int N_9 -1 0 36(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((QDin)(QDin_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(16)))))
			(line__77(_arch 1 0 77(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
			(line__78(_arch 2 0 78(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000050 55 4190          1554295967689 SCHEMATIC
(_unit VHDL (schem3 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554295967690 2019.04.03 15:52:47)
	(_source (\./../../lab2impl/schem3.vhd\))
	(_parameters tan)
	(_code 4f4e1a4d1a1813594c4f0b101d484c494c4947494a)
	(_ent
		(_time 1554295959607)
	)
	(_comp
		(or2
			(_object
				(_port (_int A -1 0 39(_ent (_in))))
				(_port (_int B -1 0 40(_ent (_in))))
				(_port (_int Z -1 0 41(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 45(_ent (_in))))
				(_port (_int B -1 0 46(_ent (_in))))
				(_port (_int Z -1 0 47(_ent (_out))))
			)
		)
		(xnor2
			(_object
				(_port (_int A -1 0 51(_ent (_in))))
				(_port (_int B -1 0 52(_ent (_in))))
				(_port (_int Z -1 0 53(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 57(_ent (_in))))
				(_port (_int Z -1 0 58(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 62(_ent (_in))))
				(_port (_int B -1 0 63(_ent (_in))))
				(_port (_int Z -1 0 64(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 68(_ent (_in))))
				(_port (_int B -1 0 69(_ent (_in))))
				(_port (_int C -1 0 70(_ent (_in))))
				(_port (_int Z -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I22 0 80(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_2))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I3 0 82(_comp and2)
		(_port
			((A)(N_4))
			((B)(N_2))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I21 0 84(_comp xnor2)
		(_port
			((A)(N_2))
			((B)(d))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I31 0 86(_comp inv)
		(_port
			((A)(R_DUMMY))
			((Z)(N_14))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I32 0 88(_comp inv)
		(_port
			((A)(S_DUMMY))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I20 0 90(_comp inv)
		(_port
			((A)(d))
			((Z)(N_4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 92(_comp nd2)
		(_port
			((A)(N_13))
			((B)(N_12))
			((Z)(QDin_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 94(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_14))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 96(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_13))
			((Z)(N_9))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I18 0 98(_comp nd3)
		(_port
			((A)(QDin_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I27 0 100(_comp nd3)
		(_port
			((A)(N_13))
			((B)(a))
			((C)(N_10))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I28 0 102(_comp nd3)
		(_port
			((A)(N_9))
			((B)(a))
			((C)(N_11))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_object
		(_port (_int b -1 0 9(_ent(_in))))
		(_port (_int c -1 0 10(_ent(_in))))
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int QDin -1 0 12(_ent(_out))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int d -1 0 14(_ent(_in))))
		(_port (_int S -1 0 15(_ent(_out))))
		(_port (_int R -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int R_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int N_14 -1 0 26(_arch(_uni))))
		(_sig (_int N_15 -1 0 27(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 28(_arch(_uni))))
		(_sig (_int N_10 -1 0 29(_arch(_uni))))
		(_sig (_int N_11 -1 0 30(_arch(_uni))))
		(_sig (_int QDin_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int N_12 -1 0 32(_arch(_uni))))
		(_sig (_int N_13 -1 0 33(_arch(_uni))))
		(_sig (_int N_2 -1 0 34(_arch(_uni))))
		(_sig (_int N_4 -1 0 35(_arch(_uni))))
		(_sig (_int N_9 -1 0 36(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((QDin)(QDin_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(16)))))
			(line__77(_arch 1 0 77(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
			(line__78(_arch 2 0 78(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000056 55 1582          1554295967968 TB_ARCHITECTURE
(_unit VHDL (schem3_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554295967969 2019.04.03 15:52:47)
	(_source (\./../src/TestBench/schem3_TB.vhd\))
	(_parameters tan)
	(_code 68686b68633f347e683c2c373a6d3e6f6c6e6a6f6b)
	(_ent
		(_time 1554295967952)
	)
	(_comp
		(SCHEM3
			(_object
				(_port (_int d -1 0 15(_ent (_in))))
				(_port (_int b -1 0 16(_ent (_in))))
				(_port (_int c -1 0 17(_ent (_in))))
				(_port (_int a -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int QDin -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp SCHEM3)
		(_port
			((d)(d))
			((b)(b))
			((c)(c))
			((a)(a))
			((Reset)(Reset))
			((QDin)(QDin))
		)
		(_use (_ent . SCHEM3)
			(_port
				((b)(b))
				((c)(c))
				((a)(a))
				((QDin)(QDin))
				((Reset)(Reset))
				((d)(d))
				((S)(_open))
				((R)(_open))
			)
		)
	)
	(_object
		(_sig (_int d -1 0 24(_arch(_uni))))
		(_sig (_int b -1 0 25(_arch(_uni))))
		(_sig (_int c -1 0 26(_arch(_uni))))
		(_sig (_int a -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int QDin -1 0 30(_arch(_uni))))
		(_prcs
			(clock_pro(_arch 0 0 48(_prcs (_wait_for)(_trgt(3)))))
			(reset_proc(_arch 1 0 55(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 62(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 556 0 testbench_for_schem3
(_configuration VHDL (testbench_for_schem3 0 94 (schem3_tb))
	(_version vd0)
	(_time 1554295967972 2019.04.03 15:52:47)
	(_source (\./../src/TestBench/schem3_TB.vhd\))
	(_parameters tan)
	(_code 68686c68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM3 schematic
				(_port
					((b)(b))
					((c)(c))
					((a)(a))
					((QDin)(QDin))
					((Reset)(Reset))
					((d)(d))
					((S)(_open))
					((R)(_open))
				)
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
