__pycache__/
*./sim_build/
*.xml
*.cf
*.ghw
document/
istyle-verilog-formatter/