// Seed: 970223156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_27(
      .id_0(~id_12),
      .id_1(id_16 >= id_17),
      .id_2(id_12),
      .id_3(id_11),
      .id_4(1 == id_6),
      .id_5(id_25),
      .id_6(id_7),
      .id_7(id_21),
      .id_8(1'b0 + 1)
  );
  assign id_19 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    input uwire id_8,
    input tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_14,
      id_14,
      id_15,
      id_14,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15
  );
endmodule
