#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 10 16:38:44 2025
# Process ID         : 11588
# Current directory  : D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1
# Command line       : vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper.vdi
# Journal file       : D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1\vivado.jou
# Running On         : BERNA-R7X3D
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 5800X3D 8-Core Processor           
# CPU Frequency      : 3400 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34270 MB
# Swap memory        : 29999 MB
# Total Virtual      : 64269 MB
# Available Virtual  : 11837 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vitis_HLS/hls_component/sha256_top/hls/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1608.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc:50]
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Project 1-1714] 60 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2499.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2499.281 ; gain = 2067.383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2499.281 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2783d77eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.844 . Memory (MB): peak = 2499.281 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2783d77eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2886.184 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2783d77eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2886.184 ; gain = 0.000
Phase 1 Initialization | Checksum: 2783d77eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2886.184 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2783d77eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2886.184 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2783d77eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.425 . Memory (MB): peak = 2886.184 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2783d77eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 2886.184 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 20 pins
INFO: [Opt 31-138] Pushed 66 inverter(s) to 603 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 242039f0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 2886.184 ; gain = 0.000
Retarget | Checksum: 242039f0b
INFO: [Opt 31-389] Phase Retarget created 428 cells and removed 763 cells
INFO: [Opt 31-1021] In phase Retarget, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 271087227

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.184 ; gain = 0.000
Constant propagation | Checksum: 271087227
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2886.184 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2886.184 ; gain = 0.000
Phase 5 Sweep | Checksum: 290146cdb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000
Sweep | Checksum: 290146cdb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Sweep, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 290146cdb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000
BUFG optimization | Checksum: 290146cdb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 290146cdb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000
Shift Register Optimization | Checksum: 290146cdb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 290146cdb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000
Post Processing Netlist | Checksum: 290146cdb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2921feb6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2886.184 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2921feb6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000
Phase 9 Finalization | Checksum: 2921feb6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             428  |             763  |                                            100  |
|  Constant propagation         |               4  |              11  |                                            100  |
|  Sweep                        |               0  |             101  |                                            126  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            120  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2921feb6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.184 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 2921feb6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3039.121 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2921feb6d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3039.121 ; gain = 152.938

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2921feb6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3039.121 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3039.121 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2921feb6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3039.121 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3039.121 ; gain = 539.840
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3039.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3039.121 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 199b68525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3039.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3039.121 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1384861bf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19d14c91e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d14c91e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.602 ; gain = 908.480
Phase 1 Placer Initialization | Checksum: 19d14c91e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1874cfad4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1623df4ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1623df4ff

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2106d6121

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2106d6121

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3947.602 ; gain = 908.480
Phase 2.1.1 Partition Driven Placement | Checksum: 2106d6121

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3947.602 ; gain = 908.480
Phase 2.1 Floorplanning | Checksum: 2106d6121

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2106d6121

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 238208326

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3947.602 ; gain = 908.480

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 24498e0b1

Time (s): cpu = 00:02:45 ; elapsed = 00:01:36 . Memory (MB): peak = 4061.160 ; gain = 1022.039

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 25bfa4a10

Time (s): cpu = 00:02:47 ; elapsed = 00:01:38 . Memory (MB): peak = 4061.160 ; gain = 1022.039

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 79 LUTNM shape to break, 348 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 29, two critical 50, total 79, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 220 nets or LUTs. Breaked 79 LUTs, combined 141 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 9 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 55 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 55 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4061.160 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4061.160 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           79  |            141  |                   220  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           79  |            141  |                   228  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1fa710e2c

Time (s): cpu = 00:02:49 ; elapsed = 00:01:40 . Memory (MB): peak = 4061.160 ; gain = 1022.039
Phase 2.5 Global Place Phase2 | Checksum: 2ab69498b

Time (s): cpu = 00:03:13 ; elapsed = 00:01:53 . Memory (MB): peak = 4061.160 ; gain = 1022.039
Phase 2 Global Placement | Checksum: 2ab69498b

Time (s): cpu = 00:03:13 ; elapsed = 00:01:53 . Memory (MB): peak = 4061.160 ; gain = 1022.039

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28465c65c

Time (s): cpu = 00:03:25 ; elapsed = 00:01:59 . Memory (MB): peak = 4061.160 ; gain = 1022.039

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26777f143

Time (s): cpu = 00:03:26 ; elapsed = 00:02:01 . Memory (MB): peak = 4061.160 ; gain = 1022.039

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 21bf8b642

Time (s): cpu = 00:03:54 ; elapsed = 00:02:17 . Memory (MB): peak = 4063.680 ; gain = 1024.559

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2eff0bc60

Time (s): cpu = 00:04:07 ; elapsed = 00:02:25 . Memory (MB): peak = 4074.008 ; gain = 1034.887
Phase 3.3.2 Slice Area Swap | Checksum: 2eff0bc60

Time (s): cpu = 00:04:07 ; elapsed = 00:02:26 . Memory (MB): peak = 4076.656 ; gain = 1037.535
Phase 3.3 Small Shape DP | Checksum: 1d68e74b1

Time (s): cpu = 00:04:33 ; elapsed = 00:02:39 . Memory (MB): peak = 4080.980 ; gain = 1041.859

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1d51e9752

Time (s): cpu = 00:04:34 ; elapsed = 00:02:40 . Memory (MB): peak = 4080.980 ; gain = 1041.859

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 25bd5723e

Time (s): cpu = 00:04:34 ; elapsed = 00:02:40 . Memory (MB): peak = 4080.980 ; gain = 1041.859

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2386dc4a1

Time (s): cpu = 00:04:42 ; elapsed = 00:02:45 . Memory (MB): peak = 4080.980 ; gain = 1041.859
Phase 3 Detail Placement | Checksum: 2386dc4a1

Time (s): cpu = 00:04:43 ; elapsed = 00:02:45 . Memory (MB): peak = 4080.980 ; gain = 1041.859

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2802a5728

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.106 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6274104

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 4134.918 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2da5c5d01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 4134.918 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2802a5728

Time (s): cpu = 00:05:01 ; elapsed = 00:02:56 . Memory (MB): peak = 4134.918 ; gain = 1095.797

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2fa3c4bf5

Time (s): cpu = 00:05:53 ; elapsed = 00:03:47 . Memory (MB): peak = 4134.918 ; gain = 1095.797

Time (s): cpu = 00:05:53 ; elapsed = 00:03:47 . Memory (MB): peak = 4134.918 ; gain = 1095.797
Phase 4.1 Post Commit Optimization | Checksum: 2fa3c4bf5

Time (s): cpu = 00:05:53 ; elapsed = 00:03:47 . Memory (MB): peak = 4134.918 ; gain = 1095.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4146.277 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 220426315

Time (s): cpu = 00:06:07 ; elapsed = 00:03:57 . Memory (MB): peak = 4146.277 ; gain = 1107.156

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 220426315

Time (s): cpu = 00:06:07 ; elapsed = 00:03:57 . Memory (MB): peak = 4146.277 ; gain = 1107.156
Phase 4.3 Placer Reporting | Checksum: 220426315

Time (s): cpu = 00:06:07 ; elapsed = 00:03:57 . Memory (MB): peak = 4146.277 ; gain = 1107.156

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4146.277 ; gain = 0.000

Time (s): cpu = 00:06:07 ; elapsed = 00:03:57 . Memory (MB): peak = 4146.277 ; gain = 1107.156
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ab1689f4

Time (s): cpu = 00:06:07 ; elapsed = 00:03:57 . Memory (MB): peak = 4146.277 ; gain = 1107.156
Ending Placer Task | Checksum: ff783850

Time (s): cpu = 00:06:07 ; elapsed = 00:03:57 . Memory (MB): peak = 4146.277 ; gain = 1107.156
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:11 ; elapsed = 00:03:59 . Memory (MB): peak = 4146.277 ; gain = 1107.156
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 4146.277 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4146.277 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4146.277 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4146.277 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4146.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4146.277 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.505 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4146.277 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4146.277 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4146.277 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4146.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ad4f3584 ConstDB: 0 ShapeSum: 2fa37e2a RouteDB: 228584a2
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4146.277 ; gain = 0.000
Post Restoration Checksum: NetGraph: bfce89e2 | NumContArr: 4b2e0469 | Constraints: ad86c1c4 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27b2c4aac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4146.277 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27b2c4aac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4146.277 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27b2c4aac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4146.277 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 25041f5fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4177.945 ; gain = 31.668

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f3fa5af

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4177.945 ; gain = 31.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.511  | TNS=0.000  | WHS=-0.064 | THS=-1.059 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21462
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18527
  Number of Partially Routed Nets     = 2935
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e60d84b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e60d84b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 218cf1400

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4186.883 ; gain = 40.605
Phase 4 Initial Routing | Checksum: 23cbb137a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4186.883 ; gain = 40.605

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.10|     2x2|      0.03|     8x8|      0.33|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.10|     2x2|      0.03|     8x8|      0.31|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.13|     1x1|      0.00|   16x16|      0.53|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.08|     1x1|      0.00|     8x8|      0.38|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X45Y317->INT_X52Y332 (CLEM_X45Y317->CLEL_R_X52Y332)
	INT_X48Y320->INT_X55Y327 (CLEM_X48Y320->CLEL_R_X55Y327)
	INT_X48Y319->INT_X55Y326 (CLEM_X48Y319->CLEL_R_X55Y326)
	INT_X48Y318->INT_X55Y325 (CLEM_X48Y318->CLEL_R_X55Y325)
	INT_X48Y324->INT_X55Y331 (CLEM_X48Y324->CLEL_R_X55Y331)

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 9311
 Number of Nodes with overlaps = 1927
 Number of Nodes with overlaps = 570
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.404 | TNS=-81.620| WHS=-0.018 | THS=-0.018 |

Phase 5.1 Global Iteration 0 | Checksum: 28dcb6069

Time (s): cpu = 00:02:16 ; elapsed = 00:01:28 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.188 | TNS=-12.323| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 30f310b5b

Time (s): cpu = 00:02:29 ; elapsed = 00:01:39 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 551
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-1.097 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1bed19784

Time (s): cpu = 00:03:05 ; elapsed = 00:02:08 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 695
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.248 | TNS=-15.622| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 1f5a0f2fb

Time (s): cpu = 00:03:33 ; elapsed = 00:02:30 . Memory (MB): peak = 4186.883 ; gain = 40.605
Phase 5 Rip-up And Reroute | Checksum: 1f5a0f2fb

Time (s): cpu = 00:03:33 ; elapsed = 00:02:30 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-1.097 | WHS=0.011  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-1.097 | WHS=0.011  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 254e05864

Time (s): cpu = 00:03:38 ; elapsed = 00:02:33 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 254e05864

Time (s): cpu = 00:03:38 ; elapsed = 00:02:33 . Memory (MB): peak = 4186.883 ; gain = 40.605
Phase 6 Delay and Skew Optimization | Checksum: 254e05864

Time (s): cpu = 00:03:38 ; elapsed = 00:02:33 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.081 | TNS=-0.259 | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26212c970

Time (s): cpu = 00:03:41 ; elapsed = 00:02:35 . Memory (MB): peak = 4186.883 ; gain = 40.605
Phase 7 Post Hold Fix | Checksum: 26212c970

Time (s): cpu = 00:03:41 ; elapsed = 00:02:35 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.30967 %
  Global Horizontal Routing Utilization  = 1.92963 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 71.831%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 83.8863%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.2308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 26212c970

Time (s): cpu = 00:03:41 ; elapsed = 00:02:35 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26212c970

Time (s): cpu = 00:03:41 ; elapsed = 00:02:35 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26212c970

Time (s): cpu = 00:03:43 ; elapsed = 00:02:36 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 26212c970

Time (s): cpu = 00:03:43 ; elapsed = 00:02:36 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 26212c970

Time (s): cpu = 00:03:44 ; elapsed = 00:02:37 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.081 | TNS=-0.259 | WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 26212c970

Time (s): cpu = 00:03:44 ; elapsed = 00:02:37 . Memory (MB): peak = 4186.883 ; gain = 40.605
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.063 | TNS=-0.094 | WHS=0.011 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 26212c970

Time (s): cpu = 00:03:55 ; elapsed = 00:02:45 . Memory (MB): peak = 4186.883 ; gain = 40.605

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.063 | TNS=-0.094 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.014. Path group: clk_pl_0. Processed net: design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_m_58_load_out[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.014. Path group: clk_pl_0. Processed net: design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_m_55_load_out[27].
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: clk_pl_0. Processed net: design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_m_58_load_out[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: clk_pl_0. Processed net: design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_m_57_load_out[29].
INFO: [Physopt 32-735] Processed net design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_m_59_load_out[29]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.002 | TNS=0.000 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.002 | TNS=0.000 | WHS=0.011 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4186.883 ; gain = 0.000
Phase 14.2 Critical Path Optimization | Checksum: 26212c970

Time (s): cpu = 00:03:57 ; elapsed = 00:02:46 . Memory (MB): peak = 4186.883 ; gain = 40.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4186.883 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 | WHS=0.011 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 26212c970

Time (s): cpu = 00:03:58 ; elapsed = 00:02:46 . Memory (MB): peak = 4186.883 ; gain = 40.605
Total Elapsed time in route_design: 166.356 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 1a5426090

Time (s): cpu = 00:03:58 ; elapsed = 00:02:46 . Memory (MB): peak = 4186.883 ; gain = 40.605
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a5426090

Time (s): cpu = 00:03:58 ; elapsed = 00:02:47 . Memory (MB): peak = 4186.883 ; gain = 40.605

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:58 ; elapsed = 00:02:47 . Memory (MB): peak = 4186.883 ; gain = 40.605
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4186.883 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
145 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4186.883 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 4186.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4186.883 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4186.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4186.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 4186.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4186.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4186.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4186.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Clouds/Dropbox/Vivado_Project/Final/ZCU104/Vivado/Vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 10 16:46:55 2025...
