// Seed: 3736242539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5;
  always @(posedge 1'b0 - id_3) id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13,
    input tri1 id_14,
    input wand id_15
);
  tri0 id_17;
  assign id_17 = 1'b0;
  module_0(
      id_17, id_17, id_17, id_17
  );
  wire id_18;
  assign id_18 = !id_5;
endmodule
