# EE178 ATM Machine Project

## Description
Implementation of an ATM state machine on the Real Digital Blackboard using the Zynq-7000 SoC.

## Project Structure
- `/src/` - Verilog source code (FSM design)
- `/constraints/` - XDC pin mapping constraints
- `/docs/` - Design notes, diagrams, and documentation

## Building Instructions
1. Open Vivado
2. Create a new RTL project
3. Add source files from `/src/`
4. Add constraints from `/constraints/`
5. Create Block Design (optional)
6. Generate Bitstream

## Team
- Michael Danylchuk
- [Teammate 1]
- [Teammate 2]

## Notes
This project interfaces the Zynq-7000 processing system with onboard GPIO peripherals for ATM simulation.
