#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Aug 23 20:29:38 2016
# Process ID: 3175
# Current directory: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado
# Command line: vivado vivado.xpr
# Log file: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.log
# Journal file: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado.xpr
INFO: [Project 1-313] Project file moved from '/home/kobayashi/PCIe_test/branches/IEICE/8-way/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 5854.746 ; gain = 182.898 ; free physical = 14175 ; free virtual = 31383
update_compile_order -fileset sources_1
reset_project
launch_runs impl_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PCIeGen2x8If128'...
[Tue Aug 23 20:31:13 2016] Launched PCIeGen2x8If128_synth_1, synth_1...
Run output will be captured here:
PCIeGen2x8If128_synth_1: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/PCIeGen2x8If128_synth_1/runme.log
synth_1: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/synth_1/runme.log
[Tue Aug 23 20:31:13 2016] Launched impl_1...
Run output will be captured here: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 5897.594 ; gain = 40.848 ; free physical = 14214 ; free virtual = 31322
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 23 20:48:18 2016] Launched impl_1...
Run output will be captured here: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203341351A
set_property PROGRAM.FILE {/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5962.438 ; gain = 0.000 ; free physical = 13808 ; free virtual = 31265
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 20:52:09 2016...
