<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro sysinfo.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro sysinfo.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af487436994c98a87988b5a2e37ea7570" id="r_af487436994c98a87988b5a2e37ea7570"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#af487436994c98a87988b5a2e37ea7570">SYSINFO_CHIP_ID_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af487436994c98a87988b5a2e37ea7570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9046758ff3f3778e8d04c81883188e1" id="r_ae9046758ff3f3778e8d04c81883188e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ae9046758ff3f3778e8d04c81883188e1">SYSINFO_CHIP_ID_MANUFACTURER_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae9046758ff3f3778e8d04c81883188e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09291fe170b7873904e85ea241b063" id="r_a4f09291fe170b7873904e85ea241b063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a4f09291fe170b7873904e85ea241b063">SYSINFO_CHIP_ID_MANUFACTURER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ffe)</td></tr>
<tr class="separator:a4f09291fe170b7873904e85ea241b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569f8fb263520740250b41316d300efd" id="r_a569f8fb263520740250b41316d300efd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a569f8fb263520740250b41316d300efd">SYSINFO_CHIP_ID_MANUFACTURER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a569f8fb263520740250b41316d300efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ac0ea2124477df6a61223cb6b98078" id="r_a45ac0ea2124477df6a61223cb6b98078"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a45ac0ea2124477df6a61223cb6b98078">SYSINFO_CHIP_ID_MANUFACTURER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a45ac0ea2124477df6a61223cb6b98078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aed6db5a33db3b952b502b8ff4a77e1" id="r_a6aed6db5a33db3b952b502b8ff4a77e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a6aed6db5a33db3b952b502b8ff4a77e1">SYSINFO_CHIP_ID_MANUFACTURER_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a6aed6db5a33db3b952b502b8ff4a77e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38732b3ba32215928041cd4b57c77323" id="r_a38732b3ba32215928041cd4b57c77323"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a38732b3ba32215928041cd4b57c77323">SYSINFO_CHIP_ID_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a38732b3ba32215928041cd4b57c77323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a38732b3ba32215928041cd4b57c77323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a1f23dae7c36e419b9af4685694fa6" id="r_aa7a1f23dae7c36e419b9af4685694fa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#aa7a1f23dae7c36e419b9af4685694fa6">SYSINFO_CHIP_ID_PART_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa7a1f23dae7c36e419b9af4685694fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e98285aedd8983120136a4b29967907" id="r_a4e98285aedd8983120136a4b29967907"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a4e98285aedd8983120136a4b29967907">SYSINFO_CHIP_ID_PART_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0ffff000)</td></tr>
<tr class="separator:a4e98285aedd8983120136a4b29967907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c424357657c641a4778d8768b0d1fde" id="r_a1c424357657c641a4778d8768b0d1fde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a1c424357657c641a4778d8768b0d1fde">SYSINFO_CHIP_ID_PART_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a1c424357657c641a4778d8768b0d1fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e9da19bbc3968dd1689f498e5a233a" id="r_a11e9da19bbc3968dd1689f498e5a233a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a11e9da19bbc3968dd1689f498e5a233a">SYSINFO_CHIP_ID_PART_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a11e9da19bbc3968dd1689f498e5a233a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d553fe77b8f18b6f93a88e5654185a" id="r_a06d553fe77b8f18b6f93a88e5654185a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a06d553fe77b8f18b6f93a88e5654185a">SYSINFO_CHIP_ID_PART_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a06d553fe77b8f18b6f93a88e5654185a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9c216e385a1d0cc0672d95b2901070" id="r_a9c9c216e385a1d0cc0672d95b2901070"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a9c9c216e385a1d0cc0672d95b2901070">SYSINFO_CHIP_ID_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9c9c216e385a1d0cc0672d95b2901070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbea05e0fe20a7b3d35930ba74688673" id="r_abbea05e0fe20a7b3d35930ba74688673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#abbea05e0fe20a7b3d35930ba74688673">SYSINFO_CHIP_ID_REVISION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abbea05e0fe20a7b3d35930ba74688673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4117c3d7220833abbd79e19e4f1f35e1" id="r_a4117c3d7220833abbd79e19e4f1f35e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a4117c3d7220833abbd79e19e4f1f35e1">SYSINFO_CHIP_ID_REVISION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf0000000)</td></tr>
<tr class="separator:a4117c3d7220833abbd79e19e4f1f35e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017647649835d8848d205d610345e5a5" id="r_a017647649835d8848d205d610345e5a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a017647649835d8848d205d610345e5a5">SYSINFO_CHIP_ID_REVISION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a017647649835d8848d205d610345e5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1abe15a7c4945402d1e17bed732941f" id="r_ab1abe15a7c4945402d1e17bed732941f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ab1abe15a7c4945402d1e17bed732941f">SYSINFO_CHIP_ID_REVISION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab1abe15a7c4945402d1e17bed732941f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63aef10ed89dbabc94df78e1c030e3f5" id="r_a63aef10ed89dbabc94df78e1c030e3f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a63aef10ed89dbabc94df78e1c030e3f5">SYSINFO_CHIP_ID_REVISION_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a63aef10ed89dbabc94df78e1c030e3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0950db39594c27b2b513b3d2d3092f1d" id="r_a0950db39594c27b2b513b3d2d3092f1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a0950db39594c27b2b513b3d2d3092f1d">SYSINFO_CHIP_ID_STOP_BIT_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0950db39594c27b2b513b3d2d3092f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebd90e54d6a726eaa044232fab60ff5" id="r_abebd90e54d6a726eaa044232fab60ff5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#abebd90e54d6a726eaa044232fab60ff5">SYSINFO_CHIP_ID_STOP_BIT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abebd90e54d6a726eaa044232fab60ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae667a8f3773e1507e03c33e7ae7f5991" id="r_ae667a8f3773e1507e03c33e7ae7f5991"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ae667a8f3773e1507e03c33e7ae7f5991">SYSINFO_CHIP_ID_STOP_BIT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae667a8f3773e1507e03c33e7ae7f5991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72429949845be803cbafbcdbab93e18" id="r_ab72429949845be803cbafbcdbab93e18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ab72429949845be803cbafbcdbab93e18">SYSINFO_CHIP_ID_STOP_BIT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab72429949845be803cbafbcdbab93e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df61557055ffb398e0b86648969080a" id="r_a7df61557055ffb398e0b86648969080a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a7df61557055ffb398e0b86648969080a">SYSINFO_CHIP_ID_STOP_BIT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7df61557055ffb398e0b86648969080a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf9461bd5e88ca60b91e002549b529b" id="r_a4cf9461bd5e88ca60b91e002549b529b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a4cf9461bd5e88ca60b91e002549b529b">SYSINFO_GITREF_RP2350_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4cf9461bd5e88ca60b91e002549b529b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcab3de9a83884704ab26e311c9ce66" id="r_aadcab3de9a83884704ab26e311c9ce66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#aadcab3de9a83884704ab26e311c9ce66">SYSINFO_GITREF_RP2350_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aadcab3de9a83884704ab26e311c9ce66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fdc89ac52a48c60b0df8815b6e2e6d" id="r_a53fdc89ac52a48c60b0df8815b6e2e6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a53fdc89ac52a48c60b0df8815b6e2e6d">SYSINFO_GITREF_RP2350_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a53fdc89ac52a48c60b0df8815b6e2e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f933e72326460a153639bcea4090da" id="r_a87f933e72326460a153639bcea4090da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a87f933e72326460a153639bcea4090da">SYSINFO_GITREF_RP2350_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a87f933e72326460a153639bcea4090da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5867666ed1773c1a0fcb9a0412d1f8" id="r_aab5867666ed1773c1a0fcb9a0412d1f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#aab5867666ed1773c1a0fcb9a0412d1f8">SYSINFO_GITREF_RP2350_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:aab5867666ed1773c1a0fcb9a0412d1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70b9cf15bf1b62a8560f31a320df410" id="r_ae70b9cf15bf1b62a8560f31a320df410"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ae70b9cf15bf1b62a8560f31a320df410">SYSINFO_GITREF_RP2350_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae70b9cf15bf1b62a8560f31a320df410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3507cd27fa5934e6762e6efc12086e08" id="r_a3507cd27fa5934e6762e6efc12086e08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a3507cd27fa5934e6762e6efc12086e08">SYSINFO_PACKAGE_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3507cd27fa5934e6762e6efc12086e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb2f25e0c92e3f82ec2070e5494a573" id="r_abbb2f25e0c92e3f82ec2070e5494a573"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#abbb2f25e0c92e3f82ec2070e5494a573">SYSINFO_PACKAGE_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abbb2f25e0c92e3f82ec2070e5494a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3cd42d02444f120098595b10b8093c" id="r_aac3cd42d02444f120098595b10b8093c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#aac3cd42d02444f120098595b10b8093c">SYSINFO_PACKAGE_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aac3cd42d02444f120098595b10b8093c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331357e010cd54361bccf362822e7324" id="r_a331357e010cd54361bccf362822e7324"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a331357e010cd54361bccf362822e7324">SYSINFO_PACKAGE_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a331357e010cd54361bccf362822e7324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7069c42ad1fb01356303c5cb3123a986" id="r_a7069c42ad1fb01356303c5cb3123a986"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a7069c42ad1fb01356303c5cb3123a986">SYSINFO_PACKAGE_SEL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a7069c42ad1fb01356303c5cb3123a986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa51e076c7c376fb4d326a9c27f705cf" id="r_aaa51e076c7c376fb4d326a9c27f705cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#aaa51e076c7c376fb4d326a9c27f705cf">SYSINFO_PACKAGE_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aaa51e076c7c376fb4d326a9c27f705cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54414dc7a868efd80f5736ae1e7566b3" id="r_a54414dc7a868efd80f5736ae1e7566b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a54414dc7a868efd80f5736ae1e7566b3">SYSINFO_PLATFORM_ASIC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a54414dc7a868efd80f5736ae1e7566b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b72f5df73af054c26fcdb7c6c6c959e" id="r_a4b72f5df73af054c26fcdb7c6c6c959e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a4b72f5df73af054c26fcdb7c6c6c959e">SYSINFO_PLATFORM_ASIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a4b72f5df73af054c26fcdb7c6c6c959e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea3d7b236a16d5cc856157f871b1f6a" id="r_a3ea3d7b236a16d5cc856157f871b1f6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a3ea3d7b236a16d5cc856157f871b1f6a">SYSINFO_PLATFORM_ASIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3ea3d7b236a16d5cc856157f871b1f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fec0bdfe1c2e80fda81888e62b8fb3b" id="r_a5fec0bdfe1c2e80fda81888e62b8fb3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a5fec0bdfe1c2e80fda81888e62b8fb3b">SYSINFO_PLATFORM_ASIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5fec0bdfe1c2e80fda81888e62b8fb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a9315f59e7519d81f1532408228f71" id="r_a67a9315f59e7519d81f1532408228f71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a67a9315f59e7519d81f1532408228f71">SYSINFO_PLATFORM_ASIC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a67a9315f59e7519d81f1532408228f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65052b32513f6f2a30b70e38ed3cc891" id="r_a65052b32513f6f2a30b70e38ed3cc891"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a65052b32513f6f2a30b70e38ed3cc891">SYSINFO_PLATFORM_BATCHSIM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a65052b32513f6f2a30b70e38ed3cc891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b18333ffdbdbecdc01a68aba0a2c9f2" id="r_a2b18333ffdbdbecdc01a68aba0a2c9f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a2b18333ffdbdbecdc01a68aba0a2c9f2">SYSINFO_PLATFORM_BATCHSIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a2b18333ffdbdbecdc01a68aba0a2c9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932cea7f37458c9fd3c957c5f589518b" id="r_a932cea7f37458c9fd3c957c5f589518b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a932cea7f37458c9fd3c957c5f589518b">SYSINFO_PLATFORM_BATCHSIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a932cea7f37458c9fd3c957c5f589518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2235c13e0fde01c0b04106acabb3bc" id="r_a6b2235c13e0fde01c0b04106acabb3bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a6b2235c13e0fde01c0b04106acabb3bc">SYSINFO_PLATFORM_BATCHSIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a6b2235c13e0fde01c0b04106acabb3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef5bd00b2cd55ee3d96d941e12e34ba" id="r_a1ef5bd00b2cd55ee3d96d941e12e34ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a1ef5bd00b2cd55ee3d96d941e12e34ba">SYSINFO_PLATFORM_BATCHSIM_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1ef5bd00b2cd55ee3d96d941e12e34ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13beaa601174e7e310fd2c7b39ce176d" id="r_a13beaa601174e7e310fd2c7b39ce176d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a13beaa601174e7e310fd2c7b39ce176d">SYSINFO_PLATFORM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a13beaa601174e7e310fd2c7b39ce176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc8d14fd667bdb838d88f59aead635f" id="r_a1fc8d14fd667bdb838d88f59aead635f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a1fc8d14fd667bdb838d88f59aead635f">SYSINFO_PLATFORM_FPGA_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1fc8d14fd667bdb838d88f59aead635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c69eec2ba48c6aeaffffa29f90186f" id="r_ad6c69eec2ba48c6aeaffffa29f90186f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ad6c69eec2ba48c6aeaffffa29f90186f">SYSINFO_PLATFORM_FPGA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad6c69eec2ba48c6aeaffffa29f90186f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d136bca0c33c5f0f66826630b5a020" id="r_ab6d136bca0c33c5f0f66826630b5a020"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ab6d136bca0c33c5f0f66826630b5a020">SYSINFO_PLATFORM_FPGA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab6d136bca0c33c5f0f66826630b5a020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb0acfe95be2c20471337959cb83cff" id="r_a1bb0acfe95be2c20471337959cb83cff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a1bb0acfe95be2c20471337959cb83cff">SYSINFO_PLATFORM_FPGA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1bb0acfe95be2c20471337959cb83cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6f19edd011df28dc423bb5cff0edf1" id="r_abc6f19edd011df28dc423bb5cff0edf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#abc6f19edd011df28dc423bb5cff0edf1">SYSINFO_PLATFORM_FPGA_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:abc6f19edd011df28dc423bb5cff0edf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b44b47380bde5d30da052ec30605faf" id="r_a2b44b47380bde5d30da052ec30605faf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a2b44b47380bde5d30da052ec30605faf">SYSINFO_PLATFORM_GATESIM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2b44b47380bde5d30da052ec30605faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2389ef406a25645fa9592883f41a25" id="r_abc2389ef406a25645fa9592883f41a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#abc2389ef406a25645fa9592883f41a25">SYSINFO_PLATFORM_GATESIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:abc2389ef406a25645fa9592883f41a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dffa441814769ebaf4cddc5c88a88fa" id="r_a5dffa441814769ebaf4cddc5c88a88fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a5dffa441814769ebaf4cddc5c88a88fa">SYSINFO_PLATFORM_GATESIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a5dffa441814769ebaf4cddc5c88a88fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79535891613260b2ba7ad5c7e01347a1" id="r_a79535891613260b2ba7ad5c7e01347a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a79535891613260b2ba7ad5c7e01347a1">SYSINFO_PLATFORM_GATESIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a79535891613260b2ba7ad5c7e01347a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc17670ba07f91a5c84f349890c9363" id="r_a2bc17670ba07f91a5c84f349890c9363"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a2bc17670ba07f91a5c84f349890c9363">SYSINFO_PLATFORM_GATESIM_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2bc17670ba07f91a5c84f349890c9363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be1bb56199f36aabaa902a5cd5811c0" id="r_a8be1bb56199f36aabaa902a5cd5811c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a8be1bb56199f36aabaa902a5cd5811c0">SYSINFO_PLATFORM_HDLSIM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8be1bb56199f36aabaa902a5cd5811c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ea15c4cddfe012fa0478ca81af930f" id="r_ad3ea15c4cddfe012fa0478ca81af930f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ad3ea15c4cddfe012fa0478ca81af930f">SYSINFO_PLATFORM_HDLSIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad3ea15c4cddfe012fa0478ca81af930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac574a3b84548552472cd26f5c4260323" id="r_ac574a3b84548552472cd26f5c4260323"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ac574a3b84548552472cd26f5c4260323">SYSINFO_PLATFORM_HDLSIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac574a3b84548552472cd26f5c4260323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b4f67a3a2970b71869c4e0291143ff" id="r_ab1b4f67a3a2970b71869c4e0291143ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ab1b4f67a3a2970b71869c4e0291143ff">SYSINFO_PLATFORM_HDLSIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab1b4f67a3a2970b71869c4e0291143ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5373fb823dd6063f9bf4773a7dd63af" id="r_ae5373fb823dd6063f9bf4773a7dd63af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#ae5373fb823dd6063f9bf4773a7dd63af">SYSINFO_PLATFORM_HDLSIM_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae5373fb823dd6063f9bf4773a7dd63af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783a253da42689ad72fb985c1b718792" id="r_a783a253da42689ad72fb985c1b718792"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a783a253da42689ad72fb985c1b718792">SYSINFO_PLATFORM_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a783a253da42689ad72fb985c1b718792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562d6594f794175a53cc064670235f3e" id="r_a562d6594f794175a53cc064670235f3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html#a562d6594f794175a53cc064670235f3e">SYSINFO_PLATFORM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a562d6594f794175a53cc064670235f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="af487436994c98a87988b5a2e37ea7570" name="af487436994c98a87988b5a2e37ea7570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af487436994c98a87988b5a2e37ea7570">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9046758ff3f3778e8d04c81883188e1" name="ae9046758ff3f3778e8d04c81883188e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9046758ff3f3778e8d04c81883188e1">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_MANUFACTURER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_MANUFACTURER_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f09291fe170b7873904e85ea241b063" name="a4f09291fe170b7873904e85ea241b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f09291fe170b7873904e85ea241b063">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_MANUFACTURER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_MANUFACTURER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ffe)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a569f8fb263520740250b41316d300efd" name="a569f8fb263520740250b41316d300efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569f8fb263520740250b41316d300efd">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_MANUFACTURER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_MANUFACTURER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45ac0ea2124477df6a61223cb6b98078" name="a45ac0ea2124477df6a61223cb6b98078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45ac0ea2124477df6a61223cb6b98078">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_MANUFACTURER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_MANUFACTURER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aed6db5a33db3b952b502b8ff4a77e1" name="a6aed6db5a33db3b952b502b8ff4a77e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aed6db5a33db3b952b502b8ff4a77e1">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_MANUFACTURER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_MANUFACTURER_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38732b3ba32215928041cd4b57c77323" name="a38732b3ba32215928041cd4b57c77323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38732b3ba32215928041cd4b57c77323">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="aa7a1f23dae7c36e419b9af4685694fa6" name="aa7a1f23dae7c36e419b9af4685694fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a1f23dae7c36e419b9af4685694fa6">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_PART_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_PART_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e98285aedd8983120136a4b29967907" name="a4e98285aedd8983120136a4b29967907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e98285aedd8983120136a4b29967907">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_PART_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_PART_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0ffff000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c424357657c641a4778d8768b0d1fde" name="a1c424357657c641a4778d8768b0d1fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c424357657c641a4778d8768b0d1fde">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_PART_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_PART_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11e9da19bbc3968dd1689f498e5a233a" name="a11e9da19bbc3968dd1689f498e5a233a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e9da19bbc3968dd1689f498e5a233a">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_PART_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_PART_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06d553fe77b8f18b6f93a88e5654185a" name="a06d553fe77b8f18b6f93a88e5654185a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d553fe77b8f18b6f93a88e5654185a">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_PART_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_PART_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9c216e385a1d0cc0672d95b2901070" name="a9c9c216e385a1d0cc0672d95b2901070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9c216e385a1d0cc0672d95b2901070">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbea05e0fe20a7b3d35930ba74688673" name="abbea05e0fe20a7b3d35930ba74688673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbea05e0fe20a7b3d35930ba74688673">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_REVISION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_REVISION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4117c3d7220833abbd79e19e4f1f35e1" name="a4117c3d7220833abbd79e19e4f1f35e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4117c3d7220833abbd79e19e4f1f35e1">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_REVISION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_REVISION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a017647649835d8848d205d610345e5a5" name="a017647649835d8848d205d610345e5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017647649835d8848d205d610345e5a5">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_REVISION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_REVISION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1abe15a7c4945402d1e17bed732941f" name="ab1abe15a7c4945402d1e17bed732941f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1abe15a7c4945402d1e17bed732941f">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_REVISION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_REVISION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63aef10ed89dbabc94df78e1c030e3f5" name="a63aef10ed89dbabc94df78e1c030e3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63aef10ed89dbabc94df78e1c030e3f5">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_REVISION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_REVISION_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0950db39594c27b2b513b3d2d3092f1d" name="a0950db39594c27b2b513b3d2d3092f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0950db39594c27b2b513b3d2d3092f1d">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_STOP_BIT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_STOP_BIT_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abebd90e54d6a726eaa044232fab60ff5" name="abebd90e54d6a726eaa044232fab60ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebd90e54d6a726eaa044232fab60ff5">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_STOP_BIT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_STOP_BIT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae667a8f3773e1507e03c33e7ae7f5991" name="ae667a8f3773e1507e03c33e7ae7f5991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae667a8f3773e1507e03c33e7ae7f5991">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_STOP_BIT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_STOP_BIT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab72429949845be803cbafbcdbab93e18" name="ab72429949845be803cbafbcdbab93e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72429949845be803cbafbcdbab93e18">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_STOP_BIT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_STOP_BIT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7df61557055ffb398e0b86648969080a" name="a7df61557055ffb398e0b86648969080a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df61557055ffb398e0b86648969080a">&#9670;&#160;</a></span>SYSINFO_CHIP_ID_STOP_BIT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_CHIP_ID_STOP_BIT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf9461bd5e88ca60b91e002549b529b" name="a4cf9461bd5e88ca60b91e002549b529b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf9461bd5e88ca60b91e002549b529b">&#9670;&#160;</a></span>SYSINFO_GITREF_RP2350_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_GITREF_RP2350_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadcab3de9a83884704ab26e311c9ce66" name="aadcab3de9a83884704ab26e311c9ce66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadcab3de9a83884704ab26e311c9ce66">&#9670;&#160;</a></span>SYSINFO_GITREF_RP2350_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_GITREF_RP2350_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53fdc89ac52a48c60b0df8815b6e2e6d" name="a53fdc89ac52a48c60b0df8815b6e2e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fdc89ac52a48c60b0df8815b6e2e6d">&#9670;&#160;</a></span>SYSINFO_GITREF_RP2350_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_GITREF_RP2350_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f933e72326460a153639bcea4090da" name="a87f933e72326460a153639bcea4090da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f933e72326460a153639bcea4090da">&#9670;&#160;</a></span>SYSINFO_GITREF_RP2350_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_GITREF_RP2350_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab5867666ed1773c1a0fcb9a0412d1f8" name="aab5867666ed1773c1a0fcb9a0412d1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5867666ed1773c1a0fcb9a0412d1f8">&#9670;&#160;</a></span>SYSINFO_GITREF_RP2350_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_GITREF_RP2350_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae70b9cf15bf1b62a8560f31a320df410" name="ae70b9cf15bf1b62a8560f31a320df410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70b9cf15bf1b62a8560f31a320df410">&#9670;&#160;</a></span>SYSINFO_GITREF_RP2350_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_GITREF_RP2350_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3507cd27fa5934e6762e6efc12086e08" name="a3507cd27fa5934e6762e6efc12086e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3507cd27fa5934e6762e6efc12086e08">&#9670;&#160;</a></span>SYSINFO_PACKAGE_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PACKAGE_SEL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbb2f25e0c92e3f82ec2070e5494a573" name="abbb2f25e0c92e3f82ec2070e5494a573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb2f25e0c92e3f82ec2070e5494a573">&#9670;&#160;</a></span>SYSINFO_PACKAGE_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PACKAGE_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac3cd42d02444f120098595b10b8093c" name="aac3cd42d02444f120098595b10b8093c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3cd42d02444f120098595b10b8093c">&#9670;&#160;</a></span>SYSINFO_PACKAGE_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PACKAGE_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a331357e010cd54361bccf362822e7324" name="a331357e010cd54361bccf362822e7324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331357e010cd54361bccf362822e7324">&#9670;&#160;</a></span>SYSINFO_PACKAGE_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PACKAGE_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7069c42ad1fb01356303c5cb3123a986" name="a7069c42ad1fb01356303c5cb3123a986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7069c42ad1fb01356303c5cb3123a986">&#9670;&#160;</a></span>SYSINFO_PACKAGE_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PACKAGE_SEL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa51e076c7c376fb4d326a9c27f705cf" name="aaa51e076c7c376fb4d326a9c27f705cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa51e076c7c376fb4d326a9c27f705cf">&#9670;&#160;</a></span>SYSINFO_PACKAGE_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PACKAGE_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54414dc7a868efd80f5736ae1e7566b3" name="a54414dc7a868efd80f5736ae1e7566b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54414dc7a868efd80f5736ae1e7566b3">&#9670;&#160;</a></span>SYSINFO_PLATFORM_ASIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_ASIC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b72f5df73af054c26fcdb7c6c6c959e" name="a4b72f5df73af054c26fcdb7c6c6c959e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b72f5df73af054c26fcdb7c6c6c959e">&#9670;&#160;</a></span>SYSINFO_PLATFORM_ASIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_ASIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ea3d7b236a16d5cc856157f871b1f6a" name="a3ea3d7b236a16d5cc856157f871b1f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea3d7b236a16d5cc856157f871b1f6a">&#9670;&#160;</a></span>SYSINFO_PLATFORM_ASIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_ASIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fec0bdfe1c2e80fda81888e62b8fb3b" name="a5fec0bdfe1c2e80fda81888e62b8fb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fec0bdfe1c2e80fda81888e62b8fb3b">&#9670;&#160;</a></span>SYSINFO_PLATFORM_ASIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_ASIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67a9315f59e7519d81f1532408228f71" name="a67a9315f59e7519d81f1532408228f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a9315f59e7519d81f1532408228f71">&#9670;&#160;</a></span>SYSINFO_PLATFORM_ASIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_ASIC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65052b32513f6f2a30b70e38ed3cc891" name="a65052b32513f6f2a30b70e38ed3cc891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65052b32513f6f2a30b70e38ed3cc891">&#9670;&#160;</a></span>SYSINFO_PLATFORM_BATCHSIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_BATCHSIM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b18333ffdbdbecdc01a68aba0a2c9f2" name="a2b18333ffdbdbecdc01a68aba0a2c9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b18333ffdbdbecdc01a68aba0a2c9f2">&#9670;&#160;</a></span>SYSINFO_PLATFORM_BATCHSIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_BATCHSIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a932cea7f37458c9fd3c957c5f589518b" name="a932cea7f37458c9fd3c957c5f589518b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a932cea7f37458c9fd3c957c5f589518b">&#9670;&#160;</a></span>SYSINFO_PLATFORM_BATCHSIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_BATCHSIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b2235c13e0fde01c0b04106acabb3bc" name="a6b2235c13e0fde01c0b04106acabb3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2235c13e0fde01c0b04106acabb3bc">&#9670;&#160;</a></span>SYSINFO_PLATFORM_BATCHSIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_BATCHSIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ef5bd00b2cd55ee3d96d941e12e34ba" name="a1ef5bd00b2cd55ee3d96d941e12e34ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef5bd00b2cd55ee3d96d941e12e34ba">&#9670;&#160;</a></span>SYSINFO_PLATFORM_BATCHSIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_BATCHSIM_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13beaa601174e7e310fd2c7b39ce176d" name="a13beaa601174e7e310fd2c7b39ce176d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13beaa601174e7e310fd2c7b39ce176d">&#9670;&#160;</a></span>SYSINFO_PLATFORM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fc8d14fd667bdb838d88f59aead635f" name="a1fc8d14fd667bdb838d88f59aead635f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc8d14fd667bdb838d88f59aead635f">&#9670;&#160;</a></span>SYSINFO_PLATFORM_FPGA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_FPGA_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6c69eec2ba48c6aeaffffa29f90186f" name="ad6c69eec2ba48c6aeaffffa29f90186f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c69eec2ba48c6aeaffffa29f90186f">&#9670;&#160;</a></span>SYSINFO_PLATFORM_FPGA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_FPGA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6d136bca0c33c5f0f66826630b5a020" name="ab6d136bca0c33c5f0f66826630b5a020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6d136bca0c33c5f0f66826630b5a020">&#9670;&#160;</a></span>SYSINFO_PLATFORM_FPGA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_FPGA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bb0acfe95be2c20471337959cb83cff" name="a1bb0acfe95be2c20471337959cb83cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb0acfe95be2c20471337959cb83cff">&#9670;&#160;</a></span>SYSINFO_PLATFORM_FPGA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_FPGA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc6f19edd011df28dc423bb5cff0edf1" name="abc6f19edd011df28dc423bb5cff0edf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6f19edd011df28dc423bb5cff0edf1">&#9670;&#160;</a></span>SYSINFO_PLATFORM_FPGA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_FPGA_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b44b47380bde5d30da052ec30605faf" name="a2b44b47380bde5d30da052ec30605faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b44b47380bde5d30da052ec30605faf">&#9670;&#160;</a></span>SYSINFO_PLATFORM_GATESIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_GATESIM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2389ef406a25645fa9592883f41a25" name="abc2389ef406a25645fa9592883f41a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2389ef406a25645fa9592883f41a25">&#9670;&#160;</a></span>SYSINFO_PLATFORM_GATESIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_GATESIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dffa441814769ebaf4cddc5c88a88fa" name="a5dffa441814769ebaf4cddc5c88a88fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dffa441814769ebaf4cddc5c88a88fa">&#9670;&#160;</a></span>SYSINFO_PLATFORM_GATESIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_GATESIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79535891613260b2ba7ad5c7e01347a1" name="a79535891613260b2ba7ad5c7e01347a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79535891613260b2ba7ad5c7e01347a1">&#9670;&#160;</a></span>SYSINFO_PLATFORM_GATESIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_GATESIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc17670ba07f91a5c84f349890c9363" name="a2bc17670ba07f91a5c84f349890c9363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc17670ba07f91a5c84f349890c9363">&#9670;&#160;</a></span>SYSINFO_PLATFORM_GATESIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_GATESIM_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8be1bb56199f36aabaa902a5cd5811c0" name="a8be1bb56199f36aabaa902a5cd5811c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be1bb56199f36aabaa902a5cd5811c0">&#9670;&#160;</a></span>SYSINFO_PLATFORM_HDLSIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_HDLSIM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3ea15c4cddfe012fa0478ca81af930f" name="ad3ea15c4cddfe012fa0478ca81af930f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ea15c4cddfe012fa0478ca81af930f">&#9670;&#160;</a></span>SYSINFO_PLATFORM_HDLSIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_HDLSIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac574a3b84548552472cd26f5c4260323" name="ac574a3b84548552472cd26f5c4260323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac574a3b84548552472cd26f5c4260323">&#9670;&#160;</a></span>SYSINFO_PLATFORM_HDLSIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_HDLSIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b4f67a3a2970b71869c4e0291143ff" name="ab1b4f67a3a2970b71869c4e0291143ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b4f67a3a2970b71869c4e0291143ff">&#9670;&#160;</a></span>SYSINFO_PLATFORM_HDLSIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_HDLSIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5373fb823dd6063f9bf4773a7dd63af" name="ae5373fb823dd6063f9bf4773a7dd63af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5373fb823dd6063f9bf4773a7dd63af">&#9670;&#160;</a></span>SYSINFO_PLATFORM_HDLSIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_HDLSIM_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a783a253da42689ad72fb985c1b718792" name="a783a253da42689ad72fb985c1b718792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a783a253da42689ad72fb985c1b718792">&#9670;&#160;</a></span>SYSINFO_PLATFORM_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a562d6594f794175a53cc064670235f3e" name="a562d6594f794175a53cc064670235f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562d6594f794175a53cc064670235f3e">&#9670;&#160;</a></span>SYSINFO_PLATFORM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SYSINFO_PLATFORM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sysinfo_8h.html">sysinfo.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
