Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov 29 13:19:15 2023
| Host         : CECSB86MZV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_x_reg_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_x_reg_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_x_reg_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_x_reg_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_x_reg_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_x_reg_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_y_reg_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_y_reg_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_y_reg_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_y_reg_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_y_reg_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/bomb_y_reg_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: bomb_module_unit/exp_active_reg_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: enemy_module_unit/FSM_sequential_e_state_reg_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: enemy_module_unit/FSM_sequential_e_state_reg_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: reset_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: score_display_unit/bcd_unit/shift_count_reg_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: score_display_unit/bcd_unit/shift_count_reg_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: score_display_unit/bcd_unit/shift_count_reg_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: score_display_unit/bcd_unit/shift_count_reg_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: score_display_unit/bcd_unit/state_reg_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: score_display_unit/bcd_unit/state_reg_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: score_display_unit/enemy_hit_reg_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: score_display_unit/score_reg_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[8]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/col_pix_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[8]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: vga_driver/row_pix_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.593        0.000                      0                 1492        0.168        0.000                      0                 1492        3.750        0.000                       0                   502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.786        0.000                      0                 1072        0.168        0.000                      0                 1072        3.750        0.000                       0                   502  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.593        0.000                      0                  420        0.621        0.000                      0                  420  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[0])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[0]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_154
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[10])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[10]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_144
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[11])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[11]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_143
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[12])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[12]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_142
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[13])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[13]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_141
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[14])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[14]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_140
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[15])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[15]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_139
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[16])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[16]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_138
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[17])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[17]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_137
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.032ns (64.836%)  route 2.729ns (35.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.556     5.077    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  bomb_module_unit/bomb_y_reg_reg[3]/Q
                         net (fo=19, routed)          1.283     6.878    bomb_module_unit/p_0_out_0[3]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.152     7.030 r  bomb_module_unit/p_0_out_i_10/O
                         net (fo=3, routed)           0.606     7.636    bomb_module_unit/p_0_out_i_10_n_1
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.326     7.962 r  bomb_module_unit/p_0_out_i_3/O
                         net (fo=1, routed)           0.838     8.800    bomb_module_unit/A[5]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[18])
                                                      4.036    12.836 r  bomb_module_unit/p_0_out/PCOUT[18]
                         net (fo=1, routed)           0.002    12.838    bomb_module_unit/p_0_out_n_136
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.531    14.872    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.188    15.060    
                         clock uncertainty           -0.035    15.024    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.624    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.554     1.437    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  enemy_module_unit/rom_offset_next_reg[7]/Q
                         net (fo=1, routed)           0.110     1.688    enemy_module_unit/rom_offset_next_reg_n_1_[7]
    SLICE_X39Y28         FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.820     1.947    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X39Y28         FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[7]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X39Y28         FDCE (Hold_fdce_C_D)         0.070     1.520    enemy_module_unit/rom_offset_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.558     1.441    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[14]/Q
                         net (fo=1, routed)           0.118     1.700    enemy_module_unit/LFSR_16_unit/LFSR_reg[14]
    SLICE_X44Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.826     1.953    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X44Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.075     1.529    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.558     1.441    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X44Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[10]/Q
                         net (fo=2, routed)           0.129     1.711    enemy_module_unit/LFSR_16_unit/LFSR_reg[10]
    SLICE_X45Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.826     1.953    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[11]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.070     1.524    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.558     1.441    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X44Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.128     1.569 r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[15]/Q
                         net (fo=1, routed)           0.062     1.631    enemy_module_unit/LFSR_16_unit/LFSR_reg[15]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.099     1.730 r  enemy_module_unit/LFSR_16_unit/p_0_out/O
                         net (fo=1, routed)           0.000     1.730    enemy_module_unit/LFSR_16_unit/p_0_out__0[0]
    SLICE_X44Y32         FDPE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.826     1.953    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X44Y32         FDPE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y32         FDPE (Hold_fdpe_C_D)         0.091     1.532    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 game_lives_unit/invisibility_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.272ns (48.332%)  route 0.291ns (51.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.551     1.434    game_lives_unit/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  game_lives_unit/invisibility_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128     1.562 r  game_lives_unit/invisibility_reg_reg[13]/Q
                         net (fo=6, routed)           0.233     1.795    game_lives_unit/invisibility_reg[13]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.099     1.894 r  game_lives_unit/invisibility_reg[0]_i_2/O
                         net (fo=1, routed)           0.058     1.952    game_lives_unit/invisibility_reg[0]_i_2_n_1
    SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.997 r  game_lives_unit/invisibility_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.997    game_lives_unit/invisibility_next[0]
    SLICE_X36Y26         FDCE                                         r  game_lives_unit/invisibility_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.817     1.944    game_lives_unit/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  game_lives_unit/invisibility_reg_reg[0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.092     1.787    game_lives_unit/invisibility_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 current_dir_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_dir_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.210%)  route 0.123ns (39.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X29Y15         FDCE                                         r  current_dir_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  current_dir_reg_reg[0]/Q
                         net (fo=48, routed)          0.123     1.706    db_d/current_dir_reg[0]
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.751 r  db_d/current_dir_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.751    db_d_n_1
    SLICE_X29Y15         FDCE                                         r  current_dir_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X29Y15         FDCE                                         r  current_dir_reg_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.092     1.534    current_dir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 enemy_module_unit/motion_timer_max_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.555     1.438    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X31Y30         FDPE                                         r  enemy_module_unit/motion_timer_max_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  enemy_module_unit/motion_timer_max_reg_reg[11]/Q
                         net (fo=2, routed)           0.148     1.727    enemy_module_unit/motion_timer_max_reg[11]
    SLICE_X31Y29         FDCE                                         r  enemy_module_unit/motion_timer_max_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.821     1.948    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  enemy_module_unit/motion_timer_max_reg_reg[10]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y29         FDCE (Hold_fdce_C_D)         0.057     1.508    enemy_module_unit/motion_timer_max_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 enemy_module_unit/move_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.232%)  route 0.170ns (47.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.554     1.437    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  enemy_module_unit/move_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  enemy_module_unit/move_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.170     1.748    enemy_module_unit/p_0_in_0[1]
    SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  enemy_module_unit/rom_offset_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.793    enemy_module_unit/rom_offset_next[6]_i_1_n_1
    SLICE_X38Y29         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.821     1.948    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[6]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.121     1.572    enemy_module_unit/rom_offset_next_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.890%)  route 0.173ns (55.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.559     1.442    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_2/Q
                         net (fo=1, routed)           0.173     1.756    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_2_n_1
    SLICE_X44Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.826     1.953    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X44Y32         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_3/C
                         clock pessimism             -0.498     1.455    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.071     1.526    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/enemy_hit_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.209ns (35.474%)  route 0.380ns (64.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.554     1.437    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.164     1.601 f  enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/Q
                         net (fo=14, routed)          0.380     1.981    enemy_module_unit/e_state_reg[2]
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.045     2.026 r  enemy_module_unit/enemy_hit_reg_i_1/O
                         net (fo=1, routed)           0.000     2.026    score_display_unit/enemy_hit
    SLICE_X37Y29         FDCE                                         r  score_display_unit/enemy_hit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.821     1.948    score_display_unit/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  score_display_unit/enemy_hit_reg_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.091     1.790    score_display_unit/enemy_hit_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9   bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y17  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y17  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y18  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[13]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 3.696ns (41.350%)  route 5.242ns (58.650%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.105    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.219    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3_n_1
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.553 r  score_display_unit/bcd_unit/binary_reg_reg[13]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.501    13.054    score_display_unit/bcd_unit/binary_reg_reg[13]_LDC_i_3_n_7
    SLICE_X40Y33         LUT1 (Prop_lut1_I0_O)        0.303    13.357 f  score_display_unit/bcd_unit/binary_reg_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.651    14.008    score_display_unit/bcd_unit/binary_reg_reg[13]_LDC_i_2_n_1
    SLICE_X40Y33         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.440    14.781    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[13]_C/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    score_display_unit/bcd_unit/binary_reg_reg[13]_C
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[13]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.696ns (41.657%)  route 5.176ns (58.342%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.355    11.170    score_display_unit/score_next1
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    11.294 r  score_display_unit/binary_next_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    11.294    score_display_unit/binary_next_reg[3]_i_4_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.844 r  score_display_unit/binary_next_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.844    score_display_unit/binary_next_reg[3]_i_2_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  score_display_unit/binary_next_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.958    score_display_unit/binary_next_reg[7]_i_2_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.072 r  score_display_unit/binary_next_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.072    score_display_unit/binary_next_reg[11]_i_2_n_1
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.406 f  score_display_unit/binary_next_reg[13]_i_2/O[1]
                         net (fo=2, routed)           0.595    13.001    score_display_unit/bcd_unit/score_next[13]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.303    13.304 f  score_display_unit/bcd_unit/binary_reg_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.637    13.942    score_display_unit/bcd_unit/binary_reg_reg[13]_LDC_i_1_n_1
    SLICE_X41Y33         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.440    14.781    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X41Y33         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[13]_P/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X41Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    14.647    score_display_unit/bcd_unit/binary_reg_reg[13]_P
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 3.582ns (40.615%)  route 5.237ns (59.385%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.105    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.439 r  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.498    12.937    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3_n_7
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.303    13.240 f  score_display_unit/bcd_unit/binary_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.649    13.889    score_display_unit/bcd_unit/binary_reg_reg[9]_LDC_i_2_n_1
    SLICE_X40Y32         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.439    14.780    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[9]_C/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    score_display_unit/bcd_unit/binary_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[10]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.486ns (39.897%)  route 5.252ns (60.103%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.105    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.344 r  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.567    12.911    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3_n_6
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.302    13.213 f  score_display_unit/bcd_unit/binary_reg_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.593    13.807    score_display_unit/bcd_unit/binary_reg_reg[10]_LDC_i_2_n_1
    SLICE_X36Y34         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.439    14.780    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[10]_C/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    score_display_unit/bcd_unit/binary_reg_reg[10]_C
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[11]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 3.564ns (40.676%)  route 5.198ns (59.324%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.105    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.418 r  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.566    12.984    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3_n_5
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.306    13.290 f  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.541    13.831    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_2_n_1
    SLICE_X38Y33         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.438    14.779    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X38Y33         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[11]_C/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X38Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.685    score_display_unit/bcd_unit/binary_reg_reg[11]_C
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 3.377ns (40.062%)  route 5.052ns (59.938%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.213 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.619    12.832    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_8
    SLICE_X38Y32         LUT1 (Prop_lut1_I0_O)        0.324    13.156 f  score_display_unit/bcd_unit/binary_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.343    13.499    score_display_unit/bcd_unit/binary_reg_reg[4]_LDC_i_2_n_1
    SLICE_X37Y32         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.437    14.778    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[4]_C/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X37Y32         FDCE (Recov_fdce_C_CLR)     -0.636    14.367    score_display_unit/bcd_unit/binary_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 3.468ns (40.602%)  route 5.073ns (59.398%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.325 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.435    12.760    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_7
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.303    13.063 f  score_display_unit/bcd_unit/binary_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.547    13.611    score_display_unit/bcd_unit/binary_reg_reg[5]_LDC_i_2_n_1
    SLICE_X33Y32         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.437    14.778    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X33Y32         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[5]_C/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    score_display_unit/bcd_unit/binary_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 3.466ns (40.553%)  route 5.081ns (59.447%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.355    11.170    score_display_unit/score_next1
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    11.294 r  score_display_unit/binary_next_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    11.294    score_display_unit/binary_next_reg[3]_i_4_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.844 r  score_display_unit/binary_next_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.844    score_display_unit/binary_next_reg[3]_i_2_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  score_display_unit/binary_next_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.958    score_display_unit/binary_next_reg[7]_i_2_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.180 f  score_display_unit/binary_next_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.574    12.754    score_display_unit/bcd_unit/score_next[8]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.299    13.053 f  score_display_unit/bcd_unit/binary_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.563    13.616    score_display_unit/bcd_unit/binary_reg_reg[8]_LDC_i_1_n_1
    SLICE_X35Y34         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.438    14.779    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X35Y34         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[8]_P/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X35Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.573    score_display_unit/bcd_unit/binary_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 3.372ns (39.385%)  route 5.190ns (60.615%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.502    11.317    enemy_module_unit/score_next1
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.441 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000    11.441    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.991 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    score_display_unit/bcd_unit/reset_reg[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.230 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.560    12.790    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_6
    SLICE_X43Y32         LUT1 (Prop_lut1_I0_O)        0.302    13.092 f  score_display_unit/bcd_unit/binary_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.539    13.631    score_display_unit/bcd_unit/binary_reg_reg[6]_LDC_i_2_n_1
    SLICE_X43Y32         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.439    14.780    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[6]_C/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X43Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    score_display_unit/bcd_unit/binary_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 vga_driver/col_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[11]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 3.564ns (41.420%)  route 5.041ns (58.580%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.548     5.069    vga_driver/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  vga_driver/col_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga_driver/col_pix_reg[9]/Q
                         net (fo=20, routed)          1.139     6.665    vga_driver/col_pix_reg[9]_0[9]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.789 r  vga_driver/i__carry_i_5__0/O
                         net (fo=1, routed)           0.985     7.773    bomb_module_unit/y_a[1]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.897 r  bomb_module_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.897    bomb_module_unit/i__carry_i_3__2_n_1
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  bomb_module_unit/exp_addr5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.447    bomb_module_unit/exp_addr5_inferred__1/i__carry_n_1
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    bomb_module_unit/exp_addr5_inferred__1/i__carry__0_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 r  bomb_module_unit/exp_addr5_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.306     9.096    bomb_module_unit/exp_addr5_inferred__1/i__carry__1_n_2
    SLICE_X35Y20         LUT3 (Prop_lut3_I1_O)        0.313     9.409 r  bomb_module_unit/exp_br_unit_i_11/O
                         net (fo=8, routed)           0.600    10.008    bomb_module_unit/motion_timer_reg_reg[21]_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.132 r  bomb_module_unit/FSM_sequential_e_state_reg[0]_i_2/O
                         net (fo=30, routed)          0.559    10.691    enemy_module_unit/e_state_next1
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.815 r  enemy_module_unit/score_reg[1]_i_4/O
                         net (fo=8, routed)           0.355    11.170    score_display_unit/score_next1
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.124    11.294 r  score_display_unit/binary_next_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    11.294    score_display_unit/binary_next_reg[3]_i_4_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.844 r  score_display_unit/binary_next_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.844    score_display_unit/binary_next_reg[3]_i_2_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.958 r  score_display_unit/binary_next_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.958    score_display_unit/binary_next_reg[7]_i_2_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.271 f  score_display_unit/binary_next_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.558    12.829    score_display_unit/bcd_unit/score_next[11]
    SLICE_X37Y34         LUT2 (Prop_lut2_I1_O)        0.306    13.135 f  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.539    13.674    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_1_n_1
    SLICE_X37Y34         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         1.439    14.780    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[11]_P/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X37Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.646    score_display_unit/bcd_unit/binary_reg_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -13.674    
  -------------------------------------------------------------------
                         slack                                  0.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.360ns (45.769%)  route 0.427ns (54.231%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.555     1.438    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  score_display_unit/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  score_display_unit/score_reg_reg[2]/Q
                         net (fo=4, routed)           0.134     1.714    score_display_unit/score_reg_reg[2]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 f  score_display_unit/binary_next_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.161     1.986    score_display_unit/bcd_unit/score_next[2]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.108     2.094 f  score_display_unit/bcd_unit/binary_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.225    score_display_unit/bcd_unit/binary_reg_reg[2]_LDC_i_1_n_1
    SLICE_X35Y30         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.821     1.948    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X35Y30         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[2]_P/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     1.604    score_display_unit/bcd_unit/binary_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.358ns (42.220%)  route 0.490ns (57.780%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.556     1.439    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  score_display_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  score_display_unit/score_reg_reg[5]/Q
                         net (fo=4, routed)           0.181     1.761    score_display_unit/score_reg_reg[5]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.871 f  score_display_unit/binary_next_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.173     2.044    score_display_unit/bcd_unit/score_next[5]
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.107     2.151 f  score_display_unit/bcd_unit/binary_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.136     2.287    score_display_unit/bcd_unit/binary_reg_reg[5]_LDC_i_1_n_1
    SLICE_X32Y32         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.824     1.951    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X32Y32         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[5]_P/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.607    score_display_unit/bcd_unit/binary_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.358ns (41.916%)  route 0.496ns (58.084%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.556     1.439    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  score_display_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  score_display_unit/score_reg_reg[5]/Q
                         net (fo=4, routed)           0.152     1.732    score_display_unit/bcd_unit/score_reg_reg[2]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.777 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.777    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_6_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.842 r  score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.155     1.997    score_display_unit/bcd_unit/binary_reg_reg[7]_LDC_i_3_n_7
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.107     2.104 f  score_display_unit/bcd_unit/binary_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.189     2.293    score_display_unit/bcd_unit/binary_reg_reg[5]_LDC_i_2_n_1
    SLICE_X33Y32         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.824     1.951    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X33Y32         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[5]_C/C
                         clock pessimism             -0.249     1.702    
    SLICE_X33Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    score_display_unit/bcd_unit/binary_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[8]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.363ns (42.059%)  route 0.500ns (57.941%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.557     1.440    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  score_display_unit/score_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  score_display_unit/score_reg_reg[8]/Q
                         net (fo=4, routed)           0.216     1.797    score_display_unit/bcd_unit/score_reg_reg[5]
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.842    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_7_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.153     2.065    score_display_unit/bcd_unit/binary_reg_reg[11]_LDC_i_3_n_8
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.107     2.172 f  score_display_unit/bcd_unit/binary_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.303    score_display_unit/bcd_unit/binary_reg_reg[8]_LDC_i_2_n_1
    SLICE_X35Y33         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.824     1.951    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[8]_C/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    score_display_unit/bcd_unit/binary_reg_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.363ns (40.590%)  route 0.531ns (59.410%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.556     1.439    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  score_display_unit/score_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  score_display_unit/score_reg_reg[4]/Q
                         net (fo=4, routed)           0.176     1.756    score_display_unit/score_reg_reg[4]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.871 f  score_display_unit/binary_next_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.169     2.040    score_display_unit/bcd_unit/score_next[4]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.107     2.147 f  score_display_unit/bcd_unit/binary_reg_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.186     2.333    score_display_unit/bcd_unit/binary_reg_reg[4]_LDC_i_1_n_1
    SLICE_X34Y32         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.823     1.950    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X34Y32         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[4]_P/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y32         FDPE (Remov_fdpe_C_PRE)     -0.071     1.630    score_display_unit/bcd_unit/binary_reg_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.358ns (39.400%)  route 0.551ns (60.600%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.557     1.440    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  score_display_unit/score_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  score_display_unit/score_reg_reg[9]/Q
                         net (fo=4, routed)           0.193     1.774    score_display_unit/score_reg_reg[9]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.884 f  score_display_unit/binary_next_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.170     2.054    score_display_unit/bcd_unit/score_next[9]
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.107     2.161 f  score_display_unit/bcd_unit/binary_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.188     2.349    score_display_unit/bcd_unit/binary_reg_reg[9]_LDC_i_1_n_1
    SLICE_X34Y33         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.824     1.951    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X34Y33         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[9]_P/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y33         FDPE (Remov_fdpe_C_PRE)     -0.071     1.631    score_display_unit/bcd_unit/binary_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.360ns (40.137%)  route 0.537ns (59.863%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.556     1.439    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  score_display_unit/score_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  score_display_unit/score_reg_reg[6]/Q
                         net (fo=4, routed)           0.133     1.714    score_display_unit/score_reg_reg[6]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 f  score_display_unit/binary_next_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.160     1.985    score_display_unit/bcd_unit/score_next[6]
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.108     2.093 f  score_display_unit/bcd_unit/binary_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.243     2.336    score_display_unit/bcd_unit/binary_reg_reg[6]_LDC_i_1_n_1
    SLICE_X35Y32         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.823     1.950    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X35Y32         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[6]_P/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.606    score_display_unit/bcd_unit/binary_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.358ns (38.868%)  route 0.563ns (61.132%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.555     1.438    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  score_display_unit/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  score_display_unit/score_reg_reg[1]/Q
                         net (fo=5, routed)           0.272     1.851    enemy_module_unit/score_reg_reg[0]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.896 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_8/O
                         net (fo=1, routed)           0.000     1.896    enemy_module_unit/binary_reg_reg[3]_LDC_i_8_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.961 r  enemy_module_unit/binary_reg_reg[3]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.159     2.121    score_display_unit/bcd_unit/reset_reg_0[1]
    SLICE_X34Y31         LUT1 (Prop_lut1_I0_O)        0.107     2.228 f  score_display_unit/bcd_unit/binary_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.132     2.359    score_display_unit/bcd_unit/binary_reg_reg[1]_LDC_i_2_n_1
    SLICE_X33Y31         FDCE                                         f  score_display_unit/bcd_unit/binary_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.823     1.950    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X33Y31         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[1]_C/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    score_display_unit/bcd_unit/binary_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.363ns (38.563%)  route 0.578ns (61.437%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.557     1.440    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  score_display_unit/score_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  score_display_unit/score_reg_reg[8]/Q
                         net (fo=4, routed)           0.176     1.757    score_display_unit/score_reg_reg[8]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 f  score_display_unit/binary_next_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.201     2.073    score_display_unit/bcd_unit/score_next[8]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.107     2.180 f  score_display_unit/bcd_unit/binary_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.201     2.381    score_display_unit/bcd_unit/binary_reg_reg[8]_LDC_i_1_n_1
    SLICE_X35Y34         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.825     1.952    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X35Y34         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[8]_P/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.608    score_display_unit/bcd_unit/binary_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 score_display_unit/score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.358ns (36.398%)  route 0.626ns (63.602%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.555     1.438    score_display_unit/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  score_display_unit/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  score_display_unit/score_reg_reg[1]/Q
                         net (fo=5, routed)           0.295     1.874    score_display_unit/score_reg_reg[3]_0[0]
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.919 r  score_display_unit/binary_next_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     1.919    score_display_unit/binary_next_reg[3]_i_4_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.984 f  score_display_unit/binary_next_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.200     2.184    score_display_unit/bcd_unit/score_next[1]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.107     2.291 f  score_display_unit/bcd_unit/binary_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.422    score_display_unit/bcd_unit/binary_reg_reg[1]_LDC_i_1_n_1
    SLICE_X35Y31         FDPE                                         f  score_display_unit/bcd_unit/binary_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=501, routed)         0.822     1.949    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X35Y31         FDPE                                         r  score_display_unit/bcd_unit/binary_reg_reg[1]_P/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.605    score_display_unit/bcd_unit/binary_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.817    





