{"peripheral_accesses":[{"accesses":[{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":402}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":406}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":410}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":414}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":421}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":425}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":444}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":446}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":450}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":452}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":456}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":458}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":462}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":464}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":468}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":470}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":474}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":476}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":846}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":850}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":854}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":858}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":865}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":869}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":885}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":887}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":891}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":893}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":897}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":899}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":903}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":905}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":909}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":913}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":915}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":919}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":921}}],"base_address":"0x40001000","peripheral_name":"CLKCTL0"},{"accesses":[{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2389}},{"access_type":"volatile_write","address":"0x40002000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2390}}],"base_address":"0x40002000","peripheral_name":"SYSCON0"}]}
