{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1402396633863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1402396633864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 07:37:13 2014 " "Processing started: Tue Jun 10 07:37:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1402396633864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1402396633864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1402396633864 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1402396634263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/randomizer/randomizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/randomizer/randomizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomizer-Behavioral " "Found design unit 1: randomizer-Behavioral" {  } { { "../../randomizer/randomizer.vhd" "" { Text "C:/altera/13.0sp1/randomizer/randomizer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635022 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomizer " "Found entity 1: randomizer" {  } { { "../../randomizer/randomizer.vhd" "" { Text "C:/altera/13.0sp1/randomizer/randomizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402396635022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projetooac 1.0/register module/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projetooac 1.0/register module/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-behavior " "Found design unit 1: Registers-behavior" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402396635026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projetooac 1.0/operator module/operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projetooac 1.0/operator module/operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operator-Structural " "Found design unit 1: Operator-Structural" {  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402396635030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projetooac 1.0/cache module/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projetooac 1.0/cache module/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behavior " "Found design unit 1: Cache-behavior" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402396635034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-arc " "Found design unit 1: Main-arc" {  } { { "Main.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402396635038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1402396635100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:R1 " "Elaborating entity \"Registers\" for hierarchy \"Registers:R1\"" {  } { { "Main.vhd" "R1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635107 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg0 Registers.vhd(14) " "VHDL Signal Declaration warning at Registers.vhd(14): used explicit default value for signal \"reg0\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg1 Registers.vhd(15) " "VHDL Signal Declaration warning at Registers.vhd(15): used explicit default value for signal \"reg1\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg2 Registers.vhd(16) " "VHDL Signal Declaration warning at Registers.vhd(16): used explicit default value for signal \"reg2\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg3 Registers.vhd(17) " "VHDL Signal Declaration warning at Registers.vhd(17): used explicit default value for signal \"reg3\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg4 Registers.vhd(18) " "VHDL Signal Declaration warning at Registers.vhd(18): used explicit default value for signal \"reg4\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg5 Registers.vhd(19) " "VHDL Signal Declaration warning at Registers.vhd(19): used explicit default value for signal \"reg5\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg6 Registers.vhd(20) " "VHDL Signal Declaration warning at Registers.vhd(20): used explicit default value for signal \"reg6\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg7 Registers.vhd(21) " "VHDL Signal Declaration warning at Registers.vhd(21): used explicit default value for signal \"reg7\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg8 Registers.vhd(22) " "VHDL Signal Declaration warning at Registers.vhd(22): used explicit default value for signal \"reg8\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635109 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg9 Registers.vhd(23) " "VHDL Signal Declaration warning at Registers.vhd(23): used explicit default value for signal \"reg9\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg10 Registers.vhd(24) " "VHDL Signal Declaration warning at Registers.vhd(24): used explicit default value for signal \"reg10\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg11 Registers.vhd(25) " "VHDL Signal Declaration warning at Registers.vhd(25): used explicit default value for signal \"reg11\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg12 Registers.vhd(26) " "VHDL Signal Declaration warning at Registers.vhd(26): used explicit default value for signal \"reg12\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg13 Registers.vhd(27) " "VHDL Signal Declaration warning at Registers.vhd(27): used explicit default value for signal \"reg13\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg14 Registers.vhd(28) " "VHDL Signal Declaration warning at Registers.vhd(28): used explicit default value for signal \"reg14\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg15 Registers.vhd(29) " "VHDL Signal Declaration warning at Registers.vhd(29): used explicit default value for signal \"reg15\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg16 Registers.vhd(30) " "VHDL Signal Declaration warning at Registers.vhd(30): used explicit default value for signal \"reg16\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg17 Registers.vhd(31) " "VHDL Signal Declaration warning at Registers.vhd(31): used explicit default value for signal \"reg17\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635110 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg18 Registers.vhd(32) " "VHDL Signal Declaration warning at Registers.vhd(32): used explicit default value for signal \"reg18\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg19 Registers.vhd(33) " "VHDL Signal Declaration warning at Registers.vhd(33): used explicit default value for signal \"reg19\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg20 Registers.vhd(34) " "VHDL Signal Declaration warning at Registers.vhd(34): used explicit default value for signal \"reg20\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg21 Registers.vhd(35) " "VHDL Signal Declaration warning at Registers.vhd(35): used explicit default value for signal \"reg21\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg22 Registers.vhd(36) " "VHDL Signal Declaration warning at Registers.vhd(36): used explicit default value for signal \"reg22\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg23 Registers.vhd(37) " "VHDL Signal Declaration warning at Registers.vhd(37): used explicit default value for signal \"reg23\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg24 Registers.vhd(38) " "VHDL Signal Declaration warning at Registers.vhd(38): used explicit default value for signal \"reg24\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg25 Registers.vhd(39) " "VHDL Signal Declaration warning at Registers.vhd(39): used explicit default value for signal \"reg25\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg26 Registers.vhd(40) " "VHDL Signal Declaration warning at Registers.vhd(40): used explicit default value for signal \"reg26\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg27 Registers.vhd(41) " "VHDL Signal Declaration warning at Registers.vhd(41): used explicit default value for signal \"reg27\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635111 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg28 Registers.vhd(42) " "VHDL Signal Declaration warning at Registers.vhd(42): used explicit default value for signal \"reg28\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635112 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg29 Registers.vhd(43) " "VHDL Signal Declaration warning at Registers.vhd(43): used explicit default value for signal \"reg29\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635112 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg30 Registers.vhd(44) " "VHDL Signal Declaration warning at Registers.vhd(44): used explicit default value for signal \"reg30\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635112 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg31 Registers.vhd(45) " "VHDL Signal Declaration warning at Registers.vhd(45): used explicit default value for signal \"reg31\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402396635112 "|Main|Registers:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operator Operator:O1 " "Elaborating entity \"Operator\" for hierarchy \"Operator:O1\"" {  } { { "Main.vhd" "O1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomizer Operator:O1\|randomizer:R1 " "Elaborating entity \"randomizer\" for hierarchy \"Operator:O1\|randomizer:R1\"" {  } { { "../Operator Module/Operator.vhd" "R1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:C1 " "Elaborating entity \"Cache\" for hierarchy \"Cache:C1\"" {  } { { "Main.vhd" "C1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635138 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P_sel_out cache.vhd(10) " "VHDL Signal Declaration warning at cache.vhd(10): used implicit default value for signal \"P_sel_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1402396635140 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache0 cache.vhd(30) " "Verilog HDL or VHDL warning at cache.vhd(30): object \"cache0\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635140 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache1 cache.vhd(31) " "Verilog HDL or VHDL warning at cache.vhd(31): object \"cache1\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache2 cache.vhd(32) " "Verilog HDL or VHDL warning at cache.vhd(32): object \"cache2\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache3 cache.vhd(33) " "Verilog HDL or VHDL warning at cache.vhd(33): object \"cache3\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache4 cache.vhd(35) " "Verilog HDL or VHDL warning at cache.vhd(35): object \"cache4\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache5 cache.vhd(36) " "Verilog HDL or VHDL warning at cache.vhd(36): object \"cache5\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache6 cache.vhd(37) " "Verilog HDL or VHDL warning at cache.vhd(37): object \"cache6\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache7 cache.vhd(38) " "Verilog HDL or VHDL warning at cache.vhd(38): object \"cache7\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache8 cache.vhd(40) " "Verilog HDL or VHDL warning at cache.vhd(40): object \"cache8\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache9 cache.vhd(41) " "Verilog HDL or VHDL warning at cache.vhd(41): object \"cache9\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache10 cache.vhd(42) " "Verilog HDL or VHDL warning at cache.vhd(42): object \"cache10\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache11 cache.vhd(43) " "Verilog HDL or VHDL warning at cache.vhd(43): object \"cache11\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635141 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache12 cache.vhd(45) " "Verilog HDL or VHDL warning at cache.vhd(45): object \"cache12\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635142 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache13 cache.vhd(46) " "Verilog HDL or VHDL warning at cache.vhd(46): object \"cache13\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635142 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache14 cache.vhd(47) " "Verilog HDL or VHDL warning at cache.vhd(47): object \"cache14\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635142 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache15 cache.vhd(48) " "Verilog HDL or VHDL warning at cache.vhd(48): object \"cache15\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402396635142 "|Main|Cache:C1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Registers:R1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Registers:R1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Main.rom0_Registers_85ae553e.hdl.mif " "Parameter INIT_FILE set to db/Main.rom0_Registers_85ae553e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1402396635633 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1402396635633 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1402396635633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Registers:R1\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"Registers:R1\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Registers:R1\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"Registers:R1\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Main.rom0_Registers_85ae553e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Main.rom0_Registers_85ae553e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402396635707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402396635707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_or61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_or61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_or61 " "Found entity 1: altsyncram_or61" {  } { { "db/altsyncram_or61.tdf" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/db/altsyncram_or61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402396635812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402396635812 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1402396636250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1402396636612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1402396637310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402396637310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Miss_Ratio\[0\] " "No output dependent on input pin \"Miss_Ratio\[0\]\"" {  } { { "Main.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402396637431 "|Main|Miss_Ratio[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1402396637431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1402396637431 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1402396637431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1402396637431 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1402396637431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1402396637431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1402396637476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 07:37:17 2014 " "Processing ended: Tue Jun 10 07:37:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1402396637476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1402396637476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1402396637476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1402396637476 ""}
