
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.42

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.08    0.60    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.60    0.00    1.32 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.07    0.00    0.00    0.20 v load (in)
                                         load (net)
                  0.00    0.00    0.20 v _54_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.06    0.26 ^ _54_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _22_ (net)
                  0.08    0.00    0.26 ^ _59_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.00    0.07    0.05    0.31 v _59_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06_ (net)
                  0.07    0.00    0.31 v counter_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.08    0.60    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.60    0.00    1.32 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.06    9.94   library recovery time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  8.63   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.15    0.47    0.47 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         count[0] (net)
                  0.15    0.00    0.47 ^ _66_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.27    0.32    0.78 ^ _66_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _32_ (net)
                  0.27    0.00    0.78 ^ _45_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    1.02 ^ _45_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _15_ (net)
                  0.09    0.00    1.02 ^ _46_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    1.26 v _46_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _16_ (net)
                  0.07    0.00    1.26 v _47_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    1.47 v _47_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04_ (net)
                  0.07    0.00    1.47 v counter_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     8    0.08    0.60    1.12    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.60    0.00    1.32 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.06    9.94   library recovery time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  8.63   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.15    0.47    0.47 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         count[0] (net)
                  0.15    0.00    0.47 ^ _66_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.27    0.32    0.78 ^ _66_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _32_ (net)
                  0.27    0.00    0.78 ^ _45_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    1.02 ^ _45_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _15_ (net)
                  0.09    0.00    1.02 ^ _46_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    1.26 v _46_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _16_ (net)
                  0.07    0.00    1.26 v _47_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    1.47 v _47_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04_ (net)
                  0.07    0.00    1.47 v counter_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-03   1.10e-04   4.79e-09   1.17e-03  62.0%
Combinational          5.77e-04   1.44e-04   7.72e-09   7.21e-04  38.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.64e-03   2.54e-04   1.25e-08   1.89e-03 100.0%
                          86.6%      13.4%       0.0%
