# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/ps2_keyboard.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/ALU.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/KeyboardLUT.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/top.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/encode8_3.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/seg.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/counter.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/led.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/shifter.v /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/csrc/main.cpp /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/build/auto_bind.cpp /home/wzm/YSYX/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/wzm/YSYX/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/build/top"
T      3638 10247364  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop.cpp"
T      3193 10247363  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop.h"
T      2575 10247372  1695369152   150021634  1695369152   150021634 "./build/obj_dir/Vtop.mk"
T       738 10247361  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop__Syms.cpp"
T       921 10247362  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop__Syms.h"
T      2323 10247365  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop___024root.h"
T      1399 10247369  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 10247367  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     11150 10247370  1695369152   150021634  1695369152   150021634 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     14982 10247368  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 10247366  1695369152   146021198  1695369152   146021198 "./build/obj_dir/Vtop___024root__Slow.cpp"
T      1448 10254437  1695369152   150021634  1695369152   150021634 "./build/obj_dir/Vtop__ver.d"
T         0        0  1695369152   150021634  1695369152   150021634 "./build/obj_dir/Vtop__verFiles.dat"
T      1621 10247371  1695369152   150021634  1695369152   150021634 "./build/obj_dir/Vtop_classes.mk"
S      1586 10247345  1695266382   999068414  1695000823   234751000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/ALU.v"
S      3506 10254332  1695350957   291018686  1695350957   291018686 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/KeyboardLUT.v"
S       683 10254433  1695369132   835870693  1695369132   835870693 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/counter.v"
S       253 10247344  1695266382   999068414  1694767442   472791000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/encode8_3.v"
S       113 10247341  1695266382   999068414  1695217702   931023000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/led.v"
S      1472 10247343  1695365643   116302532  1695365643   116302532 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/ps2_keyboard.v"
S      1423 10247342  1695368583   950243868  1695368583   950243868 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/seg.v"
S       428 10247339  1695266382   999068414  1695217574   982165000 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/shifter.v"
S      2309 10247340  1695369143   933117363  1695369143   933117363 "/home/wzm/YSYX/ysyx-workbench/预学习/digital-circuit-experiment/work/work7/vsrc/top.v"
S  20938328  1584498  1693899502   634006781  1693899502   634006781 "/usr/local/bin/verilator_bin"
S      3275  1595320  1693899502   750023817  1693899502   750023817 "/usr/local/share/verilator/include/verilated_std.sv"
