   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"PORT.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../source/PORT.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB108:
  28              		.file 2 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos
   1:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
   9:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    All rights reserved.
  10:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    *
  21:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  34:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  35:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
  40:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  41:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  44:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  46:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  extern "C" {
  48:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
  49:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  50:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
  51:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  54:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  57:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  60:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
  63:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  64:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  65:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
  69:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
  71:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
  72:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  73:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  79:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  81:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  82:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  87:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  92:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
  97:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __packed
 113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #else
 118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
 124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #else
 201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #endif
 204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #else
 205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
 216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  extern "C" {
 227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #endif
 255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
 265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #else
 268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
 270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   Core Register contain:
 285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Register
 286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
 297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } APSR_Type;
 323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef union
 417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   struct
 419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } SCB_Type;
 509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 631:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 634:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 637:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 640:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 643:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 646:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 649:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 652:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 655:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 659:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 662:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 665:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 669:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 672:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 675:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 679:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 682:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 685:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 688:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 691:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 693:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 694:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 695:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 699:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 700:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 701:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 702:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 704:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 705:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 706:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 711:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 715:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 719:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 722:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 725:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 728:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 731:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 733:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 734:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 735:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 739:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 740:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 741:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 742:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 744:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 745:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 746:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 752:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 756:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 759:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 762:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 765:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 769:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 773:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 777:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 780:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 783:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 785:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 786:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 787:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 791:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 792:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 793:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 794:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 796:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 797:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 798:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  union
 799:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   {
 800:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } ITM_Type;
 831:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 832:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 836:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 840:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 843:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 846:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 849:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 852:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 855:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 858:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 861:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 864:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 868:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 872:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 876:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 880:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 883:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 886:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 888:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 889:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 890:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
 894:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 895:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 896:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
 897:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
 899:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
 900:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
 901:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } DWT_Type;
 925:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 926:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 930:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 933:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 936:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 939:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 942:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 945:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 948:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 951:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 954:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 957:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 960:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 963:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 966:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 969:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 972:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 975:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 978:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 981:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 985:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 989:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 993:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
 997:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1001:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1005:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1009:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1012:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1015:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1018:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1021:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1024:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1027:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1030:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1033:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1035:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1036:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1037:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1041:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1042:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1043:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1044:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1046:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1047:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1048:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } TPI_Type;
1073:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1074:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1078:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1082:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1086:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1089:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1092:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1095:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1099:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } MPU_Type;
1216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } FPU_Type;
1306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** typedef struct
1405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
1512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
1520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** #endif
1560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*@} */
1562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** */
1576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   @{
1585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
1608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
1617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
1619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** 
1621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** /**
1622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****  */
1626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** {
  29              		.loc 2 1627 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  43              		.loc 2 1628 97
  44 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  45 000c 03F01F02 		and	r2, r3, #31
  46              		.loc 2 1628 7
  47 0010 0749     		ldr	r1, .L2
  48              		.loc 2 1628 16
  49 0012 97F90730 		ldrsb	r3, [r7, #7]
  50              		.loc 2 1628 41
  51 0016 5B09     		lsrs	r3, r3, #5
  52              		.loc 2 1628 67
  53 0018 0120     		movs	r0, #1
  54 001a 00FA02F2 		lsl	r2, r0, r2
  55              		.loc 2 1628 50
  56 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos Dani FTM/FTM_IC/CMSIS/core_cm4.h **** }
  57              		.loc 2 1629 1
  58 0022 00BF     		nop
  59 0024 0C37     		adds	r7, r7, #12
  60              		.cfi_def_cfa_offset 4
  61 0026 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0028 5DF8047B 		ldr	r7, [sp], #4
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 002c 7047     		bx	lr
  68              	.L3:
  69 002e 00BF     		.align	2
  70              	.L2:
  71 0030 00E100E0 		.word	-536813312
  72              		.cfi_endproc
  73              	.LFE108:
  75              		.section	.text.PORT_Init,"ax",%progbits
  76              		.align	1
  77              		.global	PORT_Init
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	PORT_Init:
  83              	.LFB123:
   1:../source/PORT.c **** 
   2:../source/PORT.c **** #include "PORT.h"
   3:../source/PORT.c **** 
   4:../source/PORT.c **** 
   5:../source/PORT.c **** void PORT_Init (void)
   6:../source/PORT.c **** {
  84              		.loc 1 6 1
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88 0000 80B5     		push	{r7, lr}
  89              		.cfi_def_cfa_offset 8
  90              		.cfi_offset 7, -8
  91              		.cfi_offset 14, -4
  92 0002 00AF     		add	r7, sp, #0
  93              		.cfi_def_cfa_register 7
   7:../source/PORT.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTA_MASK;
  94              		.loc 1 7 5
  95 0004 284B     		ldr	r3, .L5
  96 0006 03F58053 		add	r3, r3, #4096
  97 000a 9B6B     		ldr	r3, [r3, #56]
  98 000c 264A     		ldr	r2, .L5
  99              		.loc 1 7 13
 100 000e 43F40073 		orr	r3, r3, #512
 101 0012 02F58052 		add	r2, r2, #4096
 102 0016 9363     		str	r3, [r2, #56]
   8:../source/PORT.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTB_MASK;
 103              		.loc 1 8 5
 104 0018 234B     		ldr	r3, .L5
 105 001a 03F58053 		add	r3, r3, #4096
 106 001e 9B6B     		ldr	r3, [r3, #56]
 107 0020 214A     		ldr	r2, .L5
 108              		.loc 1 8 13
 109 0022 43F48063 		orr	r3, r3, #1024
 110 0026 02F58052 		add	r2, r2, #4096
 111 002a 9363     		str	r3, [r2, #56]
   9:../source/PORT.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTC_MASK;
 112              		.loc 1 9 5
 113 002c 1E4B     		ldr	r3, .L5
 114 002e 03F58053 		add	r3, r3, #4096
 115 0032 9B6B     		ldr	r3, [r3, #56]
 116 0034 1C4A     		ldr	r2, .L5
 117              		.loc 1 9 13
 118 0036 43F40063 		orr	r3, r3, #2048
 119 003a 02F58052 		add	r2, r2, #4096
 120 003e 9363     		str	r3, [r2, #56]
  10:../source/PORT.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTD_MASK;
 121              		.loc 1 10 5
 122 0040 194B     		ldr	r3, .L5
 123 0042 03F58053 		add	r3, r3, #4096
 124 0046 9B6B     		ldr	r3, [r3, #56]
 125 0048 174A     		ldr	r2, .L5
 126              		.loc 1 10 13
 127 004a 43F48053 		orr	r3, r3, #4096
 128 004e 02F58052 		add	r2, r2, #4096
 129 0052 9363     		str	r3, [r2, #56]
  11:../source/PORT.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTE_MASK;
 130              		.loc 1 11 5
 131 0054 144B     		ldr	r3, .L5
 132 0056 03F58053 		add	r3, r3, #4096
 133 005a 9B6B     		ldr	r3, [r3, #56]
 134 005c 124A     		ldr	r2, .L5
 135              		.loc 1 11 13
 136 005e 43F40053 		orr	r3, r3, #8192
 137 0062 02F58052 		add	r2, r2, #4096
 138 0066 9363     		str	r3, [r2, #56]
  12:../source/PORT.c **** 
  13:../source/PORT.c **** 
  14:../source/PORT.c **** 	PORT_ClearPortFlags (PORTA);
 139              		.loc 1 14 2
 140 0068 1048     		ldr	r0, .L5+4
 141 006a FFF7FEFF 		bl	PORT_ClearPortFlags
  15:../source/PORT.c **** 	PORT_ClearPortFlags (PORTB);
 142              		.loc 1 15 2
 143 006e 1048     		ldr	r0, .L5+8
 144 0070 FFF7FEFF 		bl	PORT_ClearPortFlags
  16:../source/PORT.c **** 	PORT_ClearPortFlags (PORTC);
 145              		.loc 1 16 2
 146 0074 0F48     		ldr	r0, .L5+12
 147 0076 FFF7FEFF 		bl	PORT_ClearPortFlags
  17:../source/PORT.c **** 	PORT_ClearPortFlags (PORTD);
 148              		.loc 1 17 2
 149 007a 0F48     		ldr	r0, .L5+16
 150 007c FFF7FEFF 		bl	PORT_ClearPortFlags
  18:../source/PORT.c **** 	PORT_ClearPortFlags (PORTE);
 151              		.loc 1 18 2
 152 0080 0E48     		ldr	r0, .L5+20
 153 0082 FFF7FEFF 		bl	PORT_ClearPortFlags
  19:../source/PORT.c **** 
  20:../source/PORT.c **** 	NVIC_EnableIRQ(PORTA_IRQn);
 154              		.loc 1 20 2
 155 0086 3B20     		movs	r0, #59
 156 0088 FFF7FEFF 		bl	NVIC_EnableIRQ
  21:../source/PORT.c **** 	NVIC_EnableIRQ(PORTB_IRQn);
 157              		.loc 1 21 2
 158 008c 3C20     		movs	r0, #60
 159 008e FFF7FEFF 		bl	NVIC_EnableIRQ
  22:../source/PORT.c **** 	NVIC_EnableIRQ(PORTC_IRQn);
 160              		.loc 1 22 2
 161 0092 3D20     		movs	r0, #61
 162 0094 FFF7FEFF 		bl	NVIC_EnableIRQ
  23:../source/PORT.c **** 	NVIC_EnableIRQ(PORTD_IRQn);
 163              		.loc 1 23 2
 164 0098 3E20     		movs	r0, #62
 165 009a FFF7FEFF 		bl	NVIC_EnableIRQ
  24:../source/PORT.c **** 	NVIC_EnableIRQ(PORTE_IRQn);
 166              		.loc 1 24 2
 167 009e 3F20     		movs	r0, #63
 168 00a0 FFF7FEFF 		bl	NVIC_EnableIRQ
  25:../source/PORT.c **** 
  26:../source/PORT.c **** 	/*
  27:../source/PORT.c **** 	 * TO DO
  28:../source/PORT.c **** 	 */
  29:../source/PORT.c **** }
 169              		.loc 1 29 1
 170 00a4 00BF     		nop
 171 00a6 80BD     		pop	{r7, pc}
 172              	.L6:
 173              		.align	2
 174              	.L5:
 175 00a8 00700440 		.word	1074032640
 176 00ac 00900440 		.word	1074040832
 177 00b0 00A00440 		.word	1074044928
 178 00b4 00B00440 		.word	1074049024
 179 00b8 00C00440 		.word	1074053120
 180 00bc 00D00440 		.word	1074057216
 181              		.cfi_endproc
 182              	.LFE123:
 184              		.section	.text.PORT_SetPullResistorMode,"ax",%progbits
 185              		.align	1
 186              		.global	PORT_SetPullResistorMode
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	PORT_SetPullResistorMode:
 192              	.LFB124:
  30:../source/PORT.c **** 
  31:../source/PORT.c **** 
  32:../source/PORT.c **** 
  33:../source/PORT.c **** 
  34:../source/PORT.c **** 
  35:../source/PORT.c **** 
  36:../source/PORT.c **** 
  37:../source/PORT.c **** 
  38:../source/PORT.c **** void PORT_SetPullResistorMode (PORT_t port, PORTBit_t bit, bool mode)
  39:../source/PORT.c **** {
 193              		.loc 1 39 1
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 16
 196              		@ frame_needed = 1, uses_anonymous_args = 0
 197              		@ link register save eliminated.
 198 0000 80B4     		push	{r7}
 199              		.cfi_def_cfa_offset 4
 200              		.cfi_offset 7, -4
 201 0002 85B0     		sub	sp, sp, #20
 202              		.cfi_def_cfa_offset 24
 203 0004 00AF     		add	r7, sp, #0
 204              		.cfi_def_cfa_register 7
 205 0006 F860     		str	r0, [r7, #12]
 206 0008 B960     		str	r1, [r7, #8]
 207 000a 1346     		mov	r3, r2
 208 000c FB71     		strb	r3, [r7, #7]
  40:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_PE_MASK;
 209              		.loc 1 40 11
 210 000e FB68     		ldr	r3, [r7, #12]
 211 0010 BA68     		ldr	r2, [r7, #8]
 212 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 213              		.loc 1 40 17
 214 0016 23F00201 		bic	r1, r3, #2
 215 001a FB68     		ldr	r3, [r7, #12]
 216 001c BA68     		ldr	r2, [r7, #8]
 217 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  41:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_PE(mode);
 218              		.loc 1 41 11
 219 0022 FB68     		ldr	r3, [r7, #12]
 220 0024 BA68     		ldr	r2, [r7, #8]
 221 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 222              		.loc 1 41 20
 223 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 224 002c 5B00     		lsls	r3, r3, #1
 225 002e 03F00203 		and	r3, r3, #2
 226              		.loc 1 41 17
 227 0032 42EA0301 		orr	r1, r2, r3
 228 0036 FB68     		ldr	r3, [r7, #12]
 229 0038 BA68     		ldr	r2, [r7, #8]
 230 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  42:../source/PORT.c **** }
 231              		.loc 1 42 1
 232 003e 00BF     		nop
 233 0040 1437     		adds	r7, r7, #20
 234              		.cfi_def_cfa_offset 4
 235 0042 BD46     		mov	sp, r7
 236              		.cfi_def_cfa_register 13
 237              		@ sp needed
 238 0044 5DF8047B 		ldr	r7, [sp], #4
 239              		.cfi_restore 7
 240              		.cfi_def_cfa_offset 0
 241 0048 7047     		bx	lr
 242              		.cfi_endproc
 243              	.LFE124:
 245              		.section	.text.PORT_SetPullUpMode,"ax",%progbits
 246              		.align	1
 247              		.global	PORT_SetPullUpMode
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	PORT_SetPullUpMode:
 253              	.LFB125:
  43:../source/PORT.c **** 
  44:../source/PORT.c **** void PORT_SetPullUpMode (PORT_t port, PORTBit_t bit, bool mode)
  45:../source/PORT.c **** {
 254              		.loc 1 45 1
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 16
 257              		@ frame_needed = 1, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 259 0000 80B4     		push	{r7}
 260              		.cfi_def_cfa_offset 4
 261              		.cfi_offset 7, -4
 262 0002 85B0     		sub	sp, sp, #20
 263              		.cfi_def_cfa_offset 24
 264 0004 00AF     		add	r7, sp, #0
 265              		.cfi_def_cfa_register 7
 266 0006 F860     		str	r0, [r7, #12]
 267 0008 B960     		str	r1, [r7, #8]
 268 000a 1346     		mov	r3, r2
 269 000c FB71     		strb	r3, [r7, #7]
  46:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_PS_MASK;
 270              		.loc 1 46 11
 271 000e FB68     		ldr	r3, [r7, #12]
 272 0010 BA68     		ldr	r2, [r7, #8]
 273 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 274              		.loc 1 46 17
 275 0016 23F00101 		bic	r1, r3, #1
 276 001a FB68     		ldr	r3, [r7, #12]
 277 001c BA68     		ldr	r2, [r7, #8]
 278 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  47:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_PS(mode);
 279              		.loc 1 47 11
 280 0022 FB68     		ldr	r3, [r7, #12]
 281 0024 BA68     		ldr	r2, [r7, #8]
 282 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 283              		.loc 1 47 20
 284 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 285              		.loc 1 47 17
 286 002c 42EA0301 		orr	r1, r2, r3
 287 0030 FB68     		ldr	r3, [r7, #12]
 288 0032 BA68     		ldr	r2, [r7, #8]
 289 0034 43F82210 		str	r1, [r3, r2, lsl #2]
  48:../source/PORT.c **** }
 290              		.loc 1 48 1
 291 0038 00BF     		nop
 292 003a 1437     		adds	r7, r7, #20
 293              		.cfi_def_cfa_offset 4
 294 003c BD46     		mov	sp, r7
 295              		.cfi_def_cfa_register 13
 296              		@ sp needed
 297 003e 5DF8047B 		ldr	r7, [sp], #4
 298              		.cfi_restore 7
 299              		.cfi_def_cfa_offset 0
 300 0042 7047     		bx	lr
 301              		.cfi_endproc
 302              	.LFE125:
 304              		.section	.text.PORT_SetOpenDrainMode,"ax",%progbits
 305              		.align	1
 306              		.global	PORT_SetOpenDrainMode
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 311              	PORT_SetOpenDrainMode:
 312              	.LFB126:
  49:../source/PORT.c **** 
  50:../source/PORT.c **** void PORT_SetOpenDrainMode (PORT_t port, PORTBit_t bit, bool mode)
  51:../source/PORT.c **** {
 313              		.loc 1 51 1
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 16
 316              		@ frame_needed = 1, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 318 0000 80B4     		push	{r7}
 319              		.cfi_def_cfa_offset 4
 320              		.cfi_offset 7, -4
 321 0002 85B0     		sub	sp, sp, #20
 322              		.cfi_def_cfa_offset 24
 323 0004 00AF     		add	r7, sp, #0
 324              		.cfi_def_cfa_register 7
 325 0006 F860     		str	r0, [r7, #12]
 326 0008 B960     		str	r1, [r7, #8]
 327 000a 1346     		mov	r3, r2
 328 000c FB71     		strb	r3, [r7, #7]
  52:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_ODE_MASK;
 329              		.loc 1 52 11
 330 000e FB68     		ldr	r3, [r7, #12]
 331 0010 BA68     		ldr	r2, [r7, #8]
 332 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 333              		.loc 1 52 17
 334 0016 23F02001 		bic	r1, r3, #32
 335 001a FB68     		ldr	r3, [r7, #12]
 336 001c BA68     		ldr	r2, [r7, #8]
 337 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  53:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_ODE(mode);
 338              		.loc 1 53 11
 339 0022 FB68     		ldr	r3, [r7, #12]
 340 0024 BA68     		ldr	r2, [r7, #8]
 341 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 342              		.loc 1 53 20
 343 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 344 002c 5B01     		lsls	r3, r3, #5
 345 002e 03F02003 		and	r3, r3, #32
 346              		.loc 1 53 17
 347 0032 42EA0301 		orr	r1, r2, r3
 348 0036 FB68     		ldr	r3, [r7, #12]
 349 0038 BA68     		ldr	r2, [r7, #8]
 350 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  54:../source/PORT.c **** }
 351              		.loc 1 54 1
 352 003e 00BF     		nop
 353 0040 1437     		adds	r7, r7, #20
 354              		.cfi_def_cfa_offset 4
 355 0042 BD46     		mov	sp, r7
 356              		.cfi_def_cfa_register 13
 357              		@ sp needed
 358 0044 5DF8047B 		ldr	r7, [sp], #4
 359              		.cfi_restore 7
 360              		.cfi_def_cfa_offset 0
 361 0048 7047     		bx	lr
 362              		.cfi_endproc
 363              	.LFE126:
 365              		.section	.text.PORT_SetPassiveFilterMode,"ax",%progbits
 366              		.align	1
 367              		.global	PORT_SetPassiveFilterMode
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	PORT_SetPassiveFilterMode:
 373              	.LFB127:
  55:../source/PORT.c **** 
  56:../source/PORT.c **** void PORT_SetPassiveFilterMode (PORT_t port, PORTBit_t bit, bool mode)
  57:../source/PORT.c **** {
 374              		.loc 1 57 1
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 16
 377              		@ frame_needed = 1, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 379 0000 80B4     		push	{r7}
 380              		.cfi_def_cfa_offset 4
 381              		.cfi_offset 7, -4
 382 0002 85B0     		sub	sp, sp, #20
 383              		.cfi_def_cfa_offset 24
 384 0004 00AF     		add	r7, sp, #0
 385              		.cfi_def_cfa_register 7
 386 0006 F860     		str	r0, [r7, #12]
 387 0008 B960     		str	r1, [r7, #8]
 388 000a 1346     		mov	r3, r2
 389 000c FB71     		strb	r3, [r7, #7]
  58:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_PFE_MASK;
 390              		.loc 1 58 11
 391 000e FB68     		ldr	r3, [r7, #12]
 392 0010 BA68     		ldr	r2, [r7, #8]
 393 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 394              		.loc 1 58 17
 395 0016 23F01001 		bic	r1, r3, #16
 396 001a FB68     		ldr	r3, [r7, #12]
 397 001c BA68     		ldr	r2, [r7, #8]
 398 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  59:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_PFE(mode);
 399              		.loc 1 59 11
 400 0022 FB68     		ldr	r3, [r7, #12]
 401 0024 BA68     		ldr	r2, [r7, #8]
 402 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 403              		.loc 1 59 20
 404 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 405 002c 1B01     		lsls	r3, r3, #4
 406 002e 03F01003 		and	r3, r3, #16
 407              		.loc 1 59 17
 408 0032 42EA0301 		orr	r1, r2, r3
 409 0036 FB68     		ldr	r3, [r7, #12]
 410 0038 BA68     		ldr	r2, [r7, #8]
 411 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  60:../source/PORT.c **** }
 412              		.loc 1 60 1
 413 003e 00BF     		nop
 414 0040 1437     		adds	r7, r7, #20
 415              		.cfi_def_cfa_offset 4
 416 0042 BD46     		mov	sp, r7
 417              		.cfi_def_cfa_register 13
 418              		@ sp needed
 419 0044 5DF8047B 		ldr	r7, [sp], #4
 420              		.cfi_restore 7
 421              		.cfi_def_cfa_offset 0
 422 0048 7047     		bx	lr
 423              		.cfi_endproc
 424              	.LFE127:
 426              		.section	.text.PORT_SetSlowSlewRateMode,"ax",%progbits
 427              		.align	1
 428              		.global	PORT_SetSlowSlewRateMode
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	PORT_SetSlowSlewRateMode:
 434              	.LFB128:
  61:../source/PORT.c **** 
  62:../source/PORT.c **** void PORT_SetSlowSlewRateMode (PORT_t port, PORTBit_t bit, bool mode)
  63:../source/PORT.c **** {
 435              		.loc 1 63 1
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 16
 438              		@ frame_needed = 1, uses_anonymous_args = 0
 439              		@ link register save eliminated.
 440 0000 80B4     		push	{r7}
 441              		.cfi_def_cfa_offset 4
 442              		.cfi_offset 7, -4
 443 0002 85B0     		sub	sp, sp, #20
 444              		.cfi_def_cfa_offset 24
 445 0004 00AF     		add	r7, sp, #0
 446              		.cfi_def_cfa_register 7
 447 0006 F860     		str	r0, [r7, #12]
 448 0008 B960     		str	r1, [r7, #8]
 449 000a 1346     		mov	r3, r2
 450 000c FB71     		strb	r3, [r7, #7]
  64:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_SRE_MASK;
 451              		.loc 1 64 11
 452 000e FB68     		ldr	r3, [r7, #12]
 453 0010 BA68     		ldr	r2, [r7, #8]
 454 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 455              		.loc 1 64 17
 456 0016 23F00401 		bic	r1, r3, #4
 457 001a FB68     		ldr	r3, [r7, #12]
 458 001c BA68     		ldr	r2, [r7, #8]
 459 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  65:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_SRE(mode);
 460              		.loc 1 65 11
 461 0022 FB68     		ldr	r3, [r7, #12]
 462 0024 BA68     		ldr	r2, [r7, #8]
 463 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 464              		.loc 1 65 20
 465 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 466 002c 9B00     		lsls	r3, r3, #2
 467 002e 03F00403 		and	r3, r3, #4
 468              		.loc 1 65 17
 469 0032 42EA0301 		orr	r1, r2, r3
 470 0036 FB68     		ldr	r3, [r7, #12]
 471 0038 BA68     		ldr	r2, [r7, #8]
 472 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  66:../source/PORT.c **** }
 473              		.loc 1 66 1
 474 003e 00BF     		nop
 475 0040 1437     		adds	r7, r7, #20
 476              		.cfi_def_cfa_offset 4
 477 0042 BD46     		mov	sp, r7
 478              		.cfi_def_cfa_register 13
 479              		@ sp needed
 480 0044 5DF8047B 		ldr	r7, [sp], #4
 481              		.cfi_restore 7
 482              		.cfi_def_cfa_offset 0
 483 0048 7047     		bx	lr
 484              		.cfi_endproc
 485              	.LFE128:
 487              		.section	.text.PORT_SetHighDriveStrengthMode,"ax",%progbits
 488              		.align	1
 489              		.global	PORT_SetHighDriveStrengthMode
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	PORT_SetHighDriveStrengthMode:
 495              	.LFB129:
  67:../source/PORT.c **** 
  68:../source/PORT.c **** void PORT_SetHighDriveStrengthMode (PORT_t port, PORTBit_t bit, bool mode)
  69:../source/PORT.c **** {
 496              		.loc 1 69 1
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 16
 499              		@ frame_needed = 1, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 501 0000 80B4     		push	{r7}
 502              		.cfi_def_cfa_offset 4
 503              		.cfi_offset 7, -4
 504 0002 85B0     		sub	sp, sp, #20
 505              		.cfi_def_cfa_offset 24
 506 0004 00AF     		add	r7, sp, #0
 507              		.cfi_def_cfa_register 7
 508 0006 F860     		str	r0, [r7, #12]
 509 0008 B960     		str	r1, [r7, #8]
 510 000a 1346     		mov	r3, r2
 511 000c FB71     		strb	r3, [r7, #7]
  70:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_DSE_MASK;
 512              		.loc 1 70 11
 513 000e FB68     		ldr	r3, [r7, #12]
 514 0010 BA68     		ldr	r2, [r7, #8]
 515 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 516              		.loc 1 70 17
 517 0016 23F04001 		bic	r1, r3, #64
 518 001a FB68     		ldr	r3, [r7, #12]
 519 001c BA68     		ldr	r2, [r7, #8]
 520 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  71:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_DSE(mode);
 521              		.loc 1 71 11
 522 0022 FB68     		ldr	r3, [r7, #12]
 523 0024 BA68     		ldr	r2, [r7, #8]
 524 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 525              		.loc 1 71 20
 526 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 527 002c 9B01     		lsls	r3, r3, #6
 528 002e 03F04003 		and	r3, r3, #64
 529              		.loc 1 71 17
 530 0032 42EA0301 		orr	r1, r2, r3
 531 0036 FB68     		ldr	r3, [r7, #12]
 532 0038 BA68     		ldr	r2, [r7, #8]
 533 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  72:../source/PORT.c **** }
 534              		.loc 1 72 1
 535 003e 00BF     		nop
 536 0040 1437     		adds	r7, r7, #20
 537              		.cfi_def_cfa_offset 4
 538 0042 BD46     		mov	sp, r7
 539              		.cfi_def_cfa_register 13
 540              		@ sp needed
 541 0044 5DF8047B 		ldr	r7, [sp], #4
 542              		.cfi_restore 7
 543              		.cfi_def_cfa_offset 0
 544 0048 7047     		bx	lr
 545              		.cfi_endproc
 546              	.LFE129:
 548              		.section	.text.PORT_SetMuxMode,"ax",%progbits
 549              		.align	1
 550              		.global	PORT_SetMuxMode
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	PORT_SetMuxMode:
 556              	.LFB130:
  73:../source/PORT.c **** 
  74:../source/PORT.c **** void PORT_SetMuxMode (PORT_t port, PORTBit_t bit, PORTMux_t mux)
  75:../source/PORT.c **** {
 557              		.loc 1 75 1
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 16
 560              		@ frame_needed = 1, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 562 0000 80B4     		push	{r7}
 563              		.cfi_def_cfa_offset 4
 564              		.cfi_offset 7, -4
 565 0002 85B0     		sub	sp, sp, #20
 566              		.cfi_def_cfa_offset 24
 567 0004 00AF     		add	r7, sp, #0
 568              		.cfi_def_cfa_register 7
 569 0006 F860     		str	r0, [r7, #12]
 570 0008 B960     		str	r1, [r7, #8]
 571 000a 1346     		mov	r3, r2
 572 000c FB71     		strb	r3, [r7, #7]
  76:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_MUX_MASK;
 573              		.loc 1 76 11
 574 000e FB68     		ldr	r3, [r7, #12]
 575 0010 BA68     		ldr	r2, [r7, #8]
 576 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 577              		.loc 1 76 17
 578 0016 23F4E061 		bic	r1, r3, #1792
 579 001a FB68     		ldr	r3, [r7, #12]
 580 001c BA68     		ldr	r2, [r7, #8]
 581 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  77:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_MUX(mux);
 582              		.loc 1 77 11
 583 0022 FB68     		ldr	r3, [r7, #12]
 584 0024 BA68     		ldr	r2, [r7, #8]
 585 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 586              		.loc 1 77 20
 587 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 588 002c 1B02     		lsls	r3, r3, #8
 589 002e 03F4E063 		and	r3, r3, #1792
 590              		.loc 1 77 17
 591 0032 42EA0301 		orr	r1, r2, r3
 592 0036 FB68     		ldr	r3, [r7, #12]
 593 0038 BA68     		ldr	r2, [r7, #8]
 594 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  78:../source/PORT.c **** }
 595              		.loc 1 78 1
 596 003e 00BF     		nop
 597 0040 1437     		adds	r7, r7, #20
 598              		.cfi_def_cfa_offset 4
 599 0042 BD46     		mov	sp, r7
 600              		.cfi_def_cfa_register 13
 601              		@ sp needed
 602 0044 5DF8047B 		ldr	r7, [sp], #4
 603              		.cfi_restore 7
 604              		.cfi_def_cfa_offset 0
 605 0048 7047     		bx	lr
 606              		.cfi_endproc
 607              	.LFE130:
 609              		.section	.text.PORT_SetInterruptMode,"ax",%progbits
 610              		.align	1
 611              		.global	PORT_SetInterruptMode
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 616              	PORT_SetInterruptMode:
 617              	.LFB131:
  79:../source/PORT.c **** 
  80:../source/PORT.c **** void PORT_SetInterruptMode (PORT_t port, PORTBit_t bit, PORTEvent_t event)
  81:../source/PORT.c **** {
 618              		.loc 1 81 1
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 16
 621              		@ frame_needed = 1, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 623 0000 80B4     		push	{r7}
 624              		.cfi_def_cfa_offset 4
 625              		.cfi_offset 7, -4
 626 0002 85B0     		sub	sp, sp, #20
 627              		.cfi_def_cfa_offset 24
 628 0004 00AF     		add	r7, sp, #0
 629              		.cfi_def_cfa_register 7
 630 0006 F860     		str	r0, [r7, #12]
 631 0008 B960     		str	r1, [r7, #8]
 632 000a 1346     		mov	r3, r2
 633 000c FB71     		strb	r3, [r7, #7]
  82:../source/PORT.c **** 	port->PCR[bit] &= ~PORT_PCR_IRQC_MASK;
 634              		.loc 1 82 11
 635 000e FB68     		ldr	r3, [r7, #12]
 636 0010 BA68     		ldr	r2, [r7, #8]
 637 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 638              		.loc 1 82 17
 639 0016 23F47021 		bic	r1, r3, #983040
 640 001a FB68     		ldr	r3, [r7, #12]
 641 001c BA68     		ldr	r2, [r7, #8]
 642 001e 43F82210 		str	r1, [r3, r2, lsl #2]
  83:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_IRQC(event);
 643              		.loc 1 83 11
 644 0022 FB68     		ldr	r3, [r7, #12]
 645 0024 BA68     		ldr	r2, [r7, #8]
 646 0026 53F82220 		ldr	r2, [r3, r2, lsl #2]
 647              		.loc 1 83 20
 648 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 649 002c 1B04     		lsls	r3, r3, #16
 650 002e 03F47023 		and	r3, r3, #983040
 651              		.loc 1 83 17
 652 0032 42EA0301 		orr	r1, r2, r3
 653 0036 FB68     		ldr	r3, [r7, #12]
 654 0038 BA68     		ldr	r2, [r7, #8]
 655 003a 43F82210 		str	r1, [r3, r2, lsl #2]
  84:../source/PORT.c **** }
 656              		.loc 1 84 1
 657 003e 00BF     		nop
 658 0040 1437     		adds	r7, r7, #20
 659              		.cfi_def_cfa_offset 4
 660 0042 BD46     		mov	sp, r7
 661              		.cfi_def_cfa_register 13
 662              		@ sp needed
 663 0044 5DF8047B 		ldr	r7, [sp], #4
 664              		.cfi_restore 7
 665              		.cfi_def_cfa_offset 0
 666 0048 7047     		bx	lr
 667              		.cfi_endproc
 668              	.LFE131:
 670              		.section	.text.PORT_IsInterruptPending,"ax",%progbits
 671              		.align	1
 672              		.global	PORT_IsInterruptPending
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	PORT_IsInterruptPending:
 678              	.LFB132:
  85:../source/PORT.c **** 
  86:../source/PORT.c **** bool PORT_IsInterruptPending (PORT_t port, PORTBit_t bit)
  87:../source/PORT.c **** {
 679              		.loc 1 87 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              		.cfi_def_cfa_offset 4
 686              		.cfi_offset 7, -4
 687 0002 83B0     		sub	sp, sp, #12
 688              		.cfi_def_cfa_offset 16
 689 0004 00AF     		add	r7, sp, #0
 690              		.cfi_def_cfa_register 7
 691 0006 7860     		str	r0, [r7, #4]
 692 0008 3960     		str	r1, [r7]
  88:../source/PORT.c **** 	return port->PCR[bit] & PORT_PCR_ISF_MASK;
 693              		.loc 1 88 18
 694 000a 7B68     		ldr	r3, [r7, #4]
 695 000c 3A68     		ldr	r2, [r7]
 696 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 697              		.loc 1 88 24
 698 0012 03F08073 		and	r3, r3, #16777216
 699 0016 002B     		cmp	r3, #0
 700 0018 14BF     		ite	ne
 701 001a 0123     		movne	r3, #1
 702 001c 0023     		moveq	r3, #0
 703 001e DBB2     		uxtb	r3, r3
  89:../source/PORT.c **** }
 704              		.loc 1 89 1
 705 0020 1846     		mov	r0, r3
 706 0022 0C37     		adds	r7, r7, #12
 707              		.cfi_def_cfa_offset 4
 708 0024 BD46     		mov	sp, r7
 709              		.cfi_def_cfa_register 13
 710              		@ sp needed
 711 0026 5DF8047B 		ldr	r7, [sp], #4
 712              		.cfi_restore 7
 713              		.cfi_def_cfa_offset 0
 714 002a 7047     		bx	lr
 715              		.cfi_endproc
 716              	.LFE132:
 718              		.section	.text.PORT_ClearInterruptFlag,"ax",%progbits
 719              		.align	1
 720              		.global	PORT_ClearInterruptFlag
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	PORT_ClearInterruptFlag:
 726              	.LFB133:
  90:../source/PORT.c **** 
  91:../source/PORT.c **** void PORT_ClearInterruptFlag (PORT_t port, PORTBit_t bit)
  92:../source/PORT.c **** {
 727              		.loc 1 92 1
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 8
 730              		@ frame_needed = 1, uses_anonymous_args = 0
 731              		@ link register save eliminated.
 732 0000 80B4     		push	{r7}
 733              		.cfi_def_cfa_offset 4
 734              		.cfi_offset 7, -4
 735 0002 83B0     		sub	sp, sp, #12
 736              		.cfi_def_cfa_offset 16
 737 0004 00AF     		add	r7, sp, #0
 738              		.cfi_def_cfa_register 7
 739 0006 7860     		str	r0, [r7, #4]
 740 0008 3960     		str	r1, [r7]
  93:../source/PORT.c **** 	port->PCR[bit] |= PORT_PCR_ISF_MASK;
 741              		.loc 1 93 11
 742 000a 7B68     		ldr	r3, [r7, #4]
 743 000c 3A68     		ldr	r2, [r7]
 744 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 745              		.loc 1 93 17
 746 0012 43F08071 		orr	r1, r3, #16777216
 747 0016 7B68     		ldr	r3, [r7, #4]
 748 0018 3A68     		ldr	r2, [r7]
 749 001a 43F82210 		str	r1, [r3, r2, lsl #2]
  94:../source/PORT.c **** }
 750              		.loc 1 94 1
 751 001e 00BF     		nop
 752 0020 0C37     		adds	r7, r7, #12
 753              		.cfi_def_cfa_offset 4
 754 0022 BD46     		mov	sp, r7
 755              		.cfi_def_cfa_register 13
 756              		@ sp needed
 757 0024 5DF8047B 		ldr	r7, [sp], #4
 758              		.cfi_restore 7
 759              		.cfi_def_cfa_offset 0
 760 0028 7047     		bx	lr
 761              		.cfi_endproc
 762              	.LFE133:
 764              		.section	.text.PORT_Configure,"ax",%progbits
 765              		.align	1
 766              		.global	PORT_Configure
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	PORT_Configure:
 772              	.LFB134:
  95:../source/PORT.c **** 
  96:../source/PORT.c **** void PORT_Configure (PORT_t port, PORTBit_t bit, bool pr, bool pu, bool od, bool pf, bool ssr, bool
  97:../source/PORT.c **** {
 773              		.loc 1 97 1
 774              		.cfi_startproc
 775              		@ args = 24, pretend = 0, frame = 16
 776              		@ frame_needed = 1, uses_anonymous_args = 0
 777              		@ link register save eliminated.
 778 0000 80B4     		push	{r7}
 779              		.cfi_def_cfa_offset 4
 780              		.cfi_offset 7, -4
 781 0002 85B0     		sub	sp, sp, #20
 782              		.cfi_def_cfa_offset 24
 783 0004 00AF     		add	r7, sp, #0
 784              		.cfi_def_cfa_register 7
 785 0006 F860     		str	r0, [r7, #12]
 786 0008 B960     		str	r1, [r7, #8]
 787 000a 1146     		mov	r1, r2
 788 000c 1A46     		mov	r2, r3
 789 000e 0B46     		mov	r3, r1
 790 0010 FB71     		strb	r3, [r7, #7]
 791 0012 1346     		mov	r3, r2
 792 0014 BB71     		strb	r3, [r7, #6]
  98:../source/PORT.c **** 
  99:../source/PORT.c **** 
 100:../source/PORT.c **** 
 101:../source/PORT.c **** 	port->PCR[bit] = PORT_PCR_PE(pr) |
 793              		.loc 1 101 19
 794 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 795 0018 5B00     		lsls	r3, r3, #1
 796 001a 03F00202 		and	r2, r3, #2
 102:../source/PORT.c **** 			         PORT_PCR_PS(pu) |
 797              		.loc 1 102 13
 798 001e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 101:../source/PORT.c **** 			         PORT_PCR_PS(pu) |
 799              		.loc 1 101 35
 800 0020 1A43     		orrs	r2, r2, r3
 103:../source/PORT.c **** 					 PORT_PCR_ODE(od) |
 801              		.loc 1 103 7
 802 0022 3B7E     		ldrb	r3, [r7, #24]	@ zero_extendqisi2
 803 0024 5B01     		lsls	r3, r3, #5
 804 0026 03F02003 		and	r3, r3, #32
 102:../source/PORT.c **** 			         PORT_PCR_PS(pu) |
 805              		.loc 1 102 29
 806 002a 1A43     		orrs	r2, r2, r3
 104:../source/PORT.c **** 					 PORT_PCR_PFE(pf) |
 807              		.loc 1 104 7
 808 002c 3B7F     		ldrb	r3, [r7, #28]	@ zero_extendqisi2
 809 002e 1B01     		lsls	r3, r3, #4
 810 0030 03F01003 		and	r3, r3, #16
 103:../source/PORT.c **** 					 PORT_PCR_ODE(od) |
 811              		.loc 1 103 24
 812 0034 1A43     		orrs	r2, r2, r3
 105:../source/PORT.c **** 					 PORT_PCR_SRE(ssr) |
 813              		.loc 1 105 7
 814 0036 97F82030 		ldrb	r3, [r7, #32]	@ zero_extendqisi2
 815 003a 9B00     		lsls	r3, r3, #2
 816 003c 03F00403 		and	r3, r3, #4
 104:../source/PORT.c **** 					 PORT_PCR_PFE(pf) |
 817              		.loc 1 104 24
 818 0040 1A43     		orrs	r2, r2, r3
 106:../source/PORT.c **** 					 PORT_PCR_DSE(hds) |
 819              		.loc 1 106 7
 820 0042 97F82430 		ldrb	r3, [r7, #36]	@ zero_extendqisi2
 821 0046 9B01     		lsls	r3, r3, #6
 822 0048 03F04003 		and	r3, r3, #64
 105:../source/PORT.c **** 					 PORT_PCR_SRE(ssr) |
 823              		.loc 1 105 25
 824 004c 1A43     		orrs	r2, r2, r3
 107:../source/PORT.c **** 					 PORT_PCR_MUX(mux) |
 825              		.loc 1 107 7
 826 004e 97F82830 		ldrb	r3, [r7, #40]	@ zero_extendqisi2
 827 0052 1B02     		lsls	r3, r3, #8
 828 0054 03F4E063 		and	r3, r3, #1792
 106:../source/PORT.c **** 					 PORT_PCR_DSE(hds) |
 829              		.loc 1 106 25
 830 0058 1A43     		orrs	r2, r2, r3
 108:../source/PORT.c **** 					 PORT_PCR_IRQC(event) |
 831              		.loc 1 108 7
 832 005a 97F82C30 		ldrb	r3, [r7, #44]	@ zero_extendqisi2
 833 005e 1B04     		lsls	r3, r3, #16
 834 0060 03F47023 		and	r3, r3, #983040
 107:../source/PORT.c **** 					 PORT_PCR_MUX(mux) |
 835              		.loc 1 107 25
 836 0064 1343     		orrs	r3, r3, r2
 837              		.loc 1 108 28
 838 0066 43F08071 		orr	r1, r3, #16777216
 101:../source/PORT.c **** 			         PORT_PCR_PS(pu) |
 839              		.loc 1 101 17
 840 006a FB68     		ldr	r3, [r7, #12]
 841 006c BA68     		ldr	r2, [r7, #8]
 842 006e 43F82210 		str	r1, [r3, r2, lsl #2]
 109:../source/PORT.c **** 					 PORT_PCR_ISF_MASK;
 110:../source/PORT.c **** 
 111:../source/PORT.c **** 
 112:../source/PORT.c **** }
 843              		.loc 1 112 1
 844 0072 00BF     		nop
 845 0074 1437     		adds	r7, r7, #20
 846              		.cfi_def_cfa_offset 4
 847 0076 BD46     		mov	sp, r7
 848              		.cfi_def_cfa_register 13
 849              		@ sp needed
 850 0078 5DF8047B 		ldr	r7, [sp], #4
 851              		.cfi_restore 7
 852              		.cfi_def_cfa_offset 0
 853 007c 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE134:
 857              		.section	.text.PORT_Configure2,"ax",%progbits
 858              		.align	1
 859              		.global	PORT_Configure2
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	PORT_Configure2:
 865              	.LFB135:
 113:../source/PORT.c **** 
 114:../source/PORT.c **** 
 115:../source/PORT.c **** // This is a to do function see led.c
 116:../source/PORT.c **** void PORT_Configure2 (PORT_t port, PORTBit_t bit,PCRstr UserPCR)
 117:../source/PORT.c **** {
 866              		.loc 1 117 1
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 16
 869              		@ frame_needed = 1, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 871 0000 80B4     		push	{r7}
 872              		.cfi_def_cfa_offset 4
 873              		.cfi_offset 7, -4
 874 0002 85B0     		sub	sp, sp, #20
 875              		.cfi_def_cfa_offset 24
 876 0004 00AF     		add	r7, sp, #0
 877              		.cfi_def_cfa_register 7
 878 0006 F860     		str	r0, [r7, #12]
 879 0008 B960     		str	r1, [r7, #8]
 880 000a 7A60     		str	r2, [r7, #4]
 118:../source/PORT.c **** 
 119:../source/PORT.c **** 	port->PCR[bit]=UserPCR.PCR ;
 881              		.loc 1 119 24
 882 000c 7968     		ldr	r1, [r7, #4]
 883              		.loc 1 119 16
 884 000e FB68     		ldr	r3, [r7, #12]
 885 0010 BA68     		ldr	r2, [r7, #8]
 886 0012 43F82210 		str	r1, [r3, r2, lsl #2]
 120:../source/PORT.c **** 
 121:../source/PORT.c **** }
 887              		.loc 1 121 1
 888 0016 00BF     		nop
 889 0018 1437     		adds	r7, r7, #20
 890              		.cfi_def_cfa_offset 4
 891 001a BD46     		mov	sp, r7
 892              		.cfi_def_cfa_register 13
 893              		@ sp needed
 894 001c 5DF8047B 		ldr	r7, [sp], #4
 895              		.cfi_restore 7
 896              		.cfi_def_cfa_offset 0
 897 0020 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE135:
 901              		.section	.text.PORT_GetPortFlags,"ax",%progbits
 902              		.align	1
 903              		.global	PORT_GetPortFlags
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 908              	PORT_GetPortFlags:
 909              	.LFB136:
 122:../source/PORT.c **** 
 123:../source/PORT.c **** 
 124:../source/PORT.c **** 
 125:../source/PORT.c **** 
 126:../source/PORT.c **** 
 127:../source/PORT.c **** 
 128:../source/PORT.c **** PORTFlags_t PORT_GetPortFlags (PORT_t port)
 129:../source/PORT.c **** {
 910              		.loc 1 129 1
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 8
 913              		@ frame_needed = 1, uses_anonymous_args = 0
 914              		@ link register save eliminated.
 915 0000 80B4     		push	{r7}
 916              		.cfi_def_cfa_offset 4
 917              		.cfi_offset 7, -4
 918 0002 83B0     		sub	sp, sp, #12
 919              		.cfi_def_cfa_offset 16
 920 0004 00AF     		add	r7, sp, #0
 921              		.cfi_def_cfa_register 7
 922 0006 7860     		str	r0, [r7, #4]
 130:../source/PORT.c **** 	return port->ISFR & PORT_ISFR_ISF_MASK;
 923              		.loc 1 130 20
 924 0008 7B68     		ldr	r3, [r7, #4]
 925 000a D3F8A030 		ldr	r3, [r3, #160]
 131:../source/PORT.c **** }
 926              		.loc 1 131 1
 927 000e 1846     		mov	r0, r3
 928 0010 0C37     		adds	r7, r7, #12
 929              		.cfi_def_cfa_offset 4
 930 0012 BD46     		mov	sp, r7
 931              		.cfi_def_cfa_register 13
 932              		@ sp needed
 933 0014 5DF8047B 		ldr	r7, [sp], #4
 934              		.cfi_restore 7
 935              		.cfi_def_cfa_offset 0
 936 0018 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE136:
 940              		.section	.text.PORT_ClearPortFlags,"ax",%progbits
 941              		.align	1
 942              		.global	PORT_ClearPortFlags
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 947              	PORT_ClearPortFlags:
 948              	.LFB137:
 132:../source/PORT.c **** 
 133:../source/PORT.c **** void PORT_ClearPortFlags (PORT_t port)
 134:../source/PORT.c **** {
 949              		.loc 1 134 1
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 8
 952              		@ frame_needed = 1, uses_anonymous_args = 0
 953              		@ link register save eliminated.
 954 0000 80B4     		push	{r7}
 955              		.cfi_def_cfa_offset 4
 956              		.cfi_offset 7, -4
 957 0002 83B0     		sub	sp, sp, #12
 958              		.cfi_def_cfa_offset 16
 959 0004 00AF     		add	r7, sp, #0
 960              		.cfi_def_cfa_register 7
 961 0006 7860     		str	r0, [r7, #4]
 135:../source/PORT.c **** 	port->ISFR = PORT_ISFR_ISF_MASK;
 962              		.loc 1 135 13
 963 0008 7B68     		ldr	r3, [r7, #4]
 964 000a 4FF0FF32 		mov	r2, #-1
 965 000e C3F8A020 		str	r2, [r3, #160]
 136:../source/PORT.c **** }
 966              		.loc 1 136 1
 967 0012 00BF     		nop
 968 0014 0C37     		adds	r7, r7, #12
 969              		.cfi_def_cfa_offset 4
 970 0016 BD46     		mov	sp, r7
 971              		.cfi_def_cfa_register 13
 972              		@ sp needed
 973 0018 5DF8047B 		ldr	r7, [sp], #4
 974              		.cfi_restore 7
 975              		.cfi_def_cfa_offset 0
 976 001c 7047     		bx	lr
 977              		.cfi_endproc
 978              	.LFE137:
 980              		.text
 981              	.Letext0:
 982              		.file 3 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 983              		.file 4 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/TP3/Ejemplos
 984              		.file 5 "../source/PORT.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 PORT.c
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:26     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:71     .text.NVIC_EnableIRQ:0000000000000030 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:76     .text.PORT_Init:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:82     .text.PORT_Init:0000000000000000 PORT_Init
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:947    .text.PORT_ClearPortFlags:0000000000000000 PORT_ClearPortFlags
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:175    .text.PORT_Init:00000000000000a8 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:185    .text.PORT_SetPullResistorMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:191    .text.PORT_SetPullResistorMode:0000000000000000 PORT_SetPullResistorMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:246    .text.PORT_SetPullUpMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:252    .text.PORT_SetPullUpMode:0000000000000000 PORT_SetPullUpMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:305    .text.PORT_SetOpenDrainMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:311    .text.PORT_SetOpenDrainMode:0000000000000000 PORT_SetOpenDrainMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:366    .text.PORT_SetPassiveFilterMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:372    .text.PORT_SetPassiveFilterMode:0000000000000000 PORT_SetPassiveFilterMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:427    .text.PORT_SetSlowSlewRateMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:433    .text.PORT_SetSlowSlewRateMode:0000000000000000 PORT_SetSlowSlewRateMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:488    .text.PORT_SetHighDriveStrengthMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:494    .text.PORT_SetHighDriveStrengthMode:0000000000000000 PORT_SetHighDriveStrengthMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:549    .text.PORT_SetMuxMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:555    .text.PORT_SetMuxMode:0000000000000000 PORT_SetMuxMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:610    .text.PORT_SetInterruptMode:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:616    .text.PORT_SetInterruptMode:0000000000000000 PORT_SetInterruptMode
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:671    .text.PORT_IsInterruptPending:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:677    .text.PORT_IsInterruptPending:0000000000000000 PORT_IsInterruptPending
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:719    .text.PORT_ClearInterruptFlag:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:725    .text.PORT_ClearInterruptFlag:0000000000000000 PORT_ClearInterruptFlag
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:765    .text.PORT_Configure:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:771    .text.PORT_Configure:0000000000000000 PORT_Configure
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:858    .text.PORT_Configure2:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:864    .text.PORT_Configure2:0000000000000000 PORT_Configure2
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:902    .text.PORT_GetPortFlags:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:908    .text.PORT_GetPortFlags:0000000000000000 PORT_GetPortFlags
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc4prUkF.s:941    .text.PORT_ClearPortFlags:0000000000000000 $t
                           .group:0000000000000000 wm4.0.23798b1d0196e1dacad68e887eef18fd
                           .group:0000000000000000 wm4.redlib_version.h.24.4f43d7bc124a54bfe120050dd03d6b37
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488

NO UNDEFINED SYMBOLS
