Charm++: standalone mode (not using charmrun)
Charm++> Running in Multicore mode: 40 threads (PEs)
Charm++> Using recursive bisection (scheme 3) for topology aware partitions
Converse/Charm++ Commit ID: v6.10.2-0-g7bf00fa-namd-charm-6.10.2-build-2020-Aug-05-556
Charm++> Synchronizing isomalloc memory region...
Charm++> Consolidated Isomalloc memory region: 0x440000000 - 0x7f7780000000 (133641216 MB).
CharmLB> Load balancer assumes all CPUs are same.
Charm++> cpu affinity enabled. 
Charm++> Running on 1 hosts (2 sockets x 10 cores x 2 PUs = 40-way SMP)
Charm++> cpu topology info is gathered in 0.001 seconds.
Info: Built with CUDA version 10010
Pe 19 physical rank 19 will use CUDA device of pe 32
Pe 12 physical rank 12 will use CUDA device of pe 32
Pe 13 physical rank 13 will use CUDA device of pe 32
Pe 10 physical rank 10 will use CUDA device of pe 32
Pe 2 physical rank 2 will use CUDA device of pe 32
Pe 15 physical rank 15 will use CUDA device of pe 32
Pe 9 physical rank 9 will use CUDA device of pe 32
Pe 17 physical rank 17 will use CUDA device of pe 32
Pe 16 physical rank 16 will use CUDA device of pe 32
Pe 3 physical rank 3 will use CUDA device of pe 32
Pe 4 physical rank 4 will use CUDA device of pe 32
Pe 5 physical rank 5 will use CUDA device of pe 32
Pe 14 physical rank 14 will use CUDA device of pe 32
Pe 11 physical rank 11 will use CUDA device of pe 32
Pe 6 physical rank 6 will use CUDA device of pe 32
Pe 39 physical rank 39 will use CUDA device of pe 32
Pe 34 physical rank 34 will use CUDA device of pe 32
Pe 31 physical rank 31 will use CUDA device of pe 32
Pe 26 physical rank 26 will use CUDA device of pe 32
Pe 30 physical rank 30 will use CUDA device of pe 32
Pe 21 physical rank 21 will use CUDA device of pe 32
Pe 20 physical rank 20 will use CUDA device of pe 32
Pe 36 physical rank 36 will use CUDA device of pe 32
Pe 33 physical rank 33 will use CUDA device of pe 32
Pe 25 physical rank 25 will use CUDA device of pe 32
Pe 24 physical rank 24 will use CUDA device of pe 32
Pe 37 physical rank 37 will use CUDA device of pe 32
Pe 22 physical rank 22 will use CUDA device of pe 32
Pe 27 physical rank 27 will use CUDA device of pe 32
Pe 7 physical rank 7 will use CUDA device of pe 32
Pe 23 physical rank 23 will use CUDA device of pe 32
Pe 38 physical rank 38 will use CUDA device of pe 32
Pe 18 physical rank 18 will use CUDA device of pe 32
Pe 1 physical rank 1 will use CUDA device of pe 32
Pe 35 physical rank 35 will use CUDA device of pe 32
Pe 29 physical rank 29 will use CUDA device of pe 32
Pe 28 physical rank 28 will use CUDA device of pe 32
Pe 0 physical rank 0 will use CUDA device of pe 32
Pe 8 physical rank 8 will use CUDA device of pe 32
Pe 32 physical rank 32 binding to CUDA device 0 on nmda: 'Quadro M2000'  Mem: 4035MB  Rev: 5.2  PCI: 0:3:0
Info: NAMD Git-2021-12-02 for Linux-x86_64-multicore-CUDA
Info: 
Info: Please visit http://www.ks.uiuc.edu/Research/namd/
Info: for updates, documentation, and support information.
Info: 
Info: Please cite Phillips et al., J. Chem. Phys. 153:044130 (2020) doi:10.1063/5.0014475
Info: in all publications reporting results obtained with NAMD.
Info: 
Info: Based on Charm++/Converse 61002 for multicore-linux-x86_64-iccstatic
Info: Built Thu Dec 2 02:13:50 CST 2021 by jmaia on titan.ks.uiuc.edu
Info: 1 NAMD  Git-2021-12-02  Linux-x86_64-multicore-CUDA  40    nmda  sebnem
Info: Running on 40 processors, 1 nodes, 1 physical nodes.
Info: CPU topology information available.
Info: Charm++/Converse parallel runtime startup completed at 1.19278 s
CkLoopLib is used in SMP with simple dynamic scheduling (converse-level notification)
Info: 298.996 MB of memory in use based on /proc/self/stat
Info: Configuration file is step5_equilibration.inp
FATAL ERROR: Unable to access config file step5_equilibration.inp
[Partition 0][Node 0] End of program
