#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f5a940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f50ec0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f1cc00 .functor NOT 1, L_0x1f94fb0, C4<0>, C4<0>, C4<0>;
L_0x1f94d40 .functor XOR 8, L_0x1f947c0, L_0x1f94ca0, C4<00000000>, C4<00000000>;
L_0x1f94ea0 .functor XOR 8, L_0x1f94d40, L_0x1f94db0, C4<00000000>, C4<00000000>;
v0x1f90060_0 .net "B3_next_dut", 0 0, v0x1f8e450_0;  1 drivers
v0x1f90120_0 .net "B3_next_ref", 0 0, L_0x1f91800;  1 drivers
v0x1f901c0_0 .net "Count_next_dut", 0 0, v0x1f8e530_0;  1 drivers
v0x1f90260_0 .net "Count_next_ref", 0 0, L_0x1f92a30;  1 drivers
v0x1f90300_0 .net "S1_next_dut", 0 0, v0x1f8e5f0_0;  1 drivers
v0x1f903f0_0 .net "S1_next_ref", 0 0, L_0x1f925b0;  1 drivers
v0x1f904c0_0 .net "S_next_dut", 0 0, v0x1f8e6c0_0;  1 drivers
v0x1f90590_0 .net "S_next_ref", 0 0, L_0x1f92360;  1 drivers
v0x1f90660_0 .net "Wait_next_dut", 0 0, v0x1f8e780_0;  1 drivers
v0x1f90730_0 .net "Wait_next_ref", 0 0, L_0x1f92fc0;  1 drivers
v0x1f90800_0 .net *"_ivl_10", 7 0, L_0x1f94db0;  1 drivers
v0x1f908a0_0 .net *"_ivl_12", 7 0, L_0x1f94ea0;  1 drivers
v0x1f90940_0 .net *"_ivl_2", 7 0, L_0x1f946d0;  1 drivers
v0x1f909e0_0 .net *"_ivl_4", 7 0, L_0x1f947c0;  1 drivers
v0x1f90a80_0 .net *"_ivl_6", 7 0, L_0x1f94ca0;  1 drivers
v0x1f90b20_0 .net *"_ivl_8", 7 0, L_0x1f94d40;  1 drivers
v0x1f90be0_0 .net "ack", 0 0, v0x1f8da30_0;  1 drivers
v0x1f90d90_0 .var "clk", 0 0;
v0x1f90e60_0 .net "counting_dut", 0 0, L_0x1f93d30;  1 drivers
v0x1f90f30_0 .net "counting_ref", 0 0, L_0x1f932b0;  1 drivers
v0x1f91000_0 .net "d", 0 0, v0x1f8db90_0;  1 drivers
v0x1f910a0_0 .net "done_counting", 0 0, v0x1f8dc30_0;  1 drivers
v0x1f91140_0 .net "done_dut", 0 0, L_0x1f93a60;  1 drivers
v0x1f91210_0 .net "done_ref", 0 0, L_0x1f931c0;  1 drivers
v0x1f912e0_0 .net "shift_ena_dut", 0 0, L_0x1f944e0;  1 drivers
v0x1f913b0_0 .net "shift_ena_ref", 0 0, L_0x1f936c0;  1 drivers
v0x1f91480_0 .net "state", 9 0, v0x1f8de90_0;  1 drivers
v0x1f91520_0 .var/2u "stats1", 607 0;
v0x1f915c0_0 .var/2u "strobe", 0 0;
v0x1f91660_0 .net "tb_match", 0 0, L_0x1f94fb0;  1 drivers
v0x1f91730_0 .net "tb_mismatch", 0 0, L_0x1f1cc00;  1 drivers
LS_0x1f946d0_0_0 .concat [ 1 1 1 1], L_0x1f936c0, L_0x1f932b0, L_0x1f931c0, L_0x1f92fc0;
LS_0x1f946d0_0_4 .concat [ 1 1 1 1], L_0x1f92a30, L_0x1f925b0, L_0x1f92360, L_0x1f91800;
L_0x1f946d0 .concat [ 4 4 0 0], LS_0x1f946d0_0_0, LS_0x1f946d0_0_4;
LS_0x1f947c0_0_0 .concat [ 1 1 1 1], L_0x1f936c0, L_0x1f932b0, L_0x1f931c0, L_0x1f92fc0;
LS_0x1f947c0_0_4 .concat [ 1 1 1 1], L_0x1f92a30, L_0x1f925b0, L_0x1f92360, L_0x1f91800;
L_0x1f947c0 .concat [ 4 4 0 0], LS_0x1f947c0_0_0, LS_0x1f947c0_0_4;
LS_0x1f94ca0_0_0 .concat [ 1 1 1 1], L_0x1f944e0, L_0x1f93d30, L_0x1f93a60, v0x1f8e780_0;
LS_0x1f94ca0_0_4 .concat [ 1 1 1 1], v0x1f8e530_0, v0x1f8e5f0_0, v0x1f8e6c0_0, v0x1f8e450_0;
L_0x1f94ca0 .concat [ 4 4 0 0], LS_0x1f94ca0_0_0, LS_0x1f94ca0_0_4;
LS_0x1f94db0_0_0 .concat [ 1 1 1 1], L_0x1f936c0, L_0x1f932b0, L_0x1f931c0, L_0x1f92fc0;
LS_0x1f94db0_0_4 .concat [ 1 1 1 1], L_0x1f92a30, L_0x1f925b0, L_0x1f92360, L_0x1f91800;
L_0x1f94db0 .concat [ 4 4 0 0], LS_0x1f94db0_0_0, LS_0x1f94db0_0_4;
L_0x1f94fb0 .cmp/eeq 8, L_0x1f946d0, L_0x1f94ea0;
S_0x1f561d0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f50ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f2e8a0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f2e8e0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f2e920 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f2e960 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f2e9a0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f2e9e0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f2ea20 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f2ea60 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f2eaa0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f2eae0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f35850 .functor NOT 1, v0x1f8db90_0, C4<0>, C4<0>, C4<0>;
L_0x1f2b0e0 .functor AND 1, L_0x1f918f0, L_0x1f35850, C4<1>, C4<1>;
L_0x1f5c030 .functor NOT 1, v0x1f8db90_0, C4<0>, C4<0>, C4<0>;
L_0x1f5c0a0 .functor AND 1, L_0x1f91a50, L_0x1f5c030, C4<1>, C4<1>;
L_0x1f91bf0 .functor OR 1, L_0x1f2b0e0, L_0x1f5c0a0, C4<0>, C4<0>;
L_0x1f91dd0 .functor NOT 1, v0x1f8db90_0, C4<0>, C4<0>, C4<0>;
L_0x1f91e80 .functor AND 1, L_0x1f91d00, L_0x1f91dd0, C4<1>, C4<1>;
L_0x1f91f90 .functor OR 1, L_0x1f91bf0, L_0x1f91e80, C4<0>, C4<0>;
L_0x1f922a0 .functor AND 1, L_0x1f920f0, v0x1f8da30_0, C4<1>, C4<1>;
L_0x1f92360 .functor OR 1, L_0x1f91f90, L_0x1f922a0, C4<0>, C4<0>;
L_0x1f925b0 .functor AND 1, L_0x1f924d0, v0x1f8db90_0, C4<1>, C4<1>;
L_0x1f92800 .functor NOT 1, v0x1f8dc30_0, C4<0>, C4<0>, C4<0>;
L_0x1f92970 .functor AND 1, L_0x1f92710, L_0x1f92800, C4<1>, C4<1>;
L_0x1f92a30 .functor OR 1, L_0x1f92670, L_0x1f92970, C4<0>, C4<0>;
L_0x1f92900 .functor AND 1, L_0x1f92c10, v0x1f8dc30_0, C4<1>, C4<1>;
L_0x1f92e00 .functor NOT 1, v0x1f8da30_0, C4<0>, C4<0>, C4<0>;
L_0x1f92f00 .functor AND 1, L_0x1f92d00, L_0x1f92e00, C4<1>, C4<1>;
L_0x1f92fc0 .functor OR 1, L_0x1f92900, L_0x1f92f00, C4<0>, C4<0>;
v0x1f5c1a0_0 .net "B3_next", 0 0, L_0x1f91800;  alias, 1 drivers
v0x1f1b4c0_0 .net "Count_next", 0 0, L_0x1f92a30;  alias, 1 drivers
v0x1f1b5c0_0 .net "S1_next", 0 0, L_0x1f925b0;  alias, 1 drivers
v0x1f1cd50_0 .net "S_next", 0 0, L_0x1f92360;  alias, 1 drivers
v0x1f1cdf0_0 .net "Wait_next", 0 0, L_0x1f92fc0;  alias, 1 drivers
v0x1f1d0e0_0 .net *"_ivl_10", 0 0, L_0x1f5c030;  1 drivers
v0x1f5c240_0 .net *"_ivl_12", 0 0, L_0x1f5c0a0;  1 drivers
v0x1f8bc10_0 .net *"_ivl_14", 0 0, L_0x1f91bf0;  1 drivers
v0x1f8bcf0_0 .net *"_ivl_17", 0 0, L_0x1f91d00;  1 drivers
v0x1f8bdd0_0 .net *"_ivl_18", 0 0, L_0x1f91dd0;  1 drivers
v0x1f8beb0_0 .net *"_ivl_20", 0 0, L_0x1f91e80;  1 drivers
v0x1f8bf90_0 .net *"_ivl_22", 0 0, L_0x1f91f90;  1 drivers
v0x1f8c070_0 .net *"_ivl_25", 0 0, L_0x1f920f0;  1 drivers
v0x1f8c150_0 .net *"_ivl_26", 0 0, L_0x1f922a0;  1 drivers
v0x1f8c230_0 .net *"_ivl_3", 0 0, L_0x1f918f0;  1 drivers
v0x1f8c310_0 .net *"_ivl_31", 0 0, L_0x1f924d0;  1 drivers
v0x1f8c3f0_0 .net *"_ivl_35", 0 0, L_0x1f92670;  1 drivers
v0x1f8c4d0_0 .net *"_ivl_37", 0 0, L_0x1f92710;  1 drivers
v0x1f8c5b0_0 .net *"_ivl_38", 0 0, L_0x1f92800;  1 drivers
v0x1f8c690_0 .net *"_ivl_4", 0 0, L_0x1f35850;  1 drivers
v0x1f8c770_0 .net *"_ivl_40", 0 0, L_0x1f92970;  1 drivers
v0x1f8c850_0 .net *"_ivl_45", 0 0, L_0x1f92c10;  1 drivers
v0x1f8c930_0 .net *"_ivl_46", 0 0, L_0x1f92900;  1 drivers
v0x1f8ca10_0 .net *"_ivl_49", 0 0, L_0x1f92d00;  1 drivers
v0x1f8caf0_0 .net *"_ivl_50", 0 0, L_0x1f92e00;  1 drivers
v0x1f8cbd0_0 .net *"_ivl_52", 0 0, L_0x1f92f00;  1 drivers
v0x1f8ccb0_0 .net *"_ivl_6", 0 0, L_0x1f2b0e0;  1 drivers
v0x1f8cd90_0 .net *"_ivl_61", 3 0, L_0x1f93410;  1 drivers
v0x1f8ce70_0 .net *"_ivl_9", 0 0, L_0x1f91a50;  1 drivers
v0x1f8cf50_0 .net "ack", 0 0, v0x1f8da30_0;  alias, 1 drivers
v0x1f8d010_0 .net "counting", 0 0, L_0x1f932b0;  alias, 1 drivers
v0x1f8d0d0_0 .net "d", 0 0, v0x1f8db90_0;  alias, 1 drivers
v0x1f8d190_0 .net "done", 0 0, L_0x1f931c0;  alias, 1 drivers
v0x1f8d460_0 .net "done_counting", 0 0, v0x1f8dc30_0;  alias, 1 drivers
v0x1f8d520_0 .net "shift_ena", 0 0, L_0x1f936c0;  alias, 1 drivers
v0x1f8d5e0_0 .net "state", 9 0, v0x1f8de90_0;  alias, 1 drivers
L_0x1f91800 .part v0x1f8de90_0, 6, 1;
L_0x1f918f0 .part v0x1f8de90_0, 0, 1;
L_0x1f91a50 .part v0x1f8de90_0, 1, 1;
L_0x1f91d00 .part v0x1f8de90_0, 3, 1;
L_0x1f920f0 .part v0x1f8de90_0, 9, 1;
L_0x1f924d0 .part v0x1f8de90_0, 0, 1;
L_0x1f92670 .part v0x1f8de90_0, 7, 1;
L_0x1f92710 .part v0x1f8de90_0, 8, 1;
L_0x1f92c10 .part v0x1f8de90_0, 8, 1;
L_0x1f92d00 .part v0x1f8de90_0, 9, 1;
L_0x1f931c0 .part v0x1f8de90_0, 9, 1;
L_0x1f932b0 .part v0x1f8de90_0, 8, 1;
L_0x1f93410 .part v0x1f8de90_0, 4, 4;
L_0x1f936c0 .reduce/or L_0x1f93410;
S_0x1f8d840 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f50ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1f8da30_0 .var "ack", 0 0;
v0x1f8daf0_0 .net "clk", 0 0, v0x1f90d90_0;  1 drivers
v0x1f8db90_0 .var "d", 0 0;
v0x1f8dc30_0 .var "done_counting", 0 0;
v0x1f8dd00_0 .var/2u "fail_onehot", 0 0;
v0x1f8ddf0_0 .var/2u "failed", 0 0;
v0x1f8de90_0 .var "state", 9 0;
v0x1f8df30_0 .net "tb_match", 0 0, L_0x1f94fb0;  alias, 1 drivers
E_0x1f2b0a0 .event posedge, v0x1f8daf0_0;
E_0x1f29d10/0 .event negedge, v0x1f8daf0_0;
E_0x1f29d10/1 .event posedge, v0x1f8daf0_0;
E_0x1f29d10 .event/or E_0x1f29d10/0, E_0x1f29d10/1;
S_0x1f8e090 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f50ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1f933a0 .functor OR 1, L_0x1f93f10, L_0x1f93ff0, C4<0>, C4<0>;
L_0x1f94220 .functor OR 1, L_0x1f933a0, L_0x1f94130, C4<0>, C4<0>;
L_0x1f943d0 .functor OR 1, L_0x1f94220, L_0x1f94330, C4<0>, C4<0>;
v0x1f8e450_0 .var "B3_next", 0 0;
v0x1f8e530_0 .var "Count_next", 0 0;
v0x1f8e5f0_0 .var "S1_next", 0 0;
v0x1f8e6c0_0 .var "S_next", 0 0;
v0x1f8e780_0 .var "Wait_next", 0 0;
v0x1f8e890_0 .net *"_ivl_1", 1 0, L_0x1f93880;  1 drivers
v0x1f8e970_0 .net *"_ivl_13", 0 0, L_0x1f93c40;  1 drivers
L_0x7fafe29580f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f8ea50_0 .net/2u *"_ivl_14", 0 0, L_0x7fafe29580f0;  1 drivers
L_0x7fafe2958138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f8eb30_0 .net/2u *"_ivl_16", 0 0, L_0x7fafe2958138;  1 drivers
L_0x7fafe2958018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1f8ec10_0 .net/2u *"_ivl_2", 1 0, L_0x7fafe2958018;  1 drivers
v0x1f8ecf0_0 .net *"_ivl_21", 0 0, L_0x1f93f10;  1 drivers
v0x1f8edd0_0 .net *"_ivl_23", 0 0, L_0x1f93ff0;  1 drivers
v0x1f8eeb0_0 .net *"_ivl_25", 0 0, L_0x1f933a0;  1 drivers
v0x1f8ef70_0 .net *"_ivl_27", 0 0, L_0x1f94130;  1 drivers
v0x1f8f050_0 .net *"_ivl_29", 0 0, L_0x1f94220;  1 drivers
v0x1f8f110_0 .net *"_ivl_31", 0 0, L_0x1f94330;  1 drivers
v0x1f8f1f0_0 .net *"_ivl_33", 0 0, L_0x1f943d0;  1 drivers
L_0x7fafe2958180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f8f2b0_0 .net/2u *"_ivl_34", 0 0, L_0x7fafe2958180;  1 drivers
L_0x7fafe29581c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f8f390_0 .net/2u *"_ivl_36", 0 0, L_0x7fafe29581c8;  1 drivers
v0x1f8f470_0 .net *"_ivl_4", 0 0, L_0x1f93920;  1 drivers
L_0x7fafe2958060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f8f530_0 .net/2u *"_ivl_6", 0 0, L_0x7fafe2958060;  1 drivers
L_0x7fafe29580a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f8f610_0 .net/2u *"_ivl_8", 0 0, L_0x7fafe29580a8;  1 drivers
v0x1f8f6f0_0 .net "ack", 0 0, v0x1f8da30_0;  alias, 1 drivers
v0x1f8f790_0 .net "counting", 0 0, L_0x1f93d30;  alias, 1 drivers
v0x1f8f850_0 .net "d", 0 0, v0x1f8db90_0;  alias, 1 drivers
v0x1f8f940_0 .net "done", 0 0, L_0x1f93a60;  alias, 1 drivers
v0x1f8fa00_0 .net "done_counting", 0 0, v0x1f8dc30_0;  alias, 1 drivers
v0x1f8faf0_0 .net "shift_ena", 0 0, L_0x1f944e0;  alias, 1 drivers
v0x1f8fbb0_0 .net "state", 9 0, v0x1f8de90_0;  alias, 1 drivers
E_0x1f296a0 .event anyedge, v0x1f8d5e0_0;
L_0x1f93880 .part v0x1f8de90_0, 8, 2;
L_0x1f93920 .cmp/eq 2, L_0x1f93880, L_0x7fafe2958018;
L_0x1f93a60 .functor MUXZ 1, L_0x7fafe29580a8, L_0x7fafe2958060, L_0x1f93920, C4<>;
L_0x1f93c40 .part v0x1f8de90_0, 7, 1;
L_0x1f93d30 .functor MUXZ 1, L_0x7fafe2958138, L_0x7fafe29580f0, L_0x1f93c40, C4<>;
L_0x1f93f10 .part v0x1f8de90_0, 7, 1;
L_0x1f93ff0 .part v0x1f8de90_0, 6, 1;
L_0x1f94130 .part v0x1f8de90_0, 5, 1;
L_0x1f94330 .part v0x1f8de90_0, 4, 1;
L_0x1f944e0 .functor MUXZ 1, L_0x7fafe29581c8, L_0x7fafe2958180, L_0x1f943d0, C4<>;
S_0x1f8fe40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f50ec0;
 .timescale -12 -12;
E_0x1f6f5c0 .event anyedge, v0x1f915c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f915c0_0;
    %nor/r;
    %assign/vec4 v0x1f915c0_0, 0;
    %wait E_0x1f6f5c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f8d840;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8dd00_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1f8d840;
T_2 ;
    %wait E_0x1f29d10;
    %load/vec4 v0x1f8df30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8ddf0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f8d840;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1f8da30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f8dc30_0, 0;
    %assign/vec4 v0x1f8db90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f8de90_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f29d10;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f8da30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f8dc30_0, 0, 1;
    %store/vec4 v0x1f8db90_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f8de90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f2b0a0;
    %load/vec4 v0x1f8ddf0_0;
    %assign/vec4 v0x1f8dd00_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f29d10;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f8da30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f8dc30_0, 0, 1;
    %store/vec4 v0x1f8db90_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1f8de90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f2b0a0;
    %load/vec4 v0x1f8dd00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1f8ddf0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f8e090;
T_4 ;
    %wait E_0x1f296a0;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x1f8e450_0, 0, 1;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 2, 8, 5;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x1f8f850_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x1f8e6c0_0, 0, 1;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 2, 8, 5;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0x1f8f850_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0 T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %store/vec4 v0x1f8e5f0_0, 0, 1;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/1 T_4.10, 8;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 2, 8, 5;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x1f8fa00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.10;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x1f8e530_0, 0, 1;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/1 T_4.14, 8;
    %load/vec4 v0x1f8fbb0_0;
    %parti/s 2, 8, 5;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.15, 4;
    %load/vec4 v0x1f8f6f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.14;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x1f8e780_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f50ec0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f90d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f915c0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f50ec0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f90d90_0;
    %inv;
    %store/vec4 v0x1f90d90_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f50ec0;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f8daf0_0, v0x1f91730_0, v0x1f91000_0, v0x1f910a0_0, v0x1f90be0_0, v0x1f91480_0, v0x1f90120_0, v0x1f90060_0, v0x1f90590_0, v0x1f904c0_0, v0x1f903f0_0, v0x1f90300_0, v0x1f90260_0, v0x1f901c0_0, v0x1f90730_0, v0x1f90660_0, v0x1f91210_0, v0x1f91140_0, v0x1f90f30_0, v0x1f90e60_0, v0x1f913b0_0, v0x1f912e0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f50ec0;
T_8 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f50ec0;
T_9 ;
    %wait E_0x1f29d10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f91520_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
    %load/vec4 v0x1f91660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f91520_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1f90120_0;
    %load/vec4 v0x1f90120_0;
    %load/vec4 v0x1f90060_0;
    %xor;
    %load/vec4 v0x1f90120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1f90590_0;
    %load/vec4 v0x1f90590_0;
    %load/vec4 v0x1f904c0_0;
    %xor;
    %load/vec4 v0x1f90590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1f903f0_0;
    %load/vec4 v0x1f903f0_0;
    %load/vec4 v0x1f90300_0;
    %xor;
    %load/vec4 v0x1f903f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1f90260_0;
    %load/vec4 v0x1f90260_0;
    %load/vec4 v0x1f901c0_0;
    %xor;
    %load/vec4 v0x1f90260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1f90730_0;
    %load/vec4 v0x1f90730_0;
    %load/vec4 v0x1f90660_0;
    %xor;
    %load/vec4 v0x1f90730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1f91210_0;
    %load/vec4 v0x1f91210_0;
    %load/vec4 v0x1f91140_0;
    %xor;
    %load/vec4 v0x1f91210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1f90f30_0;
    %load/vec4 v0x1f90f30_0;
    %load/vec4 v0x1f90e60_0;
    %xor;
    %load/vec4 v0x1f90f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1f913b0_0;
    %load/vec4 v0x1f913b0_0;
    %load/vec4 v0x1f912e0_0;
    %xor;
    %load/vec4 v0x1f913b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1f91520_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f91520_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/review2015_fsmonehot/iter0/response27/top_module.sv";
