==39562== Cachegrind, a cache and branch-prediction profiler
==39562== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39562== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39562== Command: ./sift .
==39562== 
--39562-- warning: L3 cache found, using its data for the LL simulation.
--39562-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39562-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39562== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39562== (see section Limitations in user manual)
==39562== NOTE: further instances of this message will not be shown
==39562== 
==39562== I   refs:      3,167,698,658
==39562== I1  misses:            1,822
==39562== LLi misses:            1,817
==39562== I1  miss rate:          0.00%
==39562== LLi miss rate:          0.00%
==39562== 
==39562== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39562== D1  misses:        4,906,914  (  2,867,738 rd   +   2,039,176 wr)
==39562== LLd misses:        4,720,579  (  2,716,642 rd   +   2,003,937 wr)
==39562== D1  miss rate:           0.5% (        0.4%     +         0.7%  )
==39562== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39562== 
==39562== LL refs:           4,908,736  (  2,869,560 rd   +   2,039,176 wr)
==39562== LL misses:         4,722,396  (  2,718,459 rd   +   2,003,937 wr)
==39562== LL miss rate:            0.1% (        0.1%     +         0.7%  )
