{"sha": "4069ef63c53051728389eeee5d5abcb0cabe0f27", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDA2OWVmNjNjNTMwNTE3MjgzODllZWVlNWQ1YWJjYjBjYWJlMGYyNw==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2015-06-19T14:03:12Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2015-06-19T14:03:12Z"}, "message": "vstX_lane.c: New file.\n\n2015-06-19  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vstX_lane.c: New file.\n\nFrom-SVN: r224667", "tree": {"sha": "dca61a6cd5cde160fda8fd0d2308faadcb7ed61b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/dca61a6cd5cde160fda8fd0d2308faadcb7ed61b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4069ef63c53051728389eeee5d5abcb0cabe0f27", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4069ef63c53051728389eeee5d5abcb0cabe0f27", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4069ef63c53051728389eeee5d5abcb0cabe0f27", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4069ef63c53051728389eeee5d5abcb0cabe0f27/comments", "author": null, "committer": null, "parents": [{"sha": "38ae89187ae6aad83cd77eeccb4ca09be7af8301", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/38ae89187ae6aad83cd77eeccb4ca09be7af8301", "html_url": "https://github.com/Rust-GCC/gccrs/commit/38ae89187ae6aad83cd77eeccb4ca09be7af8301"}], "stats": {"total": 582, "additions": 582, "deletions": 0}, "files": [{"sha": "35a79042c14342f68d4ac500a27e0892304ca9df", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4069ef63c53051728389eeee5d5abcb0cabe0f27/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4069ef63c53051728389eeee5d5abcb0cabe0f27/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=4069ef63c53051728389eeee5d5abcb0cabe0f27", "patch": "@@ -1,3 +1,7 @@\n+2015-06-19  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vstX_lane.c: New file.\n+\n 2015-06-19  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vst1_lane.c: New file."}, {"sha": "680e5bdd5f7443e254b7849678f9fdb8fae0a9e9", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vstX_lane.c", "status": "added", "additions": 578, "deletions": 0, "changes": 578, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4069ef63c53051728389eeee5d5abcb0cabe0f27/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvstX_lane.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4069ef63c53051728389eeee5d5abcb0cabe0f27/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvstX_lane.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvstX_lane.c?ref=4069ef63c53051728389eeee5d5abcb0cabe0f27", "patch": "@@ -0,0 +1,578 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+/* Expected results for vst2, chunk 0.  */\n+VECT_VAR_DECL(expected_st2_0,int,8,8) [] = { 0xf0, 0xf1, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,int,16,4) [] = { 0xfff0, 0xfff1, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_st2_0,uint,8,8) [] = { 0xf0, 0xf1, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,uint,16,4) [] = { 0xfff0, 0xfff1, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_st2_0,poly,8,8) [] = { 0xf0, 0xf1, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,poly,16,4) [] = { 0xfff0, 0xfff1, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n+VECT_VAR_DECL(expected_st2_0,int,16,8) [] = { 0xfff0, 0xfff1, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,int,32,4) [] = { 0xfffffff0, 0xfffffff1, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,uint,16,8) [] = { 0xfff0, 0xfff1, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t       0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,poly,16,8) [] = { 0xfff0, 0xfff1, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_0,hfloat,32,4) [] = { 0xc1800000, 0xc1700000,\n+\t\t\t\t\t\t 0x0, 0x0 };\n+\n+/* Expected results for vst2, chunk 1.  */\n+VECT_VAR_DECL(expected_st2_1,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,int,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,int,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,uint,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,poly,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,poly,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,hfloat,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,int,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,poly,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st2_1,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+\n+/* Expected results for vst3, chunk 0.  */\n+VECT_VAR_DECL(expected_st3_0,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_st3_0,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_st3_0,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n+VECT_VAR_DECL(expected_st3_0,int,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t      0xfffffff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,uint,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t       0xfffffff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,poly,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_0,hfloat,32,4) [] = { 0xc1800000, 0xc1700000,\n+\t\t\t\t\t\t 0xc1600000, 0x0 };\n+\n+/* Expected results for vst3, chunk 1.  */\n+VECT_VAR_DECL(expected_st3_1,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,int,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,int,32,2) [] = { 0xfffffff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,uint,32,2) [] = { 0xfffffff2, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,poly,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,poly,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,hfloat,32,2) [] = { 0xc1600000, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,int,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,poly,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_1,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+\n+/* Expected results for vst3, chunk 2.  */\n+VECT_VAR_DECL(expected_st3_2,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,int,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,int,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,uint,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,poly,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,poly,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,hfloat,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,int,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,poly,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st3_2,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+\n+/* Expected results for vst4, chunk 0.  */\n+VECT_VAR_DECL(expected_st4_0,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_0,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_st4_0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_st4_0,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_0,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_st4_0,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n+VECT_VAR_DECL(expected_st4_0,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_0,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n+VECT_VAR_DECL(expected_st4_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n+VECT_VAR_DECL(expected_st4_0,int,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_0,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t      0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_st4_0,uint,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n+\t\t\t\t\t       0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_st4_0,poly,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_0,hfloat,32,4) [] = { 0xc1800000, 0xc1700000,\n+\t\t\t\t\t\t 0xc1600000, 0xc1500000 };\n+\n+/* Expected results for vst4, chunk 1.  */\n+VECT_VAR_DECL(expected_st4_1,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,int,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,int,32,2) [] = { 0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_st4_1,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,uint,32,2) [] = { 0xfffffff2, 0xfffffff3 };\n+VECT_VAR_DECL(expected_st4_1,poly,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,poly,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,hfloat,32,2) [] = { 0xc1600000, 0xc1500000 };\n+VECT_VAR_DECL(expected_st4_1,int,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,poly,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_1,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+\n+/* Expected results for vst4, chunk 2.  */\n+VECT_VAR_DECL(expected_st4_2,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,int,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,int,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,uint,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,poly,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,poly,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,hfloat,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,int,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,poly,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_2,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+\n+/* Expected results for vst4, chunk 3.  */\n+VECT_VAR_DECL(expected_st4_3,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,int,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,int,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,uint,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,poly,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,poly,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,hfloat,32,2) [] = { 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,int,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,poly,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n+\t\t\t\t\t       0x0, 0x0, 0x0, 0x0 };\n+VECT_VAR_DECL(expected_st4_3,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n+\n+/* Declare additional input buffers as needed.  */\n+/* Input buffers for vld2_lane.  */\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, int, 8, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, int, 16, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, int, 32, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, int, 64, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, uint, 8, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, uint, 16, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, uint, 32, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, uint, 64, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, poly, 8, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, poly, 16, 2);\n+VECT_VAR_DECL_INIT(buffer_vld2_lane, float, 32, 2);\n+\n+/* Input buffers for vld3_lane.  */\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, int, 8, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, int, 16, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, int, 32, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, int, 64, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, uint, 8, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, uint, 16, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, uint, 32, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, uint, 64, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, poly, 8, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, poly, 16, 3);\n+VECT_VAR_DECL_INIT(buffer_vld3_lane, float, 32, 3);\n+\n+/* Input buffers for vld4_lane.  */\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, int, 8, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, int, 16, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, int, 32, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, int, 64, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, uint, 8, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, uint, 16, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, uint, 32, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, uint, 64, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, poly, 8, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, poly, 16, 4);\n+VECT_VAR_DECL_INIT(buffer_vld4_lane, float, 32, 4);\n+\n+void exec_vstX_lane (void)\n+{\n+  /* In this case, input variables are arrays of vectors.  */\n+#define DECL_VSTX_LANE(T1, W, N, X)\t\t\t\t\t\\\n+  VECT_ARRAY_TYPE(T1, W, N, X) VECT_ARRAY_VAR(vector, T1, W, N, X);\t\\\n+  VECT_ARRAY_TYPE(T1, W, N, X) VECT_ARRAY_VAR(vector_src, T1, W, N, X);\t\\\n+  VECT_VAR_DECL(result_bis_##X, T1, W, N)[X * N]\n+\n+  /* We need to use a temporary result buffer (result_bis), because\n+     the one used for other tests is not large enough. A subset of the\n+     result data is moved from result_bis to result, and it is this\n+     subset which is used to check the actual behaviour. The next\n+     macro enables to move another chunk of data from result_bis to\n+     result.  */\n+  /* We also use another extra input buffer (buffer_src), which we\n+     fill with 0xAA, and which it used to load a vector from which we\n+     read a given lane.  */\n+#define TEST_VSTX_LANE(Q, T1, T2, W, N, X, L)\t\t\t\t \\\n+  memset (VECT_VAR(buffer_src, T1, W, N), 0xAA,\t\t\t\t \\\n+\t  sizeof(VECT_VAR(buffer_src, T1, W, N)));\t\t\t \\\n+  memset (VECT_VAR(result_bis_##X, T1, W, N), 0,\t\t\t \\\n+\t  sizeof(VECT_VAR(result_bis_##X, T1, W, N)));\t\t\t \\\n+\t\t\t\t\t\t\t\t\t \\\n+  VECT_ARRAY_VAR(vector_src, T1, W, N, X) =\t\t\t\t \\\n+    vld##X##Q##_##T2##W(VECT_VAR(buffer_src, T1, W, N));\t\t \\\n+\t\t\t\t\t\t\t\t\t \\\n+  VECT_ARRAY_VAR(vector, T1, W, N, X) =\t\t\t\t\t \\\n+    /* Use dedicated init buffer, of size X.  */\t\t\t \\\n+    vld##X##Q##_lane_##T2##W(VECT_VAR(buffer_vld##X##_lane, T1, W, X),\t \\\n+\t\t\t     VECT_ARRAY_VAR(vector_src, T1, W, N, X),\t \\\n+\t\t\t     L);\t\t\t\t\t \\\n+  vst##X##Q##_lane_##T2##W(VECT_VAR(result_bis_##X, T1, W, N),\t\t \\\n+\t\t\t   VECT_ARRAY_VAR(vector, T1, W, N, X),\t\t \\\n+\t\t\t   L);\t\t\t\t\t\t \\\n+  memcpy(VECT_VAR(result, T1, W, N), VECT_VAR(result_bis_##X, T1, W, N), \\\n+\t sizeof(VECT_VAR(result, T1, W, N)));\n+\n+  /* Overwrite \"result\" with the contents of \"result_bis\"[Y].  */\n+#define TEST_EXTRA_CHUNK(T1, W, N, X, Y)\t\t\\\n+  memcpy(VECT_VAR(result, T1, W, N),\t\t\t\\\n+\t &(VECT_VAR(result_bis_##X, T1, W, N)[Y*N]),\t\\\n+\t sizeof(VECT_VAR(result, T1, W, N)));\n+\n+  /* We need all variants in 64 bits, but there is no 64x2 variant,\n+     nor 128 bits vectors of int8/uint8/poly8.  */\n+#define DECL_ALL_VSTX_LANE(X)\t\t\t\\\n+  DECL_VSTX_LANE(int, 8, 8, X);\t\t\t\\\n+  DECL_VSTX_LANE(int, 16, 4, X);\t\t\\\n+  DECL_VSTX_LANE(int, 32, 2, X);\t\t\\\n+  DECL_VSTX_LANE(uint, 8, 8, X);\t\t\\\n+  DECL_VSTX_LANE(uint, 16, 4, X);\t\t\\\n+  DECL_VSTX_LANE(uint, 32, 2, X);\t\t\\\n+  DECL_VSTX_LANE(poly, 8, 8, X);\t\t\\\n+  DECL_VSTX_LANE(poly, 16, 4, X);\t\t\\\n+  DECL_VSTX_LANE(float, 32, 2, X);\t\t\\\n+  DECL_VSTX_LANE(int, 16, 8, X);\t\t\\\n+  DECL_VSTX_LANE(int, 32, 4, X);\t\t\\\n+  DECL_VSTX_LANE(uint, 16, 8, X);\t\t\\\n+  DECL_VSTX_LANE(uint, 32, 4, X);\t\t\\\n+  DECL_VSTX_LANE(poly, 16, 8, X);\t\t\\\n+  DECL_VSTX_LANE(float, 32, 4, X)\n+\n+#define DUMMY_ARRAY(V, T, W, N, L) VECT_VAR_DECL(V,T,W,N)[N*L]\n+\n+  /* Use the same lanes regardless of the size of the array (X), for\n+     simplicity.  */\n+#define TEST_ALL_VSTX_LANE(X)\t\t\t\\\n+  TEST_VSTX_LANE(, int, s, 8, 8, X, 7);\t\t\\\n+  TEST_VSTX_LANE(, int, s, 16, 4, X, 2);\t\\\n+  TEST_VSTX_LANE(, int, s, 32, 2, X, 0);\t\\\n+  TEST_VSTX_LANE(, float, f, 32, 2, X, 0);\t\\\n+  TEST_VSTX_LANE(, uint, u, 8, 8, X, 4);\t\\\n+  TEST_VSTX_LANE(, uint, u, 16, 4, X, 3);\t\\\n+  TEST_VSTX_LANE(, uint, u, 32, 2, X, 1);\t\\\n+  TEST_VSTX_LANE(, poly, p, 8, 8, X, 4);\t\\\n+  TEST_VSTX_LANE(, poly, p, 16, 4, X, 3);\t\\\n+  TEST_VSTX_LANE(q, int, s, 16, 8, X, 6);\t\\\n+  TEST_VSTX_LANE(q, int, s, 32, 4, X, 2);\t\\\n+  TEST_VSTX_LANE(q, uint, u, 16, 8, X, 5);\t\\\n+  TEST_VSTX_LANE(q, uint, u, 32, 4, X, 0);\t\\\n+  TEST_VSTX_LANE(q, poly, p, 16, 8, X, 5);\t\\\n+  TEST_VSTX_LANE(q, float, f, 32, 4, X, 2)\n+\n+#define TEST_ALL_EXTRA_CHUNKS(X, Y)\t\t\\\n+  TEST_EXTRA_CHUNK(int, 8, 8, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(int, 16, 4, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(int, 32, 2, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(uint, 8, 8, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(uint, 16, 4, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(uint, 32, 2, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(poly, 8, 8, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(poly, 16, 4, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(float, 32, 2, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(int, 16, 8, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(int, 32, 4, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(uint, 16, 8, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(uint, 32, 4, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(poly, 16, 8, X, Y);\t\t\\\n+  TEST_EXTRA_CHUNK(float, 32, 4, X, Y)\n+\n+  /* Declare the temporary buffers / variables.  */\n+  DECL_ALL_VSTX_LANE(2);\n+  DECL_ALL_VSTX_LANE(3);\n+  DECL_ALL_VSTX_LANE(4);\n+\n+  /* Define dummy input arrays, large enough for x4 vectors.  */\n+  DUMMY_ARRAY(buffer_src, int, 8, 8, 4);\n+  DUMMY_ARRAY(buffer_src, int, 16, 4, 4);\n+  DUMMY_ARRAY(buffer_src, int, 32, 2, 4);\n+  DUMMY_ARRAY(buffer_src, uint, 8, 8, 4);\n+  DUMMY_ARRAY(buffer_src, uint, 16, 4, 4);\n+  DUMMY_ARRAY(buffer_src, uint, 32, 2, 4);\n+  DUMMY_ARRAY(buffer_src, poly, 8, 8, 4);\n+  DUMMY_ARRAY(buffer_src, poly, 16, 4, 4);\n+  DUMMY_ARRAY(buffer_src, float, 32, 2, 4);\n+  DUMMY_ARRAY(buffer_src, int, 16, 8, 4);\n+  DUMMY_ARRAY(buffer_src, int, 32, 4, 4);\n+  DUMMY_ARRAY(buffer_src, uint, 16, 8, 4);\n+  DUMMY_ARRAY(buffer_src, uint, 32, 4, 4);\n+  DUMMY_ARRAY(buffer_src, poly, 16, 8, 4);\n+  DUMMY_ARRAY(buffer_src, float, 32, 4, 4);\n+\n+  /* Check vst2_lane/vst2q_lane.  */\n+  clean_results ();\n+#define TEST_MSG \"VST2_LANE/VST2Q_LANE\"\n+  TEST_ALL_VSTX_LANE(2);\n+\n+#define CMT \" (chunk 0)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st2_0, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st2_0, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st2_0, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st2_0, CMT);\n+\n+  TEST_ALL_EXTRA_CHUNKS(2, 1);\n+#undef CMT\n+#define CMT \" chunk 1\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st2_1, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st2_1, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st2_1, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st2_1, CMT);\n+\n+\n+  /* Check vst3_lane/vst3q_lane.  */\n+  clean_results ();\n+#undef TEST_MSG\n+#define TEST_MSG \"VST3_LANE/VST3Q_LANE\"\n+  TEST_ALL_VSTX_LANE(3);\n+\n+#undef CMT\n+#define CMT \" (chunk 0)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st3_0, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st3_0, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st3_0, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st3_0, CMT);\n+\n+  TEST_ALL_EXTRA_CHUNKS(3, 1);\n+\n+#undef CMT\n+#define CMT \" (chunk 1)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st3_1, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st3_1, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st3_1, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st3_1, CMT);\n+\n+  TEST_ALL_EXTRA_CHUNKS(3, 2);\n+\n+#undef CMT\n+#define CMT \" (chunk 2)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st3_2, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st3_2, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st3_2, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st3_2, CMT);\n+\n+\n+  /* Check vst4_lane/vst4q_lane.  */\n+  clean_results ();\n+#undef TEST_MSG\n+#define TEST_MSG \"VST4_LANE/VST4Q_LANE\"\n+  TEST_ALL_VSTX_LANE(4);\n+\n+#undef CMT\n+#define CMT \" (chunk 0)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st4_0, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st4_0, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st4_0, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st4_0, CMT);\n+\n+  TEST_ALL_EXTRA_CHUNKS(4, 1);\n+\n+#undef CMT\n+#define CMT \" (chunk 1)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st4_1, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st4_1, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st4_1, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st4_1, CMT);\n+\n+  TEST_ALL_EXTRA_CHUNKS(4, 2);\n+\n+#undef CMT\n+#define CMT \" (chunk 2)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st4_2, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st4_2, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st4_2, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st4_2, CMT);\n+\n+  TEST_ALL_EXTRA_CHUNKS(4, 3);\n+\n+#undef CMT\n+#define CMT \" (chunk 3)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_st4_3, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_st4_3, CMT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_st4_3, CMT);\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_st4_3, CMT);\n+}\n+\n+int main (void)\n+{\n+  exec_vstX_lane ();\n+  return 0;\n+}"}]}