Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 13 10:19:53 2017
| Host         : DESKTOP-VS10UDR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sellmachine_design_second_timing_summary_routed.rpt -rpx sellmachine_design_second_timing_summary_routed.rpx
| Design       : sellmachine_design_second
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ensure (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: display/turn/clk_change_reg/C (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: press/clk_change_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.536        0.000                      0                   90        0.238        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.536        0.000                      0                   90        0.238        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.893%)  route 2.998ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.843     8.951    display/turn/clear
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.593    14.779    display/turn/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[0]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    14.487    display/turn/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.893%)  route 2.998ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.843     8.951    display/turn/clear
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.593    14.779    display/turn/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[1]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    14.487    display/turn/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.893%)  route 2.998ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.843     8.951    display/turn/clear
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.593    14.779    display/turn/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[2]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    14.487    display/turn/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.893%)  route 2.998ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.843     8.951    display/turn/clear
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.593    14.779    display/turn/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[3]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    14.487    display/turn/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.890ns (23.754%)  route 2.857ns (76.246%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.702     8.810    display/turn/clear
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.591    14.777    display/turn/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[4]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    14.485    display/turn/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.890ns (23.754%)  route 2.857ns (76.246%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.702     8.810    display/turn/clear
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.591    14.777    display/turn/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[5]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    14.485    display/turn/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.890ns (23.754%)  route 2.857ns (76.246%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.702     8.810    display/turn/clear
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.591    14.777    display/turn/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[6]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    14.485    display/turn/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.890ns (23.754%)  route 2.857ns (76.246%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.702     8.810    display/turn/clear
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.591    14.777    display/turn/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[7]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    14.485    display/turn/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.890ns (24.191%)  route 2.789ns (75.809%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.635     8.743    display/turn/clear
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    14.774    display/turn/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[16]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y75          FDRE (Setup_fdre_C_R)       -0.524    14.466    display/turn/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 display/turn/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.890ns (24.191%)  route 2.789ns (75.809%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     5.064    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  display/turn/counter_reg[13]/Q
                         net (fo=3, routed)           0.811     6.393    display/turn/counter_reg[13]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.517 r  display/turn/counter[0]_i_9/O
                         net (fo=1, routed)           0.634     7.151    display/turn/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     7.275 r  display/turn/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.709     7.984    display/turn/counter[0]_i_3__0_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.108 r  display/turn/counter[0]_i_1__0/O
                         net (fo=22, routed)          0.635     8.743    display/turn/clear
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    14.774    display/turn/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[17]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y75          FDRE (Setup_fdre_C_R)       -0.524    14.466    display/turn/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 press/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/clk_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.920%)  route 0.159ns (46.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.397    press/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  press/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  press/counter_reg[14]/Q
                         net (fo=3, routed)           0.159     1.697    press/counter_reg[14]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.742 r  press/clk_change_i_1__0/O
                         net (fo=1, routed)           0.000     1.742    press/clk_change_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  press/clk_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.834     1.903    press/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  press/clk_change_reg/C
                         clock pessimism             -0.489     1.413    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.504    press/clk_change_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/turn/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.427    display/turn/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.591 r  display/turn/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.706    display/turn/counter_reg_n_0_[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  display/turn/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.816    display/turn/counter_reg[0]_i_2_n_5
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.934    display/turn/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/turn/counter_reg[2]/C
                         clock pessimism             -0.506     1.427    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.561    display/turn/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/turn/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.425    display/turn/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  display/turn/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  display/turn/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.715    display/turn/counter_reg[10]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  display/turn/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    display/turn/counter_reg[8]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  display/turn/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.931    display/turn/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  display/turn/counter_reg[10]/C
                         clock pessimism             -0.505     1.425    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134     1.559    display/turn/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/turn/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.427    display/turn/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.591 r  display/turn/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.717    display/turn/counter_reg[6]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  display/turn/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    display/turn/counter_reg[4]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.933    display/turn/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  display/turn/counter_reg[6]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.561    display/turn/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/turn/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.424    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  display/turn/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.715    display/turn/counter_reg[14]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  display/turn/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    display/turn/counter_reg[12]_i_1_n_5
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.930    display/turn/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  display/turn/counter_reg[14]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.558    display/turn/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/turn/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.424    display/turn/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  display/turn/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.715    display/turn/counter_reg[18]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  display/turn/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    display/turn/counter_reg[16]_i_1_n_5
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.930    display/turn/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  display/turn/counter_reg[18]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.134     1.558    display/turn/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 press/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.396    press/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  press/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  press/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.659    press/counter_reg_n_0_[2]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.770 r  press/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.770    press/counter_reg[0]_i_2__0_n_5
    SLICE_X52Y92         FDRE                                         r  press/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.902    press/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  press/counter_reg[2]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    press/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/turn/clk_change_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/turn/clk_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.424    display/turn/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  display/turn/clk_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  display/turn/clk_change_reg/Q
                         net (fo=19, routed)          0.180     1.746    display/turn/clk_change
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.045     1.791 r  display/turn/clk_change_i_1/O
                         net (fo=1, routed)           0.000     1.791    display/turn/clk_change_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  display/turn/clk_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.930    display/turn/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  display/turn/clk_change_reg/C
                         clock pessimism             -0.505     1.424    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.091     1.515    display/turn/clk_change_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 press/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.397    press/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  press/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  press/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.671    press/counter_reg[18]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  press/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.782    press/counter_reg[16]_i_1__0_n_5
    SLICE_X52Y96         FDRE                                         r  press/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.834     1.903    press/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  press/counter_reg[18]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.502    press/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 press/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.397    press/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  press/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  press/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.671    press/counter_reg[6]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  press/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.782    press/counter_reg[4]_i_1__0_n_5
    SLICE_X52Y93         FDRE                                         r  press/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.834     1.903    press/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  press/counter_reg[6]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.502    press/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     display/turn/clk_change_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     display/turn/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     display/turn/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     display/turn/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     display/turn/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     display/turn/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     display/turn/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     display/turn/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     display/turn/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    press/clk_change_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    press/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    press/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    press/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    press/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    press/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    press/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    press/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    press/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    press/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     display/turn/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     display/turn/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     display/turn/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     display/turn/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     display/turn/clk_change_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     display/turn/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     display/turn/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     display/turn/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     display/turn/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     display/turn/counter_reg[15]/C



