// Seed: 1428451479
module module_0;
  id_1(
      1, id_1, 1'd0, id_1, 1
  );
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_4;
endmodule
