{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 00:00:19 2018 " "Info: Processing started: Fri Oct 26 00:00:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[3\] OUT\[5\] 10.700 ns Longest " "Info: Longest tpd from source pin \"A\[3\]\" to destination pin \"OUT\[5\]\" is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns A\[3\] 1 PIN PIN_Y12 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 6; PIN Node = 'A\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "Decodifocador_Func/Decodificador_Func.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Decodifocador_Func/Decodificador_Func.bdf" { { 40 32 200 56 "A\[3..0\]" "" } { 45 200 216 72 "A\[3\]" "" } { 45 280 296 72 "A\[2\]" "" } { 45 360 376 72 "A\[1\]" "" } { 45 440 456 72 "A\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.023 ns) + CELL(0.053 ns) 5.885 ns inst28~0 2 COMB LCCOMB_X26_Y26_N18 1 " "Info: 2: + IC(5.023 ns) + CELL(0.053 ns) = 5.885 ns; Loc. = LCCOMB_X26_Y26_N18; Fanout = 1; COMB Node = 'inst28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.076 ns" { A[3] inst28~0 } "NODE_NAME" } } { "Decodifocador_Func/Decodificador_Func.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Decodifocador_Func/Decodificador_Func.bdf" { { 1320 704 768 1432 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(1.998 ns) 10.700 ns OUT\[5\] 3 PIN PIN_AB13 0 " "Info: 3: + IC(2.817 ns) + CELL(1.998 ns) = 10.700 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'OUT\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.815 ns" { inst28~0 OUT[5] } "NODE_NAME" } } { "Decodifocador_Func/Decodificador_Func.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/Decodifocador_Func/Decodificador_Func.bdf" { { 1760 864 1040 1776 "OUT\[6..0\]" "" } { 280 752 800 296 "OUT\[0\]" "" } { 528 752 800 544 "OUT\[1\]" "" } { 768 752 800 784 "OUT\[2\]" "" } { 960 752 800 976 "OUT\[3\]" "" } { 1112 752 800 1128 "OUT\[4\]" "" } { 1360 768 813 1376 "OUT\[5\]" "" } { 1632 768 813 1648 "OUT\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 26.73 % ) " "Info: Total cell delay = 2.860 ns ( 26.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.840 ns ( 73.27 % ) " "Info: Total interconnect delay = 7.840 ns ( 73.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { A[3] inst28~0 OUT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { A[3] {} A[3]~combout {} inst28~0 {} OUT[5] {} } { 0.000ns 0.000ns 5.023ns 2.817ns } { 0.000ns 0.809ns 0.053ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 00:00:20 2018 " "Info: Processing ended: Fri Oct 26 00:00:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
