<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/VE/VEInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_7432f2c91ad47ee97a6a0df0eba64dbe.html">VE</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">VEInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="VEInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- VEInstrInfo.h - VE Instruction Information --------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the VE implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_VE_VEINSTRINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_VE_VEINSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VERegisterInfo_8h.html">VERegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="VEInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   19</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;VEGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>VESubtarget;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/// VEII - This namespace holds all of the Aurora VE target-specific</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/// per-instruction flags.  These must match the corresponding definitions in</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/// VEInstrFormats.td.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1VEII.html">   29</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>VEII {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// Aurora VE Instruction Flags.  These flags describe the characteristics of</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// the Aurora VE instructions for vector handling.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// VE_Vector - This instruction is Vector Instruction.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a80a47316d09b2e7ef7e6fa7fff45c703">   35</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a80a47316d09b2e7ef7e6fa7fff45c703">VE_Vector</a> = 0x1,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// VE_VLInUse - This instruction has a vector register in its operands.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a5b2c11a64ad30872f6aa7e60022ef9e7">   38</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a5b2c11a64ad30872f6aa7e60022ef9e7">VE_VLInUse</a> = 0x2,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  /// VE_VLMask/Shift - This is a bitmask that selects the index number where</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// an instruction holds vector length informatio (0 to 6, 7 means undef).n</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a29f0bb87c2d91435fcdb9e194cf42613">   42</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a29f0bb87c2d91435fcdb9e194cf42613">VE_VLShift</a> = 2,</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3ae1c02176a3fd8a52cb6560c86c963704">   43</a></span>&#160;  <a class="code" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3ae1c02176a3fd8a52cb6560c86c963704">VE_VLMask</a> = 0x07 &lt;&lt; <a class="code" href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a29f0bb87c2d91435fcdb9e194cf42613">VE_VLShift</a>,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="VEInstrInfo_8h.html#a237ff59ec1d50b11ff11e33e4e9de766">   46</a></span>&#160;<span class="preprocessor">#define HAS_VLINDEX(TSF) ((TSF)&amp;VEII::VE_VLInUse)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="VEInstrInfo_8h.html#a1ffd6812b2d77b32c2dbb00dbe3d9d0d">   47</a></span>&#160;<span class="preprocessor">#define GET_VLINDEX(TSF)                                                       \</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">  (HAS_VLINDEX(TSF) ? (int)(((TSF)&amp;VEII::VE_VLMask) &gt;&gt; VEII::VE_VLShift) : -1)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} <span class="comment">// end namespace VEII</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1VEInstrInfo.html">   51</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1VEInstrInfo.html">VEInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classVEGenInstrInfo.html">VEGenInstrInfo</a> {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1VERegisterInfo.html">VERegisterInfo</a> RI;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#aa27217d1269b9271bf35cce501e0d2ef">VEInstrInfo</a>(<a class="code" href="classllvm_1_1VESubtarget.html">VESubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1VEInstrInfo.html#a3af676f1b1986d82063f2ab268398f4e">   62</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1VERegisterInfo.html">VERegisterInfo</a> &amp;<a class="code" href="classllvm_1_1VEInstrInfo.html#a3af676f1b1986d82063f2ab268398f4e">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// Branch Analysis &amp; Modification {</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#ab536cb6776e394559d7109c0d6840c2e">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a508f6ace6a3241859f116216d67c85e0">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a8b7067629b6a083fe938e1e73d0b505b">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1VEInstrInfo.html#ac2dfd681e70905459fb735562be28b8c">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// } Branch Analysis &amp; Modification</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#adbbba14d98f4be9ff90126f09c9845f2">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// Stack Spill &amp; Reload {</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#ac71261cc63fa1554868bffe06e6022c2">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a2c2930d4f51773d2b1246e6a97281520">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a3db4f886ec9af2e5e03d30ccf97416ef">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                           <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a07f1f77d70d65fd85690ee45dcf8f65b">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// } Stack Spill &amp; Reload</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// Optimization {</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a8bd20ae2ea5458ccf2edd69ec1f1c7eb">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// } Optimization</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1VEInstrInfo.html#a7a03faa0eec2d5c0ded78156f276258c">getGlobalBaseReg</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Lower pseudo instructions after register allocation.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#a404db50d68f1ca8d28396b5e2deb061d">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#ad99d6c93063cbfe0bf0f995a0cf12552">expandExtendStackPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VEInstrInfo.html#aec1517c8d806609cb368f431ddab1bc7">expandGetStackTopPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a404db50d68f1ca8d28396b5e2deb061d"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a404db50d68f1ca8d28396b5e2deb061d">llvm::VEInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00876">VEInstrInfo.cpp:876</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">AArch64ExpandPseudoInsts.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a508f6ace6a3241859f116216d67c85e0"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a508f6ace6a3241859f116216d67c85e0">llvm::VEInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00291">VEInstrInfo.cpp:291</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a3af676f1b1986d82063f2ab268398f4e"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a3af676f1b1986d82063f2ab268398f4e">llvm::VEInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const VERegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8h_source.html#l00062">VEInstrInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_aa27217d1269b9271bf35cce501e0d2ef"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#aa27217d1269b9271bf35cce501e0d2ef">llvm::VEInstrInfo::VEInstrInfo</a></div><div class="ttdeci">VEInstrInfo(VESubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00038">VEInstrInfo.cpp:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a7a03faa0eec2d5c0ded78156f276258c"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a7a03faa0eec2d5c0ded78156f276258c">llvm::VEInstrInfo::getGlobalBaseReg</a></div><div class="ttdeci">Register getGlobalBaseReg(MachineFunction *MF) const</div><div class="ttdoc">} Optimization</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00756">VEInstrInfo.cpp:756</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a3db4f886ec9af2e5e03d30ccf97416ef"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a3db4f886ec9af2e5e03d30ccf97416ef">llvm::VEInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00459">VEInstrInfo.cpp:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1VEII_html_a587b1caf76e64523565ec67c96a7f7f3a80a47316d09b2e7ef7e6fa7fff45c703"><div class="ttname"><a href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a80a47316d09b2e7ef7e6fa7fff45c703">llvm::VEII::VE_Vector</a></div><div class="ttdeci">@ VE_Vector</div><div class="ttdoc">VE_Vector - This instruction is Vector Instruction.</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8h_source.html#l00035">VEInstrInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_aec1517c8d806609cb368f431ddab1bc7"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#aec1517c8d806609cb368f431ddab1bc7">llvm::VEInstrInfo::expandGetStackTopPseudo</a></div><div class="ttdeci">bool expandGetStackTopPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l01081">VEInstrInfo.cpp:1081</a></div></div>
<div class="ttc" id="anamespacellvm_1_1VEII_html_a587b1caf76e64523565ec67c96a7f7f3a29f0bb87c2d91435fcdb9e194cf42613"><div class="ttname"><a href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a29f0bb87c2d91435fcdb9e194cf42613">llvm::VEII::VE_VLShift</a></div><div class="ttdeci">@ VE_VLShift</div><div class="ttdoc">VE_VLMask/Shift - This is a bitmask that selects the index number where an instruction holds vector l...</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8h_source.html#l00042">VEInstrInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a8bd20ae2ea5458ccf2edd69ec1f1c7eb"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a8bd20ae2ea5458ccf2edd69ec1f1c7eb">llvm::VEInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdoc">} Stack Spill &amp; Reload</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00578">VEInstrInfo.cpp:578</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_adbbba14d98f4be9ff90126f09c9845f2"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#adbbba14d98f4be9ff90126f09c9845f2">llvm::VEInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdoc">} Branch Analysis &amp; Modification</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00359">VEInstrInfo.cpp:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html">llvm::VEInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8h_source.html#l00051">VEInstrInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1VEII_html_a587b1caf76e64523565ec67c96a7f7f3a5b2c11a64ad30872f6aa7e60022ef9e7"><div class="ttname"><a href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3a5b2c11a64ad30872f6aa7e60022ef9e7">llvm::VEII::VE_VLInUse</a></div><div class="ttdeci">@ VE_VLInUse</div><div class="ttdoc">VE_VLInUse - This instruction has a vector register in its operands.</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8h_source.html#l00038">VEInstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a07f1f77d70d65fd85690ee45dcf8f65b"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a07f1f77d70d65fd85690ee45dcf8f65b">llvm::VEInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00522">VEInstrInfo.cpp:522</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_ad99d6c93063cbfe0bf0f995a0cf12552"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#ad99d6c93063cbfe0bf0f995a0cf12552">llvm::VEInstrInfo::expandExtendStackPseudo</a></div><div class="ttdeci">bool expandExtendStackPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00997">VEInstrInfo.cpp:997</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1VEII_html_a587b1caf76e64523565ec67c96a7f7f3ae1c02176a3fd8a52cb6560c86c963704"><div class="ttname"><a href="namespacellvm_1_1VEII.html#a587b1caf76e64523565ec67c96a7f7f3ae1c02176a3fd8a52cb6560c86c963704">llvm::VEII::VE_VLMask</a></div><div class="ttdeci">@ VE_VLMask</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8h_source.html#l00043">VEInstrInfo.h:43</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aVERegisterInfo_8h_html"><div class="ttname"><a href="VERegisterInfo_8h.html">VERegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_ab536cb6776e394559d7109c0d6840c2e"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#ab536cb6776e394559d7109c0d6840c2e">llvm::VEInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdoc">Branch Analysis &amp; Modification {.</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00145">VEInstrInfo.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a8b7067629b6a083fe938e1e73d0b505b"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a8b7067629b6a083fe938e1e73d0b505b">llvm::VEInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00226">VEInstrInfo.cpp:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aclassVEGenInstrInfo_html"><div class="ttname"><a href="classVEGenInstrInfo.html">VEGenInstrInfo</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_ac2dfd681e70905459fb735562be28b8c"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#ac2dfd681e70905459fb735562be28b8c">llvm::VEInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00314">VEInstrInfo.cpp:314</a></div></div>
<div class="ttc" id="astructllvm_1_1VERegisterInfo_html"><div class="ttname"><a href="structllvm_1_1VERegisterInfo.html">llvm::VERegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="VERegisterInfo_8h_source.html#l00022">VERegisterInfo.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1VESubtarget_html"><div class="ttname"><a href="classllvm_1_1VESubtarget.html">llvm::VESubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="VESubtarget_8h_source.html#l00031">VESubtarget.h:31</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_ac71261cc63fa1554868bffe06e6022c2"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#ac71261cc63fa1554868bffe06e6022c2">llvm::VEInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">Stack Spill &amp; Reload {.</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00416">VEInstrInfo.cpp:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1VEInstrInfo_html_a2c2930d4f51773d2b1246e6a97281520"><div class="ttname"><a href="classllvm_1_1VEInstrInfo.html#a2c2930d4f51773d2b1246e6a97281520">llvm::VEInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot,...</div><div class="ttdef"><b>Definition:</b> <a href="VEInstrInfo_8cpp_source.html#l00440">VEInstrInfo.cpp:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:18:22 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
