// Seed: 1032348387
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  genvar id_3;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wand id_6,
    input wire id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    input supply1 id_13,
    output wand id_14,
    input wor id_15,
    input uwire id_16,
    output tri0 id_17,
    output wor id_18,
    output logic id_19,
    input supply1 id_20,
    input wire id_21,
    output wor id_22,
    output supply0 id_23,
    input supply0 id_24
);
  nand primCall (
      id_19,
      id_30,
      id_16,
      id_13,
      id_3,
      id_21,
      id_8,
      id_28,
      id_27,
      id_1,
      id_31,
      id_33,
      id_20,
      id_7,
      id_24,
      id_29,
      id_32,
      id_34,
      id_26,
      id_15,
      id_4,
      id_6,
      id_11,
      id_10
  );
  id_26 :
  assert property (@(posedge -1) -1)
  else;
  logic [1 : (  -1  )  |  1] id_27, id_28, id_29, id_30, id_31, id_32, id_33;
  assign id_0 = -1;
  assign id_2 = 1;
  wire id_34;
  always id_19 <= -1;
  module_0 modCall_1 (
      id_22,
      id_16
  );
  assign modCall_1.id_0 = 0;
  wire id_35;
endmodule
