$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module adderTb $end
  $var wire 8 # a_i [7:0] $end
  $var wire 8 $ b_i [7:0] $end
  $var wire 8 % sum [7:0] $end
  $var wire 1 & carry $end
  $var wire 9 ' tot [8:0] $end
  $scope module uut $end
   $var wire 32 ) N [31:0] $end
   $var wire 8 # a_i [7:0] $end
   $var wire 8 $ b_i [7:0] $end
   $var wire 8 % sum [7:0] $end
   $var wire 1 & carry $end
   $var wire 9 ' tot [8:0] $end
   $var wire 9 ( carry_int [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10010101 #
b11010010 $
b01100111 %
1&
b101100111 '
b100100000 (
b00000000000000000000000000001000 )
#10
