# *********************************
# Accelerator configurations
# *********************************
# BYPASS True(1) / False(0) 
# SATAIONARY: IS(Input Stationary), WS(Weight Stationary), OS(Output Stationary)
[ACC:EYERISS]
# MAC
MAC_PER_PE,1
MAC_WIDTH,1
MAC_STATIONARY,OS
# L1(byte) - I,W,O
L1_SIZES,24,448,48
L1_BYPASS,0,0,0
L1_STATIONARY,OS
# X, Y
ARRAY_SIZE_X,14
ARRAY_SIZE_Y,12
ARRAY_UNROLL_X,P
ARRAY_UNROLL_Y,R
ARRAY_STATIONARY,OS
# L2(KB)
L2_SIZE,108
L2_BYPASS,0,1,0
L2_STATIONARY,OS
# PRECISION unit: bit
PRECISION,16,16,16

# *********************************
# Network Configurations
# *********************************
# [NET] must be before [MAP]s for checking <LAYER_# and [MAP:LAYER_#]> pairs
# Layer types: CONV_#, FC_#, PW_#, DW_#
[NET:ALEXNET]
#,K,B,P,Q,C,R,S,stride
CONV_1,96,4,55,55,3,11,11,4
CONV_2,256,4,27,27,48,5,5,1
CONV_3,384,4,13,13,256,3,3,1
CONV_4,384,4,13,13,192,3,3,1
CONV_5,256,4,13,13,192,3,3,1

# *********************************
# Mapping table Configurations
# *********************************
[MAP:CONV_1]
#,K,B,P,Q,C,R,S,exist(T/F)
L0,1,1,1,1,1,1,1,1
L1,16,1,1,1,1,1,11,1
X,2,1,7,1,1,1,1,1
Y,1,1,1,1,1,11,1,1
L2,3,1,1,55,1,1,1,1
CHIP,1,1,1,1,1,1,1,0

[MAP:CONV_2]
#,K,B,P,Q,C,R,S,exist(T/F)
L0,1,1,1,1,1,1,1,1
L1,16,1,1,1,2,1,5,1
X,1,1,14,1,1,1,1,1
Y,1,1,2,1,1,5,1,1
L2,4,1,1,27,1,1,1,1
CHIP,1,1,1,1,1,1,1,0

[MAP:CONV_3]
##,K,B,P,Q,C,R,S,exist(T/F)
L0,1,1,1,1,1,1,1,1
L1,16,1,1,1,4,1,3,1
X,1,1,13,1,1,1,1,1
Y,4,1,1,1,1,3,1,1
L2,1,4,1,13,1,1,1,1
CHIP,1,1,1,1,1,1,1,0

[MAP:CONV_4]
#,K,B,P,Q,C,R,S,exist(T/F)
L0,1,1,1,1,1,1,1,1
L1,16,1,1,1,3,1,3,1
X,1,1,13,1,1,1,1,1
Y,2,1,1,1,2,3,1,1
L2,2,4,1,13,1,1,1,1
CHIP,1,1,1,1,1,1,1,0

[MAP:CONV_5]
#,K,B,P,Q,C,R,S,exist(T/F)
L0,1,1,1,1,1,1,1,1
L1,16,1,1,1,3,1,3,1
X,1,1,13,1,1,1,1,1
Y,2,1,1,1,2,3,1,1
L2,2,4,1,13,1,1,1,1
CHIP,1,1,1,1,1,1,1,0
