

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_75_7'
================================================================
* Date:           Thu Feb  5 04:58:13 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.809 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_7  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    704|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|    740|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_fu_344_p2       |         +|   0|  0|  14|           7|           4|
    |sub_ln80_10_fu_696_p2    |         -|   0|  0|  45|           1|          38|
    |sub_ln80_11_fu_716_p2    |         -|   0|  0|  24|           1|          17|
    |sub_ln80_12_fu_761_p2    |         -|   0|  0|  45|           1|          38|
    |sub_ln80_13_fu_781_p2    |         -|   0|  0|  24|           1|          17|
    |sub_ln80_14_fu_826_p2    |         -|   0|  0|  45|           1|          38|
    |sub_ln80_15_fu_846_p2    |         -|   0|  0|  24|           1|          17|
    |sub_ln80_1_fu_391_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln80_2_fu_436_p2     |         -|   0|  0|  45|           1|          38|
    |sub_ln80_3_fu_456_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln80_4_fu_501_p2     |         -|   0|  0|  45|           1|          38|
    |sub_ln80_5_fu_521_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln80_6_fu_566_p2     |         -|   0|  0|  45|           1|          38|
    |sub_ln80_7_fu_586_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln80_8_fu_631_p2     |         -|   0|  0|  45|           1|          38|
    |sub_ln80_9_fu_651_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln80_fu_371_p2       |         -|   0|  0|  45|           1|          38|
    |select_ln80_1_fu_476_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_2_fu_541_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_3_fu_606_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_4_fu_671_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_5_fu_736_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_6_fu_801_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_7_fu_866_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln80_fu_411_p3    |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 704|          32|         582|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_jb      |   9|          2|    7|         14|
    |j_fu_94                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_94                  |  7|   0|    7|          0|
    |zext_ln75_reg_885        |  3|   0|   64|         61|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   74|         61|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|                         top_kernel_Pipeline_VITIS_LOOP_75_7|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|                         top_kernel_Pipeline_VITIS_LOOP_75_7|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|                         top_kernel_Pipeline_VITIS_LOOP_75_7|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|                         top_kernel_Pipeline_VITIS_LOOP_75_7|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|                         top_kernel_Pipeline_VITIS_LOOP_75_7|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|                         top_kernel_Pipeline_VITIS_LOOP_75_7|  return value|
|col_sum_address0                                                     |  out|    3|   ap_memory|                                                     col_sum|         array|
|col_sum_ce0                                                          |  out|    1|   ap_memory|                                                     col_sum|         array|
|col_sum_q0                                                           |   in|   24|   ap_memory|                                                     col_sum|         array|
|col_sum_1_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_1|         array|
|col_sum_1_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_1|         array|
|col_sum_1_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_1|         array|
|col_sum_2_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_2|         array|
|col_sum_2_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_2|         array|
|col_sum_2_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_2|         array|
|col_sum_3_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_3|         array|
|col_sum_3_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_3|         array|
|col_sum_3_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_3|         array|
|col_sum_4_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_4|         array|
|col_sum_4_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_4|         array|
|col_sum_4_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_4|         array|
|col_sum_5_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_5|         array|
|col_sum_5_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_5|         array|
|col_sum_5_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_5|         array|
|col_sum_6_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_6|         array|
|col_sum_6_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_6|         array|
|col_sum_6_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_6|         array|
|col_sum_7_address0                                                   |  out|    3|   ap_memory|                                                   col_sum_7|         array|
|col_sum_7_ce0                                                        |  out|    1|   ap_memory|                                                   col_sum_7|         array|
|col_sum_7_q0                                                         |   in|   24|   ap_memory|                                                   col_sum_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0        |  out|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0    |  out|    3|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0          |  out|   17|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

