// Seed: 2539414940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_8, id_9;
  tri0 id_10 = 1;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0,
    output tri void id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    output tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  tri1 id_10 = id_0;
  wire id_11;
endmodule
