INTSTYLE=ise
INFILE=D:\Lab_4_as18181_dsw9740\Lab 4-5\Task 4 + Bonus\Process_MPU\Process_MPU\Processor_template\Processor_template\top_processor_FPGA.ncd
OUTFILE=D:\Lab_4_as18181_dsw9740\Lab 4-5\Task 4 + Bonus\Process_MPU\Process_MPU\Processor_template\Processor_template\top_processor_FPGA.bit
FAMILY=Spartan3E
PART=xc3s100e-4cp132
WORKINGDIR=D:\Lab_4_as18181_dsw9740\Lab 4-5\Task 4 + Bonus\Process_MPU\Process_MPU\Processor_template\Processor_template
LICENSE=WebPack
USER_INFO=209294022_0_0_171
