;redcode
;assert 1
	SPL 0, <332
	CMP -217, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	JMP <121, 103
	SUB #12, @202
	SUB #12, @202
	SUB #12, @202
	JMP 0, -33
	ADD 240, 60
	SUB -100, -100
	JMP <124, 106
	SUB -100, -100
	JMP @42, #206
	SUB @121, 103
	DJN -1, @-20
	MOV @0, @2
	MOV @0, @2
	MOV @0, @2
	JMP <124, 106
	SUB -217, <-120
	SUB -217, <-120
	CMP -100, -100
	SUB #12, @202
	SUB #12, @202
	JMP 52, #208
	JMP 52, #208
	SUB -217, <-120
	SUB -217, <-120
	SUB @121, 103
	ADD -1, <-20
	ADD -1, <-20
	JMN 452, #30
	DJN -1, @-20
	SUB -104, -100
	CMP @124, 106
	ADD 240, 68
	SPL <121, 106
	MOV -8, <-20
	MOV -8, <-20
	MOV -8, <-20
	SUB #12, @202
	MOV -8, <-20
	MOV -1, <-20
	JMP -4, @-20
	JMP -4, @-20
	DJN -1, @-20
	ADD 210, 60
	SPL 0, <332
