Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 14:17:11 2024
| Host         : DESKTOP-NFG9C79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (36)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ALU_OPP[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ALU_OPP[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1[11]
                            (input port)
  Destination:            ALU_OUT_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 1.690ns (20.553%)  route 6.534ns (79.447%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  D1[11] (IN)
                         net (fo=0)                   0.000     0.000    D1[11]
    U11                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  D1_IBUF[11]_inst/O
                         net (fo=11, routed)          2.620     3.584    D1_IBUF[11]
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.152     3.736 r  ALU_OUT_reg[9]_i_7/O
                         net (fo=2, routed)           0.847     4.583    ALU_OUT_reg[9]_i_7_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.326     4.909 r  ALU_OUT_reg[9]_i_5/O
                         net (fo=1, routed)           1.053     5.962    ALU_OUT_reg[9]_i_5_n_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.124     6.086 r  ALU_OUT_reg[9]_i_3/O
                         net (fo=1, routed)           0.999     7.085    ALU_OUT_reg[9]_i_3_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.124     7.209 r  ALU_OUT_reg[9]_i_1/O
                         net (fo=1, routed)           1.015     8.224    ALU_OUT_reg[9]_i_1_n_0
    SLICE_X0Y33          LDCE                                         r  ALU_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[2]
                            (input port)
  Destination:            ALU_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 1.700ns (21.279%)  route 6.287ns (78.721%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  D2[2] (IN)
                         net (fo=0)                   0.000     0.000    D2[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  D2_IBUF[2]_inst/O
                         net (fo=39, routed)          3.049     4.027    D2_IBUF[2]
    SLICE_X5Y26          LUT5 (Prop_lut5_I1_O)        0.124     4.151 r  ALU_OUT_reg[14]_i_5/O
                         net (fo=2, routed)           0.807     4.958    ALU_OUT_reg[14]_i_5_n_0
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.146     5.104 r  ALU_OUT_reg[13]_i_5/O
                         net (fo=1, routed)           0.792     5.895    ALU_OUT_reg[13]_i_5_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.328     6.223 r  ALU_OUT_reg[13]_i_3/O
                         net (fo=1, routed)           0.818     7.042    ALU_OUT_reg[13]_i_3_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.124     7.166 r  ALU_OUT_reg[13]_i_1/O
                         net (fo=1, routed)           0.821     7.987    ALU_OUT_reg[13]_i_1_n_0
    SLICE_X0Y35          LDCE                                         r  ALU_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[6]
                            (input port)
  Destination:            ALU_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 1.461ns (18.444%)  route 6.460ns (81.556%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  D1[6] (IN)
                         net (fo=0)                   0.000     0.000    D1[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  D1_IBUF[6]_inst/O
                         net (fo=10, routed)          2.442     3.407    D1_IBUF[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     3.531 r  ALU_OUT_reg[6]_i_7/O
                         net (fo=4, routed)           0.859     4.390    ALU_OUT_reg[6]_i_7_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     4.514 r  ALU_OUT_reg[3]_i_5/O
                         net (fo=1, routed)           1.150     5.664    ALU_OUT_reg[3]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.124     5.788 r  ALU_OUT_reg[3]_i_3/O
                         net (fo=1, routed)           1.169     6.957    ALU_OUT_reg[3]_i_3_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.124     7.081 r  ALU_OUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.840     7.921    ALU_OUT_reg[3]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  ALU_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[14]
                            (input port)
  Destination:            ALU_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 1.464ns (19.171%)  route 6.171ns (80.829%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  D1[14] (IN)
                         net (fo=0)                   0.000     0.000    D1[14]
    U16                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  D1_IBUF[14]_inst/O
                         net (fo=11, routed)          2.719     3.686    D1_IBUF[14]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.124     3.810 r  ALU_OUT_reg[2]_i_7/O
                         net (fo=3, routed)           0.818     4.628    ALU_OUT_reg[2]_i_7_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124     4.752 r  ALU_OUT_reg[1]_i_5/O
                         net (fo=1, routed)           0.689     5.441    ALU_OUT_reg[1]_i_5_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.565 r  ALU_OUT_reg[1]_i_3/O
                         net (fo=1, routed)           1.010     6.575    ALU_OUT_reg[1]_i_3_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.699 r  ALU_OUT_reg[1]_i_1/O
                         net (fo=1, routed)           0.935     7.634    ALU_OUT_reg[1]_i_1_n_0
    SLICE_X0Y33          LDCE                                         r  ALU_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_OUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 1.463ns (19.532%)  route 6.026ns (80.468%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    U18                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  D1_IBUF[15]_inst/O
                         net (fo=34, routed)          3.234     4.200    D1_IBUF[15]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.124     4.324 r  ALU_OUT_reg[15]_i_14/O
                         net (fo=1, routed)           0.665     4.989    ALU_OUT_reg[15]_i_14_n_0
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.124     5.113 r  ALU_OUT_reg[15]_i_7/O
                         net (fo=1, routed)           0.497     5.611    ALU_OUT_reg[15]_i_7_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.124     5.735 r  ALU_OUT_reg[15]_i_4/O
                         net (fo=1, routed)           0.796     6.531    ALU_OUT_reg[15]_i_4_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I2_O)        0.124     6.655 r  ALU_OUT_reg[15]_i_1/O
                         net (fo=1, routed)           0.833     7.488    ALU_OUT_reg[15]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  ALU_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[2]
                            (input port)
  Destination:            ALU_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 2.456ns (32.900%)  route 5.009ns (67.100%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  D1[2] (IN)
                         net (fo=0)                   0.000     0.000    D1[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  D1_IBUF[2]_inst/O
                         net (fo=11, routed)          2.251     3.227    D1_IBUF[2]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.124     3.351 r  ALU_OUT_reg[3]_i_12/O
                         net (fo=1, routed)           0.000     3.351    ALU_OUT_reg[3]_i_12_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.731 r  ALU_OUT_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.731    ALU_OUT_reg[3]_i_7_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.046 r  ALU_OUT_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.112     5.158    data1[7]
    SLICE_X1Y23          LUT3 (Prop_lut3_I0_O)        0.335     5.493 r  ALU_OUT_reg[7]_i_4/O
                         net (fo=1, routed)           0.804     6.297    ALU_OUT_reg[7]_i_4_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.326     6.623 r  ALU_OUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.842     7.466    ALU_OUT_reg[7]_i_1_n_0
    SLICE_X1Y33          LDCE                                         r  ALU_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[3]
                            (input port)
  Destination:            ALU_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 1.691ns (22.713%)  route 5.753ns (77.287%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  D1[3] (IN)
                         net (fo=0)                   0.000     0.000    D1[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  D1_IBUF[3]_inst/O
                         net (fo=11, routed)          2.649     3.614    D1_IBUF[3]
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.150     3.764 r  ALU_OUT_reg[14]_i_7/O
                         net (fo=4, routed)           0.875     4.639    ALU_OUT_reg[14]_i_7_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.328     4.967 r  ALU_OUT_reg[11]_i_6/O
                         net (fo=1, routed)           0.665     5.632    ALU_OUT_reg[11]_i_6_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.124     5.756 r  ALU_OUT_reg[11]_i_3/O
                         net (fo=1, routed)           0.706     6.463    ALU_OUT_reg[11]_i_3_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.587 r  ALU_OUT_reg[11]_i_1/O
                         net (fo=1, routed)           0.857     7.444    ALU_OUT_reg[11]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  ALU_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[6]
                            (input port)
  Destination:            ALU_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 1.461ns (19.729%)  route 5.944ns (80.271%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  D1[6] (IN)
                         net (fo=0)                   0.000     0.000    D1[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  D1_IBUF[6]_inst/O
                         net (fo=10, routed)          2.442     3.407    D1_IBUF[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     3.531 r  ALU_OUT_reg[6]_i_7/O
                         net (fo=4, routed)           1.192     4.723    ALU_OUT_reg[6]_i_7_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.847 r  ALU_OUT_reg[6]_i_5/O
                         net (fo=1, routed)           0.526     5.373    ALU_OUT_reg[6]_i_5_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.497 r  ALU_OUT_reg[6]_i_3/O
                         net (fo=1, routed)           0.737     6.234    ALU_OUT_reg[6]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.124     6.358 r  ALU_OUT_reg[6]_i_1/O
                         net (fo=1, routed)           1.047     7.405    ALU_OUT_reg[6]_i_1_n_0
    SLICE_X0Y35          LDCE                                         r  ALU_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[11]
                            (input port)
  Destination:            ALU_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 1.690ns (23.384%)  route 5.538ns (76.616%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  D1[11] (IN)
                         net (fo=0)                   0.000     0.000    D1[11]
    U11                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  D1_IBUF[11]_inst/O
                         net (fo=11, routed)          2.620     3.584    D1_IBUF[11]
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.152     3.736 r  ALU_OUT_reg[9]_i_7/O
                         net (fo=2, routed)           1.036     4.772    ALU_OUT_reg[9]_i_7_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.326     5.098 r  ALU_OUT_reg[8]_i_5/O
                         net (fo=1, routed)           0.825     5.923    ALU_OUT_reg[8]_i_5_n_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.124     6.047 r  ALU_OUT_reg[8]_i_3/O
                         net (fo=1, routed)           0.294     6.341    ALU_OUT_reg[8]_i_3_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124     6.465 r  ALU_OUT_reg[8]_i_1/O
                         net (fo=1, routed)           0.763     7.228    ALU_OUT_reg[8]_i_1_n_0
    SLICE_X1Y33          LDCE                                         r  ALU_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[1]
                            (input port)
  Destination:            ALU_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 2.633ns (36.528%)  route 4.575ns (63.472%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  D1[1] (IN)
                         net (fo=0)                   0.000     0.000    D1[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  D1_IBUF[1]_inst/O
                         net (fo=13, routed)          2.436     3.405    D1_IBUF[1]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.124     3.529 r  ALU_OUT_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     3.529    ALU_OUT_reg[3]_i_17_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.079 r  ALU_OUT_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.079    ALU_OUT_reg[3]_i_8_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ALU_OUT_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.799     5.213    data0[5]
    SLICE_X4Y23          LUT3 (Prop_lut3_I2_O)        0.329     5.542 r  ALU_OUT_reg[5]_i_4/O
                         net (fo=1, routed)           0.441     5.982    ALU_OUT_reg[5]_i_4_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I4_O)        0.326     6.308 r  ALU_OUT_reg[5]_i_1/O
                         net (fo=1, routed)           0.899     7.207    ALU_OUT_reg[5]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  ALU_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.239ns (21.781%)  route 0.858ns (78.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=32, routed)          0.569     0.763    ALU_OPP_IBUF[1]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.045     0.808 r  ALU_OUT_reg[14]_i_1/O
                         net (fo=1, routed)           0.290     1.097    ALU_OUT_reg[14]_i_1_n_0
    SLICE_X0Y35          LDCE                                         r  ALU_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.239ns (21.004%)  route 0.899ns (78.996%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=32, routed)          0.604     0.798    ALU_OPP_IBUF[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.045     0.843 r  ALU_OUT_reg[13]_i_1/O
                         net (fo=1, routed)           0.295     1.138    ALU_OUT_reg[13]_i_1_n_0
    SLICE_X0Y35          LDCE                                         r  ALU_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[10]
                            (input port)
  Destination:            ALU_OUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.282ns (24.603%)  route 0.865ns (75.397%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  D2[10] (IN)
                         net (fo=0)                   0.000     0.000    D2[10]
    P17                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  D2_IBUF[10]_inst/O
                         net (fo=4, routed)           0.503     0.696    D2_IBUF[10]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  ALU_OUT_reg[10]_i_2/O
                         net (fo=1, routed)           0.099     0.839    ALU_OUT_reg[10]_i_2_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.045     0.884 r  ALU_OUT_reg[10]_i_1/O
                         net (fo=1, routed)           0.263     1.147    ALU_OUT_reg[10]_i_1_n_0
    SLICE_X1Y33          LDCE                                         r  ALU_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.226ns  (logic 0.250ns (20.376%)  route 0.976ns (79.624%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  ALU_OPP_IBUF[3]_inst/O
                         net (fo=17, routed)          0.582     0.787    ALU_OPP_IBUF[3]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.045     0.832 r  ALU_OUT_reg[15]_i_1/O
                         net (fo=1, routed)           0.394     1.226    ALU_OUT_reg[15]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  ALU_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[8]
                            (input port)
  Destination:            ALU_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.245ns  (logic 0.267ns (21.450%)  route 0.978ns (78.550%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  D2[8] (IN)
                         net (fo=0)                   0.000     0.000    D2[8]
    P15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  D2_IBUF[8]_inst/O
                         net (fo=4, routed)           0.514     0.691    D2_IBUF[8]
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.045     0.736 r  ALU_OUT_reg[8]_i_2/O
                         net (fo=1, routed)           0.158     0.894    ALU_OUT_reg[8]_i_2_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.045     0.939 r  ALU_OUT_reg[8]_i_1/O
                         net (fo=1, routed)           0.306     1.245    ALU_OUT_reg[8]_i_1_n_0
    SLICE_X1Y33          LDCE                                         r  ALU_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[7]
                            (input port)
  Destination:            ALU_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.273ns (21.855%)  route 0.975ns (78.145%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  D2[7] (IN)
                         net (fo=0)                   0.000     0.000    D2[7]
    R15                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  D2_IBUF[7]_inst/O
                         net (fo=4, routed)           0.548     0.731    D2_IBUF[7]
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.045     0.776 r  ALU_OUT_reg[7]_i_2/O
                         net (fo=1, routed)           0.082     0.858    ALU_OUT_reg[7]_i_2_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I0_O)        0.045     0.903 r  ALU_OUT_reg[7]_i_1/O
                         net (fo=1, routed)           0.345     1.248    ALU_OUT_reg[7]_i_1_n_0
    SLICE_X1Y33          LDCE                                         r  ALU_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[9]
                            (input port)
  Destination:            ALU_OUT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.259ns  (logic 0.278ns (22.072%)  route 0.981ns (77.928%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  D2[9] (IN)
                         net (fo=0)                   0.000     0.000    D2[9]
    R17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  D2_IBUF[9]_inst/O
                         net (fo=4, routed)           0.450     0.638    D2_IBUF[9]
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  ALU_OUT_reg[9]_i_2/O
                         net (fo=1, routed)           0.050     0.733    ALU_OUT_reg[9]_i_2_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.045     0.778 r  ALU_OUT_reg[9]_i_1/O
                         net (fo=1, routed)           0.481     1.259    ALU_OUT_reg[9]_i_1_n_0
    SLICE_X0Y33          LDCE                                         r  ALU_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.260ns  (logic 0.282ns (22.402%)  route 0.978ns (77.598%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  D2_IBUF[3]_inst/O
                         net (fo=39, routed)          0.490     0.682    D2_IBUF[3]
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.045     0.727 r  ALU_OUT_reg[3]_i_2/O
                         net (fo=1, routed)           0.146     0.873    ALU_OUT_reg[3]_i_2_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.045     0.918 r  ALU_OUT_reg[3]_i_1/O
                         net (fo=1, routed)           0.342     1.260    ALU_OUT_reg[3]_i_1_n_0
    SLICE_X0Y34          LDCE                                         r  ALU_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.267ns  (logic 0.239ns (18.862%)  route 1.028ns (81.138%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=32, routed)          0.742     0.936    ALU_OPP_IBUF[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I3_O)        0.045     0.981 r  ALU_OUT_reg[4]_i_1/O
                         net (fo=1, routed)           0.286     1.267    ALU_OUT_reg[4]_i_1_n_0
    SLICE_X0Y33          LDCE                                         r  ALU_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[1]
                            (input port)
  Destination:            ALU_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.273ns  (logic 0.239ns (18.771%)  route 1.034ns (81.229%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  ALU_OPP[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[1]
    P14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  ALU_OPP_IBUF[1]_inst/O
                         net (fo=32, routed)          0.735     0.928    ALU_OPP_IBUF[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.045     0.973 r  ALU_OUT_reg[12]_i_1/O
                         net (fo=1, routed)           0.299     1.273    ALU_OUT_reg[12]_i_1_n_0
    SLICE_X0Y35          LDCE                                         r  ALU_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------





