<DOC>
<DOCNO>
EP-0001986
</DOCNO>
<TEXT>
<DATE>
19790530
</DATE>
<IPC-CLASSIFICATIONS>
H01L-21/822 G11C-5/06 H01L-27/108 G11C-11/34 <main>H01L-27/08</main> G11C-11/24 H01L-27/04 G11C-11/404 H01L-29/78 H01L-21/8242 G11C-11/409 G11C-11/4097 H01L-27/10 G11C-11/403 H01L-29/66 H01L-21/02 H01L-21/70 H01L-21/033 G11C-11/401 H01L-21/72 
</IPC-CLASSIFICATIONS>
<TITLE>
highly integrated memory matrix and method for its production.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
chang-yih liu<sep>esch ronald philip<sep>folsom robert martin<sep>rideout vincent leo<sep>soderman donald arvid<sep>wenning george thomas<sep>chang-yih, liu<sep>esch, ronald philip<sep>folsom, robert martin<sep>rideout, vincent leo<sep>soderman, donald arvid<sep>wenning, george thomas<sep>chang-yih, liu13420 kingsman roadwoodbridge virginia 22193us<sep>esch, ronald philip971 shadow brook drivesan jose california 95120us<sep>folsom, robert martin2414 black cap lanereston virginia 22091us<sep>rideout, vincent leo3036 knollwood courtmohegan lake new york 10547us<sep>soderman, donald arvid2606 lakevale drivevienna virginia 22091us<sep>wenning, george thomas8703 barnett streetmanassas virginia 22110us<sep>chang-yih, liu<sep>esch, ronald philip <sep>folsom, robert martin<sep>rideout, vincent leo  <sep>soderman, donald arvid<sep>wenning, george thomas<sep>chang-yih, liu13420 kingsman roadwoodbridge virginia 22193us<sep>esch, ronald philip971 shadow brook drivesan jose california 95120us<sep>folsom, robert martin2414 black cap lanereston virginia 22091us<sep>rideout, vincent leo3036 knollwood courtmohegan lake new york 10547us<sep>soderman, donald arvid2606 lakevale drivevienna virginia 22091us<sep>wenning, george thomas8703 barnett streetmanassas virginia 22110us<sep>
</INVENTOR>
<ABSTRACT>
The memory matrix according to the invention from ON-FET cells on a semiconductor substrate (39) has a conductor reference plane (34a).The capacitance of the storage capacitor (CS) is formed by the source capacitance from the source of a field effect transistor for the conductor reference plane (34a) and the capacitance of the source to the semiconductor substrate (39).Diffusion forms part of a first storage capacitor covering and the other diffusion the bit line (30a).A thin polysilicon layer over the thin oxide layer forms the second coating.In the range between the first and second diffusion, the polysilicon layer is removed when producing this memory matrix and a thick oxide layer (32a) is applied.The second oxide layer is arranged as a gate oxide (37) above the channel region (35).In addition, a metal electrode is applied, which serves as a gate electrode and word line (38a).
</ABSTRACT>
</TEXT>
</DOC>
