<stg><name>_doHuffmanEncoding</name>


<trans_list>

<trans id="668" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="9" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="13" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="15" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="17" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="19" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="21" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="23" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="25" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="27" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="29" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="31" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="33" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="35" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="37" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="39" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="41" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="43" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="45" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="47" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="49" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="51" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="53" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="55" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="57" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="59" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="61" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="63" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="65" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="67" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="69" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="71" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="73" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="75" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="77" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="79" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="81" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="83" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="85" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="87" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="89" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="91" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="93" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="95" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="97" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="99" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="101" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="103" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="105" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="107" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="109" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="111" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="113" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="115" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="117" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="119" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="121" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="123" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="125" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="127" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="129" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="131" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="133" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="135" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="135" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="139" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="142" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="144" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="145" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="148" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %DU_addr = getelementptr [64 x i11]* %DU, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="DU_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="6">
<![CDATA[
:19  %DU_load = load i11* %DU_addr, align 2

]]></Node>
<StgValue><ssdm name="DU_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %HTAC_value_addr = getelementptr [256 x i16]* %HTAC_value, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="HTAC_value_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %HTAC_length_addr = getelementptr [256 x i5]* %HTAC_length, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="HTAC_length_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="8">
<![CDATA[
:9  %HTAC_length_load = load i5* %HTAC_length_addr, align 1

]]></Node>
<StgValue><ssdm name="HTAC_length_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="8">
<![CDATA[
:11  %HTAC_value_load = load i16* %HTAC_value_addr, align 2

]]></Node>
<StgValue><ssdm name="HTAC_value_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %HTAC_length_addr_1 = getelementptr [256 x i5]* %HTAC_length, i64 0, i64 240

]]></Node>
<StgValue><ssdm name="HTAC_length_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="8">
<![CDATA[
:14  %HTAC_length_load_1 = load i5* %HTAC_length_addr_1, align 1

]]></Node>
<StgValue><ssdm name="HTAC_length_load_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %HTAC_value_addr_1 = getelementptr [256 x i16]* %HTAC_value, i64 0, i64 240

]]></Node>
<StgValue><ssdm name="HTAC_value_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="8">
<![CDATA[
:17  %HTAC_value_load_1 = load i16* %HTAC_value_addr_1, align 2

]]></Node>
<StgValue><ssdm name="HTAC_value_load_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="6">
<![CDATA[
:19  %DU_load = load i11* %DU_addr, align 2

]]></Node>
<StgValue><ssdm name="DU_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %prevDC_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %prevDC_read)

]]></Node>
<StgValue><ssdm name="prevDC_read_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %outputBitString_valu = getelementptr [128 x i32]* %outputBitString_value, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outputBitString_valu"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %outputBitString_leng = getelementptr [128 x i32]* %outputBitString_length, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outputBitString_leng"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %HTDC_value_addr = getelementptr [12 x i16]* %HTDC_value, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="HTDC_value_addr"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %HTDC_length_addr = getelementptr [12 x i5]* %HTDC_length, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="HTDC_length_addr"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln379"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="8">
<![CDATA[
:9  %HTAC_length_load = load i5* %HTAC_length_addr, align 1

]]></Node>
<StgValue><ssdm name="HTAC_length_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
:10  %EOB_length = zext i5 %HTAC_length_load to i32

]]></Node>
<StgValue><ssdm name="EOB_length"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="8">
<![CDATA[
:11  %HTAC_value_load = load i16* %HTAC_value_addr, align 2

]]></Node>
<StgValue><ssdm name="HTAC_value_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
:12  %EOB_value = zext i16 %HTAC_value_load to i32

]]></Node>
<StgValue><ssdm name="EOB_value"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="8">
<![CDATA[
:14  %HTAC_length_load_1 = load i5* %HTAC_length_addr_1, align 1

]]></Node>
<StgValue><ssdm name="HTAC_length_load_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
:15  %SIXTEEN_ZEROS_length = zext i5 %HTAC_length_load_1 to i32

]]></Node>
<StgValue><ssdm name="SIXTEEN_ZEROS_length"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="8">
<![CDATA[
:17  %HTAC_value_load_1 = load i16* %HTAC_value_addr_1, align 2

]]></Node>
<StgValue><ssdm name="HTAC_value_load_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="16">
<![CDATA[
:18  %SIXTEEN_ZEROS_value = zext i16 %HTAC_value_load_1 to i32

]]></Node>
<StgValue><ssdm name="SIXTEEN_ZEROS_value"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="11">
<![CDATA[
:20  %sext_ln383 = sext i11 %DU_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln383"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="11">
<![CDATA[
:21  %sext_ln383_1 = sext i11 %DU_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln383_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="16">
<![CDATA[
:22  %sext_ln383_2 = sext i16 %prevDC_read_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln383_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:23  %dcDiff = sub i17 %sext_ln383_1, %sext_ln383_2

]]></Node>
<StgValue><ssdm name="dcDiff"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="17">
<![CDATA[
:24  %trunc_ln383 = trunc i17 %dcDiff to i16

]]></Node>
<StgValue><ssdm name="trunc_ln383"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="17">
<![CDATA[
:25  %sext_ln383_3 = sext i17 %dcDiff to i32

]]></Node>
<StgValue><ssdm name="sext_ln383_3"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %icmp_ln385 = icmp eq i16 %sext_ln383, %prevDC_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln385, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="4">
<![CDATA[
:0  %HTDC_length_load = load i5* %HTDC_length_addr, align 1

]]></Node>
<StgValue><ssdm name="HTDC_length_load"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="4">
<![CDATA[
:3  %HTDC_value_load = load i16* %HTDC_value_addr, align 2

]]></Node>
<StgValue><ssdm name="HTDC_value_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %icmp_ln365 = icmp sgt i17 %dcDiff, 0

]]></Node>
<StgValue><ssdm name="icmp_ln365"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %sub_ln365 = sub i16 0, %trunc_ln383

]]></Node>
<StgValue><ssdm name="sub_ln365"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %select_ln365 = select i1 %icmp_ln365, i16 %trunc_ln383, i16 %sub_ln365

]]></Node>
<StgValue><ssdm name="select_ln365"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="16">
<![CDATA[
:3  %zext_ln365 = zext i16 %select_ln365 to i30

]]></Node>
<StgValue><ssdm name="zext_ln365"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0  %v_0_i = phi i30 [ %zext_ln365, %2 ], [ %sext_ln367, %bit1 ]

]]></Node>
<StgValue><ssdm name="v_0_i"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %ret_length = phi i32 [ 0, %2 ], [ %length, %bit1 ]

]]></Node>
<StgValue><ssdm name="ret_length"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2  %icmp_ln367 = icmp eq i30 %v_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln367"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %length = add nsw i32 %ret_length, 1

]]></Node>
<StgValue><ssdm name="length"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln367, label %_getBitCode.exit, label %bit1

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bit1:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln368"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bit1:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
bit1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 16, i32 8, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln369"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bit1:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str29, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
bit1:4  %tmp_136 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %v_0_i, i32 1, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="29">
<![CDATA[
bit1:5  %sext_ln367 = sext i29 %tmp_136 to i30

]]></Node>
<StgValue><ssdm name="sext_ln367"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
bit1:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
<literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_getBitCode.exit:0  %shl_ln371 = shl i32 1, %ret_length

]]></Node>
<StgValue><ssdm name="shl_ln371"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
_getBitCode.exit:4  %sext_ln390 = sext i32 %ret_length to i64

]]></Node>
<StgValue><ssdm name="sext_ln390"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_getBitCode.exit:5  %HTDC_length_addr_1 = getelementptr [12 x i5]* %HTDC_length, i64 0, i64 %sext_ln390

]]></Node>
<StgValue><ssdm name="HTDC_length_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="4">
<![CDATA[
_getBitCode.exit:6  %HTDC_length_load_1 = load i5* %HTDC_length_addr_1, align 1

]]></Node>
<StgValue><ssdm name="HTDC_length_load_1"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_getBitCode.exit:9  %HTDC_value_addr_1 = getelementptr [12 x i16]* %HTDC_value, i64 0, i64 %sext_ln390

]]></Node>
<StgValue><ssdm name="HTDC_value_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="4">
<![CDATA[
_getBitCode.exit:10  %HTDC_value_load_1 = load i16* %HTDC_value_addr_1, align 2

]]></Node>
<StgValue><ssdm name="HTDC_value_load_1"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_getBitCode.exit:13  %outputBitString_leng_1 = getelementptr [128 x i32]* %outputBitString_length, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="outputBitString_leng_1"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_getBitCode.exit:14  store i32 %ret_length, i32* %outputBitString_leng_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="210" st_id="7" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_getBitCode.exit:0  %shl_ln371 = shl i32 1, %ret_length

]]></Node>
<StgValue><ssdm name="shl_ln371"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="4">
<![CDATA[
_getBitCode.exit:6  %HTDC_length_load_1 = load i5* %HTDC_length_addr_1, align 1

]]></Node>
<StgValue><ssdm name="HTDC_length_load_1"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="4">
<![CDATA[
_getBitCode.exit:10  %HTDC_value_load_1 = load i16* %HTDC_value_addr_1, align 2

]]></Node>
<StgValue><ssdm name="HTDC_value_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="213" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_getBitCode.exit:1  %add_ln371 = add i32 %shl_ln371, -1

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_getBitCode.exit:2  %add_ln371_1 = add i32 %add_ln371, %sext_ln383_3

]]></Node>
<StgValue><ssdm name="add_ln371_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
_getBitCode.exit:7  %zext_ln390 = zext i5 %HTDC_length_load_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln390"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_getBitCode.exit:8  store i32 %zext_ln390, i32* %outputBitString_leng, align 4

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="16">
<![CDATA[
_getBitCode.exit:11  %zext_ln390_1 = zext i16 %HTDC_value_load_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln390_1"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_getBitCode.exit:12  store i32 %zext_ln390_1, i32* %outputBitString_valu, align 4

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_getBitCode.exit:3  %ret_value = select i1 %icmp_ln365, i32 %sext_ln383_3, i32 %add_ln371_1

]]></Node>
<StgValue><ssdm name="ret_value"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_getBitCode.exit:15  %outputBitString_valu_1 = getelementptr [128 x i32]* %outputBitString_value, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="outputBitString_valu_1"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_getBitCode.exit:16  store i32 %ret_value, i32* %outputBitString_valu_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
_getBitCode.exit:17  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %DU_addr_1 = getelementptr [64 x i11]* %DU, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="DU_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="6">
<![CDATA[
:3  %DU_load_1 = load i11* %DU_addr_1, align 2

]]></Node>
<StgValue><ssdm name="DU_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="225" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="4">
<![CDATA[
:0  %HTDC_length_load = load i5* %HTDC_length_addr, align 1

]]></Node>
<StgValue><ssdm name="HTDC_length_load"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="4">
<![CDATA[
:3  %HTDC_value_load = load i16* %HTDC_value_addr, align 2

]]></Node>
<StgValue><ssdm name="HTDC_value_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
:1  %zext_ln386 = zext i5 %HTDC_length_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:2  store i32 %zext_ln386, i32* %outputBitString_leng, align 4

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
:4  %zext_ln386_1 = zext i16 %HTDC_value_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln386_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %zext_ln386_1, i32* %outputBitString_valu, align 4

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="6">
<![CDATA[
:3  %DU_load_1 = load i11* %DU_addr_1, align 2

]]></Node>
<StgValue><ssdm name="DU_load_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %icmp_ln395 = icmp eq i11 %DU_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %index_0 = phi i2 [ 1, %1 ], [ -2, %_getBitCode.exit ]

]]></Node>
<StgValue><ssdm name="index_0"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="2">
<![CDATA[
:1  %zext_ln395 = zext i2 %index_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln395, label %4, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_2 = getelementptr [64 x i11]* %DU, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="DU_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_2 = load i11* %DU_addr_2, align 2

]]></Node>
<StgValue><ssdm name="DU_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="239" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_2 = load i11* %DU_addr_2, align 2

]]></Node>
<StgValue><ssdm name="DU_load_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_1 = icmp eq i11 %DU_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_1, label %6, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_3 = getelementptr [64 x i11]* %DU, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="DU_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_3 = load i11* %DU_addr_3, align 2

]]></Node>
<StgValue><ssdm name="DU_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="244" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_3 = load i11* %DU_addr_3, align 2

]]></Node>
<StgValue><ssdm name="DU_load_3"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_2 = icmp eq i11 %DU_load_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_2, label %7, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_4 = getelementptr [64 x i11]* %DU, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="DU_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_4 = load i11* %DU_addr_4, align 2

]]></Node>
<StgValue><ssdm name="DU_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="249" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_4 = load i11* %DU_addr_4, align 2

]]></Node>
<StgValue><ssdm name="DU_load_4"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_3 = icmp eq i11 %DU_load_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_3, label %8, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_5 = getelementptr [64 x i11]* %DU, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="DU_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_5 = load i11* %DU_addr_5, align 2

]]></Node>
<StgValue><ssdm name="DU_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="254" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_5 = load i11* %DU_addr_5, align 2

]]></Node>
<StgValue><ssdm name="DU_load_5"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_4 = icmp eq i11 %DU_load_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_4, label %9, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_6 = getelementptr [64 x i11]* %DU, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="DU_addr_6"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_6 = load i11* %DU_addr_6, align 2

]]></Node>
<StgValue><ssdm name="DU_load_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="259" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_6 = load i11* %DU_addr_6, align 2

]]></Node>
<StgValue><ssdm name="DU_load_6"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_5 = icmp eq i11 %DU_load_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="261" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_5, label %10, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_7 = getelementptr [64 x i11]* %DU, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="DU_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_7 = load i11* %DU_addr_7, align 2

]]></Node>
<StgValue><ssdm name="DU_load_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="264" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_7 = load i11* %DU_addr_7, align 2

]]></Node>
<StgValue><ssdm name="DU_load_7"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_6 = icmp eq i11 %DU_load_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_6, label %11, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_8 = getelementptr [64 x i11]* %DU, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="DU_addr_8"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_8 = load i11* %DU_addr_8, align 2

]]></Node>
<StgValue><ssdm name="DU_load_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="269" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_8 = load i11* %DU_addr_8, align 2

]]></Node>
<StgValue><ssdm name="DU_load_8"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_7 = icmp eq i11 %DU_load_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_7, label %12, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_9 = getelementptr [64 x i11]* %DU, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="DU_addr_9"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_9 = load i11* %DU_addr_9, align 2

]]></Node>
<StgValue><ssdm name="DU_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="274" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_9 = load i11* %DU_addr_9, align 2

]]></Node>
<StgValue><ssdm name="DU_load_9"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_8 = icmp eq i11 %DU_load_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_8, label %13, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_10 = getelementptr [64 x i11]* %DU, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="DU_addr_10"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_10 = load i11* %DU_addr_10, align 2

]]></Node>
<StgValue><ssdm name="DU_load_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="279" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_10 = load i11* %DU_addr_10, align 2

]]></Node>
<StgValue><ssdm name="DU_load_10"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_9 = icmp eq i11 %DU_load_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_9, label %14, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_11 = getelementptr [64 x i11]* %DU, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="DU_addr_11"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_11 = load i11* %DU_addr_11, align 2

]]></Node>
<StgValue><ssdm name="DU_load_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_11 = load i11* %DU_addr_11, align 2

]]></Node>
<StgValue><ssdm name="DU_load_11"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_10 = icmp eq i11 %DU_load_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_10, label %15, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_12 = getelementptr [64 x i11]* %DU, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="DU_addr_12"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_12 = load i11* %DU_addr_12, align 2

]]></Node>
<StgValue><ssdm name="DU_load_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="289" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_12 = load i11* %DU_addr_12, align 2

]]></Node>
<StgValue><ssdm name="DU_load_12"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_11 = icmp eq i11 %DU_load_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_11, label %16, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_13 = getelementptr [64 x i11]* %DU, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="DU_addr_13"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_13 = load i11* %DU_addr_13, align 2

]]></Node>
<StgValue><ssdm name="DU_load_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="294" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_13 = load i11* %DU_addr_13, align 2

]]></Node>
<StgValue><ssdm name="DU_load_13"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_12 = icmp eq i11 %DU_load_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_12, label %17, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_14 = getelementptr [64 x i11]* %DU, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="DU_addr_14"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_14 = load i11* %DU_addr_14, align 2

]]></Node>
<StgValue><ssdm name="DU_load_14"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="299" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_14 = load i11* %DU_addr_14, align 2

]]></Node>
<StgValue><ssdm name="DU_load_14"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_13 = icmp eq i11 %DU_load_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="301" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_13, label %18, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_15 = getelementptr [64 x i11]* %DU, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="DU_addr_15"/></StgValue>
</operation>

<operation id="303" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_15 = load i11* %DU_addr_15, align 2

]]></Node>
<StgValue><ssdm name="DU_load_15"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="304" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_15 = load i11* %DU_addr_15, align 2

]]></Node>
<StgValue><ssdm name="DU_load_15"/></StgValue>
</operation>

<operation id="305" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_14 = icmp eq i11 %DU_load_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="306" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_14, label %19, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_16 = getelementptr [64 x i11]* %DU, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="DU_addr_16"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_16 = load i11* %DU_addr_16, align 2

]]></Node>
<StgValue><ssdm name="DU_load_16"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="309" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_16 = load i11* %DU_addr_16, align 2

]]></Node>
<StgValue><ssdm name="DU_load_16"/></StgValue>
</operation>

<operation id="310" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_15 = icmp eq i11 %DU_load_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_15"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="311" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_15, label %20, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_17 = getelementptr [64 x i11]* %DU, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="DU_addr_17"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_17 = load i11* %DU_addr_17, align 2

]]></Node>
<StgValue><ssdm name="DU_load_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="314" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_17 = load i11* %DU_addr_17, align 2

]]></Node>
<StgValue><ssdm name="DU_load_17"/></StgValue>
</operation>

<operation id="315" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_16 = icmp eq i11 %DU_load_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_16"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="316" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_16, label %21, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_18 = getelementptr [64 x i11]* %DU, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="DU_addr_18"/></StgValue>
</operation>

<operation id="318" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_18 = load i11* %DU_addr_18, align 2

]]></Node>
<StgValue><ssdm name="DU_load_18"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="319" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_18 = load i11* %DU_addr_18, align 2

]]></Node>
<StgValue><ssdm name="DU_load_18"/></StgValue>
</operation>

<operation id="320" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_17 = icmp eq i11 %DU_load_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_17"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="321" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_17, label %22, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_19 = getelementptr [64 x i11]* %DU, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="DU_addr_19"/></StgValue>
</operation>

<operation id="323" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_19 = load i11* %DU_addr_19, align 2

]]></Node>
<StgValue><ssdm name="DU_load_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="324" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_19 = load i11* %DU_addr_19, align 2

]]></Node>
<StgValue><ssdm name="DU_load_19"/></StgValue>
</operation>

<operation id="325" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_18 = icmp eq i11 %DU_load_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_18"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="326" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_18, label %23, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="327" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_20 = getelementptr [64 x i11]* %DU, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="DU_addr_20"/></StgValue>
</operation>

<operation id="328" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_20 = load i11* %DU_addr_20, align 2

]]></Node>
<StgValue><ssdm name="DU_load_20"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="329" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_20 = load i11* %DU_addr_20, align 2

]]></Node>
<StgValue><ssdm name="DU_load_20"/></StgValue>
</operation>

<operation id="330" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_19 = icmp eq i11 %DU_load_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="331" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_19, label %24, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_21 = getelementptr [64 x i11]* %DU, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="DU_addr_21"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_21 = load i11* %DU_addr_21, align 2

]]></Node>
<StgValue><ssdm name="DU_load_21"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="334" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_21 = load i11* %DU_addr_21, align 2

]]></Node>
<StgValue><ssdm name="DU_load_21"/></StgValue>
</operation>

<operation id="335" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_20 = icmp eq i11 %DU_load_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="336" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_20, label %25, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="337" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_22 = getelementptr [64 x i11]* %DU, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="DU_addr_22"/></StgValue>
</operation>

<operation id="338" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_22 = load i11* %DU_addr_22, align 2

]]></Node>
<StgValue><ssdm name="DU_load_22"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="339" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_22 = load i11* %DU_addr_22, align 2

]]></Node>
<StgValue><ssdm name="DU_load_22"/></StgValue>
</operation>

<operation id="340" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_21 = icmp eq i11 %DU_load_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_21"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_21, label %26, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_23 = getelementptr [64 x i11]* %DU, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="DU_addr_23"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_23 = load i11* %DU_addr_23, align 2

]]></Node>
<StgValue><ssdm name="DU_load_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="344" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_23 = load i11* %DU_addr_23, align 2

]]></Node>
<StgValue><ssdm name="DU_load_23"/></StgValue>
</operation>

<operation id="345" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_22 = icmp eq i11 %DU_load_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_22"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="346" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_22, label %27, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="347" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_24 = getelementptr [64 x i11]* %DU, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="DU_addr_24"/></StgValue>
</operation>

<operation id="348" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_24 = load i11* %DU_addr_24, align 2

]]></Node>
<StgValue><ssdm name="DU_load_24"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="349" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_24 = load i11* %DU_addr_24, align 2

]]></Node>
<StgValue><ssdm name="DU_load_24"/></StgValue>
</operation>

<operation id="350" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_23 = icmp eq i11 %DU_load_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_23"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="351" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_23, label %28, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="352" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_25 = getelementptr [64 x i11]* %DU, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="DU_addr_25"/></StgValue>
</operation>

<operation id="353" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_25 = load i11* %DU_addr_25, align 2

]]></Node>
<StgValue><ssdm name="DU_load_25"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="354" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_25 = load i11* %DU_addr_25, align 2

]]></Node>
<StgValue><ssdm name="DU_load_25"/></StgValue>
</operation>

<operation id="355" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_24 = icmp eq i11 %DU_load_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_24"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="356" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_24, label %29, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="357" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_26 = getelementptr [64 x i11]* %DU, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="DU_addr_26"/></StgValue>
</operation>

<operation id="358" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_26 = load i11* %DU_addr_26, align 2

]]></Node>
<StgValue><ssdm name="DU_load_26"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="359" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_26 = load i11* %DU_addr_26, align 2

]]></Node>
<StgValue><ssdm name="DU_load_26"/></StgValue>
</operation>

<operation id="360" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_25 = icmp eq i11 %DU_load_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_25"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="361" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_25, label %30, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="362" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_27 = getelementptr [64 x i11]* %DU, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="DU_addr_27"/></StgValue>
</operation>

<operation id="363" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_27 = load i11* %DU_addr_27, align 2

]]></Node>
<StgValue><ssdm name="DU_load_27"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="364" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_27 = load i11* %DU_addr_27, align 2

]]></Node>
<StgValue><ssdm name="DU_load_27"/></StgValue>
</operation>

<operation id="365" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_26 = icmp eq i11 %DU_load_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_26"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="366" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_26, label %31, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="367" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_28 = getelementptr [64 x i11]* %DU, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="DU_addr_28"/></StgValue>
</operation>

<operation id="368" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_28 = load i11* %DU_addr_28, align 2

]]></Node>
<StgValue><ssdm name="DU_load_28"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="369" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_28 = load i11* %DU_addr_28, align 2

]]></Node>
<StgValue><ssdm name="DU_load_28"/></StgValue>
</operation>

<operation id="370" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_27 = icmp eq i11 %DU_load_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_27"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="371" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_27, label %32, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="372" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_29 = getelementptr [64 x i11]* %DU, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="DU_addr_29"/></StgValue>
</operation>

<operation id="373" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_29 = load i11* %DU_addr_29, align 2

]]></Node>
<StgValue><ssdm name="DU_load_29"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="374" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_29 = load i11* %DU_addr_29, align 2

]]></Node>
<StgValue><ssdm name="DU_load_29"/></StgValue>
</operation>

<operation id="375" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_28 = icmp eq i11 %DU_load_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_28"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="376" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_28, label %33, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="377" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_30 = getelementptr [64 x i11]* %DU, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="DU_addr_30"/></StgValue>
</operation>

<operation id="378" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_30 = load i11* %DU_addr_30, align 2

]]></Node>
<StgValue><ssdm name="DU_load_30"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="379" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_30 = load i11* %DU_addr_30, align 2

]]></Node>
<StgValue><ssdm name="DU_load_30"/></StgValue>
</operation>

<operation id="380" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_29 = icmp eq i11 %DU_load_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_29"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="381" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_29, label %34, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="382" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_31 = getelementptr [64 x i11]* %DU, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="DU_addr_31"/></StgValue>
</operation>

<operation id="383" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_31 = load i11* %DU_addr_31, align 2

]]></Node>
<StgValue><ssdm name="DU_load_31"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="384" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_31 = load i11* %DU_addr_31, align 2

]]></Node>
<StgValue><ssdm name="DU_load_31"/></StgValue>
</operation>

<operation id="385" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_30 = icmp eq i11 %DU_load_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_30"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="386" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_30, label %35, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="387" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_32 = getelementptr [64 x i11]* %DU, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="DU_addr_32"/></StgValue>
</operation>

<operation id="388" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_32 = load i11* %DU_addr_32, align 2

]]></Node>
<StgValue><ssdm name="DU_load_32"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="389" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_32 = load i11* %DU_addr_32, align 2

]]></Node>
<StgValue><ssdm name="DU_load_32"/></StgValue>
</operation>

<operation id="390" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_31 = icmp eq i11 %DU_load_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_31"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="391" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_31, label %36, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="392" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_33 = getelementptr [64 x i11]* %DU, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="DU_addr_33"/></StgValue>
</operation>

<operation id="393" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_33 = load i11* %DU_addr_33, align 2

]]></Node>
<StgValue><ssdm name="DU_load_33"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="394" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_33 = load i11* %DU_addr_33, align 2

]]></Node>
<StgValue><ssdm name="DU_load_33"/></StgValue>
</operation>

<operation id="395" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_32 = icmp eq i11 %DU_load_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_32"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="396" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_32, label %37, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="397" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_34 = getelementptr [64 x i11]* %DU, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="DU_addr_34"/></StgValue>
</operation>

<operation id="398" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_34 = load i11* %DU_addr_34, align 2

]]></Node>
<StgValue><ssdm name="DU_load_34"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="399" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_34 = load i11* %DU_addr_34, align 2

]]></Node>
<StgValue><ssdm name="DU_load_34"/></StgValue>
</operation>

<operation id="400" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_33 = icmp eq i11 %DU_load_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_33"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="401" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_33, label %38, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="402" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_35 = getelementptr [64 x i11]* %DU, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="DU_addr_35"/></StgValue>
</operation>

<operation id="403" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_35 = load i11* %DU_addr_35, align 2

]]></Node>
<StgValue><ssdm name="DU_load_35"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="404" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_35 = load i11* %DU_addr_35, align 2

]]></Node>
<StgValue><ssdm name="DU_load_35"/></StgValue>
</operation>

<operation id="405" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_34 = icmp eq i11 %DU_load_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_34"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="406" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_34, label %39, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="407" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_36 = getelementptr [64 x i11]* %DU, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="DU_addr_36"/></StgValue>
</operation>

<operation id="408" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_36 = load i11* %DU_addr_36, align 2

]]></Node>
<StgValue><ssdm name="DU_load_36"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="409" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_36 = load i11* %DU_addr_36, align 2

]]></Node>
<StgValue><ssdm name="DU_load_36"/></StgValue>
</operation>

<operation id="410" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_35 = icmp eq i11 %DU_load_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_35"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="411" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_35, label %40, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="412" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_37 = getelementptr [64 x i11]* %DU, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="DU_addr_37"/></StgValue>
</operation>

<operation id="413" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_37 = load i11* %DU_addr_37, align 2

]]></Node>
<StgValue><ssdm name="DU_load_37"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="414" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_37 = load i11* %DU_addr_37, align 2

]]></Node>
<StgValue><ssdm name="DU_load_37"/></StgValue>
</operation>

<operation id="415" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_36 = icmp eq i11 %DU_load_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_36"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="416" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_36, label %41, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="417" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_38 = getelementptr [64 x i11]* %DU, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="DU_addr_38"/></StgValue>
</operation>

<operation id="418" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_38 = load i11* %DU_addr_38, align 2

]]></Node>
<StgValue><ssdm name="DU_load_38"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="419" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_38 = load i11* %DU_addr_38, align 2

]]></Node>
<StgValue><ssdm name="DU_load_38"/></StgValue>
</operation>

<operation id="420" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_37 = icmp eq i11 %DU_load_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_37"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="421" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_37, label %42, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="422" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_39 = getelementptr [64 x i11]* %DU, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="DU_addr_39"/></StgValue>
</operation>

<operation id="423" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_39 = load i11* %DU_addr_39, align 2

]]></Node>
<StgValue><ssdm name="DU_load_39"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="424" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_39 = load i11* %DU_addr_39, align 2

]]></Node>
<StgValue><ssdm name="DU_load_39"/></StgValue>
</operation>

<operation id="425" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_38 = icmp eq i11 %DU_load_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_38"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="426" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_38, label %43, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="427" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_40 = getelementptr [64 x i11]* %DU, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="DU_addr_40"/></StgValue>
</operation>

<operation id="428" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_40 = load i11* %DU_addr_40, align 2

]]></Node>
<StgValue><ssdm name="DU_load_40"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="429" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_40 = load i11* %DU_addr_40, align 2

]]></Node>
<StgValue><ssdm name="DU_load_40"/></StgValue>
</operation>

<operation id="430" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_39 = icmp eq i11 %DU_load_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_39"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="431" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_39, label %44, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="432" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_41 = getelementptr [64 x i11]* %DU, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="DU_addr_41"/></StgValue>
</operation>

<operation id="433" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_41 = load i11* %DU_addr_41, align 2

]]></Node>
<StgValue><ssdm name="DU_load_41"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="434" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_41 = load i11* %DU_addr_41, align 2

]]></Node>
<StgValue><ssdm name="DU_load_41"/></StgValue>
</operation>

<operation id="435" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_40 = icmp eq i11 %DU_load_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_40"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="436" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_40, label %45, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="437" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_42 = getelementptr [64 x i11]* %DU, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="DU_addr_42"/></StgValue>
</operation>

<operation id="438" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_42 = load i11* %DU_addr_42, align 2

]]></Node>
<StgValue><ssdm name="DU_load_42"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="439" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_42 = load i11* %DU_addr_42, align 2

]]></Node>
<StgValue><ssdm name="DU_load_42"/></StgValue>
</operation>

<operation id="440" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_41 = icmp eq i11 %DU_load_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_41"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="441" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_41, label %46, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="442" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_43 = getelementptr [64 x i11]* %DU, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="DU_addr_43"/></StgValue>
</operation>

<operation id="443" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_43 = load i11* %DU_addr_43, align 2

]]></Node>
<StgValue><ssdm name="DU_load_43"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="444" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_43 = load i11* %DU_addr_43, align 2

]]></Node>
<StgValue><ssdm name="DU_load_43"/></StgValue>
</operation>

<operation id="445" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_42 = icmp eq i11 %DU_load_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_42"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="446" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_42, label %47, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="447" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_44 = getelementptr [64 x i11]* %DU, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="DU_addr_44"/></StgValue>
</operation>

<operation id="448" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_44 = load i11* %DU_addr_44, align 2

]]></Node>
<StgValue><ssdm name="DU_load_44"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="449" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_44 = load i11* %DU_addr_44, align 2

]]></Node>
<StgValue><ssdm name="DU_load_44"/></StgValue>
</operation>

<operation id="450" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_43 = icmp eq i11 %DU_load_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_43"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="451" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_43, label %48, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="452" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_45 = getelementptr [64 x i11]* %DU, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="DU_addr_45"/></StgValue>
</operation>

<operation id="453" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_45 = load i11* %DU_addr_45, align 2

]]></Node>
<StgValue><ssdm name="DU_load_45"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="454" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_45 = load i11* %DU_addr_45, align 2

]]></Node>
<StgValue><ssdm name="DU_load_45"/></StgValue>
</operation>

<operation id="455" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_44 = icmp eq i11 %DU_load_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_44"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="456" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_44, label %49, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="457" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_46 = getelementptr [64 x i11]* %DU, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="DU_addr_46"/></StgValue>
</operation>

<operation id="458" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_46 = load i11* %DU_addr_46, align 2

]]></Node>
<StgValue><ssdm name="DU_load_46"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="459" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_46 = load i11* %DU_addr_46, align 2

]]></Node>
<StgValue><ssdm name="DU_load_46"/></StgValue>
</operation>

<operation id="460" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_45 = icmp eq i11 %DU_load_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_45"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="461" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_45, label %50, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="462" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_47 = getelementptr [64 x i11]* %DU, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="DU_addr_47"/></StgValue>
</operation>

<operation id="463" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_47 = load i11* %DU_addr_47, align 2

]]></Node>
<StgValue><ssdm name="DU_load_47"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="464" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_47 = load i11* %DU_addr_47, align 2

]]></Node>
<StgValue><ssdm name="DU_load_47"/></StgValue>
</operation>

<operation id="465" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_46 = icmp eq i11 %DU_load_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_46"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="466" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_46, label %51, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="467" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_48 = getelementptr [64 x i11]* %DU, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="DU_addr_48"/></StgValue>
</operation>

<operation id="468" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_48 = load i11* %DU_addr_48, align 2

]]></Node>
<StgValue><ssdm name="DU_load_48"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="469" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_48 = load i11* %DU_addr_48, align 2

]]></Node>
<StgValue><ssdm name="DU_load_48"/></StgValue>
</operation>

<operation id="470" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_47 = icmp eq i11 %DU_load_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_47"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="471" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_47, label %52, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="472" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_49 = getelementptr [64 x i11]* %DU, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="DU_addr_49"/></StgValue>
</operation>

<operation id="473" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_49 = load i11* %DU_addr_49, align 2

]]></Node>
<StgValue><ssdm name="DU_load_49"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="474" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_49 = load i11* %DU_addr_49, align 2

]]></Node>
<StgValue><ssdm name="DU_load_49"/></StgValue>
</operation>

<operation id="475" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_48 = icmp eq i11 %DU_load_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_48"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="476" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_48, label %53, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="477" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_50 = getelementptr [64 x i11]* %DU, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="DU_addr_50"/></StgValue>
</operation>

<operation id="478" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_50 = load i11* %DU_addr_50, align 2

]]></Node>
<StgValue><ssdm name="DU_load_50"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="479" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_50 = load i11* %DU_addr_50, align 2

]]></Node>
<StgValue><ssdm name="DU_load_50"/></StgValue>
</operation>

<operation id="480" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_49 = icmp eq i11 %DU_load_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_49"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="481" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_49, label %54, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="482" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_51 = getelementptr [64 x i11]* %DU, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="DU_addr_51"/></StgValue>
</operation>

<operation id="483" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_51 = load i11* %DU_addr_51, align 2

]]></Node>
<StgValue><ssdm name="DU_load_51"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="484" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_51 = load i11* %DU_addr_51, align 2

]]></Node>
<StgValue><ssdm name="DU_load_51"/></StgValue>
</operation>

<operation id="485" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_50 = icmp eq i11 %DU_load_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_50"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="486" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_50, label %55, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="487" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_52 = getelementptr [64 x i11]* %DU, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="DU_addr_52"/></StgValue>
</operation>

<operation id="488" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_52 = load i11* %DU_addr_52, align 2

]]></Node>
<StgValue><ssdm name="DU_load_52"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="489" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_52 = load i11* %DU_addr_52, align 2

]]></Node>
<StgValue><ssdm name="DU_load_52"/></StgValue>
</operation>

<operation id="490" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_51 = icmp eq i11 %DU_load_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_51"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="491" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_51, label %56, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="492" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_53 = getelementptr [64 x i11]* %DU, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="DU_addr_53"/></StgValue>
</operation>

<operation id="493" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_53 = load i11* %DU_addr_53, align 2

]]></Node>
<StgValue><ssdm name="DU_load_53"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="494" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_53 = load i11* %DU_addr_53, align 2

]]></Node>
<StgValue><ssdm name="DU_load_53"/></StgValue>
</operation>

<operation id="495" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_52 = icmp eq i11 %DU_load_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_52"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="496" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_52, label %57, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="497" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_54 = getelementptr [64 x i11]* %DU, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="DU_addr_54"/></StgValue>
</operation>

<operation id="498" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_54 = load i11* %DU_addr_54, align 2

]]></Node>
<StgValue><ssdm name="DU_load_54"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="499" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_54 = load i11* %DU_addr_54, align 2

]]></Node>
<StgValue><ssdm name="DU_load_54"/></StgValue>
</operation>

<operation id="500" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_53 = icmp eq i11 %DU_load_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_53"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="501" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_53, label %58, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="502" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_55 = getelementptr [64 x i11]* %DU, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="DU_addr_55"/></StgValue>
</operation>

<operation id="503" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_55 = load i11* %DU_addr_55, align 2

]]></Node>
<StgValue><ssdm name="DU_load_55"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="504" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_55 = load i11* %DU_addr_55, align 2

]]></Node>
<StgValue><ssdm name="DU_load_55"/></StgValue>
</operation>

<operation id="505" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_54 = icmp eq i11 %DU_load_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_54"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="506" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_54, label %59, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="507" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_56 = getelementptr [64 x i11]* %DU, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="DU_addr_56"/></StgValue>
</operation>

<operation id="508" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_56 = load i11* %DU_addr_56, align 2

]]></Node>
<StgValue><ssdm name="DU_load_56"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="509" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_56 = load i11* %DU_addr_56, align 2

]]></Node>
<StgValue><ssdm name="DU_load_56"/></StgValue>
</operation>

<operation id="510" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_55 = icmp eq i11 %DU_load_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_55"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="511" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_55, label %60, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="512" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_57 = getelementptr [64 x i11]* %DU, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="DU_addr_57"/></StgValue>
</operation>

<operation id="513" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_57 = load i11* %DU_addr_57, align 2

]]></Node>
<StgValue><ssdm name="DU_load_57"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="514" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_57 = load i11* %DU_addr_57, align 2

]]></Node>
<StgValue><ssdm name="DU_load_57"/></StgValue>
</operation>

<operation id="515" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_56 = icmp eq i11 %DU_load_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_56"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="516" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_56, label %61, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="517" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_58 = getelementptr [64 x i11]* %DU, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="DU_addr_58"/></StgValue>
</operation>

<operation id="518" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_58 = load i11* %DU_addr_58, align 2

]]></Node>
<StgValue><ssdm name="DU_load_58"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="519" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_58 = load i11* %DU_addr_58, align 2

]]></Node>
<StgValue><ssdm name="DU_load_58"/></StgValue>
</operation>

<operation id="520" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_57 = icmp eq i11 %DU_load_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_57"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="521" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_57, label %62, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="522" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_59 = getelementptr [64 x i11]* %DU, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="DU_addr_59"/></StgValue>
</operation>

<operation id="523" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_59 = load i11* %DU_addr_59, align 2

]]></Node>
<StgValue><ssdm name="DU_load_59"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="524" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_59 = load i11* %DU_addr_59, align 2

]]></Node>
<StgValue><ssdm name="DU_load_59"/></StgValue>
</operation>

<operation id="525" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_58 = icmp eq i11 %DU_load_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_58"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="526" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_58, label %63, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="527" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_60 = getelementptr [64 x i11]* %DU, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="DU_addr_60"/></StgValue>
</operation>

<operation id="528" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_60 = load i11* %DU_addr_60, align 2

]]></Node>
<StgValue><ssdm name="DU_load_60"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="529" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_60 = load i11* %DU_addr_60, align 2

]]></Node>
<StgValue><ssdm name="DU_load_60"/></StgValue>
</operation>

<operation id="530" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_59 = icmp eq i11 %DU_load_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_59"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="531" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_59, label %64, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="532" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_61 = getelementptr [64 x i11]* %DU, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="DU_addr_61"/></StgValue>
</operation>

<operation id="533" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_61 = load i11* %DU_addr_61, align 2

]]></Node>
<StgValue><ssdm name="DU_load_61"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="534" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_61 = load i11* %DU_addr_61, align 2

]]></Node>
<StgValue><ssdm name="DU_load_61"/></StgValue>
</operation>

<operation id="535" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_60 = icmp eq i11 %DU_load_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_60"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="536" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_60, label %65, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="537" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_62 = getelementptr [64 x i11]* %DU, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="DU_addr_62"/></StgValue>
</operation>

<operation id="538" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_62 = load i11* %DU_addr_62, align 2

]]></Node>
<StgValue><ssdm name="DU_load_62"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="539" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_62 = load i11* %DU_addr_62, align 2

]]></Node>
<StgValue><ssdm name="DU_load_62"/></StgValue>
</operation>

<operation id="540" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln395_61 = icmp eq i11 %DU_load_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln395_61"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="541" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln395_61, label %66, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="542" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %DU_addr_63 = getelementptr [64 x i11]* %DU, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="DU_addr_63"/></StgValue>
</operation>

<operation id="543" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_63 = load i11* %DU_addr_63, align 2

]]></Node>
<StgValue><ssdm name="DU_load_63"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="544" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="6">
<![CDATA[
:1  %DU_load_63 = load i11* %DU_addr_63, align 2

]]></Node>
<StgValue><ssdm name="DU_load_63"/></StgValue>
</operation>

<operation id="545" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %not_icmp_ln395_62 = icmp ne i11 %DU_load_63, 0

]]></Node>
<StgValue><ssdm name="not_icmp_ln395_62"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="546" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="1">
<![CDATA[
:3  %p_cast = zext i1 %not_icmp_ln395_62 to i6

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="547" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="548" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0">
<![CDATA[
.critedge:0  %endPos_0_lcssa = phi i6 [ -1, %5 ], [ -2, %4 ], [ -3, %6 ], [ -4, %7 ], [ -5, %8 ], [ -6, %9 ], [ -7, %10 ], [ -8, %11 ], [ -9, %12 ], [ -10, %13 ], [ -11, %14 ], [ -12, %15 ], [ -13, %16 ], [ -14, %17 ], [ -15, %18 ], [ -16, %19 ], [ -17, %20 ], [ -18, %21 ], [ -19, %22 ], [ -20, %23 ], [ -21, %24 ], [ -22, %25 ], [ -23, %26 ], [ -24, %27 ], [ -25, %28 ], [ -26, %29 ], [ -27, %30 ], [ -28, %31 ], [ -29, %32 ], [ -30, %33 ], [ -31, %34 ], [ -32, %35 ], [ 31, %36 ], [ 30, %37 ], [ 29, %38 ], [ 28, %39 ], [ 27, %40 ], [ 26, %41 ], [ 25, %42 ], [ 24, %43 ], [ 23, %44 ], [ 22, %45 ], [ 21, %46 ], [ 20, %47 ], [ 19, %48 ], [ 18, %49 ], [ 17, %50 ], [ 16, %51 ], [ 15, %52 ], [ 14, %53 ], [ 13, %54 ], [ 12, %55 ], [ 11, %56 ], [ 10, %57 ], [ 9, %58 ], [ 8, %59 ], [ 7, %60 ], [ 6, %61 ], [ 5, %62 ], [ 4, %63 ], [ 3, %64 ], [ 2, %65 ], [ %p_cast, %66 ]

]]></Node>
<StgValue><ssdm name="endPos_0_lcssa"/></StgValue>
</operation>

<operation id="549" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="6">
<![CDATA[
.critedge:1  %zext_ln399 = zext i6 %endPos_0_lcssa to i32

]]></Node>
<StgValue><ssdm name="zext_ln399"/></StgValue>
</operation>

<operation id="550" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.critedge:2  br label %67

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="551" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %index_1 = phi i32 [ %zext_ln395, %.critedge ], [ %index_6, %huff2_end ]

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="552" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %startPos = phi i32 [ 1, %.critedge ], [ %i_2, %huff2_end ]

]]></Node>
<StgValue><ssdm name="startPos"/></StgValue>
</operation>

<operation id="553" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln399 = icmp sgt i32 %startPos, %zext_ln399

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="554" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln399, label %73, label %huff2_begin

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="555" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
huff2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln400"/></StgValue>
</operation>

<operation id="556" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
huff2_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="557" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
huff2_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 64, i32 32, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln401"/></StgValue>
</operation>

<operation id="558" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
huff2_begin:3  br label %68

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="559" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln420 = icmp eq i6 %endPos_0_lcssa, -1

]]></Node>
<StgValue><ssdm name="icmp_ln420"/></StgValue>
</operation>

<operation id="560" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln420, label %._crit_edge2, label %74

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="561" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %index = add nsw i32 %index_1, 1

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="562" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln422 = sext i32 %index_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln422"/></StgValue>
</operation>

<operation id="563" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %outputBitString_leng_5 = getelementptr [128 x i32]* %outputBitString_length, i64 0, i64 %sext_ln422

]]></Node>
<StgValue><ssdm name="outputBitString_leng_5"/></StgValue>
</operation>

<operation id="564" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:3  store i32 %EOB_length, i32* %outputBitString_leng_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="565" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %outputBitString_valu_5 = getelementptr [128 x i32]* %outputBitString_value, i64 0, i64 %sext_ln422

]]></Node>
<StgValue><ssdm name="outputBitString_valu_5"/></StgValue>
</operation>

<operation id="566" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %EOB_value, i32* %outputBitString_valu_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="567" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="568" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i32 [ %startPos, %huff2_begin ], [ %i, %huff3 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="569" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln402 = sext i32 %i_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln402"/></StgValue>
</operation>

<operation id="570" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %DU_addr_64 = getelementptr [64 x i11]* %DU, i64 0, i64 %sext_ln402

]]></Node>
<StgValue><ssdm name="DU_addr_64"/></StgValue>
</operation>

<operation id="571" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="6">
<![CDATA[
:3  %DU_load_64 = load i11* %DU_addr_64, align 2

]]></Node>
<StgValue><ssdm name="DU_load_64"/></StgValue>
</operation>

<operation id="572" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln402_1 = icmp slt i32 %zext_ln399, %i_1

]]></Node>
<StgValue><ssdm name="icmp_ln402_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="573" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="6">
<![CDATA[
:3  %DU_load_64 = load i11* %DU_addr_64, align 2

]]></Node>
<StgValue><ssdm name="DU_load_64"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="574" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %icmp_ln402 = icmp ne i11 %DU_load_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln402"/></StgValue>
</operation>

<operation id="575" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln402 = or i1 %icmp_ln402_1, %icmp_ln402

]]></Node>
<StgValue><ssdm name="or_ln402"/></StgValue>
</operation>

<operation id="576" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %or_ln402, label %69, label %huff3

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="577" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
huff3:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln403"/></StgValue>
</operation>

<operation id="578" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
huff3:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="579" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
huff3:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 64, i32 32, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln404"/></StgValue>
</operation>

<operation id="580" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff3:3  %i = add nsw i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="581" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
huff3:4  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str32, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="582" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
huff3:5  br label %68

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="583" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %zeroCounts = sub nsw i32 %i_1, %startPos

]]></Node>
<StgValue><ssdm name="zeroCounts"/></StgValue>
</operation>

<operation id="584" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="32">
<![CDATA[
:1  %zeroCounts_1 = trunc i32 %zeroCounts to i4

]]></Node>
<StgValue><ssdm name="zeroCounts_1"/></StgValue>
</operation>

<operation id="585" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_137 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %zeroCounts, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="586" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:3  %icmp_ln407 = icmp sgt i28 %tmp_137, 0

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="587" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln407, label %.preheader.preheader, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="588" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:0  %lshr_ln = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %zeroCounts, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="589" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="28">
<![CDATA[
.preheader.preheader:1  %zext_ln409 = zext i28 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln409"/></StgValue>
</operation>

<operation id="590" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %index_4 = add i32 %index_1, %zext_ln409

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="591" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="29" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %empty_139 = trunc i32 %index_1 to i29

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="592" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="29" op_0_bw="28">
<![CDATA[
.preheader.preheader:4  %empty_140 = zext i28 %lshr_ln to i29

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="593" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:5  %add_ln409 = add i29 %empty_139, %empty_140

]]></Node>
<StgValue><ssdm name="add_ln409"/></StgValue>
</operation>

<operation id="594" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="595" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %index_2 = phi i32 [ %add_ln411, %70 ], [ %index_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="596" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="597" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="29" op_0_bw="32">
<![CDATA[
.preheader:2  %trunc_ln409 = trunc i32 %index_2 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln409"/></StgValue>
</operation>

<operation id="598" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader:3  %icmp_ln409 = icmp eq i29 %trunc_ln409, %add_ln409

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="599" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln409, label %71, label %70

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="600" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln410"/></StgValue>
</operation>

<operation id="601" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln411 = add nsw i32 %index_2, 1

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="602" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln411 = sext i32 %index_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln411"/></StgValue>
</operation>

<operation id="603" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %outputBitString_leng_2 = getelementptr [128 x i32]* %outputBitString_length, i64 0, i64 %sext_ln411

]]></Node>
<StgValue><ssdm name="outputBitString_leng_2"/></StgValue>
</operation>

<operation id="604" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 %SIXTEEN_ZEROS_length, i32* %outputBitString_leng_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="605" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %outputBitString_valu_2 = getelementptr [128 x i32]* %outputBitString_value, i64 0, i64 %sext_ln411

]]></Node>
<StgValue><ssdm name="outputBitString_valu_2"/></StgValue>
</operation>

<operation id="606" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:6  store i32 %SIXTEEN_ZEROS_value, i32* %outputBitString_valu_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="607" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="608" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
:0  %zext_ln413 = zext i4 %zeroCounts_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln413"/></StgValue>
</operation>

<operation id="609" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
<literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="610" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %index_3 = phi i32 [ %index_4, %71 ], [ %index_1, %69 ]

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="611" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:1  %zeroCounts_0 = phi i32 [ %zext_ln413, %71 ], [ %zeroCounts, %69 ]

]]></Node>
<StgValue><ssdm name="zeroCounts_0"/></StgValue>
</operation>

<operation id="612" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:2  %sext_ln415 = sext i11 %DU_load_64 to i32

]]></Node>
<StgValue><ssdm name="sext_ln415"/></StgValue>
</operation>

<operation id="613" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:3  %sext_ln415_cast21_ca = sext i11 %DU_load_64 to i12

]]></Node>
<StgValue><ssdm name="sext_ln415_cast21_ca"/></StgValue>
</operation>

<operation id="614" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:4  %icmp_ln365_1 = icmp sgt i11 %DU_load_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln365_1"/></StgValue>
</operation>

<operation id="615" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:5  %sub_ln365_1 = sub i12 0, %sext_ln415_cast21_ca

]]></Node>
<StgValue><ssdm name="sub_ln365_1"/></StgValue>
</operation>

<operation id="616" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge:6  %v = select i1 %icmp_ln365_1, i12 %sext_ln415_cast21_ca, i12 %sub_ln365_1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="617" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge:7  %sext_ln365 = sext i12 %v to i16

]]></Node>
<StgValue><ssdm name="sext_ln365"/></StgValue>
</operation>

<operation id="618" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="30" op_0_bw="16">
<![CDATA[
._crit_edge:8  %zext_ln365_1 = zext i16 %sext_ln365 to i30

]]></Node>
<StgValue><ssdm name="zext_ln365_1"/></StgValue>
</operation>

<operation id="619" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:9  br label %72

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="620" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0  %v_0_i4 = phi i30 [ %zext_ln365_1, %._crit_edge ], [ %sext_ln367_1, %bit11 ]

]]></Node>
<StgValue><ssdm name="v_0_i4"/></StgValue>
</operation>

<operation id="621" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %ret_length_1 = phi i32 [ 0, %._crit_edge ], [ %length_1, %bit11 ]

]]></Node>
<StgValue><ssdm name="ret_length_1"/></StgValue>
</operation>

<operation id="622" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2  %icmp_ln367_1 = icmp eq i30 %v_0_i4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln367_1"/></StgValue>
</operation>

<operation id="623" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %length_1 = add nsw i32 %ret_length_1, 1

]]></Node>
<StgValue><ssdm name="length_1"/></StgValue>
</operation>

<operation id="624" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln367_1, label %huff2_end, label %bit11

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="625" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bit11:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln368"/></StgValue>
</operation>

<operation id="626" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bit11:1  %tmp_i7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="627" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
bit11:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 16, i32 8, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln369"/></StgValue>
</operation>

<operation id="628" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bit11:3  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str29, i32 %tmp_i7)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="629" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
bit11:4  %tmp_138 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %v_0_i4, i32 1, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="630" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="30" op_0_bw="29">
<![CDATA[
bit11:5  %sext_ln367_1 = sext i29 %tmp_138 to i30

]]></Node>
<StgValue><ssdm name="sext_ln367_1"/></StgValue>
</operation>

<operation id="631" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
bit11:6  br label %72

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="632" st_id="145" stage="2" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
<literal name="icmp_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:0  %shl_ln371_1 = shl i32 1, %ret_length_1

]]></Node>
<StgValue><ssdm name="shl_ln371_1"/></StgValue>
</operation>

<operation id="633" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:7  %shl_ln416 = shl i32 %zeroCounts_0, 4

]]></Node>
<StgValue><ssdm name="shl_ln416"/></StgValue>
</operation>

<operation id="634" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:8  %or_ln416 = or i32 %ret_length_1, %shl_ln416

]]></Node>
<StgValue><ssdm name="or_ln416"/></StgValue>
</operation>

<operation id="635" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="32">
<![CDATA[
huff2_end:9  %sext_ln416_1 = sext i32 %or_ln416 to i64

]]></Node>
<StgValue><ssdm name="sext_ln416_1"/></StgValue>
</operation>

<operation id="636" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
huff2_end:11  %HTAC_length_addr_2 = getelementptr [256 x i5]* %HTAC_length, i64 0, i64 %sext_ln416_1

]]></Node>
<StgValue><ssdm name="HTAC_length_addr_2"/></StgValue>
</operation>

<operation id="637" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="8">
<![CDATA[
huff2_end:12  %HTAC_length_load_2 = load i5* %HTAC_length_addr_2, align 1

]]></Node>
<StgValue><ssdm name="HTAC_length_load_2"/></StgValue>
</operation>

<operation id="638" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
huff2_end:16  %HTAC_value_addr_2 = getelementptr [256 x i16]* %HTAC_value, i64 0, i64 %sext_ln416_1

]]></Node>
<StgValue><ssdm name="HTAC_value_addr_2"/></StgValue>
</operation>

<operation id="639" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="8">
<![CDATA[
huff2_end:17  %HTAC_value_load_2 = load i16* %HTAC_value_addr_2, align 2

]]></Node>
<StgValue><ssdm name="HTAC_value_load_2"/></StgValue>
</operation>

<operation id="640" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:26  %i_2 = add nsw i32 1, %i_1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="641" st_id="146" stage="1" lat="2">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:0  %shl_ln371_1 = shl i32 1, %ret_length_1

]]></Node>
<StgValue><ssdm name="shl_ln371_1"/></StgValue>
</operation>

<operation id="642" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
huff2_end:1  %add_ln371_2 = add i12 -1, %sext_ln415_cast21_ca

]]></Node>
<StgValue><ssdm name="add_ln371_2"/></StgValue>
</operation>

<operation id="643" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="8">
<![CDATA[
huff2_end:12  %HTAC_length_load_2 = load i5* %HTAC_length_addr_2, align 1

]]></Node>
<StgValue><ssdm name="HTAC_length_load_2"/></StgValue>
</operation>

<operation id="644" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="8">
<![CDATA[
huff2_end:17  %HTAC_value_load_2 = load i16* %HTAC_value_addr_2, align 2

]]></Node>
<StgValue><ssdm name="HTAC_value_load_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="645" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
huff2_end:2  %sext_ln371 = sext i12 %add_ln371_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="646" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:3  %add_ln371_3 = add i32 %sext_ln371, %shl_ln371_1

]]></Node>
<StgValue><ssdm name="add_ln371_3"/></StgValue>
</operation>

<operation id="647" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
huff2_end:4  %ret_value_1 = select i1 %icmp_ln365_1, i32 %sext_ln415, i32 %add_ln371_3

]]></Node>
<StgValue><ssdm name="ret_value_1"/></StgValue>
</operation>

<operation id="648" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:5  %index_5 = add nsw i32 1, %index_3

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="649" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="32">
<![CDATA[
huff2_end:6  %sext_ln416 = sext i32 %index_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="650" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
huff2_end:10  %outputBitString_leng_3 = getelementptr [128 x i32]* %outputBitString_length, i64 0, i64 %sext_ln416

]]></Node>
<StgValue><ssdm name="outputBitString_leng_3"/></StgValue>
</operation>

<operation id="651" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="5">
<![CDATA[
huff2_end:13  %zext_ln416 = zext i5 %HTAC_length_load_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="652" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
huff2_end:14  store i32 %zext_ln416, i32* %outputBitString_leng_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="653" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
huff2_end:15  %outputBitString_valu_3 = getelementptr [128 x i32]* %outputBitString_value, i64 0, i64 %sext_ln416

]]></Node>
<StgValue><ssdm name="outputBitString_valu_3"/></StgValue>
</operation>

<operation id="654" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="16">
<![CDATA[
huff2_end:18  %zext_ln416_1 = zext i16 %HTAC_value_load_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln416_1"/></StgValue>
</operation>

<operation id="655" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
huff2_end:19  store i32 %zext_ln416_1, i32* %outputBitString_valu_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="656" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
huff2_end:20  %index_6 = add nsw i32 2, %index_3

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="657" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="32">
<![CDATA[
huff2_end:21  %sext_ln417 = sext i32 %index_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln417"/></StgValue>
</operation>

<operation id="658" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
huff2_end:22  %outputBitString_leng_4 = getelementptr [128 x i32]* %outputBitString_length, i64 0, i64 %sext_ln417

]]></Node>
<StgValue><ssdm name="outputBitString_leng_4"/></StgValue>
</operation>

<operation id="659" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
huff2_end:23  store i32 %ret_length_1, i32* %outputBitString_leng_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="660" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
huff2_end:24  %outputBitString_valu_4 = getelementptr [128 x i32]* %outputBitString_value, i64 0, i64 %sext_ln417

]]></Node>
<StgValue><ssdm name="outputBitString_valu_4"/></StgValue>
</operation>

<operation id="661" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
huff2_end:25  store i32 %ret_value_1, i32* %outputBitString_valu_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="662" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
huff2_end:27  %empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str31, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="663" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
huff2_end:28  br label %67

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="664" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge2:0  %bitStringCounts_writ = phi i32 [ %index, %74 ], [ %index_1, %73 ]

]]></Node>
<StgValue><ssdm name="bitStringCounts_writ"/></StgValue>
</operation>

<operation id="665" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
._crit_edge2:1  %mrv = insertvalue { i16, i32 } undef, i16 %sext_ln383, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="666" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="48" op_0_bw="48" op_1_bw="32">
<![CDATA[
._crit_edge2:2  %mrv_1 = insertvalue { i16, i32 } %mrv, i32 %bitStringCounts_writ, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="667" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="48">
<![CDATA[
._crit_edge2:3  ret { i16, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln425"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
