#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 20 23:28:51 2022
# Process ID: 6512
# Current directory: C:/Users/yigit/Desktop/uart_receiver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9364 C:\Users\yigit\Desktop\uart_receiver\uart_receiver.xpr
# Log file: C:/Users/yigit/Desktop/uart_receiver/vivado.log
# Journal file: C:/Users/yigit/Desktop/uart_receiver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yigit/Desktop/uart_receiver/uart_receiver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 736.305 ; gain = 123.328
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 807.285 ; gain = 69.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/sources_1/new/uart_top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'UART_reciever' [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/sources_1/new/uart_receiver.vhd:35]
	Parameter BAUD_X16_CLK_TICKS bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/sources_1/new/uart_receiver.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'UART_reciever' (1#1) [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/sources_1/new/uart_receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/sources_1/new/uart_top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 844.945 ; gain = 107.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 844.945 ; gain = 107.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 844.945 ; gain = 107.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/yigit/Desktop/uart_receiver/uart_receiver.srcs/constrs_1/new/pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1220.316 ; gain = 482.480
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1220.316 ; gain = 482.480
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 20 23:35:17 2022...
