// Seed: 4064339558
module module_0 (
    output wand id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3
);
  assign id_2 = id_1 * id_3 - id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd32,
    parameter id_27 = 32'd60,
    parameter id_37 = 32'd76
) (
    output tri0 id_0,
    input tri id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wand id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri id_12,
    input tri0 id_13,
    input wand id_14,
    output tri _id_15,
    input tri id_16,
    output supply1 id_17
    , id_47,
    output logic id_18,
    input supply0 id_19,
    input wor id_20,
    input wire id_21,
    input supply0 id_22,
    output wor id_23,
    input tri0 id_24,
    output tri1 id_25,
    input tri0 id_26,
    input wire _id_27,
    output supply0 id_28,
    output tri1 id_29,
    input wand id_30,
    input supply1 id_31,
    output tri1 id_32,
    input wor id_33,
    output supply1 id_34,
    output supply0 id_35,
    input uwire id_36,
    input tri0 _id_37,
    input wire id_38,
    output tri0 id_39,
    input tri1 id_40,
    output wire id_41,
    input wand id_42,
    input tri id_43,
    input tri id_44,
    input wire id_45
);
  wire [id_37 : id_27] id_48[id_15 : -1];
  nand primCall (
      id_34,
      id_21,
      id_38,
      id_45,
      id_13,
      id_26,
      id_14,
      id_20,
      id_42,
      id_33,
      id_44,
      id_4,
      id_3,
      id_10,
      id_24,
      id_16,
      id_31,
      id_40,
      id_6,
      id_43,
      id_8,
      id_47,
      id_1,
      id_19,
      id_30,
      id_9,
      id_11,
      id_36,
      id_48,
      id_22
  );
  module_0 modCall_1 (
      id_17,
      id_9,
      id_29,
      id_21
  );
  always @(posedge -1'h0 or posedge -1) id_18 <= id_43;
endmodule
