
*** Running vivado
    with args -log wallace4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wallace4.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source wallace4.tcl -notrace
Command: synth_design -top wallace4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25820 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 389.215 ; gain = 99.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wallace4' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:8]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha11' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Half_adder' [D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Half_adder' (1#1) [D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:9]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa12' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Full_adder' [D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Full_adder' (2#1) [D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:10]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa13' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:50]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa14' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:51]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha15' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:52]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha22' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:55]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa23' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:56]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa24' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:57]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa25' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:58]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'D:/Xillinx projects/project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd:3' bound to instance 'fa26' of component 'Full_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:59]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha32' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:62]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha34' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:63]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha35' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:64]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha36' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:65]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'D:/Xillinx projects/project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd:3' bound to instance 'ha37' of component 'Half_adder' [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'wallace4' (3#1) [D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.srcs/sources_1/new/wallace4.vhd:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 440.688 ; gain = 150.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 440.688 ; gain = 150.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 440.688 ; gain = 150.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 440.688 ; gain = 150.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     4|
|3     |LUT5 |     2|
|4     |LUT6 |    13|
|5     |IBUF |     8|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 583.434 ; gain = 293.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 682.785 ; gain = 405.863
INFO: [Common 17-1381] The checkpoint 'D:/Xillinx projects/project_11_wallace_4/project_11_wallace_4.runs/synth_1/wallace4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wallace4_utilization_synth.rpt -pb wallace4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 682.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 20:02:08 2019...
