set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {all_edge_decoder.vho all_edge_decoder_vhd.sdo}}
	{{"Fast Model"} {all_edge_decoder_fast.vho all_edge_decoder_vhd_fast.sdo}}
}
