{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1489553036765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1489553036765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 12:43:56 2017 " "Processing started: Wed Mar 15 12:43:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1489553036765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1489553036765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov5640_lcd -c sdram_ov5640_lcd " "Command: quartus_sta sdram_ov5640_lcd -c sdram_ov5640_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1489553036766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1489553036860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1489553037094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1489553037156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1489553037156 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1489553037515 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1489553037515 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1489553037515 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1489553037515 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1489553037515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_lcd.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1489553037523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1489553037523 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1489553037524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1489553037524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1489553037524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1489553037524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1489553037524 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1489553037524 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1489553037524 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1489553037525 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_config:reg_config_inst\|clock_20k reg_config:reg_config_inst\|clock_20k " "create_clock -period 1.000 -name reg_config:reg_config_inst\|clock_20k reg_config:reg_config_inst\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1489553037525 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1489553037525 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1489553037619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1489553037622 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1489553037624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1489553037634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1489553037659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1489553037659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.247 " "Worst-case setup slack is -4.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247      -246.646 reg_config:reg_config_inst\|clock_20k  " "   -4.247      -246.646 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.215       -11.372 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.215       -11.372 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088       -89.677 CMOS_PCLK  " "   -2.088       -89.677 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748        -0.748 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.748        -0.748 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.342         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.342         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.990         0.000 CLOCK  " "   14.990         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553037662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.069 " "Worst-case hold slack is -1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069        -2.974 CMOS_PCLK  " "   -1.069        -2.974 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467        -7.039 reg_config:reg_config_inst\|clock_20k  " "   -0.467        -7.039 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.150 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.150        -0.150 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 CLOCK  " "    0.453         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553037673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.424 " "Worst-case recovery slack is -0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424       -12.409 CMOS_PCLK  " "   -0.424       -12.409 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384        -8.718 reg_config:reg_config_inst\|clock_20k  " "   -0.384        -8.718 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.164         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.164         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.887         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.887         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.429         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.429         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553037678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.151 " "Worst-case removal slack is -1.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151       -55.514 reg_config:reg_config_inst\|clock_20k  " "   -1.151       -55.514 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337        -3.846 CMOS_PCLK  " "   -0.337        -3.846 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.889         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.889         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.005         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.005         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.389         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.389         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553037684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -115.206 CMOS_PCLK  " "   -3.201      -115.206 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k  " "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.721         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.721         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742         0.000 CLOCK  " "    9.742         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553037687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553037687 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1489553038032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1489553038057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1489553038505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1489553038749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1489553038780 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1489553038780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.886 " "Worst-case setup slack is -3.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886      -222.083 reg_config:reg_config_inst\|clock_20k  " "   -3.886      -222.083 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.786       -10.102 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.786       -10.102 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888       -78.316 CMOS_PCLK  " "   -1.888       -78.316 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536        -0.536 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.536        -0.536 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.582         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.582         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.322         0.000 CLOCK  " "   15.322         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553038789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.985 " "Worst-case hold slack is -0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985        -2.949 CMOS_PCLK  " "   -0.985        -2.949 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327        -4.327 reg_config:reg_config_inst\|clock_20k  " "   -0.327        -4.327 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281        -0.281 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.281        -0.281 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.400         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK  " "    0.402         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553038808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.536 " "Worst-case recovery slack is -0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536       -17.713 reg_config:reg_config_inst\|clock_20k  " "   -0.536       -17.713 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353        -9.026 CMOS_PCLK  " "   -0.353        -9.026 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.603         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.603         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.152         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.152         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.634         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.634         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553038824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.968 " "Worst-case removal slack is -0.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968       -46.057 reg_config:reg_config_inst\|clock_20k  " "   -0.968       -46.057 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329        -4.105 CMOS_PCLK  " "   -0.329        -4.105 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.697         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.801         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.801         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.025         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.025         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553038835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -115.206 CMOS_PCLK  " "   -3.201      -115.206 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k  " "   -1.487      -118.960 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.717         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751         0.000 CLOCK  " "    9.751         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.550         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.550         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553038845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553038845 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1489553039370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1489553039635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1489553039643 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1489553039643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.337 " "Worst-case setup slack is -1.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337        -3.557 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.337        -3.557 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214       -59.268 reg_config:reg_config_inst\|clock_20k  " "   -1.214       -59.268 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -0.571 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.571        -0.571 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306        -4.434 CMOS_PCLK  " "   -0.306        -4.434 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.901         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.901         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 CLOCK  " "   17.873         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553039659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.618 " "Worst-case hold slack is -0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618        -2.545 CMOS_PCLK  " "   -0.618        -2.545 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517       -10.178 reg_config:reg_config_inst\|clock_20k  " "   -0.517       -10.178 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.069         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.162         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CLOCK  " "    0.186         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553039684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.056 " "Worst-case recovery slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056        -0.655 reg_config:reg_config_inst\|clock_20k  " "   -0.056        -0.655 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 CMOS_PCLK  " "    0.300         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.338         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.338         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.106         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.106         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   39.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553039704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.800 " "Worst-case removal slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800       -41.672 reg_config:reg_config_inst\|clock_20k  " "   -0.800       -41.672 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -5.758 CMOS_PCLK  " "   -0.278        -5.758 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.783         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.850         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.472         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.472         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553039723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -100.862 CMOS_PCLK  " "   -3.000      -100.862 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -80.000 reg_config:reg_config_inst\|clock_20k  " "   -1.000       -80.000 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262         0.000 CLOCK  " "    9.262         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.736         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.629         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.629         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1489553039739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1489553039739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1489553040953 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1489553040954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1489553041262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 12:44:01 2017 " "Processing ended: Wed Mar 15 12:44:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1489553041262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1489553041262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1489553041262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1489553041262 ""}
