
LAB_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003324  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003430  08003430  00013430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003454  08003454  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08003454  08003454  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003454  08003454  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003454  08003454  00013454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003458  08003458  00013458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800345c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  2000007c  080034d8  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  080034d8  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a212  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cb9  00000000  00000000  0002a2b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  0002bf70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  0002ca78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173b4  00000000  00000000  0002d450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d49c  00000000  00000000  00044804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082852  00000000  00000000  00051ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d44f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a60  00000000  00000000  000d4548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003418 	.word	0x08003418

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08003418 	.word	0x08003418

0800014c <FSM_automatic_run_0>:
 */

#include "FSM_automatic.h"

//TIMER 1
void FSM_automatic_run_0(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(TL_status){
 8000150:	4b98      	ldr	r3, [pc, #608]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b06      	cmp	r3, #6
 8000158:	f200 811d 	bhi.w	8000396 <FSM_automatic_run_0+0x24a>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <FSM_automatic_run_0+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000181 	.word	0x08000181
 8000168:	080001af 	.word	0x080001af
 800016c:	0800023d 	.word	0x0800023d
 8000170:	080002c9 	.word	0x080002c9
 8000174:	08000355 	.word	0x08000355
 8000178:	0800036b 	.word	0x0800036b
 800017c:	08000381 	.word	0x08000381
	case INIT:
		TL_status = AUTO_RED;
 8000180:	4b8c      	ldr	r3, [pc, #560]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000182:	2202      	movs	r2, #2
 8000184:	601a      	str	r2, [r3, #0]
		temp_red_timer = red_timer;
 8000186:	4b8c      	ldr	r3, [pc, #560]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4a8c      	ldr	r2, [pc, #560]	; (80003bc <FSM_automatic_run_0+0x270>)
 800018c:	6013      	str	r3, [r2, #0]
		setTimer(1, red_timer * 1000);
 800018e:	4b8a      	ldr	r3, [pc, #552]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000196:	fb02 f303 	mul.w	r3, r2, r3
 800019a:	4619      	mov	r1, r3
 800019c:	2001      	movs	r0, #1
 800019e:	f001 fba9 	bl	80018f4 <setTimer>
		setTimer(4, 1000);
 80001a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001a6:	2004      	movs	r0, #4
 80001a8:	f001 fba4 	bl	80018f4 <setTimer>
		break;
 80001ac:	e100      	b.n	80003b0 <FSM_automatic_run_0+0x264>
	case AUTO_RED:
		setRed_0();
 80001ae:	f001 fc97 	bl	8001ae0 <setRed_0>
		led_buffer0[0] = temp_red_timer / 10;
 80001b2:	4b82      	ldr	r3, [pc, #520]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	4a82      	ldr	r2, [pc, #520]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80001b8:	fb82 1203 	smull	r1, r2, r2, r3
 80001bc:	1092      	asrs	r2, r2, #2
 80001be:	17db      	asrs	r3, r3, #31
 80001c0:	1ad3      	subs	r3, r2, r3
 80001c2:	4a80      	ldr	r2, [pc, #512]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80001c4:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_red_timer % 10;
 80001c6:	4b7d      	ldr	r3, [pc, #500]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001c8:	6819      	ldr	r1, [r3, #0]
 80001ca:	4b7d      	ldr	r3, [pc, #500]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80001cc:	fb83 2301 	smull	r2, r3, r3, r1
 80001d0:	109a      	asrs	r2, r3, #2
 80001d2:	17cb      	asrs	r3, r1, #31
 80001d4:	1ad2      	subs	r2, r2, r3
 80001d6:	4613      	mov	r3, r2
 80001d8:	009b      	lsls	r3, r3, #2
 80001da:	4413      	add	r3, r2
 80001dc:	005b      	lsls	r3, r3, #1
 80001de:	1aca      	subs	r2, r1, r3
 80001e0:	4b78      	ldr	r3, [pc, #480]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80001e2:	605a      	str	r2, [r3, #4]

		//timerRed--
		if(timer_flag[4] == 1)
 80001e4:	4b78      	ldr	r3, [pc, #480]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 80001e6:	691b      	ldr	r3, [r3, #16]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d110      	bne.n	800020e <FSM_automatic_run_0+0xc2>
		{
			temp_red_timer--;
 80001ec:	4b73      	ldr	r3, [pc, #460]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	3b01      	subs	r3, #1
 80001f2:	4a72      	ldr	r2, [pc, #456]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001f4:	6013      	str	r3, [r2, #0]
			if(temp_red_timer < 0)
 80001f6:	4b71      	ldr	r3, [pc, #452]	; (80003bc <FSM_automatic_run_0+0x270>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	da02      	bge.n	8000204 <FSM_automatic_run_0+0xb8>
				temp_red_timer = 0;
 80001fe:	4b6f      	ldr	r3, [pc, #444]	; (80003bc <FSM_automatic_run_0+0x270>)
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 8000204:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000208:	2004      	movs	r0, #4
 800020a:	f001 fb73 	bl	80018f4 <setTimer>
		}

		//RED->GREEN
		if(timer_flag[1] == 1)
 800020e:	4b6e      	ldr	r3, [pc, #440]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000210:	685b      	ldr	r3, [r3, #4]
 8000212:	2b01      	cmp	r3, #1
 8000214:	f040 80c1 	bne.w	800039a <FSM_automatic_run_0+0x24e>
		{
			TL_status = AUTO_GREEN;
 8000218:	4b66      	ldr	r3, [pc, #408]	; (80003b4 <FSM_automatic_run_0+0x268>)
 800021a:	2203      	movs	r2, #3
 800021c:	601a      	str	r2, [r3, #0]
			setTimer(1, green_timer * 1000);
 800021e:	4b6b      	ldr	r3, [pc, #428]	; (80003cc <FSM_automatic_run_0+0x280>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000226:	fb02 f303 	mul.w	r3, r2, r3
 800022a:	4619      	mov	r1, r3
 800022c:	2001      	movs	r0, #1
 800022e:	f001 fb61 	bl	80018f4 <setTimer>
			temp_green_timer = green_timer;
 8000232:	4b66      	ldr	r3, [pc, #408]	; (80003cc <FSM_automatic_run_0+0x280>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a66      	ldr	r2, [pc, #408]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000238:	6013      	str	r3, [r2, #0]
		}
		break;
 800023a:	e0ae      	b.n	800039a <FSM_automatic_run_0+0x24e>
	case AUTO_GREEN:
		setGreen_0();
 800023c:	f001 fc7c 	bl	8001b38 <setGreen_0>
		led_buffer0[0] = temp_green_timer / 10;
 8000240:	4b63      	ldr	r3, [pc, #396]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a5e      	ldr	r2, [pc, #376]	; (80003c0 <FSM_automatic_run_0+0x274>)
 8000246:	fb82 1203 	smull	r1, r2, r2, r3
 800024a:	1092      	asrs	r2, r2, #2
 800024c:	17db      	asrs	r3, r3, #31
 800024e:	1ad3      	subs	r3, r2, r3
 8000250:	4a5c      	ldr	r2, [pc, #368]	; (80003c4 <FSM_automatic_run_0+0x278>)
 8000252:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_green_timer % 10;
 8000254:	4b5e      	ldr	r3, [pc, #376]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000256:	6819      	ldr	r1, [r3, #0]
 8000258:	4b59      	ldr	r3, [pc, #356]	; (80003c0 <FSM_automatic_run_0+0x274>)
 800025a:	fb83 2301 	smull	r2, r3, r3, r1
 800025e:	109a      	asrs	r2, r3, #2
 8000260:	17cb      	asrs	r3, r1, #31
 8000262:	1ad2      	subs	r2, r2, r3
 8000264:	4613      	mov	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	4413      	add	r3, r2
 800026a:	005b      	lsls	r3, r3, #1
 800026c:	1aca      	subs	r2, r1, r3
 800026e:	4b55      	ldr	r3, [pc, #340]	; (80003c4 <FSM_automatic_run_0+0x278>)
 8000270:	605a      	str	r2, [r3, #4]

		if(timer_flag[4] == 1)
 8000272:	4b55      	ldr	r3, [pc, #340]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000274:	691b      	ldr	r3, [r3, #16]
 8000276:	2b01      	cmp	r3, #1
 8000278:	d110      	bne.n	800029c <FSM_automatic_run_0+0x150>
		{
			temp_green_timer--;
 800027a:	4b55      	ldr	r3, [pc, #340]	; (80003d0 <FSM_automatic_run_0+0x284>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	3b01      	subs	r3, #1
 8000280:	4a53      	ldr	r2, [pc, #332]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000282:	6013      	str	r3, [r2, #0]
			if(temp_green_timer < 0)
 8000284:	4b52      	ldr	r3, [pc, #328]	; (80003d0 <FSM_automatic_run_0+0x284>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	da02      	bge.n	8000292 <FSM_automatic_run_0+0x146>
				temp_green_timer = 0;
 800028c:	4b50      	ldr	r3, [pc, #320]	; (80003d0 <FSM_automatic_run_0+0x284>)
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 8000292:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000296:	2004      	movs	r0, #4
 8000298:	f001 fb2c 	bl	80018f4 <setTimer>
		}

		if(timer_flag[1] == 1)
 800029c:	4b4a      	ldr	r3, [pc, #296]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800029e:	685b      	ldr	r3, [r3, #4]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d17c      	bne.n	800039e <FSM_automatic_run_0+0x252>
		{
			TL_status = AUTO_YELLOW;
 80002a4:	4b43      	ldr	r3, [pc, #268]	; (80003b4 <FSM_automatic_run_0+0x268>)
 80002a6:	2204      	movs	r2, #4
 80002a8:	601a      	str	r2, [r3, #0]
			temp_yellow_timer = yellow_timer;
 80002aa:	4b4a      	ldr	r3, [pc, #296]	; (80003d4 <FSM_automatic_run_0+0x288>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a4a      	ldr	r2, [pc, #296]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002b0:	6013      	str	r3, [r2, #0]
			setTimer(1, yellow_timer * 1000);
 80002b2:	4b48      	ldr	r3, [pc, #288]	; (80003d4 <FSM_automatic_run_0+0x288>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002ba:	fb02 f303 	mul.w	r3, r2, r3
 80002be:	4619      	mov	r1, r3
 80002c0:	2001      	movs	r0, #1
 80002c2:	f001 fb17 	bl	80018f4 <setTimer>
		}

		break;
 80002c6:	e06a      	b.n	800039e <FSM_automatic_run_0+0x252>
	case AUTO_YELLOW:
		setYellow_0();
 80002c8:	f001 fc20 	bl	8001b0c <setYellow_0>
		led_buffer0[0] = temp_yellow_timer / 10;
 80002cc:	4b42      	ldr	r3, [pc, #264]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a3b      	ldr	r2, [pc, #236]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80002d2:	fb82 1203 	smull	r1, r2, r2, r3
 80002d6:	1092      	asrs	r2, r2, #2
 80002d8:	17db      	asrs	r3, r3, #31
 80002da:	1ad3      	subs	r3, r2, r3
 80002dc:	4a39      	ldr	r2, [pc, #228]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80002de:	6013      	str	r3, [r2, #0]
		led_buffer0[1] = temp_yellow_timer % 10;
 80002e0:	4b3d      	ldr	r3, [pc, #244]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 80002e2:	6819      	ldr	r1, [r3, #0]
 80002e4:	4b36      	ldr	r3, [pc, #216]	; (80003c0 <FSM_automatic_run_0+0x274>)
 80002e6:	fb83 2301 	smull	r2, r3, r3, r1
 80002ea:	109a      	asrs	r2, r3, #2
 80002ec:	17cb      	asrs	r3, r1, #31
 80002ee:	1ad2      	subs	r2, r2, r3
 80002f0:	4613      	mov	r3, r2
 80002f2:	009b      	lsls	r3, r3, #2
 80002f4:	4413      	add	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	1aca      	subs	r2, r1, r3
 80002fa:	4b32      	ldr	r3, [pc, #200]	; (80003c4 <FSM_automatic_run_0+0x278>)
 80002fc:	605a      	str	r2, [r3, #4]

		if(timer_flag[4] == 1)
 80002fe:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000300:	691b      	ldr	r3, [r3, #16]
 8000302:	2b01      	cmp	r3, #1
 8000304:	d110      	bne.n	8000328 <FSM_automatic_run_0+0x1dc>
		{
			temp_yellow_timer--;
 8000306:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	3b01      	subs	r3, #1
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 800030e:	6013      	str	r3, [r2, #0]
			if(temp_yellow_timer < 0)
 8000310:	4b31      	ldr	r3, [pc, #196]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b00      	cmp	r3, #0
 8000316:	da02      	bge.n	800031e <FSM_automatic_run_0+0x1d2>
				temp_yellow_timer = 0;
 8000318:	4b2f      	ldr	r3, [pc, #188]	; (80003d8 <FSM_automatic_run_0+0x28c>)
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
			setTimer(4, 1000);
 800031e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000322:	2004      	movs	r0, #4
 8000324:	f001 fae6 	bl	80018f4 <setTimer>
		}

		if(timer_flag[1] == 1)
 8000328:	4b27      	ldr	r3, [pc, #156]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d138      	bne.n	80003a2 <FSM_automatic_run_0+0x256>
		{
			TL_status = AUTO_RED;
 8000330:	4b20      	ldr	r3, [pc, #128]	; (80003b4 <FSM_automatic_run_0+0x268>)
 8000332:	2202      	movs	r2, #2
 8000334:	601a      	str	r2, [r3, #0]
			setTimer(1, red_timer * 1000);
 8000336:	4b20      	ldr	r3, [pc, #128]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800033e:	fb02 f303 	mul.w	r3, r2, r3
 8000342:	4619      	mov	r1, r3
 8000344:	2001      	movs	r0, #1
 8000346:	f001 fad5 	bl	80018f4 <setTimer>
			temp_red_timer = red_timer;
 800034a:	4b1b      	ldr	r3, [pc, #108]	; (80003b8 <FSM_automatic_run_0+0x26c>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a1b      	ldr	r2, [pc, #108]	; (80003bc <FSM_automatic_run_0+0x270>)
 8000350:	6013      	str	r3, [r2, #0]
		}
		break;
 8000352:	e026      	b.n	80003a2 <FSM_automatic_run_0+0x256>
	case MODIFY_RED:
		if(timer_flag[8] == 1)
 8000354:	4b1c      	ldr	r3, [pc, #112]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000356:	6a1b      	ldr	r3, [r3, #32]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d124      	bne.n	80003a6 <FSM_automatic_run_0+0x25a>
		{
			Modify_RedLed_0();
 800035c:	f001 fc4a 	bl	8001bf4 <Modify_RedLed_0>
			setTimer(8, 250);
 8000360:	21fa      	movs	r1, #250	; 0xfa
 8000362:	2008      	movs	r0, #8
 8000364:	f001 fac6 	bl	80018f4 <setTimer>
		}
		break;
 8000368:	e01d      	b.n	80003a6 <FSM_automatic_run_0+0x25a>
	case MODIFY_YELLOW:
		if(timer_flag[8] == 1)
 800036a:	4b17      	ldr	r3, [pc, #92]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 800036c:	6a1b      	ldr	r3, [r3, #32]
 800036e:	2b01      	cmp	r3, #1
 8000370:	d11b      	bne.n	80003aa <FSM_automatic_run_0+0x25e>
		{
			Modify_YellowLed_0();
 8000372:	f001 fc55 	bl	8001c20 <Modify_YellowLed_0>
			setTimer(8, 250);
 8000376:	21fa      	movs	r1, #250	; 0xfa
 8000378:	2008      	movs	r0, #8
 800037a:	f001 fabb 	bl	80018f4 <setTimer>
		}
		break;
 800037e:	e014      	b.n	80003aa <FSM_automatic_run_0+0x25e>
	case MODIFY_GREEN:
		if(timer_flag[8] == 1)
 8000380:	4b11      	ldr	r3, [pc, #68]	; (80003c8 <FSM_automatic_run_0+0x27c>)
 8000382:	6a1b      	ldr	r3, [r3, #32]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d112      	bne.n	80003ae <FSM_automatic_run_0+0x262>
		{
			Modify_GreenLed_0();
 8000388:	f001 fc60 	bl	8001c4c <Modify_GreenLed_0>
			setTimer(8, 250);
 800038c:	21fa      	movs	r1, #250	; 0xfa
 800038e:	2008      	movs	r0, #8
 8000390:	f001 fab0 	bl	80018f4 <setTimer>
		}
		break;
 8000394:	e00b      	b.n	80003ae <FSM_automatic_run_0+0x262>
	default:
		break;
 8000396:	bf00      	nop
 8000398:	e00a      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 800039a:	bf00      	nop
 800039c:	e008      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 800039e:	bf00      	nop
 80003a0:	e006      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003a2:	bf00      	nop
 80003a4:	e004      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003a6:	bf00      	nop
 80003a8:	e002      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003aa:	bf00      	nop
 80003ac:	e000      	b.n	80003b0 <FSM_automatic_run_0+0x264>
		break;
 80003ae:	bf00      	nop
	}
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20000040 	.word	0x20000040
 80003b8:	20000048 	.word	0x20000048
 80003bc:	20000054 	.word	0x20000054
 80003c0:	66666667 	.word	0x66666667
 80003c4:	200000b0 	.word	0x200000b0
 80003c8:	20000158 	.word	0x20000158
 80003cc:	20000050 	.word	0x20000050
 80003d0:	2000005c 	.word	0x2000005c
 80003d4:	2000004c 	.word	0x2000004c
 80003d8:	20000058 	.word	0x20000058

080003dc <FSM_automatic_run_1>:
//TIMER 2
void FSM_automatic_run_1(){
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	switch(TL_status_1){
 80003e0:	4b99      	ldr	r3, [pc, #612]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	3b01      	subs	r3, #1
 80003e6:	2b06      	cmp	r3, #6
 80003e8:	f200 811e 	bhi.w	8000628 <FSM_automatic_run_1+0x24c>
 80003ec:	a201      	add	r2, pc, #4	; (adr r2, 80003f4 <FSM_automatic_run_1+0x18>)
 80003ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003f2:	bf00      	nop
 80003f4:	08000411 	.word	0x08000411
 80003f8:	0800043f 	.word	0x0800043f
 80003fc:	080004cd 	.word	0x080004cd
 8000400:	08000559 	.word	0x08000559
 8000404:	080005e7 	.word	0x080005e7
 8000408:	080005fd 	.word	0x080005fd
 800040c:	08000613 	.word	0x08000613
	case INIT:
		TL_status_1 = AUTO_GREEN;
 8000410:	4b8d      	ldr	r3, [pc, #564]	; (8000648 <FSM_automatic_run_1+0x26c>)
 8000412:	2203      	movs	r2, #3
 8000414:	601a      	str	r2, [r3, #0]
		temp_green_timer_1 =  green_timer;
 8000416:	4b8d      	ldr	r3, [pc, #564]	; (800064c <FSM_automatic_run_1+0x270>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a8d      	ldr	r2, [pc, #564]	; (8000650 <FSM_automatic_run_1+0x274>)
 800041c:	6013      	str	r3, [r2, #0]
		setTimer(2, green_timer * 1000);
 800041e:	4b8b      	ldr	r3, [pc, #556]	; (800064c <FSM_automatic_run_1+0x270>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	4619      	mov	r1, r3
 800042c:	2002      	movs	r0, #2
 800042e:	f001 fa61 	bl	80018f4 <setTimer>
		setTimer(7, 1000);
 8000432:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000436:	2007      	movs	r0, #7
 8000438:	f001 fa5c 	bl	80018f4 <setTimer>
		break;
 800043c:	e101      	b.n	8000642 <FSM_automatic_run_1+0x266>
	case AUTO_RED:
		setRed_1();
 800043e:	f001 fb91 	bl	8001b64 <setRed_1>
		led_buffer1[0] = temp_red_timer_1 / 10;
 8000442:	4b84      	ldr	r3, [pc, #528]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a84      	ldr	r2, [pc, #528]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000448:	fb82 1203 	smull	r1, r2, r2, r3
 800044c:	1092      	asrs	r2, r2, #2
 800044e:	17db      	asrs	r3, r3, #31
 8000450:	1ad3      	subs	r3, r2, r3
 8000452:	4a82      	ldr	r2, [pc, #520]	; (800065c <FSM_automatic_run_1+0x280>)
 8000454:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_red_timer_1 % 10;
 8000456:	4b7f      	ldr	r3, [pc, #508]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000458:	6819      	ldr	r1, [r3, #0]
 800045a:	4b7f      	ldr	r3, [pc, #508]	; (8000658 <FSM_automatic_run_1+0x27c>)
 800045c:	fb83 2301 	smull	r2, r3, r3, r1
 8000460:	109a      	asrs	r2, r3, #2
 8000462:	17cb      	asrs	r3, r1, #31
 8000464:	1ad2      	subs	r2, r2, r3
 8000466:	4613      	mov	r3, r2
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	4413      	add	r3, r2
 800046c:	005b      	lsls	r3, r3, #1
 800046e:	1aca      	subs	r2, r1, r3
 8000470:	4b7a      	ldr	r3, [pc, #488]	; (800065c <FSM_automatic_run_1+0x280>)
 8000472:	605a      	str	r2, [r3, #4]

		//timerRed--
		if(timer_flag[7] == 1)
 8000474:	4b7a      	ldr	r3, [pc, #488]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000476:	69db      	ldr	r3, [r3, #28]
 8000478:	2b01      	cmp	r3, #1
 800047a:	d110      	bne.n	800049e <FSM_automatic_run_1+0xc2>
		{
			temp_red_timer_1--;
 800047c:	4b75      	ldr	r3, [pc, #468]	; (8000654 <FSM_automatic_run_1+0x278>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	3b01      	subs	r3, #1
 8000482:	4a74      	ldr	r2, [pc, #464]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000484:	6013      	str	r3, [r2, #0]
			if(temp_red_timer_1 < 0)
 8000486:	4b73      	ldr	r3, [pc, #460]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2b00      	cmp	r3, #0
 800048c:	da02      	bge.n	8000494 <FSM_automatic_run_1+0xb8>
				temp_red_timer_1 = 0;
 800048e:	4b71      	ldr	r3, [pc, #452]	; (8000654 <FSM_automatic_run_1+0x278>)
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
			setTimer(7, 1000);
 8000494:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000498:	2007      	movs	r0, #7
 800049a:	f001 fa2b 	bl	80018f4 <setTimer>
		}
		if(timer_flag[2] == 1)
 800049e:	4b70      	ldr	r3, [pc, #448]	; (8000660 <FSM_automatic_run_1+0x284>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	f040 80c2 	bne.w	800062c <FSM_automatic_run_1+0x250>
		{
			TL_status_1 = INIT;
 80004a8:	4b67      	ldr	r3, [pc, #412]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	601a      	str	r2, [r3, #0]
			setTimer(2, green_timer * 1000);
 80004ae:	4b67      	ldr	r3, [pc, #412]	; (800064c <FSM_automatic_run_1+0x270>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004b6:	fb02 f303 	mul.w	r3, r2, r3
 80004ba:	4619      	mov	r1, r3
 80004bc:	2002      	movs	r0, #2
 80004be:	f001 fa19 	bl	80018f4 <setTimer>
			temp_green_timer_1 = green_timer;
 80004c2:	4b62      	ldr	r3, [pc, #392]	; (800064c <FSM_automatic_run_1+0x270>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a62      	ldr	r2, [pc, #392]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004c8:	6013      	str	r3, [r2, #0]
		}
		break;
 80004ca:	e0af      	b.n	800062c <FSM_automatic_run_1+0x250>
	case AUTO_GREEN:
		setGreen_1();
 80004cc:	f001 fb7a 	bl	8001bc4 <setGreen_1>
		led_buffer1[0] = temp_green_timer_1 / 10;
 80004d0:	4b5f      	ldr	r3, [pc, #380]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a60      	ldr	r2, [pc, #384]	; (8000658 <FSM_automatic_run_1+0x27c>)
 80004d6:	fb82 1203 	smull	r1, r2, r2, r3
 80004da:	1092      	asrs	r2, r2, #2
 80004dc:	17db      	asrs	r3, r3, #31
 80004de:	1ad3      	subs	r3, r2, r3
 80004e0:	4a5e      	ldr	r2, [pc, #376]	; (800065c <FSM_automatic_run_1+0x280>)
 80004e2:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_green_timer_1 % 10;
 80004e4:	4b5a      	ldr	r3, [pc, #360]	; (8000650 <FSM_automatic_run_1+0x274>)
 80004e6:	6819      	ldr	r1, [r3, #0]
 80004e8:	4b5b      	ldr	r3, [pc, #364]	; (8000658 <FSM_automatic_run_1+0x27c>)
 80004ea:	fb83 2301 	smull	r2, r3, r3, r1
 80004ee:	109a      	asrs	r2, r3, #2
 80004f0:	17cb      	asrs	r3, r1, #31
 80004f2:	1ad2      	subs	r2, r2, r3
 80004f4:	4613      	mov	r3, r2
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	4413      	add	r3, r2
 80004fa:	005b      	lsls	r3, r3, #1
 80004fc:	1aca      	subs	r2, r1, r3
 80004fe:	4b57      	ldr	r3, [pc, #348]	; (800065c <FSM_automatic_run_1+0x280>)
 8000500:	605a      	str	r2, [r3, #4]

		//green timer--
		if(timer_flag[7] == 1)
 8000502:	4b57      	ldr	r3, [pc, #348]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000504:	69db      	ldr	r3, [r3, #28]
 8000506:	2b01      	cmp	r3, #1
 8000508:	d110      	bne.n	800052c <FSM_automatic_run_1+0x150>
		{
			temp_green_timer_1--;
 800050a:	4b51      	ldr	r3, [pc, #324]	; (8000650 <FSM_automatic_run_1+0x274>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	3b01      	subs	r3, #1
 8000510:	4a4f      	ldr	r2, [pc, #316]	; (8000650 <FSM_automatic_run_1+0x274>)
 8000512:	6013      	str	r3, [r2, #0]
			if(temp_green_timer_1 < 0)
 8000514:	4b4e      	ldr	r3, [pc, #312]	; (8000650 <FSM_automatic_run_1+0x274>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b00      	cmp	r3, #0
 800051a:	da02      	bge.n	8000522 <FSM_automatic_run_1+0x146>
				temp_green_timer_1 = 0;
 800051c:	4b4c      	ldr	r3, [pc, #304]	; (8000650 <FSM_automatic_run_1+0x274>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
			setTimer(7, 1000);
 8000522:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000526:	2007      	movs	r0, #7
 8000528:	f001 f9e4 	bl	80018f4 <setTimer>
		}
		if(timer_flag[2] == 1)
 800052c:	4b4c      	ldr	r3, [pc, #304]	; (8000660 <FSM_automatic_run_1+0x284>)
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	2b01      	cmp	r3, #1
 8000532:	d17d      	bne.n	8000630 <FSM_automatic_run_1+0x254>
		{
			TL_status_1 = AUTO_YELLOW;
 8000534:	4b44      	ldr	r3, [pc, #272]	; (8000648 <FSM_automatic_run_1+0x26c>)
 8000536:	2204      	movs	r2, #4
 8000538:	601a      	str	r2, [r3, #0]
			setTimer(2, yellow_timer * 1000);
 800053a:	4b4a      	ldr	r3, [pc, #296]	; (8000664 <FSM_automatic_run_1+0x288>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000542:	fb02 f303 	mul.w	r3, r2, r3
 8000546:	4619      	mov	r1, r3
 8000548:	2002      	movs	r0, #2
 800054a:	f001 f9d3 	bl	80018f4 <setTimer>
			temp_yellow_timer_1 = yellow_timer;
 800054e:	4b45      	ldr	r3, [pc, #276]	; (8000664 <FSM_automatic_run_1+0x288>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a45      	ldr	r2, [pc, #276]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000554:	6013      	str	r3, [r2, #0]
		}
		break;
 8000556:	e06b      	b.n	8000630 <FSM_automatic_run_1+0x254>
	case AUTO_YELLOW:
		setYellow_1();
 8000558:	f001 fb1c 	bl	8001b94 <setYellow_1>
		led_buffer1[0] = temp_yellow_timer_1 / 10;
 800055c:	4b42      	ldr	r3, [pc, #264]	; (8000668 <FSM_automatic_run_1+0x28c>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a3d      	ldr	r2, [pc, #244]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000562:	fb82 1203 	smull	r1, r2, r2, r3
 8000566:	1092      	asrs	r2, r2, #2
 8000568:	17db      	asrs	r3, r3, #31
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	4a3b      	ldr	r2, [pc, #236]	; (800065c <FSM_automatic_run_1+0x280>)
 800056e:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = temp_yellow_timer_1 % 10;
 8000570:	4b3d      	ldr	r3, [pc, #244]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000572:	6819      	ldr	r1, [r3, #0]
 8000574:	4b38      	ldr	r3, [pc, #224]	; (8000658 <FSM_automatic_run_1+0x27c>)
 8000576:	fb83 2301 	smull	r2, r3, r3, r1
 800057a:	109a      	asrs	r2, r3, #2
 800057c:	17cb      	asrs	r3, r1, #31
 800057e:	1ad2      	subs	r2, r2, r3
 8000580:	4613      	mov	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	4413      	add	r3, r2
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	1aca      	subs	r2, r1, r3
 800058a:	4b34      	ldr	r3, [pc, #208]	; (800065c <FSM_automatic_run_1+0x280>)
 800058c:	605a      	str	r2, [r3, #4]

		//yellow timer--
		if(timer_flag[7] == 1)
 800058e:	4b34      	ldr	r3, [pc, #208]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d111      	bne.n	80005ba <FSM_automatic_run_1+0x1de>
		{
			temp_yellow_timer_1--;
 8000596:	4b34      	ldr	r3, [pc, #208]	; (8000668 <FSM_automatic_run_1+0x28c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	3b01      	subs	r3, #1
 800059c:	4a32      	ldr	r2, [pc, #200]	; (8000668 <FSM_automatic_run_1+0x28c>)
 800059e:	6013      	str	r3, [r2, #0]
			if(temp_yellow_timer_1 == 0)
 80005a0:	4b31      	ldr	r3, [pc, #196]	; (8000668 <FSM_automatic_run_1+0x28c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d103      	bne.n	80005b0 <FSM_automatic_run_1+0x1d4>
				temp_yellow_timer_1 = yellow_timer;
 80005a8:	4b2e      	ldr	r3, [pc, #184]	; (8000664 <FSM_automatic_run_1+0x288>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2e      	ldr	r2, [pc, #184]	; (8000668 <FSM_automatic_run_1+0x28c>)
 80005ae:	6013      	str	r3, [r2, #0]
			setTimer(7, 1000);
 80005b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005b4:	2007      	movs	r0, #7
 80005b6:	f001 f99d 	bl	80018f4 <setTimer>
		}
		if(timer_flag[2] == 1)
 80005ba:	4b29      	ldr	r3, [pc, #164]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d138      	bne.n	8000634 <FSM_automatic_run_1+0x258>
		{
			TL_status_1 = AUTO_RED;
 80005c2:	4b21      	ldr	r3, [pc, #132]	; (8000648 <FSM_automatic_run_1+0x26c>)
 80005c4:	2202      	movs	r2, #2
 80005c6:	601a      	str	r2, [r3, #0]
			setTimer(2, red_timer * 1000);
 80005c8:	4b28      	ldr	r3, [pc, #160]	; (800066c <FSM_automatic_run_1+0x290>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005d0:	fb02 f303 	mul.w	r3, r2, r3
 80005d4:	4619      	mov	r1, r3
 80005d6:	2002      	movs	r0, #2
 80005d8:	f001 f98c 	bl	80018f4 <setTimer>
			temp_red_timer_1 = red_timer;
 80005dc:	4b23      	ldr	r3, [pc, #140]	; (800066c <FSM_automatic_run_1+0x290>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a1c      	ldr	r2, [pc, #112]	; (8000654 <FSM_automatic_run_1+0x278>)
 80005e2:	6013      	str	r3, [r2, #0]
		}
		break;
 80005e4:	e026      	b.n	8000634 <FSM_automatic_run_1+0x258>
	case MODIFY_RED:
		if(timer_flag[9] == 1)
 80005e6:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d124      	bne.n	8000638 <FSM_automatic_run_1+0x25c>
		{
			Modify_RedLed_1();
 80005ee:	f001 fb43 	bl	8001c78 <Modify_RedLed_1>
			setTimer(9, 250);
 80005f2:	21fa      	movs	r1, #250	; 0xfa
 80005f4:	2009      	movs	r0, #9
 80005f6:	f001 f97d 	bl	80018f4 <setTimer>
		}
		break;
 80005fa:	e01d      	b.n	8000638 <FSM_automatic_run_1+0x25c>
	case MODIFY_YELLOW:
		if(timer_flag[9] == 1)
 80005fc:	4b18      	ldr	r3, [pc, #96]	; (8000660 <FSM_automatic_run_1+0x284>)
 80005fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000600:	2b01      	cmp	r3, #1
 8000602:	d11b      	bne.n	800063c <FSM_automatic_run_1+0x260>
		{
			Modify_YellowLed_1();
 8000604:	f001 fb50 	bl	8001ca8 <Modify_YellowLed_1>
			setTimer(9, 250);
 8000608:	21fa      	movs	r1, #250	; 0xfa
 800060a:	2009      	movs	r0, #9
 800060c:	f001 f972 	bl	80018f4 <setTimer>
		}
		break;
 8000610:	e014      	b.n	800063c <FSM_automatic_run_1+0x260>
	case MODIFY_GREEN:
		if(timer_flag[9] == 1)
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <FSM_automatic_run_1+0x284>)
 8000614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000616:	2b01      	cmp	r3, #1
 8000618:	d112      	bne.n	8000640 <FSM_automatic_run_1+0x264>
		{
			Modify_GreenLed_1();
 800061a:	f001 fb5d 	bl	8001cd8 <Modify_GreenLed_1>
			setTimer(9, 250);
 800061e:	21fa      	movs	r1, #250	; 0xfa
 8000620:	2009      	movs	r0, #9
 8000622:	f001 f967 	bl	80018f4 <setTimer>
		}
		break;
 8000626:	e00b      	b.n	8000640 <FSM_automatic_run_1+0x264>
	default:
		break;
 8000628:	bf00      	nop
 800062a:	e00a      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 800062c:	bf00      	nop
 800062e:	e008      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000630:	bf00      	nop
 8000632:	e006      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000634:	bf00      	nop
 8000636:	e004      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000638:	bf00      	nop
 800063a:	e002      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 800063c:	bf00      	nop
 800063e:	e000      	b.n	8000642 <FSM_automatic_run_1+0x266>
		break;
 8000640:	bf00      	nop
	}
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000044 	.word	0x20000044
 800064c:	20000050 	.word	0x20000050
 8000650:	20000068 	.word	0x20000068
 8000654:	20000060 	.word	0x20000060
 8000658:	66666667 	.word	0x66666667
 800065c:	200000b8 	.word	0x200000b8
 8000660:	20000158 	.word	0x20000158
 8000664:	2000004c 	.word	0x2000004c
 8000668:	20000064 	.word	0x20000064
 800066c:	20000048 	.word	0x20000048

08000670 <FSM_automatic_run>:

void FSM_automatic_run(){
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	FSM_automatic_run_0();
 8000674:	f7ff fd6a 	bl	800014c <FSM_automatic_run_0>
	FSM_automatic_run_1();
 8000678:	f7ff feb0 	bl	80003dc <FSM_automatic_run_1>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <FSM_display7SEG_0>:
int status_7SEG_0 = COUNTDOWN_0;
int status_7SEG_1 = COUNTDOWN_0;

//int modify_red_timer;

void FSM_display7SEG_0(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	switch(status_7SEG_0){
 8000684:	4b4d      	ldr	r3, [pc, #308]	; (80007bc <FSM_display7SEG_0+0x13c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3b14      	subs	r3, #20
 800068a:	2b03      	cmp	r3, #3
 800068c:	f200 808a 	bhi.w	80007a4 <FSM_display7SEG_0+0x124>
 8000690:	a201      	add	r2, pc, #4	; (adr r2, 8000698 <FSM_display7SEG_0+0x18>)
 8000692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000696:	bf00      	nop
 8000698:	080006a9 	.word	0x080006a9
 800069c:	080006df 	.word	0x080006df
 80006a0:	08000721 	.word	0x08000721
 80006a4:	08000763 	.word	0x08000763
	case COUNTDOWN_0:
		if(timer_flag[5] == 1)
 80006a8:	4b45      	ldr	r3, [pc, #276]	; (80007c0 <FSM_display7SEG_0+0x140>)
 80006aa:	695b      	ldr	r3, [r3, #20]
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d17b      	bne.n	80007a8 <FSM_display7SEG_0+0x128>
		{
			update7SEG_0(indexLed_0);
 80006b0:	4b44      	ldr	r3, [pc, #272]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 ff6d 	bl	8001594 <update7SEG_0>
			indexLed_0++;
 80006ba:	4b42      	ldr	r3, [pc, #264]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	3301      	adds	r3, #1
 80006c0:	4a40      	ldr	r2, [pc, #256]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006c2:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 80006c4:	4b3f      	ldr	r3, [pc, #252]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d102      	bne.n	80006d2 <FSM_display7SEG_0+0x52>
 80006cc:	4b3d      	ldr	r3, [pc, #244]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
			setTimer(5, 500);
 80006d2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80006d6:	2005      	movs	r0, #5
 80006d8:	f001 f90c 	bl	80018f4 <setTimer>
		}

		break;
 80006dc:	e064      	b.n	80007a8 <FSM_display7SEG_0+0x128>
	case LEDMODE2_0:
		led_buffer0[0] = 0;
 80006de:	4b3a      	ldr	r3, [pc, #232]	; (80007c8 <FSM_display7SEG_0+0x148>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 2;
 80006e4:	4b38      	ldr	r3, [pc, #224]	; (80007c8 <FSM_display7SEG_0+0x148>)
 80006e6:	2202      	movs	r2, #2
 80006e8:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 80006ea:	4b35      	ldr	r3, [pc, #212]	; (80007c0 <FSM_display7SEG_0+0x140>)
 80006ec:	695b      	ldr	r3, [r3, #20]
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d15c      	bne.n	80007ac <FSM_display7SEG_0+0x12c>
		{
			update7SEG_0(indexLed_0);
 80006f2:	4b34      	ldr	r3, [pc, #208]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 ff4c 	bl	8001594 <update7SEG_0>
			indexLed_0++;
 80006fc:	4b31      	ldr	r3, [pc, #196]	; (80007c4 <FSM_display7SEG_0+0x144>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	3301      	adds	r3, #1
 8000702:	4a30      	ldr	r2, [pc, #192]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000704:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 8000706:	4b2f      	ldr	r3, [pc, #188]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b02      	cmp	r3, #2
 800070c:	d102      	bne.n	8000714 <FSM_display7SEG_0+0x94>
 800070e:	4b2d      	ldr	r3, [pc, #180]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
			setTimer(5, 500);
 8000714:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000718:	2005      	movs	r0, #5
 800071a:	f001 f8eb 	bl	80018f4 <setTimer>
		}

		break;
 800071e:	e045      	b.n	80007ac <FSM_display7SEG_0+0x12c>
	case LEDMODE3_0:
		led_buffer0[0] = 0;
 8000720:	4b29      	ldr	r3, [pc, #164]	; (80007c8 <FSM_display7SEG_0+0x148>)
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 3;
 8000726:	4b28      	ldr	r3, [pc, #160]	; (80007c8 <FSM_display7SEG_0+0x148>)
 8000728:	2203      	movs	r2, #3
 800072a:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 800072c:	4b24      	ldr	r3, [pc, #144]	; (80007c0 <FSM_display7SEG_0+0x140>)
 800072e:	695b      	ldr	r3, [r3, #20]
 8000730:	2b01      	cmp	r3, #1
 8000732:	d13d      	bne.n	80007b0 <FSM_display7SEG_0+0x130>
		{
			update7SEG_0(indexLed_0);
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4618      	mov	r0, r3
 800073a:	f000 ff2b 	bl	8001594 <update7SEG_0>
			indexLed_0++;
 800073e:	4b21      	ldr	r3, [pc, #132]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	3301      	adds	r3, #1
 8000744:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000746:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 8000748:	4b1e      	ldr	r3, [pc, #120]	; (80007c4 <FSM_display7SEG_0+0x144>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d102      	bne.n	8000756 <FSM_display7SEG_0+0xd6>
 8000750:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
			setTimer(5, 500);
 8000756:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800075a:	2005      	movs	r0, #5
 800075c:	f001 f8ca 	bl	80018f4 <setTimer>
		}
		break;
 8000760:	e026      	b.n	80007b0 <FSM_display7SEG_0+0x130>
	case LEDMODE4_0:
		led_buffer0[0] = 0;
 8000762:	4b19      	ldr	r3, [pc, #100]	; (80007c8 <FSM_display7SEG_0+0x148>)
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
		led_buffer0[1] = 4;
 8000768:	4b17      	ldr	r3, [pc, #92]	; (80007c8 <FSM_display7SEG_0+0x148>)
 800076a:	2204      	movs	r2, #4
 800076c:	605a      	str	r2, [r3, #4]
		if(timer_flag[5] == 1)
 800076e:	4b14      	ldr	r3, [pc, #80]	; (80007c0 <FSM_display7SEG_0+0x140>)
 8000770:	695b      	ldr	r3, [r3, #20]
 8000772:	2b01      	cmp	r3, #1
 8000774:	d11e      	bne.n	80007b4 <FSM_display7SEG_0+0x134>
		{
			update7SEG_0(indexLed_0);
 8000776:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f000 ff0a 	bl	8001594 <update7SEG_0>
			indexLed_0++;
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	3301      	adds	r3, #1
 8000786:	4a0f      	ldr	r2, [pc, #60]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000788:	6013      	str	r3, [r2, #0]
			if(indexLed_0 == 2) indexLed_0 = 0;
 800078a:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <FSM_display7SEG_0+0x144>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b02      	cmp	r3, #2
 8000790:	d102      	bne.n	8000798 <FSM_display7SEG_0+0x118>
 8000792:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <FSM_display7SEG_0+0x144>)
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
			setTimer(5, 500);
 8000798:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800079c:	2005      	movs	r0, #5
 800079e:	f001 f8a9 	bl	80018f4 <setTimer>
		}
		break;
 80007a2:	e007      	b.n	80007b4 <FSM_display7SEG_0+0x134>
	default:
		break;
 80007a4:	bf00      	nop
 80007a6:	e006      	b.n	80007b6 <FSM_display7SEG_0+0x136>
		break;
 80007a8:	bf00      	nop
 80007aa:	e004      	b.n	80007b6 <FSM_display7SEG_0+0x136>
		break;
 80007ac:	bf00      	nop
 80007ae:	e002      	b.n	80007b6 <FSM_display7SEG_0+0x136>
		break;
 80007b0:	bf00      	nop
 80007b2:	e000      	b.n	80007b6 <FSM_display7SEG_0+0x136>
		break;
 80007b4:	bf00      	nop
	}
}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000000 	.word	0x20000000
 80007c0:	20000158 	.word	0x20000158
 80007c4:	200000c0 	.word	0x200000c0
 80007c8:	200000b0 	.word	0x200000b0

080007cc <FSM_display7SEG_1>:

void FSM_display7SEG_1(){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
	switch(status_7SEG_1){
 80007d0:	4b69      	ldr	r3, [pc, #420]	; (8000978 <FSM_display7SEG_1+0x1ac>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	3b14      	subs	r3, #20
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	f200 80cc 	bhi.w	8000974 <FSM_display7SEG_1+0x1a8>
 80007dc:	a201      	add	r2, pc, #4	; (adr r2, 80007e4 <FSM_display7SEG_1+0x18>)
 80007de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e2:	bf00      	nop
 80007e4:	080007f5 	.word	0x080007f5
 80007e8:	0800082d 	.word	0x0800082d
 80007ec:	08000897 	.word	0x08000897
 80007f0:	080008ff 	.word	0x080008ff
	case COUNTDOWN_0:
		if(timer_flag[6] == 1)
 80007f4:	4b61      	ldr	r3, [pc, #388]	; (800097c <FSM_display7SEG_1+0x1b0>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	f040 80b4 	bne.w	8000966 <FSM_display7SEG_1+0x19a>
		{
			update7SEG_1(indexLed_1);
 80007fe:	4b60      	ldr	r3, [pc, #384]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4618      	mov	r0, r3
 8000804:	f000 fefe 	bl	8001604 <update7SEG_1>
			indexLed_1++;
 8000808:	4b5d      	ldr	r3, [pc, #372]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3301      	adds	r3, #1
 800080e:	4a5c      	ldr	r2, [pc, #368]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000810:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 8000812:	4b5b      	ldr	r3, [pc, #364]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2b02      	cmp	r3, #2
 8000818:	d102      	bne.n	8000820 <FSM_display7SEG_1+0x54>
 800081a:	4b59      	ldr	r3, [pc, #356]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
			setTimer(6, 500);
 8000820:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000824:	2006      	movs	r0, #6
 8000826:	f001 f865 	bl	80018f4 <setTimer>
		}
		break;
 800082a:	e09c      	b.n	8000966 <FSM_display7SEG_1+0x19a>
	case LEDMODE2_0:
		//temp_red_timer = modify_red_timer;
		led_buffer1[0] = modify_red_timer / 10;;
 800082c:	4b55      	ldr	r3, [pc, #340]	; (8000984 <FSM_display7SEG_1+0x1b8>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a55      	ldr	r2, [pc, #340]	; (8000988 <FSM_display7SEG_1+0x1bc>)
 8000832:	fb82 1203 	smull	r1, r2, r2, r3
 8000836:	1092      	asrs	r2, r2, #2
 8000838:	17db      	asrs	r3, r3, #31
 800083a:	1ad3      	subs	r3, r2, r3
 800083c:	4a53      	ldr	r2, [pc, #332]	; (800098c <FSM_display7SEG_1+0x1c0>)
 800083e:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_red_timer % 10;;
 8000840:	4b50      	ldr	r3, [pc, #320]	; (8000984 <FSM_display7SEG_1+0x1b8>)
 8000842:	6819      	ldr	r1, [r3, #0]
 8000844:	4b50      	ldr	r3, [pc, #320]	; (8000988 <FSM_display7SEG_1+0x1bc>)
 8000846:	fb83 2301 	smull	r2, r3, r3, r1
 800084a:	109a      	asrs	r2, r3, #2
 800084c:	17cb      	asrs	r3, r1, #31
 800084e:	1ad2      	subs	r2, r2, r3
 8000850:	4613      	mov	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	4413      	add	r3, r2
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	1aca      	subs	r2, r1, r3
 800085a:	4b4c      	ldr	r3, [pc, #304]	; (800098c <FSM_display7SEG_1+0x1c0>)
 800085c:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 800085e:	4b47      	ldr	r3, [pc, #284]	; (800097c <FSM_display7SEG_1+0x1b0>)
 8000860:	699b      	ldr	r3, [r3, #24]
 8000862:	2b01      	cmp	r3, #1
 8000864:	f040 8081 	bne.w	800096a <FSM_display7SEG_1+0x19e>
		{
			update7SEG_1(indexLed_1);
 8000868:	4b45      	ldr	r3, [pc, #276]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4618      	mov	r0, r3
 800086e:	f000 fec9 	bl	8001604 <update7SEG_1>
			indexLed_1++;
 8000872:	4b43      	ldr	r3, [pc, #268]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	3301      	adds	r3, #1
 8000878:	4a41      	ldr	r2, [pc, #260]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800087a:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 800087c:	4b40      	ldr	r3, [pc, #256]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b02      	cmp	r3, #2
 8000882:	d102      	bne.n	800088a <FSM_display7SEG_1+0xbe>
 8000884:	4b3e      	ldr	r3, [pc, #248]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
			setTimer(6, 500);
 800088a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800088e:	2006      	movs	r0, #6
 8000890:	f001 f830 	bl	80018f4 <setTimer>
		}
		break;
 8000894:	e069      	b.n	800096a <FSM_display7SEG_1+0x19e>
	case LEDMODE3_0:
		led_buffer1[0] = modify_yellow_timer / 10;;
 8000896:	4b3e      	ldr	r3, [pc, #248]	; (8000990 <FSM_display7SEG_1+0x1c4>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a3b      	ldr	r2, [pc, #236]	; (8000988 <FSM_display7SEG_1+0x1bc>)
 800089c:	fb82 1203 	smull	r1, r2, r2, r3
 80008a0:	1092      	asrs	r2, r2, #2
 80008a2:	17db      	asrs	r3, r3, #31
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	4a39      	ldr	r2, [pc, #228]	; (800098c <FSM_display7SEG_1+0x1c0>)
 80008a8:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_yellow_timer % 10;;
 80008aa:	4b39      	ldr	r3, [pc, #228]	; (8000990 <FSM_display7SEG_1+0x1c4>)
 80008ac:	6819      	ldr	r1, [r3, #0]
 80008ae:	4b36      	ldr	r3, [pc, #216]	; (8000988 <FSM_display7SEG_1+0x1bc>)
 80008b0:	fb83 2301 	smull	r2, r3, r3, r1
 80008b4:	109a      	asrs	r2, r3, #2
 80008b6:	17cb      	asrs	r3, r1, #31
 80008b8:	1ad2      	subs	r2, r2, r3
 80008ba:	4613      	mov	r3, r2
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	4413      	add	r3, r2
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	1aca      	subs	r2, r1, r3
 80008c4:	4b31      	ldr	r3, [pc, #196]	; (800098c <FSM_display7SEG_1+0x1c0>)
 80008c6:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 80008c8:	4b2c      	ldr	r3, [pc, #176]	; (800097c <FSM_display7SEG_1+0x1b0>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d14e      	bne.n	800096e <FSM_display7SEG_1+0x1a2>
		{
			update7SEG_1(indexLed_1);
 80008d0:	4b2b      	ldr	r3, [pc, #172]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f000 fe95 	bl	8001604 <update7SEG_1>
			indexLed_1++;
 80008da:	4b29      	ldr	r3, [pc, #164]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	3301      	adds	r3, #1
 80008e0:	4a27      	ldr	r2, [pc, #156]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 80008e2:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 80008e4:	4b26      	ldr	r3, [pc, #152]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	d102      	bne.n	80008f2 <FSM_display7SEG_1+0x126>
 80008ec:	4b24      	ldr	r3, [pc, #144]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
			setTimer(6, 500);
 80008f2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008f6:	2006      	movs	r0, #6
 80008f8:	f000 fffc 	bl	80018f4 <setTimer>
		}
		break;
 80008fc:	e037      	b.n	800096e <FSM_display7SEG_1+0x1a2>
	case LEDMODE4_0:
		led_buffer1[0] = modify_green_timer / 10;;
 80008fe:	4b25      	ldr	r3, [pc, #148]	; (8000994 <FSM_display7SEG_1+0x1c8>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a21      	ldr	r2, [pc, #132]	; (8000988 <FSM_display7SEG_1+0x1bc>)
 8000904:	fb82 1203 	smull	r1, r2, r2, r3
 8000908:	1092      	asrs	r2, r2, #2
 800090a:	17db      	asrs	r3, r3, #31
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	4a1f      	ldr	r2, [pc, #124]	; (800098c <FSM_display7SEG_1+0x1c0>)
 8000910:	6013      	str	r3, [r2, #0]
		led_buffer1[1] = modify_green_timer % 10;;
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <FSM_display7SEG_1+0x1c8>)
 8000914:	6819      	ldr	r1, [r3, #0]
 8000916:	4b1c      	ldr	r3, [pc, #112]	; (8000988 <FSM_display7SEG_1+0x1bc>)
 8000918:	fb83 2301 	smull	r2, r3, r3, r1
 800091c:	109a      	asrs	r2, r3, #2
 800091e:	17cb      	asrs	r3, r1, #31
 8000920:	1ad2      	subs	r2, r2, r3
 8000922:	4613      	mov	r3, r2
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	4413      	add	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	1aca      	subs	r2, r1, r3
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <FSM_display7SEG_1+0x1c0>)
 800092e:	605a      	str	r2, [r3, #4]
		if(timer_flag[6] == 1)
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <FSM_display7SEG_1+0x1b0>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d11c      	bne.n	8000972 <FSM_display7SEG_1+0x1a6>
		{
			update7SEG_1(indexLed_1);
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4618      	mov	r0, r3
 800093e:	f000 fe61 	bl	8001604 <update7SEG_1>
			indexLed_1++;
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	3301      	adds	r3, #1
 8000948:	4a0d      	ldr	r2, [pc, #52]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800094a:	6013      	str	r3, [r2, #0]
			if(indexLed_1 == 2) indexLed_1 = 0;
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b02      	cmp	r3, #2
 8000952:	d102      	bne.n	800095a <FSM_display7SEG_1+0x18e>
 8000954:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <FSM_display7SEG_1+0x1b4>)
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
			setTimer(6 , 500);
 800095a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800095e:	2006      	movs	r0, #6
 8000960:	f000 ffc8 	bl	80018f4 <setTimer>
		}
		break;
 8000964:	e005      	b.n	8000972 <FSM_display7SEG_1+0x1a6>
		break;
 8000966:	bf00      	nop
 8000968:	e004      	b.n	8000974 <FSM_display7SEG_1+0x1a8>
		break;
 800096a:	bf00      	nop
 800096c:	e002      	b.n	8000974 <FSM_display7SEG_1+0x1a8>
		break;
 800096e:	bf00      	nop
 8000970:	e000      	b.n	8000974 <FSM_display7SEG_1+0x1a8>
		break;
 8000972:	bf00      	nop
	}
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000004 	.word	0x20000004
 800097c:	20000158 	.word	0x20000158
 8000980:	200000c4 	.word	0x200000c4
 8000984:	200001ec 	.word	0x200001ec
 8000988:	66666667 	.word	0x66666667
 800098c:	200000b8 	.word	0x200000b8
 8000990:	200001f0 	.word	0x200001f0
 8000994:	200001e8 	.word	0x200001e8

08000998 <FSM_TL_control_run>:

int modify_red_timer;
int modify_green_timer;
int modify_yellow_timer;

void FSM_TL_control_run(){
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
	switch(mode){
 800099c:	4b9f      	ldr	r3, [pc, #636]	; (8000c1c <FSM_TL_control_run+0x284>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3b01      	subs	r3, #1
 80009a2:	2b0d      	cmp	r3, #13
 80009a4:	f200 812f 	bhi.w	8000c06 <FSM_TL_control_run+0x26e>
 80009a8:	a201      	add	r2, pc, #4	; (adr r2, 80009b0 <FSM_TL_control_run+0x18>)
 80009aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ae:	bf00      	nop
 80009b0:	080009e9 	.word	0x080009e9
 80009b4:	08000c07 	.word	0x08000c07
 80009b8:	08000c07 	.word	0x08000c07
 80009bc:	08000c07 	.word	0x08000c07
 80009c0:	08000c07 	.word	0x08000c07
 80009c4:	08000c07 	.word	0x08000c07
 80009c8:	08000c07 	.word	0x08000c07
 80009cc:	08000c07 	.word	0x08000c07
 80009d0:	08000c07 	.word	0x08000c07
 80009d4:	08000c07 	.word	0x08000c07
 80009d8:	080009f1 	.word	0x080009f1
 80009dc:	08000a39 	.word	0x08000a39
 80009e0:	08000ab5 	.word	0x08000ab5
 80009e4:	08000b2f 	.word	0x08000b2f
	case INIT:
		mode = MODE_1;
 80009e8:	4b8c      	ldr	r3, [pc, #560]	; (8000c1c <FSM_TL_control_run+0x284>)
 80009ea:	220b      	movs	r2, #11
 80009ec:	601a      	str	r2, [r3, #0]
		break;
 80009ee:	e113      	b.n	8000c18 <FSM_TL_control_run+0x280>
	case MODE_1: //NORMAL MODE
		if(isButton0Pressed() == 1)
 80009f0:	f000 f92c 	bl	8000c4c <isButton0Pressed>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	f040 8107 	bne.w	8000c0a <FSM_TL_control_run+0x272>
		{
			//switch to mode 2
			mode = MODE_2;
 80009fc:	4b87      	ldr	r3, [pc, #540]	; (8000c1c <FSM_TL_control_run+0x284>)
 80009fe:	220c      	movs	r2, #12
 8000a00:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE2_0;
 8000a02:	4b87      	ldr	r3, [pc, #540]	; (8000c20 <FSM_TL_control_run+0x288>)
 8000a04:	2215      	movs	r2, #21
 8000a06:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE2_0;
 8000a08:	4b86      	ldr	r3, [pc, #536]	; (8000c24 <FSM_TL_control_run+0x28c>)
 8000a0a:	2215      	movs	r2, #21
 8000a0c:	601a      	str	r2, [r3, #0]
			//set modify state for LED
			TL_status = MODIFY_RED;
 8000a0e:	4b86      	ldr	r3, [pc, #536]	; (8000c28 <FSM_TL_control_run+0x290>)
 8000a10:	2205      	movs	r2, #5
 8000a12:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_RED;
 8000a14:	4b85      	ldr	r3, [pc, #532]	; (8000c2c <FSM_TL_control_run+0x294>)
 8000a16:	2205      	movs	r2, #5
 8000a18:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000a1a:	f001 f975 	bl	8001d08 <reset_All_Led>
			setTimer(8, 250);
 8000a1e:	21fa      	movs	r1, #250	; 0xfa
 8000a20:	2008      	movs	r0, #8
 8000a22:	f000 ff67 	bl	80018f4 <setTimer>
			setTimer(9, 250);
 8000a26:	21fa      	movs	r1, #250	; 0xfa
 8000a28:	2009      	movs	r0, #9
 8000a2a:	f000 ff63 	bl	80018f4 <setTimer>
			modify_red_timer = red_timer;
 8000a2e:	4b80      	ldr	r3, [pc, #512]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a80      	ldr	r2, [pc, #512]	; (8000c34 <FSM_TL_control_run+0x29c>)
 8000a34:	6013      	str	r3, [r2, #0]
		}


		break;
 8000a36:	e0e8      	b.n	8000c0a <FSM_TL_control_run+0x272>
	case MODE_2: // MODIFY RED LEDS
		if(isButton0Pressed() == 1)
 8000a38:	f000 f908 	bl	8000c4c <isButton0Pressed>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d11c      	bne.n	8000a7c <FSM_TL_control_run+0xe4>
		{
			//switch to mode 3
			mode = MODE_3;
 8000a42:	4b76      	ldr	r3, [pc, #472]	; (8000c1c <FSM_TL_control_run+0x284>)
 8000a44:	220d      	movs	r2, #13
 8000a46:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE3_0;
 8000a48:	4b75      	ldr	r3, [pc, #468]	; (8000c20 <FSM_TL_control_run+0x288>)
 8000a4a:	2216      	movs	r2, #22
 8000a4c:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE3_0;
 8000a4e:	4b75      	ldr	r3, [pc, #468]	; (8000c24 <FSM_TL_control_run+0x28c>)
 8000a50:	2216      	movs	r2, #22
 8000a52:	601a      	str	r2, [r3, #0]
			//set modify state for LED
			TL_status = MODIFY_YELLOW;
 8000a54:	4b74      	ldr	r3, [pc, #464]	; (8000c28 <FSM_TL_control_run+0x290>)
 8000a56:	2206      	movs	r2, #6
 8000a58:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_YELLOW;
 8000a5a:	4b74      	ldr	r3, [pc, #464]	; (8000c2c <FSM_TL_control_run+0x294>)
 8000a5c:	2206      	movs	r2, #6
 8000a5e:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000a60:	f001 f952 	bl	8001d08 <reset_All_Led>
			setTimer(8, 250);
 8000a64:	21fa      	movs	r1, #250	; 0xfa
 8000a66:	2008      	movs	r0, #8
 8000a68:	f000 ff44 	bl	80018f4 <setTimer>
			setTimer(9, 250);
 8000a6c:	21fa      	movs	r1, #250	; 0xfa
 8000a6e:	2009      	movs	r0, #9
 8000a70:	f000 ff40 	bl	80018f4 <setTimer>
			modify_yellow_timer = yellow_timer;
 8000a74:	4b70      	ldr	r3, [pc, #448]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a70      	ldr	r2, [pc, #448]	; (8000c3c <FSM_TL_control_run+0x2a4>)
 8000a7a:	6013      	str	r3, [r2, #0]
		}
		//Increase modify_red_timer
		if(isButton1Pressed() == 1)
 8000a7c:	f000 f8f8 	bl	8000c70 <isButton1Pressed>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d10b      	bne.n	8000a9e <FSM_TL_control_run+0x106>
		{
			modify_red_timer++;
 8000a86:	4b6b      	ldr	r3, [pc, #428]	; (8000c34 <FSM_TL_control_run+0x29c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	4a69      	ldr	r2, [pc, #420]	; (8000c34 <FSM_TL_control_run+0x29c>)
 8000a8e:	6013      	str	r3, [r2, #0]
			if(modify_red_timer > 99) modify_red_timer = 1;
 8000a90:	4b68      	ldr	r3, [pc, #416]	; (8000c34 <FSM_TL_control_run+0x29c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b63      	cmp	r3, #99	; 0x63
 8000a96:	dd02      	ble.n	8000a9e <FSM_TL_control_run+0x106>
 8000a98:	4b66      	ldr	r3, [pc, #408]	; (8000c34 <FSM_TL_control_run+0x29c>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	601a      	str	r2, [r3, #0]
		}
		//set red_timer
		if(isButton2Pressed() == 1)
 8000a9e:	f000 f8f9 	bl	8000c94 <isButton2Pressed>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	f040 80b2 	bne.w	8000c0e <FSM_TL_control_run+0x276>
			red_timer = modify_red_timer;
 8000aaa:	4b62      	ldr	r3, [pc, #392]	; (8000c34 <FSM_TL_control_run+0x29c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a60      	ldr	r2, [pc, #384]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000ab0:	6013      	str	r3, [r2, #0]
		break;
 8000ab2:	e0ac      	b.n	8000c0e <FSM_TL_control_run+0x276>
	case MODE_3:// MODIFY YELLOW LEDS
		if(isButton0Pressed() == 1)
 8000ab4:	f000 f8ca 	bl	8000c4c <isButton0Pressed>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d11c      	bne.n	8000af8 <FSM_TL_control_run+0x160>
		{
			//switch to mode 4
			mode = MODE_4;
 8000abe:	4b57      	ldr	r3, [pc, #348]	; (8000c1c <FSM_TL_control_run+0x284>)
 8000ac0:	220e      	movs	r2, #14
 8000ac2:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = LEDMODE4_0;
 8000ac4:	4b56      	ldr	r3, [pc, #344]	; (8000c20 <FSM_TL_control_run+0x288>)
 8000ac6:	2217      	movs	r2, #23
 8000ac8:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = LEDMODE4_0;
 8000aca:	4b56      	ldr	r3, [pc, #344]	; (8000c24 <FSM_TL_control_run+0x28c>)
 8000acc:	2217      	movs	r2, #23
 8000ace:	601a      	str	r2, [r3, #0]
			//set modify state for led
			TL_status = MODIFY_GREEN;
 8000ad0:	4b55      	ldr	r3, [pc, #340]	; (8000c28 <FSM_TL_control_run+0x290>)
 8000ad2:	2207      	movs	r2, #7
 8000ad4:	601a      	str	r2, [r3, #0]
			TL_status_1 = MODIFY_GREEN;
 8000ad6:	4b55      	ldr	r3, [pc, #340]	; (8000c2c <FSM_TL_control_run+0x294>)
 8000ad8:	2207      	movs	r2, #7
 8000ada:	601a      	str	r2, [r3, #0]
			reset_All_Led();
 8000adc:	f001 f914 	bl	8001d08 <reset_All_Led>
			setTimer(8, 250);
 8000ae0:	21fa      	movs	r1, #250	; 0xfa
 8000ae2:	2008      	movs	r0, #8
 8000ae4:	f000 ff06 	bl	80018f4 <setTimer>
			setTimer(9, 250);
 8000ae8:	21fa      	movs	r1, #250	; 0xfa
 8000aea:	2009      	movs	r0, #9
 8000aec:	f000 ff02 	bl	80018f4 <setTimer>
			modify_green_timer = green_timer;
 8000af0:	4b53      	ldr	r3, [pc, #332]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a53      	ldr	r2, [pc, #332]	; (8000c44 <FSM_TL_control_run+0x2ac>)
 8000af6:	6013      	str	r3, [r2, #0]
		}
		//increase modify_yellow_timer
		if(isButton1Pressed() == 1)
 8000af8:	f000 f8ba 	bl	8000c70 <isButton1Pressed>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d10b      	bne.n	8000b1a <FSM_TL_control_run+0x182>
		{
			modify_yellow_timer++;
 8000b02:	4b4e      	ldr	r3, [pc, #312]	; (8000c3c <FSM_TL_control_run+0x2a4>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	3301      	adds	r3, #1
 8000b08:	4a4c      	ldr	r2, [pc, #304]	; (8000c3c <FSM_TL_control_run+0x2a4>)
 8000b0a:	6013      	str	r3, [r2, #0]
			if(modify_yellow_timer > 99) modify_yellow_timer = 1;
 8000b0c:	4b4b      	ldr	r3, [pc, #300]	; (8000c3c <FSM_TL_control_run+0x2a4>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2b63      	cmp	r3, #99	; 0x63
 8000b12:	dd02      	ble.n	8000b1a <FSM_TL_control_run+0x182>
 8000b14:	4b49      	ldr	r3, [pc, #292]	; (8000c3c <FSM_TL_control_run+0x2a4>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	601a      	str	r2, [r3, #0]
		}
		//set yellow_timer
		if(isButton2Pressed() == 1)
 8000b1a:	f000 f8bb 	bl	8000c94 <isButton2Pressed>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d176      	bne.n	8000c12 <FSM_TL_control_run+0x27a>
			yellow_timer = modify_yellow_timer;
 8000b24:	4b45      	ldr	r3, [pc, #276]	; (8000c3c <FSM_TL_control_run+0x2a4>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a43      	ldr	r2, [pc, #268]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000b2a:	6013      	str	r3, [r2, #0]
		break;
 8000b2c:	e071      	b.n	8000c12 <FSM_TL_control_run+0x27a>
	case MODE_4:// MODIFY GREEN LEDS
		if(isButton0Pressed() == 1)
 8000b2e:	f000 f88d 	bl	8000c4c <isButton0Pressed>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d142      	bne.n	8000bbe <FSM_TL_control_run+0x226>
		{
			status_7SEG_0 = COUNTDOWN_0;
 8000b38:	4b39      	ldr	r3, [pc, #228]	; (8000c20 <FSM_TL_control_run+0x288>)
 8000b3a:	2214      	movs	r2, #20
 8000b3c:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = COUNTDOWN_0;
 8000b3e:	4b39      	ldr	r3, [pc, #228]	; (8000c24 <FSM_TL_control_run+0x28c>)
 8000b40:	2214      	movs	r2, #20
 8000b42:	601a      	str	r2, [r3, #0]
			mode = MODE_1;
 8000b44:	4b35      	ldr	r3, [pc, #212]	; (8000c1c <FSM_TL_control_run+0x284>)
 8000b46:	220b      	movs	r2, #11
 8000b48:	601a      	str	r2, [r3, #0]
			TL_status = INIT;
 8000b4a:	4b37      	ldr	r3, [pc, #220]	; (8000c28 <FSM_TL_control_run+0x290>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	601a      	str	r2, [r3, #0]
			TL_status_1 = INIT;
 8000b50:	4b36      	ldr	r3, [pc, #216]	; (8000c2c <FSM_TL_control_run+0x294>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	601a      	str	r2, [r3, #0]
			status_7SEG_0 = COUNTDOWN_0;
 8000b56:	4b32      	ldr	r3, [pc, #200]	; (8000c20 <FSM_TL_control_run+0x288>)
 8000b58:	2214      	movs	r2, #20
 8000b5a:	601a      	str	r2, [r3, #0]
			status_7SEG_1 = COUNTDOWN_0;
 8000b5c:	4b31      	ldr	r3, [pc, #196]	; (8000c24 <FSM_TL_control_run+0x28c>)
 8000b5e:	2214      	movs	r2, #20
 8000b60:	601a      	str	r2, [r3, #0]
			// check valid timer
			if(red_timer < green_timer + yellow_timer)
 8000b62:	4b37      	ldr	r3, [pc, #220]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	4b34      	ldr	r3, [pc, #208]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	441a      	add	r2, r3
 8000b6c:	4b30      	ldr	r3, [pc, #192]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	dd07      	ble.n	8000b84 <FSM_TL_control_run+0x1ec>
			{
				red_timer = green_timer + yellow_timer;
 8000b74:	4b32      	ldr	r3, [pc, #200]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	4b2f      	ldr	r3, [pc, #188]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	4a2c      	ldr	r2, [pc, #176]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000b80:	6013      	str	r3, [r2, #0]
 8000b82:	e00f      	b.n	8000ba4 <FSM_TL_control_run+0x20c>
			}
			else if(red_timer > green_timer + yellow_timer)
 8000b84:	4b2e      	ldr	r3, [pc, #184]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	441a      	add	r2, r3
 8000b8e:	4b28      	ldr	r3, [pc, #160]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	da06      	bge.n	8000ba4 <FSM_TL_control_run+0x20c>
			{
				green_timer = red_timer - yellow_timer;
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	4b27      	ldr	r3, [pc, #156]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	4a27      	ldr	r2, [pc, #156]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000ba2:	6013      	str	r3, [r2, #0]
			}

			if(red_timer > 99) {
 8000ba4:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b63      	cmp	r3, #99	; 0x63
 8000baa:	dd08      	ble.n	8000bbe <FSM_TL_control_run+0x226>
				red_timer = 5;
 8000bac:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <FSM_TL_control_run+0x298>)
 8000bae:	2205      	movs	r2, #5
 8000bb0:	601a      	str	r2, [r3, #0]
				yellow_timer = 2;
 8000bb2:	4b21      	ldr	r3, [pc, #132]	; (8000c38 <FSM_TL_control_run+0x2a0>)
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	601a      	str	r2, [r3, #0]
				green_timer = 3;
 8000bb8:	4b21      	ldr	r3, [pc, #132]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000bba:	2203      	movs	r2, #3
 8000bbc:	601a      	str	r2, [r3, #0]
			}
		}
		if(isButton0PressednHold())
 8000bbe:	f000 f87b 	bl	8000cb8 <isButton0PressednHold>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d003      	beq.n	8000bd0 <FSM_TL_control_run+0x238>
			HAL_GPIO_TogglePin(LED_PINK_GPIO_Port, LED_PINK_Pin);
 8000bc8:	2110      	movs	r1, #16
 8000bca:	481f      	ldr	r0, [pc, #124]	; (8000c48 <FSM_TL_control_run+0x2b0>)
 8000bcc:	f001 fc27 	bl	800241e <HAL_GPIO_TogglePin>
		//increase modify_green_timer
		if(isButton1Pressed() == 1)
 8000bd0:	f000 f84e 	bl	8000c70 <isButton1Pressed>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d10b      	bne.n	8000bf2 <FSM_TL_control_run+0x25a>
		{
			modify_green_timer++;
 8000bda:	4b1a      	ldr	r3, [pc, #104]	; (8000c44 <FSM_TL_control_run+0x2ac>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	3301      	adds	r3, #1
 8000be0:	4a18      	ldr	r2, [pc, #96]	; (8000c44 <FSM_TL_control_run+0x2ac>)
 8000be2:	6013      	str	r3, [r2, #0]
			if(modify_green_timer > 99) modify_green_timer = 1;
 8000be4:	4b17      	ldr	r3, [pc, #92]	; (8000c44 <FSM_TL_control_run+0x2ac>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b63      	cmp	r3, #99	; 0x63
 8000bea:	dd02      	ble.n	8000bf2 <FSM_TL_control_run+0x25a>
 8000bec:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <FSM_TL_control_run+0x2ac>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	601a      	str	r2, [r3, #0]
		}
		//set green_timer
		if(isButton2Pressed() == 1)
 8000bf2:	f000 f84f 	bl	8000c94 <isButton2Pressed>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d10c      	bne.n	8000c16 <FSM_TL_control_run+0x27e>
			green_timer = modify_green_timer;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <FSM_TL_control_run+0x2ac>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0f      	ldr	r2, [pc, #60]	; (8000c40 <FSM_TL_control_run+0x2a8>)
 8000c02:	6013      	str	r3, [r2, #0]
		break;
 8000c04:	e007      	b.n	8000c16 <FSM_TL_control_run+0x27e>
	default:
		break;
 8000c06:	bf00      	nop
 8000c08:	e006      	b.n	8000c18 <FSM_TL_control_run+0x280>
		break;
 8000c0a:	bf00      	nop
 8000c0c:	e004      	b.n	8000c18 <FSM_TL_control_run+0x280>
		break;
 8000c0e:	bf00      	nop
 8000c10:	e002      	b.n	8000c18 <FSM_TL_control_run+0x280>
		break;
 8000c12:	bf00      	nop
 8000c14:	e000      	b.n	8000c18 <FSM_TL_control_run+0x280>
		break;
 8000c16:	bf00      	nop
	}
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	2000003c 	.word	0x2000003c
 8000c20:	20000000 	.word	0x20000000
 8000c24:	20000004 	.word	0x20000004
 8000c28:	20000040 	.word	0x20000040
 8000c2c:	20000044 	.word	0x20000044
 8000c30:	20000048 	.word	0x20000048
 8000c34:	200001ec 	.word	0x200001ec
 8000c38:	2000004c 	.word	0x2000004c
 8000c3c:	200001f0 	.word	0x200001f0
 8000c40:	20000050 	.word	0x20000050
 8000c44:	200001e8 	.word	0x200001e8
 8000c48:	40010800 	.word	0x40010800

08000c4c <isButton0Pressed>:
int KeyReg3[3] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};//previous stable state

int timerForKeyPress = 200;//press and hold 2second

//pressed
int isButton0Pressed(){
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
	if(button0_flag == 1){
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <isButton0Pressed+0x20>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d104      	bne.n	8000c62 <isButton0Pressed+0x16>
		button0_flag = 0;
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <isButton0Pressed+0x20>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
		return 1;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e000      	b.n	8000c64 <isButton0Pressed+0x18>
	}
	return 0;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	20000098 	.word	0x20000098

08000c70 <isButton1Pressed>:
int isButton1Pressed(){
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <isButton1Pressed+0x20>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d104      	bne.n	8000c86 <isButton1Pressed+0x16>
		button1_flag = 0;
 8000c7c:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <isButton1Pressed+0x20>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
		return 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e000      	b.n	8000c88 <isButton1Pressed+0x18>
	}
	return 0;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	2000009c 	.word	0x2000009c

08000c94 <isButton2Pressed>:
int isButton2Pressed(){
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <isButton2Pressed+0x20>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d104      	bne.n	8000caa <isButton2Pressed+0x16>
		button2_flag = 0;
 8000ca0:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <isButton2Pressed+0x20>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
		return 1;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e000      	b.n	8000cac <isButton2Pressed+0x18>
	}
	return 0;
 8000caa:	2300      	movs	r3, #0
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr
 8000cb4:	200000a0 	.word	0x200000a0

08000cb8 <isButton0PressednHold>:


//pressed n hold
int isButton0PressednHold(){
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
	if(button0_flag_hold == 1){
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <isButton0PressednHold+0x20>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d104      	bne.n	8000cce <isButton0PressednHold+0x16>
		button0_flag_hold = 0;
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <isButton0PressednHold+0x20>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
		return 1;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e000      	b.n	8000cd0 <isButton0PressednHold+0x18>
	}
	return 0;
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bc80      	pop	{r7}
 8000cd6:	4770      	bx	lr
 8000cd8:	200000a4 	.word	0x200000a4

08000cdc <getKeyInput0>:
		return 1;
	}
	return 0;
}

void getKeyInput0(){
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
	KeyReg0[0] = KeyReg1[0];
 8000ce0:	4b20      	ldr	r3, [pc, #128]	; (8000d64 <getKeyInput0+0x88>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a20      	ldr	r2, [pc, #128]	; (8000d68 <getKeyInput0+0x8c>)
 8000ce6:	6013      	str	r3, [r2, #0]
	KeyReg1[0] = KeyReg2[0];
 8000ce8:	4b20      	ldr	r3, [pc, #128]	; (8000d6c <getKeyInput0+0x90>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a1d      	ldr	r2, [pc, #116]	; (8000d64 <getKeyInput0+0x88>)
 8000cee:	6013      	str	r3, [r2, #0]
	KeyReg2[0] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	481f      	ldr	r0, [pc, #124]	; (8000d70 <getKeyInput0+0x94>)
 8000cf4:	f001 fb64 	bl	80023c0 <HAL_GPIO_ReadPin>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	; (8000d6c <getKeyInput0+0x90>)
 8000cfe:	601a      	str	r2, [r3, #0]

	if((KeyReg0[0] == KeyReg1[0]) && (KeyReg1[0] == KeyReg2[0]))
 8000d00:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <getKeyInput0+0x8c>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b17      	ldr	r3, [pc, #92]	; (8000d64 <getKeyInput0+0x88>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d129      	bne.n	8000d60 <getKeyInput0+0x84>
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <getKeyInput0+0x88>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b16      	ldr	r3, [pc, #88]	; (8000d6c <getKeyInput0+0x90>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d123      	bne.n	8000d60 <getKeyInput0+0x84>
	{
		//press
		if(KeyReg3[0] != KeyReg2[0])
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <getKeyInput0+0x98>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b13      	ldr	r3, [pc, #76]	; (8000d6c <getKeyInput0+0x90>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d00e      	beq.n	8000d42 <getKeyInput0+0x66>
		{
			KeyReg3[0] = KeyReg2[0];
 8000d24:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <getKeyInput0+0x90>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a12      	ldr	r2, [pc, #72]	; (8000d74 <getKeyInput0+0x98>)
 8000d2a:	6013      	str	r3, [r2, #0]
			if(KeyReg2[0] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	; (8000d6c <getKeyInput0+0x90>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d115      	bne.n	8000d60 <getKeyInput0+0x84>
			{
				button0_flag = 1;
 8000d34:	4b10      	ldr	r3, [pc, #64]	; (8000d78 <getKeyInput0+0x9c>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <getKeyInput0+0xa0>)
 8000d3c:	22c8      	movs	r2, #200	; 0xc8
 8000d3e:	601a      	str	r2, [r3, #0]
				button0_flag_hold = 1;
				KeyReg3[0] = NORMAL_STATE;
			}
		}
	}
}
 8000d40:	e00e      	b.n	8000d60 <getKeyInput0+0x84>
			timerForKeyPress--;
 8000d42:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <getKeyInput0+0xa0>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	4a0c      	ldr	r2, [pc, #48]	; (8000d7c <getKeyInput0+0xa0>)
 8000d4a:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <getKeyInput0+0xa0>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	dc05      	bgt.n	8000d60 <getKeyInput0+0x84>
				button0_flag_hold = 1;
 8000d54:	4b0a      	ldr	r3, [pc, #40]	; (8000d80 <getKeyInput0+0xa4>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	601a      	str	r2, [r3, #0]
				KeyReg3[0] = NORMAL_STATE;
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <getKeyInput0+0x98>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000014 	.word	0x20000014
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	20000020 	.word	0x20000020
 8000d70:	40010800 	.word	0x40010800
 8000d74:	2000002c 	.word	0x2000002c
 8000d78:	20000098 	.word	0x20000098
 8000d7c:	20000038 	.word	0x20000038
 8000d80:	200000a4 	.word	0x200000a4

08000d84 <getKeyInput1>:
void getKeyInput1(){
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
	KeyReg0[1] = KeyReg1[1];
 8000d88:	4b22      	ldr	r3, [pc, #136]	; (8000e14 <getKeyInput1+0x90>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	4a22      	ldr	r2, [pc, #136]	; (8000e18 <getKeyInput1+0x94>)
 8000d8e:	6053      	str	r3, [r2, #4]
	KeyReg1[1] = KeyReg2[1];
 8000d90:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <getKeyInput1+0x98>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	4a1f      	ldr	r2, [pc, #124]	; (8000e14 <getKeyInput1+0x90>)
 8000d96:	6053      	str	r3, [r2, #4]
	KeyReg2[1] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000d98:	2104      	movs	r1, #4
 8000d9a:	4821      	ldr	r0, [pc, #132]	; (8000e20 <getKeyInput1+0x9c>)
 8000d9c:	f001 fb10 	bl	80023c0 <HAL_GPIO_ReadPin>
 8000da0:	4603      	mov	r3, r0
 8000da2:	461a      	mov	r2, r3
 8000da4:	4b1d      	ldr	r3, [pc, #116]	; (8000e1c <getKeyInput1+0x98>)
 8000da6:	605a      	str	r2, [r3, #4]

	if((KeyReg0[1] == KeyReg1[1]) && (KeyReg1[1] == KeyReg2[1]))
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <getKeyInput1+0x94>)
 8000daa:	685a      	ldr	r2, [r3, #4]
 8000dac:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <getKeyInput1+0x90>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d12d      	bne.n	8000e10 <getKeyInput1+0x8c>
 8000db4:	4b17      	ldr	r3, [pc, #92]	; (8000e14 <getKeyInput1+0x90>)
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	4b18      	ldr	r3, [pc, #96]	; (8000e1c <getKeyInput1+0x98>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d127      	bne.n	8000e10 <getKeyInput1+0x8c>
	{
		//press
		if(KeyReg3[1] != KeyReg2[1])
 8000dc0:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <getKeyInput1+0xa0>)
 8000dc2:	685a      	ldr	r2, [r3, #4]
 8000dc4:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <getKeyInput1+0x98>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d012      	beq.n	8000df2 <getKeyInput1+0x6e>
		{
			KeyReg3[1] = KeyReg2[1];
 8000dcc:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <getKeyInput1+0x98>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	4a14      	ldr	r2, [pc, #80]	; (8000e24 <getKeyInput1+0xa0>)
 8000dd2:	6053      	str	r3, [r2, #4]
			if(KeyReg2[1] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <getKeyInput1+0x98>)
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d106      	bne.n	8000dea <getKeyInput1+0x66>
			{
				button1_flag = 1;
 8000ddc:	4b12      	ldr	r3, [pc, #72]	; (8000e28 <getKeyInput1+0xa4>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000de2:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <getKeyInput1+0xa8>)
 8000de4:	22c8      	movs	r2, #200	; 0xc8
 8000de6:	601a      	str	r2, [r3, #0]
				button1_flag_hold = 1;
				KeyReg3[1] = NORMAL_STATE;
			}
		}
	}
}
 8000de8:	e012      	b.n	8000e10 <getKeyInput1+0x8c>
			else button1_flag = 0;
 8000dea:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <getKeyInput1+0xa4>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
}
 8000df0:	e00e      	b.n	8000e10 <getKeyInput1+0x8c>
			timerForKeyPress--;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <getKeyInput1+0xa8>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	4a0c      	ldr	r2, [pc, #48]	; (8000e2c <getKeyInput1+0xa8>)
 8000dfa:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <getKeyInput1+0xa8>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	dc05      	bgt.n	8000e10 <getKeyInput1+0x8c>
				button1_flag_hold = 1;
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <getKeyInput1+0xac>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	601a      	str	r2, [r3, #0]
				KeyReg3[1] = NORMAL_STATE;
 8000e0a:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <getKeyInput1+0xa0>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	605a      	str	r2, [r3, #4]
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000014 	.word	0x20000014
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000020 	.word	0x20000020
 8000e20:	40010800 	.word	0x40010800
 8000e24:	2000002c 	.word	0x2000002c
 8000e28:	2000009c 	.word	0x2000009c
 8000e2c:	20000038 	.word	0x20000038
 8000e30:	200000a8 	.word	0x200000a8

08000e34 <getKeyInput2>:
void getKeyInput2(){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
	KeyReg0[2] = KeyReg1[2];
 8000e38:	4b22      	ldr	r3, [pc, #136]	; (8000ec4 <getKeyInput2+0x90>)
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	4a22      	ldr	r2, [pc, #136]	; (8000ec8 <getKeyInput2+0x94>)
 8000e3e:	6093      	str	r3, [r2, #8]
	KeyReg1[2] = KeyReg2[2];
 8000e40:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <getKeyInput2+0x98>)
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	4a1f      	ldr	r2, [pc, #124]	; (8000ec4 <getKeyInput2+0x90>)
 8000e46:	6093      	str	r3, [r2, #8]
	KeyReg2[2] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000e48:	2108      	movs	r1, #8
 8000e4a:	4821      	ldr	r0, [pc, #132]	; (8000ed0 <getKeyInput2+0x9c>)
 8000e4c:	f001 fab8 	bl	80023c0 <HAL_GPIO_ReadPin>
 8000e50:	4603      	mov	r3, r0
 8000e52:	461a      	mov	r2, r3
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <getKeyInput2+0x98>)
 8000e56:	609a      	str	r2, [r3, #8]

	if((KeyReg0[2] == KeyReg1[2]) && (KeyReg1[2] == KeyReg2[2]))
 8000e58:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <getKeyInput2+0x94>)
 8000e5a:	689a      	ldr	r2, [r3, #8]
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <getKeyInput2+0x90>)
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d12d      	bne.n	8000ec0 <getKeyInput2+0x8c>
 8000e64:	4b17      	ldr	r3, [pc, #92]	; (8000ec4 <getKeyInput2+0x90>)
 8000e66:	689a      	ldr	r2, [r3, #8]
 8000e68:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <getKeyInput2+0x98>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d127      	bne.n	8000ec0 <getKeyInput2+0x8c>
	{
		//press
		if(KeyReg3[2] != KeyReg2[2])
 8000e70:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <getKeyInput2+0xa0>)
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <getKeyInput2+0x98>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d012      	beq.n	8000ea2 <getKeyInput2+0x6e>
		{
			KeyReg3[2] = KeyReg2[2];
 8000e7c:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <getKeyInput2+0x98>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	4a14      	ldr	r2, [pc, #80]	; (8000ed4 <getKeyInput2+0xa0>)
 8000e82:	6093      	str	r3, [r2, #8]
			if(KeyReg2[2] == PRESSED_STATE) //NORMAL_STATE -> PRESSED_STATE
 8000e84:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <getKeyInput2+0x98>)
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d106      	bne.n	8000e9a <getKeyInput2+0x66>
			{
				button2_flag = 1;
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <getKeyInput2+0xa4>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	601a      	str	r2, [r3, #0]
				timerForKeyPress = 200;
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <getKeyInput2+0xa8>)
 8000e94:	22c8      	movs	r2, #200	; 0xc8
 8000e96:	601a      	str	r2, [r3, #0]
				button2_flag_hold = 1;
				KeyReg3[2] = NORMAL_STATE;
			}
		}
	}
}
 8000e98:	e012      	b.n	8000ec0 <getKeyInput2+0x8c>
			else button2_flag = 0;
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <getKeyInput2+0xa4>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
}
 8000ea0:	e00e      	b.n	8000ec0 <getKeyInput2+0x8c>
			timerForKeyPress--;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <getKeyInput2+0xa8>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	4a0c      	ldr	r2, [pc, #48]	; (8000edc <getKeyInput2+0xa8>)
 8000eaa:	6013      	str	r3, [r2, #0]
			if(timerForKeyPress <= 0)
 8000eac:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <getKeyInput2+0xa8>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	dc05      	bgt.n	8000ec0 <getKeyInput2+0x8c>
				button2_flag_hold = 1;
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	; (8000ee0 <getKeyInput2+0xac>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]
				KeyReg3[2] = NORMAL_STATE;
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <getKeyInput2+0xa0>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	609a      	str	r2, [r3, #8]
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000014 	.word	0x20000014
 8000ec8:	20000008 	.word	0x20000008
 8000ecc:	20000020 	.word	0x20000020
 8000ed0:	40010800 	.word	0x40010800
 8000ed4:	2000002c 	.word	0x2000002c
 8000ed8:	200000a0 	.word	0x200000a0
 8000edc:	20000038 	.word	0x20000038
 8000ee0:	200000ac 	.word	0x200000ac

08000ee4 <display7SEG_0>:
 *      Author: tntam
 */

#include "display7SEG.h"

void display7SEG_0(int num){
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b09      	cmp	r3, #9
 8000ef0:	f200 8180 	bhi.w	80011f4 <display7SEG_0+0x310>
 8000ef4:	a201      	add	r2, pc, #4	; (adr r2, 8000efc <display7SEG_0+0x18>)
 8000ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000efa:	bf00      	nop
 8000efc:	08000f25 	.word	0x08000f25
 8000f00:	08000f6d 	.word	0x08000f6d
 8000f04:	08000fb5 	.word	0x08000fb5
 8000f08:	08000ffd 	.word	0x08000ffd
 8000f0c:	08001045 	.word	0x08001045
 8000f10:	0800108d 	.word	0x0800108d
 8000f14:	080010d5 	.word	0x080010d5
 8000f18:	0800111d 	.word	0x0800111d
 8000f1c:	08001165 	.word	0x08001165
 8000f20:	080011ad 	.word	0x080011ad
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2101      	movs	r1, #1
 8000f28:	48b4      	ldr	r0, [pc, #720]	; (80011fc <display7SEG_0+0x318>)
 8000f2a:	f001 fa60 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2102      	movs	r1, #2
 8000f32:	48b2      	ldr	r0, [pc, #712]	; (80011fc <display7SEG_0+0x318>)
 8000f34:	f001 fa5b 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	48af      	ldr	r0, [pc, #700]	; (80011fc <display7SEG_0+0x318>)
 8000f3e:	f001 fa56 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	2108      	movs	r1, #8
 8000f46:	48ad      	ldr	r0, [pc, #692]	; (80011fc <display7SEG_0+0x318>)
 8000f48:	f001 fa51 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2110      	movs	r1, #16
 8000f50:	48aa      	ldr	r0, [pc, #680]	; (80011fc <display7SEG_0+0x318>)
 8000f52:	f001 fa4c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2120      	movs	r1, #32
 8000f5a:	48a8      	ldr	r0, [pc, #672]	; (80011fc <display7SEG_0+0x318>)
 8000f5c:	f001 fa47 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	48a5      	ldr	r0, [pc, #660]	; (80011fc <display7SEG_0+0x318>)
 8000f66:	f001 fa42 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8000f6a:	e143      	b.n	80011f4 <display7SEG_0+0x310>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2101      	movs	r1, #1
 8000f70:	48a2      	ldr	r0, [pc, #648]	; (80011fc <display7SEG_0+0x318>)
 8000f72:	f001 fa3c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2102      	movs	r1, #2
 8000f7a:	48a0      	ldr	r0, [pc, #640]	; (80011fc <display7SEG_0+0x318>)
 8000f7c:	f001 fa37 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2104      	movs	r1, #4
 8000f84:	489d      	ldr	r0, [pc, #628]	; (80011fc <display7SEG_0+0x318>)
 8000f86:	f001 fa32 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2108      	movs	r1, #8
 8000f8e:	489b      	ldr	r0, [pc, #620]	; (80011fc <display7SEG_0+0x318>)
 8000f90:	f001 fa2d 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2110      	movs	r1, #16
 8000f98:	4898      	ldr	r0, [pc, #608]	; (80011fc <display7SEG_0+0x318>)
 8000f9a:	f001 fa28 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2120      	movs	r1, #32
 8000fa2:	4896      	ldr	r0, [pc, #600]	; (80011fc <display7SEG_0+0x318>)
 8000fa4:	f001 fa23 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	2140      	movs	r1, #64	; 0x40
 8000fac:	4893      	ldr	r0, [pc, #588]	; (80011fc <display7SEG_0+0x318>)
 8000fae:	f001 fa1e 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8000fb2:	e11f      	b.n	80011f4 <display7SEG_0+0x310>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4890      	ldr	r0, [pc, #576]	; (80011fc <display7SEG_0+0x318>)
 8000fba:	f001 fa18 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	488e      	ldr	r0, [pc, #568]	; (80011fc <display7SEG_0+0x318>)
 8000fc4:	f001 fa13 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2104      	movs	r1, #4
 8000fcc:	488b      	ldr	r0, [pc, #556]	; (80011fc <display7SEG_0+0x318>)
 8000fce:	f001 fa0e 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2108      	movs	r1, #8
 8000fd6:	4889      	ldr	r0, [pc, #548]	; (80011fc <display7SEG_0+0x318>)
 8000fd8:	f001 fa09 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2110      	movs	r1, #16
 8000fe0:	4886      	ldr	r0, [pc, #536]	; (80011fc <display7SEG_0+0x318>)
 8000fe2:	f001 fa04 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2120      	movs	r1, #32
 8000fea:	4884      	ldr	r0, [pc, #528]	; (80011fc <display7SEG_0+0x318>)
 8000fec:	f001 f9ff 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2140      	movs	r1, #64	; 0x40
 8000ff4:	4881      	ldr	r0, [pc, #516]	; (80011fc <display7SEG_0+0x318>)
 8000ff6:	f001 f9fa 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8000ffa:	e0fb      	b.n	80011f4 <display7SEG_0+0x310>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2101      	movs	r1, #1
 8001000:	487e      	ldr	r0, [pc, #504]	; (80011fc <display7SEG_0+0x318>)
 8001002:	f001 f9f4 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2102      	movs	r1, #2
 800100a:	487c      	ldr	r0, [pc, #496]	; (80011fc <display7SEG_0+0x318>)
 800100c:	f001 f9ef 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2104      	movs	r1, #4
 8001014:	4879      	ldr	r0, [pc, #484]	; (80011fc <display7SEG_0+0x318>)
 8001016:	f001 f9ea 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2108      	movs	r1, #8
 800101e:	4877      	ldr	r0, [pc, #476]	; (80011fc <display7SEG_0+0x318>)
 8001020:	f001 f9e5 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2110      	movs	r1, #16
 8001028:	4874      	ldr	r0, [pc, #464]	; (80011fc <display7SEG_0+0x318>)
 800102a:	f001 f9e0 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800102e:	2201      	movs	r2, #1
 8001030:	2120      	movs	r1, #32
 8001032:	4872      	ldr	r0, [pc, #456]	; (80011fc <display7SEG_0+0x318>)
 8001034:	f001 f9db 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2140      	movs	r1, #64	; 0x40
 800103c:	486f      	ldr	r0, [pc, #444]	; (80011fc <display7SEG_0+0x318>)
 800103e:	f001 f9d6 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8001042:	e0d7      	b.n	80011f4 <display7SEG_0+0x310>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2101      	movs	r1, #1
 8001048:	486c      	ldr	r0, [pc, #432]	; (80011fc <display7SEG_0+0x318>)
 800104a:	f001 f9d0 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2102      	movs	r1, #2
 8001052:	486a      	ldr	r0, [pc, #424]	; (80011fc <display7SEG_0+0x318>)
 8001054:	f001 f9cb 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2104      	movs	r1, #4
 800105c:	4867      	ldr	r0, [pc, #412]	; (80011fc <display7SEG_0+0x318>)
 800105e:	f001 f9c6 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001062:	2201      	movs	r2, #1
 8001064:	2108      	movs	r1, #8
 8001066:	4865      	ldr	r0, [pc, #404]	; (80011fc <display7SEG_0+0x318>)
 8001068:	f001 f9c1 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800106c:	2201      	movs	r2, #1
 800106e:	2110      	movs	r1, #16
 8001070:	4862      	ldr	r0, [pc, #392]	; (80011fc <display7SEG_0+0x318>)
 8001072:	f001 f9bc 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2120      	movs	r1, #32
 800107a:	4860      	ldr	r0, [pc, #384]	; (80011fc <display7SEG_0+0x318>)
 800107c:	f001 f9b7 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	2140      	movs	r1, #64	; 0x40
 8001084:	485d      	ldr	r0, [pc, #372]	; (80011fc <display7SEG_0+0x318>)
 8001086:	f001 f9b2 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 800108a:	e0b3      	b.n	80011f4 <display7SEG_0+0x310>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	2101      	movs	r1, #1
 8001090:	485a      	ldr	r0, [pc, #360]	; (80011fc <display7SEG_0+0x318>)
 8001092:	f001 f9ac 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8001096:	2201      	movs	r2, #1
 8001098:	2102      	movs	r1, #2
 800109a:	4858      	ldr	r0, [pc, #352]	; (80011fc <display7SEG_0+0x318>)
 800109c:	f001 f9a7 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2104      	movs	r1, #4
 80010a4:	4855      	ldr	r0, [pc, #340]	; (80011fc <display7SEG_0+0x318>)
 80010a6:	f001 f9a2 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2108      	movs	r1, #8
 80010ae:	4853      	ldr	r0, [pc, #332]	; (80011fc <display7SEG_0+0x318>)
 80010b0:	f001 f99d 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	2110      	movs	r1, #16
 80010b8:	4850      	ldr	r0, [pc, #320]	; (80011fc <display7SEG_0+0x318>)
 80010ba:	f001 f998 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2120      	movs	r1, #32
 80010c2:	484e      	ldr	r0, [pc, #312]	; (80011fc <display7SEG_0+0x318>)
 80010c4:	f001 f993 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2140      	movs	r1, #64	; 0x40
 80010cc:	484b      	ldr	r0, [pc, #300]	; (80011fc <display7SEG_0+0x318>)
 80010ce:	f001 f98e 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 80010d2:	e08f      	b.n	80011f4 <display7SEG_0+0x310>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2101      	movs	r1, #1
 80010d8:	4848      	ldr	r0, [pc, #288]	; (80011fc <display7SEG_0+0x318>)
 80010da:	f001 f988 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	2102      	movs	r1, #2
 80010e2:	4846      	ldr	r0, [pc, #280]	; (80011fc <display7SEG_0+0x318>)
 80010e4:	f001 f983 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2104      	movs	r1, #4
 80010ec:	4843      	ldr	r0, [pc, #268]	; (80011fc <display7SEG_0+0x318>)
 80010ee:	f001 f97e 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2108      	movs	r1, #8
 80010f6:	4841      	ldr	r0, [pc, #260]	; (80011fc <display7SEG_0+0x318>)
 80010f8:	f001 f979 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2110      	movs	r1, #16
 8001100:	483e      	ldr	r0, [pc, #248]	; (80011fc <display7SEG_0+0x318>)
 8001102:	f001 f974 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	2120      	movs	r1, #32
 800110a:	483c      	ldr	r0, [pc, #240]	; (80011fc <display7SEG_0+0x318>)
 800110c:	f001 f96f 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2140      	movs	r1, #64	; 0x40
 8001114:	4839      	ldr	r0, [pc, #228]	; (80011fc <display7SEG_0+0x318>)
 8001116:	f001 f96a 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 800111a:	e06b      	b.n	80011f4 <display7SEG_0+0x310>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	2101      	movs	r1, #1
 8001120:	4836      	ldr	r0, [pc, #216]	; (80011fc <display7SEG_0+0x318>)
 8001122:	f001 f964 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2102      	movs	r1, #2
 800112a:	4834      	ldr	r0, [pc, #208]	; (80011fc <display7SEG_0+0x318>)
 800112c:	f001 f95f 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	2104      	movs	r1, #4
 8001134:	4831      	ldr	r0, [pc, #196]	; (80011fc <display7SEG_0+0x318>)
 8001136:	f001 f95a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800113a:	2201      	movs	r2, #1
 800113c:	2108      	movs	r1, #8
 800113e:	482f      	ldr	r0, [pc, #188]	; (80011fc <display7SEG_0+0x318>)
 8001140:	f001 f955 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001144:	2201      	movs	r2, #1
 8001146:	2110      	movs	r1, #16
 8001148:	482c      	ldr	r0, [pc, #176]	; (80011fc <display7SEG_0+0x318>)
 800114a:	f001 f950 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800114e:	2201      	movs	r2, #1
 8001150:	2120      	movs	r1, #32
 8001152:	482a      	ldr	r0, [pc, #168]	; (80011fc <display7SEG_0+0x318>)
 8001154:	f001 f94b 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8001158:	2201      	movs	r2, #1
 800115a:	2140      	movs	r1, #64	; 0x40
 800115c:	4827      	ldr	r0, [pc, #156]	; (80011fc <display7SEG_0+0x318>)
 800115e:	f001 f946 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8001162:	e047      	b.n	80011f4 <display7SEG_0+0x310>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2101      	movs	r1, #1
 8001168:	4824      	ldr	r0, [pc, #144]	; (80011fc <display7SEG_0+0x318>)
 800116a:	f001 f940 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2102      	movs	r1, #2
 8001172:	4822      	ldr	r0, [pc, #136]	; (80011fc <display7SEG_0+0x318>)
 8001174:	f001 f93b 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2104      	movs	r1, #4
 800117c:	481f      	ldr	r0, [pc, #124]	; (80011fc <display7SEG_0+0x318>)
 800117e:	f001 f936 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2108      	movs	r1, #8
 8001186:	481d      	ldr	r0, [pc, #116]	; (80011fc <display7SEG_0+0x318>)
 8001188:	f001 f931 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	2110      	movs	r1, #16
 8001190:	481a      	ldr	r0, [pc, #104]	; (80011fc <display7SEG_0+0x318>)
 8001192:	f001 f92c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001196:	2200      	movs	r2, #0
 8001198:	2120      	movs	r1, #32
 800119a:	4818      	ldr	r0, [pc, #96]	; (80011fc <display7SEG_0+0x318>)
 800119c:	f001 f927 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2140      	movs	r1, #64	; 0x40
 80011a4:	4815      	ldr	r0, [pc, #84]	; (80011fc <display7SEG_0+0x318>)
 80011a6:	f001 f922 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 80011aa:	e023      	b.n	80011f4 <display7SEG_0+0x310>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2101      	movs	r1, #1
 80011b0:	4812      	ldr	r0, [pc, #72]	; (80011fc <display7SEG_0+0x318>)
 80011b2:	f001 f91c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2102      	movs	r1, #2
 80011ba:	4810      	ldr	r0, [pc, #64]	; (80011fc <display7SEG_0+0x318>)
 80011bc:	f001 f917 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2104      	movs	r1, #4
 80011c4:	480d      	ldr	r0, [pc, #52]	; (80011fc <display7SEG_0+0x318>)
 80011c6:	f001 f912 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2108      	movs	r1, #8
 80011ce:	480b      	ldr	r0, [pc, #44]	; (80011fc <display7SEG_0+0x318>)
 80011d0:	f001 f90d 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	2110      	movs	r1, #16
 80011d8:	4808      	ldr	r0, [pc, #32]	; (80011fc <display7SEG_0+0x318>)
 80011da:	f001 f908 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2120      	movs	r1, #32
 80011e2:	4806      	ldr	r0, [pc, #24]	; (80011fc <display7SEG_0+0x318>)
 80011e4:	f001 f903 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2140      	movs	r1, #64	; 0x40
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <display7SEG_0+0x318>)
 80011ee:	f001 f8fe 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 80011f2:	bf00      	nop
	}
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40010c00 	.word	0x40010c00

08001200 <display7SEG_1>:
void display7SEG_1(int num){
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b09      	cmp	r3, #9
 800120c:	f200 81bc 	bhi.w	8001588 <display7SEG_1+0x388>
 8001210:	a201      	add	r2, pc, #4	; (adr r2, 8001218 <display7SEG_1+0x18>)
 8001212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001216:	bf00      	nop
 8001218:	08001241 	.word	0x08001241
 800121c:	08001295 	.word	0x08001295
 8001220:	080012e9 	.word	0x080012e9
 8001224:	0800133d 	.word	0x0800133d
 8001228:	08001391 	.word	0x08001391
 800122c:	080013e5 	.word	0x080013e5
 8001230:	08001439 	.word	0x08001439
 8001234:	0800148d 	.word	0x0800148d
 8001238:	080014e1 	.word	0x080014e1
 800123c:	08001535 	.word	0x08001535
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	2180      	movs	r1, #128	; 0x80
 8001244:	48d2      	ldr	r0, [pc, #840]	; (8001590 <display7SEG_1+0x390>)
 8001246:	f001 f8d2 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001250:	48cf      	ldr	r0, [pc, #828]	; (8001590 <display7SEG_1+0x390>)
 8001252:	f001 f8cc 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 7100 	mov.w	r1, #512	; 0x200
 800125c:	48cc      	ldr	r0, [pc, #816]	; (8001590 <display7SEG_1+0x390>)
 800125e:	f001 f8c6 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001268:	48c9      	ldr	r0, [pc, #804]	; (8001590 <display7SEG_1+0x390>)
 800126a:	f001 f8c0 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001274:	48c6      	ldr	r0, [pc, #792]	; (8001590 <display7SEG_1+0x390>)
 8001276:	f001 f8ba 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001280:	48c3      	ldr	r0, [pc, #780]	; (8001590 <display7SEG_1+0x390>)
 8001282:	f001 f8b4 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 8001286:	2201      	movs	r2, #1
 8001288:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800128c:	48c0      	ldr	r0, [pc, #768]	; (8001590 <display7SEG_1+0x390>)
 800128e:	f001 f8ae 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8001292:	e179      	b.n	8001588 <display7SEG_1+0x388>
	case 1:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, SET);
 8001294:	2201      	movs	r2, #1
 8001296:	2180      	movs	r1, #128	; 0x80
 8001298:	48bd      	ldr	r0, [pc, #756]	; (8001590 <display7SEG_1+0x390>)
 800129a:	f001 f8a8 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012a4:	48ba      	ldr	r0, [pc, #744]	; (8001590 <display7SEG_1+0x390>)
 80012a6:	f001 f8a2 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b0:	48b7      	ldr	r0, [pc, #732]	; (8001590 <display7SEG_1+0x390>)
 80012b2:	f001 f89c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 80012b6:	2201      	movs	r2, #1
 80012b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012bc:	48b4      	ldr	r0, [pc, #720]	; (8001590 <display7SEG_1+0x390>)
 80012be:	f001 f896 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012c8:	48b1      	ldr	r0, [pc, #708]	; (8001590 <display7SEG_1+0x390>)
 80012ca:	f001 f890 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012d4:	48ae      	ldr	r0, [pc, #696]	; (8001590 <display7SEG_1+0x390>)
 80012d6:	f001 f88a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 80012da:	2201      	movs	r2, #1
 80012dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012e0:	48ab      	ldr	r0, [pc, #684]	; (8001590 <display7SEG_1+0x390>)
 80012e2:	f001 f884 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 80012e6:	e14f      	b.n	8001588 <display7SEG_1+0x388>
	case 2:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	2180      	movs	r1, #128	; 0x80
 80012ec:	48a8      	ldr	r0, [pc, #672]	; (8001590 <display7SEG_1+0x390>)
 80012ee:	f001 f87e 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012f8:	48a5      	ldr	r0, [pc, #660]	; (8001590 <display7SEG_1+0x390>)
 80012fa:	f001 f878 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, SET);
 80012fe:	2201      	movs	r2, #1
 8001300:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001304:	48a2      	ldr	r0, [pc, #648]	; (8001590 <display7SEG_1+0x390>)
 8001306:	f001 f872 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001310:	489f      	ldr	r0, [pc, #636]	; (8001590 <display7SEG_1+0x390>)
 8001312:	f001 f86c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 8001316:	2200      	movs	r2, #0
 8001318:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800131c:	489c      	ldr	r0, [pc, #624]	; (8001590 <display7SEG_1+0x390>)
 800131e:	f001 f866 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 8001322:	2201      	movs	r2, #1
 8001324:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001328:	4899      	ldr	r0, [pc, #612]	; (8001590 <display7SEG_1+0x390>)
 800132a:	f001 f860 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001334:	4896      	ldr	r0, [pc, #600]	; (8001590 <display7SEG_1+0x390>)
 8001336:	f001 f85a 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 800133a:	e125      	b.n	8001588 <display7SEG_1+0x388>
	case 3:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	2180      	movs	r1, #128	; 0x80
 8001340:	4893      	ldr	r0, [pc, #588]	; (8001590 <display7SEG_1+0x390>)
 8001342:	f001 f854 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 7180 	mov.w	r1, #256	; 0x100
 800134c:	4890      	ldr	r0, [pc, #576]	; (8001590 <display7SEG_1+0x390>)
 800134e:	f001 f84e 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001358:	488d      	ldr	r0, [pc, #564]	; (8001590 <display7SEG_1+0x390>)
 800135a:	f001 f848 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001364:	488a      	ldr	r0, [pc, #552]	; (8001590 <display7SEG_1+0x390>)
 8001366:	f001 f842 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800136a:	2201      	movs	r2, #1
 800136c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001370:	4887      	ldr	r0, [pc, #540]	; (8001590 <display7SEG_1+0x390>)
 8001372:	f001 f83c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 8001376:	2201      	movs	r2, #1
 8001378:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800137c:	4884      	ldr	r0, [pc, #528]	; (8001590 <display7SEG_1+0x390>)
 800137e:	f001 f836 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001388:	4881      	ldr	r0, [pc, #516]	; (8001590 <display7SEG_1+0x390>)
 800138a:	f001 f830 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 800138e:	e0fb      	b.n	8001588 <display7SEG_1+0x388>
	case 4:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, SET);
 8001390:	2201      	movs	r2, #1
 8001392:	2180      	movs	r1, #128	; 0x80
 8001394:	487e      	ldr	r0, [pc, #504]	; (8001590 <display7SEG_1+0x390>)
 8001396:	f001 f82a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013a0:	487b      	ldr	r0, [pc, #492]	; (8001590 <display7SEG_1+0x390>)
 80013a2:	f001 f824 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ac:	4878      	ldr	r0, [pc, #480]	; (8001590 <display7SEG_1+0x390>)
 80013ae:	f001 f81e 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 80013b2:	2201      	movs	r2, #1
 80013b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b8:	4875      	ldr	r0, [pc, #468]	; (8001590 <display7SEG_1+0x390>)
 80013ba:	f001 f818 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 80013be:	2201      	movs	r2, #1
 80013c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013c4:	4872      	ldr	r0, [pc, #456]	; (8001590 <display7SEG_1+0x390>)
 80013c6:	f001 f812 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013d0:	486f      	ldr	r0, [pc, #444]	; (8001590 <display7SEG_1+0x390>)
 80013d2:	f001 f80c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013dc:	486c      	ldr	r0, [pc, #432]	; (8001590 <display7SEG_1+0x390>)
 80013de:	f001 f806 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 80013e2:	e0d1      	b.n	8001588 <display7SEG_1+0x388>
	case 5:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2180      	movs	r1, #128	; 0x80
 80013e8:	4869      	ldr	r0, [pc, #420]	; (8001590 <display7SEG_1+0x390>)
 80013ea:	f001 f800 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 80013ee:	2201      	movs	r2, #1
 80013f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f4:	4866      	ldr	r0, [pc, #408]	; (8001590 <display7SEG_1+0x390>)
 80013f6:	f000 fffa 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001400:	4863      	ldr	r0, [pc, #396]	; (8001590 <display7SEG_1+0x390>)
 8001402:	f000 fff4 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800140c:	4860      	ldr	r0, [pc, #384]	; (8001590 <display7SEG_1+0x390>)
 800140e:	f000 ffee 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001418:	485d      	ldr	r0, [pc, #372]	; (8001590 <display7SEG_1+0x390>)
 800141a:	f000 ffe8 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001424:	485a      	ldr	r0, [pc, #360]	; (8001590 <display7SEG_1+0x390>)
 8001426:	f000 ffe2 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001430:	4857      	ldr	r0, [pc, #348]	; (8001590 <display7SEG_1+0x390>)
 8001432:	f000 ffdc 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8001436:	e0a7      	b.n	8001588 <display7SEG_1+0x388>
	case 6:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	2180      	movs	r1, #128	; 0x80
 800143c:	4854      	ldr	r0, [pc, #336]	; (8001590 <display7SEG_1+0x390>)
 800143e:	f000 ffd6 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 8001442:	2201      	movs	r2, #1
 8001444:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001448:	4851      	ldr	r0, [pc, #324]	; (8001590 <display7SEG_1+0x390>)
 800144a:	f000 ffd0 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001454:	484e      	ldr	r0, [pc, #312]	; (8001590 <display7SEG_1+0x390>)
 8001456:	f000 ffca 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001460:	484b      	ldr	r0, [pc, #300]	; (8001590 <display7SEG_1+0x390>)
 8001462:	f000 ffc4 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800146c:	4848      	ldr	r0, [pc, #288]	; (8001590 <display7SEG_1+0x390>)
 800146e:	f000 ffbe 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001472:	2200      	movs	r2, #0
 8001474:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001478:	4845      	ldr	r0, [pc, #276]	; (8001590 <display7SEG_1+0x390>)
 800147a:	f000 ffb8 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001484:	4842      	ldr	r0, [pc, #264]	; (8001590 <display7SEG_1+0x390>)
 8001486:	f000 ffb2 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 800148a:	e07d      	b.n	8001588 <display7SEG_1+0x388>
	case 7:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	2180      	movs	r1, #128	; 0x80
 8001490:	483f      	ldr	r0, [pc, #252]	; (8001590 <display7SEG_1+0x390>)
 8001492:	f000 ffac 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 7180 	mov.w	r1, #256	; 0x100
 800149c:	483c      	ldr	r0, [pc, #240]	; (8001590 <display7SEG_1+0x390>)
 800149e:	f000 ffa6 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a8:	4839      	ldr	r0, [pc, #228]	; (8001590 <display7SEG_1+0x390>)
 80014aa:	f000 ffa0 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b4:	4836      	ldr	r0, [pc, #216]	; (8001590 <display7SEG_1+0x390>)
 80014b6:	f000 ff9a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 80014ba:	2201      	movs	r2, #1
 80014bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014c0:	4833      	ldr	r0, [pc, #204]	; (8001590 <display7SEG_1+0x390>)
 80014c2:	f000 ff94 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014cc:	4830      	ldr	r0, [pc, #192]	; (8001590 <display7SEG_1+0x390>)
 80014ce:	f000 ff8e 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 80014d2:	2201      	movs	r2, #1
 80014d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014d8:	482d      	ldr	r0, [pc, #180]	; (8001590 <display7SEG_1+0x390>)
 80014da:	f000 ff88 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 80014de:	e053      	b.n	8001588 <display7SEG_1+0x388>
	case 8:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2180      	movs	r1, #128	; 0x80
 80014e4:	482a      	ldr	r0, [pc, #168]	; (8001590 <display7SEG_1+0x390>)
 80014e6:	f000 ff82 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014f0:	4827      	ldr	r0, [pc, #156]	; (8001590 <display7SEG_1+0x390>)
 80014f2:	f000 ff7c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014fc:	4824      	ldr	r0, [pc, #144]	; (8001590 <display7SEG_1+0x390>)
 80014fe:	f000 ff76 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001502:	2200      	movs	r2, #0
 8001504:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001508:	4821      	ldr	r0, [pc, #132]	; (8001590 <display7SEG_1+0x390>)
 800150a:	f000 ff70 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001514:	481e      	ldr	r0, [pc, #120]	; (8001590 <display7SEG_1+0x390>)
 8001516:	f000 ff6a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001520:	481b      	ldr	r0, [pc, #108]	; (8001590 <display7SEG_1+0x390>)
 8001522:	f000 ff64 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800152c:	4818      	ldr	r0, [pc, #96]	; (8001590 <display7SEG_1+0x390>)
 800152e:	f000 ff5e 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8001532:	e029      	b.n	8001588 <display7SEG_1+0x388>
	case 9:
		HAL_GPIO_WritePin(SEG1_0_GPIO_Port, SEG1_0_Pin, RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	2180      	movs	r1, #128	; 0x80
 8001538:	4815      	ldr	r0, [pc, #84]	; (8001590 <display7SEG_1+0x390>)
 800153a:	f000 ff58 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 800153e:	2200      	movs	r2, #0
 8001540:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001544:	4812      	ldr	r0, [pc, #72]	; (8001590 <display7SEG_1+0x390>)
 8001546:	f000 ff52 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001550:	480f      	ldr	r0, [pc, #60]	; (8001590 <display7SEG_1+0x390>)
 8001552:	f000 ff4c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <display7SEG_1+0x390>)
 800155e:	f000 ff46 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001562:	2201      	movs	r2, #1
 8001564:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001568:	4809      	ldr	r0, [pc, #36]	; (8001590 <display7SEG_1+0x390>)
 800156a:	f000 ff40 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 800156e:	2200      	movs	r2, #0
 8001570:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001574:	4806      	ldr	r0, [pc, #24]	; (8001590 <display7SEG_1+0x390>)
 8001576:	f000 ff3a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001580:	4803      	ldr	r0, [pc, #12]	; (8001590 <display7SEG_1+0x390>)
 8001582:	f000 ff34 	bl	80023ee <HAL_GPIO_WritePin>
		break;
 8001586:	bf00      	nop
	}
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40010c00 	.word	0x40010c00

08001594 <update7SEG_0>:

void update7SEG_0(int index){
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	switch(index){
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <update7SEG_0+0x16>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d012      	beq.n	80015ce <update7SEG_0+0x3a>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
		display7SEG_0(led_buffer0[1]);
		break;
	default:
		break;
 80015a8:	e023      	b.n	80015f2 <update7SEG_0+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015b0:	4812      	ldr	r0, [pc, #72]	; (80015fc <update7SEG_0+0x68>)
 80015b2:	f000 ff1c 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015bc:	480f      	ldr	r0, [pc, #60]	; (80015fc <update7SEG_0+0x68>)
 80015be:	f000 ff16 	bl	80023ee <HAL_GPIO_WritePin>
		display7SEG_0(led_buffer0[0]);
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <update7SEG_0+0x6c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fc8c 	bl	8000ee4 <display7SEG_0>
		break;
 80015cc:	e011      	b.n	80015f2 <update7SEG_0+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015d4:	4809      	ldr	r0, [pc, #36]	; (80015fc <update7SEG_0+0x68>)
 80015d6:	f000 ff0a 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015e0:	4806      	ldr	r0, [pc, #24]	; (80015fc <update7SEG_0+0x68>)
 80015e2:	f000 ff04 	bl	80023ee <HAL_GPIO_WritePin>
		display7SEG_0(led_buffer0[1]);
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <update7SEG_0+0x6c>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fc7a 	bl	8000ee4 <display7SEG_0>
		break;
 80015f0:	bf00      	nop
	}
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40010800 	.word	0x40010800
 8001600:	200000b0 	.word	0x200000b0

08001604 <update7SEG_1>:
void update7SEG_1(int index){
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	switch(index){
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d003      	beq.n	800161a <update7SEG_1+0x16>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d012      	beq.n	800163e <update7SEG_1+0x3a>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
		display7SEG_1(led_buffer1[1]);
		break;
	default:
		break;
 8001618:	e023      	b.n	8001662 <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 800161a:	2200      	movs	r2, #0
 800161c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001620:	4812      	ldr	r0, [pc, #72]	; (800166c <update7SEG_1+0x68>)
 8001622:	f000 fee4 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001626:	2201      	movs	r2, #1
 8001628:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800162c:	480f      	ldr	r0, [pc, #60]	; (800166c <update7SEG_1+0x68>)
 800162e:	f000 fede 	bl	80023ee <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer1[0]);
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <update7SEG_1+0x6c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff fde2 	bl	8001200 <display7SEG_1>
		break;
 800163c:	e011      	b.n	8001662 <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001644:	4809      	ldr	r0, [pc, #36]	; (800166c <update7SEG_1+0x68>)
 8001646:	f000 fed2 	bl	80023ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001650:	4806      	ldr	r0, [pc, #24]	; (800166c <update7SEG_1+0x68>)
 8001652:	f000 fecc 	bl	80023ee <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer1[1]);
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <update7SEG_1+0x6c>)
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fdd0 	bl	8001200 <display7SEG_1>
		break;
 8001660:	bf00      	nop
	}
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40010800 	.word	0x40010800
 8001670:	200000b8 	.word	0x200000b8

08001674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001678:	f000 fb94 	bl	8001da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800167c:	f000 f83a 	bl	80016f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001680:	f000 f8c0 	bl	8001804 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001684:	f000 f872 	bl	800176c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001688:	4817      	ldr	r0, [pc, #92]	; (80016e8 <main+0x74>)
 800168a:	f001 fb0d 	bl	8002ca8 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 1000);
 800168e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001692:	2000      	movs	r0, #0
 8001694:	f000 f92e 	bl	80018f4 <setTimer>
  setTimer(3, 250);
 8001698:	21fa      	movs	r1, #250	; 0xfa
 800169a:	2003      	movs	r0, #3
 800169c:	f000 f92a 	bl	80018f4 <setTimer>
  setTimer(5, 10);
 80016a0:	210a      	movs	r1, #10
 80016a2:	2005      	movs	r0, #5
 80016a4:	f000 f926 	bl	80018f4 <setTimer>
  setTimer(6, 10);
 80016a8:	210a      	movs	r1, #10
 80016aa:	2006      	movs	r0, #6
 80016ac:	f000 f922 	bl	80018f4 <setTimer>

  while (1)
  {
	  //led blinky per second
	  if(timer_flag[0] == 1)
 80016b0:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <main+0x78>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d10b      	bne.n	80016d0 <main+0x5c>
	  {
		  timer_flag[0] = 0;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <main+0x78>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
		  setTimer(0, 1000);
 80016be:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016c2:	2000      	movs	r0, #0
 80016c4:	f000 f916 	bl	80018f4 <setTimer>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80016c8:	2120      	movs	r1, #32
 80016ca:	4809      	ldr	r0, [pc, #36]	; (80016f0 <main+0x7c>)
 80016cc:	f000 fea7 	bl	800241e <HAL_GPIO_TogglePin>
	  }


	  FSM_TL_control_run(); //button
 80016d0:	f7ff f962 	bl	8000998 <FSM_TL_control_run>

	  FSM_automatic_run();//light traffic
 80016d4:	f7fe ffcc 	bl	8000670 <FSM_automatic_run>

	  FSM_display7SEG_0();//
 80016d8:	f7fe ffd2 	bl	8000680 <FSM_display7SEG_0>
	  FSM_display7SEG_1();
 80016dc:	f7ff f876 	bl	80007cc <FSM_display7SEG_1>

	  HAL_Delay(5);
 80016e0:	2005      	movs	r0, #5
 80016e2:	f000 fbc1 	bl	8001e68 <HAL_Delay>
	  if(timer_flag[0] == 1)
 80016e6:	e7e3      	b.n	80016b0 <main+0x3c>
 80016e8:	200001f4 	.word	0x200001f4
 80016ec:	20000158 	.word	0x20000158
 80016f0:	40010800 	.word	0x40010800

080016f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b090      	sub	sp, #64	; 0x40
 80016f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016fa:	f107 0318 	add.w	r3, r7, #24
 80016fe:	2228      	movs	r2, #40	; 0x28
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f001 fe80 	bl	8003408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001716:	2302      	movs	r3, #2
 8001718:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800171a:	2301      	movs	r3, #1
 800171c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800171e:	2310      	movs	r3, #16
 8001720:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001722:	2300      	movs	r3, #0
 8001724:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001726:	f107 0318 	add.w	r3, r7, #24
 800172a:	4618      	mov	r0, r3
 800172c:	f000 fe90 	bl	8002450 <HAL_RCC_OscConfig>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001736:	f000 f8d7 	bl	80018e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800173a:	230f      	movs	r3, #15
 800173c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800174e:	1d3b      	adds	r3, r7, #4
 8001750:	2100      	movs	r1, #0
 8001752:	4618      	mov	r0, r3
 8001754:	f001 f8fc 	bl	8002950 <HAL_RCC_ClockConfig>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800175e:	f000 f8c3 	bl	80018e8 <Error_Handler>
  }
}
 8001762:	bf00      	nop
 8001764:	3740      	adds	r7, #64	; 0x40
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001780:	463b      	mov	r3, r7
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001788:	4b1d      	ldr	r3, [pc, #116]	; (8001800 <MX_TIM2_Init+0x94>)
 800178a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800178e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001790:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <MX_TIM2_Init+0x94>)
 8001792:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001796:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001798:	4b19      	ldr	r3, [pc, #100]	; (8001800 <MX_TIM2_Init+0x94>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800179e:	4b18      	ldr	r3, [pc, #96]	; (8001800 <MX_TIM2_Init+0x94>)
 80017a0:	2209      	movs	r2, #9
 80017a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a4:	4b16      	ldr	r3, [pc, #88]	; (8001800 <MX_TIM2_Init+0x94>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017aa:	4b15      	ldr	r3, [pc, #84]	; (8001800 <MX_TIM2_Init+0x94>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017b0:	4813      	ldr	r0, [pc, #76]	; (8001800 <MX_TIM2_Init+0x94>)
 80017b2:	f001 fa29 	bl	8002c08 <HAL_TIM_Base_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017bc:	f000 f894 	bl	80018e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017c6:	f107 0308 	add.w	r3, r7, #8
 80017ca:	4619      	mov	r1, r3
 80017cc:	480c      	ldr	r0, [pc, #48]	; (8001800 <MX_TIM2_Init+0x94>)
 80017ce:	f001 fba7 	bl	8002f20 <HAL_TIM_ConfigClockSource>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80017d8:	f000 f886 	bl	80018e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017dc:	2300      	movs	r3, #0
 80017de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017e4:	463b      	mov	r3, r7
 80017e6:	4619      	mov	r1, r3
 80017e8:	4805      	ldr	r0, [pc, #20]	; (8001800 <MX_TIM2_Init+0x94>)
 80017ea:	f001 fd7f 	bl	80032ec <HAL_TIMEx_MasterConfigSynchronization>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017f4:	f000 f878 	bl	80018e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017f8:	bf00      	nop
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200001f4 	.word	0x200001f4

08001804 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	609a      	str	r2, [r3, #8]
 8001816:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001818:	4b28      	ldr	r3, [pc, #160]	; (80018bc <MX_GPIO_Init+0xb8>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a27      	ldr	r2, [pc, #156]	; (80018bc <MX_GPIO_Init+0xb8>)
 800181e:	f043 0304 	orr.w	r3, r3, #4
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b25      	ldr	r3, [pc, #148]	; (80018bc <MX_GPIO_Init+0xb8>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0304 	and.w	r3, r3, #4
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001830:	4b22      	ldr	r3, [pc, #136]	; (80018bc <MX_GPIO_Init+0xb8>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	4a21      	ldr	r2, [pc, #132]	; (80018bc <MX_GPIO_Init+0xb8>)
 8001836:	f043 0308 	orr.w	r3, r3, #8
 800183a:	6193      	str	r3, [r2, #24]
 800183c:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <MX_GPIO_Init+0xb8>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	f003 0308 	and.w	r3, r3, #8
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_PINK_Pin|LED_RED_Pin|RED1_Pin|YELLOW1_Pin
 8001848:	2200      	movs	r2, #0
 800184a:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800184e:	481c      	ldr	r0, [pc, #112]	; (80018c0 <MX_GPIO_Init+0xbc>)
 8001850:	f000 fdcd 	bl	80023ee <HAL_GPIO_WritePin>
                          |GREEN1_Pin|RED2_Pin|YELLOW2_Pin|GREEN2_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG1_3_Pin
 8001854:	2200      	movs	r2, #0
 8001856:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800185a:	481a      	ldr	r0, [pc, #104]	; (80018c4 <MX_GPIO_Init+0xc0>)
 800185c:	f000 fdc7 	bl	80023ee <HAL_GPIO_WritePin>
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG1_0_Pin
                          |SEG1_1_Pin|SEG1_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin;
 8001860:	230e      	movs	r3, #14
 8001862:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001864:	2300      	movs	r3, #0
 8001866:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001868:	2301      	movs	r3, #1
 800186a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	4619      	mov	r1, r3
 8001872:	4813      	ldr	r0, [pc, #76]	; (80018c0 <MX_GPIO_Init+0xbc>)
 8001874:	f000 fc2a 	bl	80020cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_PINK_Pin LED_RED_Pin RED1_Pin YELLOW1_Pin
                           GREEN1_Pin RED2_Pin YELLOW2_Pin GREEN2_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_PINK_Pin|LED_RED_Pin|RED1_Pin|YELLOW1_Pin
 8001878:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800187c:	60bb      	str	r3, [r7, #8]
                          |GREEN1_Pin|RED2_Pin|YELLOW2_Pin|GREEN2_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2302      	movs	r3, #2
 8001888:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188a:	f107 0308 	add.w	r3, r7, #8
 800188e:	4619      	mov	r1, r3
 8001890:	480b      	ldr	r0, [pc, #44]	; (80018c0 <MX_GPIO_Init+0xbc>)
 8001892:	f000 fc1b 	bl	80020cc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG1_3_Pin
                           SEG1_4_Pin SEG1_5_Pin SEG1_6_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin SEG1_0_Pin
                           SEG1_1_Pin SEG1_2_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG1_3_Pin
 8001896:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800189a:	60bb      	str	r3, [r7, #8]
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG1_0_Pin
                          |SEG1_1_Pin|SEG1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189c:	2301      	movs	r3, #1
 800189e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2302      	movs	r3, #2
 80018a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a8:	f107 0308 	add.w	r3, r7, #8
 80018ac:	4619      	mov	r1, r3
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <MX_GPIO_Init+0xc0>)
 80018b0:	f000 fc0c 	bl	80020cc <HAL_GPIO_Init>

}
 80018b4:	bf00      	nop
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40021000 	.word	0x40021000
 80018c0:	40010800 	.word	0x40010800
 80018c4:	40010c00 	.word	0x40010c00

080018c8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	timerRun();
 80018d0:	f000 f856 	bl	8001980 <timerRun>
	getKeyInput0();
 80018d4:	f7ff fa02 	bl	8000cdc <getKeyInput0>
	getKeyInput1();
 80018d8:	f7ff fa54 	bl	8000d84 <getKeyInput1>
	getKeyInput2();
 80018dc:	f7ff faaa 	bl	8000e34 <getKeyInput2>
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ec:	b672      	cpsid	i
}
 80018ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <Error_Handler+0x8>
	...

080018f4 <setTimer>:

int timer_counter[NumOfTimer] = {0};
int timer_flag[NumOfTimer] = {0};
int TICK = 10;

void setTimer(int index, int duration){
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TICK;
 80018fe:	4b09      	ldr	r3, [pc, #36]	; (8001924 <setTimer+0x30>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	fb92 f2f3 	sdiv	r2, r2, r3
 8001908:	4907      	ldr	r1, [pc, #28]	; (8001928 <setTimer+0x34>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001910:	4a06      	ldr	r2, [pc, #24]	; (800192c <setTimer+0x38>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2100      	movs	r1, #0
 8001916:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr
 8001924:	2000006c 	.word	0x2000006c
 8001928:	200000c8 	.word	0x200000c8
 800192c:	20000158 	.word	0x20000158

08001930 <subTimerRun>:

void subTimerRun(int index){
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	if(timer_counter[index] > 0){
 8001938:	4a0f      	ldr	r2, [pc, #60]	; (8001978 <subTimerRun+0x48>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001940:	2b00      	cmp	r3, #0
 8001942:	dd13      	ble.n	800196c <subTimerRun+0x3c>
		timer_counter[index]--;
 8001944:	4a0c      	ldr	r2, [pc, #48]	; (8001978 <subTimerRun+0x48>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194c:	1e5a      	subs	r2, r3, #1
 800194e:	490a      	ldr	r1, [pc, #40]	; (8001978 <subTimerRun+0x48>)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[index] <= 0){
 8001956:	4a08      	ldr	r2, [pc, #32]	; (8001978 <subTimerRun+0x48>)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195e:	2b00      	cmp	r3, #0
 8001960:	dc04      	bgt.n	800196c <subTimerRun+0x3c>
			timer_flag[index] = 1;
 8001962:	4a06      	ldr	r2, [pc, #24]	; (800197c <subTimerRun+0x4c>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2101      	movs	r1, #1
 8001968:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	200000c8 	.word	0x200000c8
 800197c:	20000158 	.word	0x20000158

08001980 <timerRun>:


void timerRun(){
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
	subTimerRun(0);//led blinky
 8001984:	2000      	movs	r0, #0
 8001986:	f7ff ffd3 	bl	8001930 <subTimerRun>
	subTimerRun(1);//FSM_automatic_run_0 led
 800198a:	2001      	movs	r0, #1
 800198c:	f7ff ffd0 	bl	8001930 <subTimerRun>
	subTimerRun(2);//FSM_automatic_run_1 led
 8001990:	2002      	movs	r0, #2
 8001992:	f7ff ffcd 	bl	8001930 <subTimerRun>
	subTimerRun(3);//all led 2HZ
 8001996:	2003      	movs	r0, #3
 8001998:	f7ff ffca 	bl	8001930 <subTimerRun>
	subTimerRun(4);//counter led_timer_0
 800199c:	2004      	movs	r0, #4
 800199e:	f7ff ffc7 	bl	8001930 <subTimerRun>
	subTimerRun(5);//display 7SEG_0
 80019a2:	2005      	movs	r0, #5
 80019a4:	f7ff ffc4 	bl	8001930 <subTimerRun>
	subTimerRun(6);//display 7SEG_1
 80019a8:	2006      	movs	r0, #6
 80019aa:	f7ff ffc1 	bl	8001930 <subTimerRun>
	subTimerRun(7);//counter led_timer_1
 80019ae:	2007      	movs	r0, #7
 80019b0:	f7ff ffbe 	bl	8001930 <subTimerRun>
	subTimerRun(8);//modify red led_0
 80019b4:	2008      	movs	r0, #8
 80019b6:	f7ff ffbb 	bl	8001930 <subTimerRun>
	subTimerRun(9);//modify red led_1
 80019ba:	2009      	movs	r0, #9
 80019bc:	f7ff ffb8 	bl	8001930 <subTimerRun>
}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <HAL_MspInit+0x5c>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	4a14      	ldr	r2, [pc, #80]	; (8001a20 <HAL_MspInit+0x5c>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6193      	str	r3, [r2, #24]
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_MspInit+0x5c>)
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	60bb      	str	r3, [r7, #8]
 80019e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <HAL_MspInit+0x5c>)
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	4a0e      	ldr	r2, [pc, #56]	; (8001a20 <HAL_MspInit+0x5c>)
 80019e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ec:	61d3      	str	r3, [r2, #28]
 80019ee:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <HAL_MspInit+0x5c>)
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80019fa:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <HAL_MspInit+0x60>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <HAL_MspInit+0x60>)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a16:	bf00      	nop
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr
 8001a20:	40021000 	.word	0x40021000
 8001a24:	40010000 	.word	0x40010000

08001a28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a38:	d113      	bne.n	8001a62 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <HAL_TIM_Base_MspInit+0x44>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <HAL_TIM_Base_MspInit+0x44>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	61d3      	str	r3, [r2, #28]
 8001a46:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <HAL_TIM_Base_MspInit+0x44>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	201c      	movs	r0, #28
 8001a58:	f000 fb01 	bl	800205e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a5c:	201c      	movs	r0, #28
 8001a5e:	f000 fb1a 	bl	8002096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a62:	bf00      	nop
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40021000 	.word	0x40021000

08001a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <NMI_Handler+0x4>

08001a76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a7a:	e7fe      	b.n	8001a7a <HardFault_Handler+0x4>

08001a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <MemManage_Handler+0x4>

08001a82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a86:	e7fe      	b.n	8001a86 <BusFault_Handler+0x4>

08001a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a8c:	e7fe      	b.n	8001a8c <UsageFault_Handler+0x4>

08001a8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr

08001a9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr

08001aa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab6:	f000 f9bb 	bl	8001e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ac4:	4802      	ldr	r0, [pc, #8]	; (8001ad0 <TIM2_IRQHandler+0x10>)
 8001ac6:	f001 f93b 	bl	8002d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	200001f4 	.word	0x200001f4

08001ad4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr

08001ae0 <setRed_0>:
 *      Author: tntam
 */

#include "traffic_light.h"

void setRed_0(){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2140      	movs	r1, #64	; 0x40
 8001ae8:	4807      	ldr	r0, [pc, #28]	; (8001b08 <setRed_0+0x28>)
 8001aea:	f000 fc80 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001aee:	2201      	movs	r2, #1
 8001af0:	2180      	movs	r1, #128	; 0x80
 8001af2:	4805      	ldr	r0, [pc, #20]	; (8001b08 <setRed_0+0x28>)
 8001af4:	f000 fc7b 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001af8:	2201      	movs	r2, #1
 8001afa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001afe:	4802      	ldr	r0, [pc, #8]	; (8001b08 <setRed_0+0x28>)
 8001b00:	f000 fc75 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40010800 	.word	0x40010800

08001b0c <setYellow_0>:
void setYellow_0(){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001b10:	2201      	movs	r2, #1
 8001b12:	2140      	movs	r1, #64	; 0x40
 8001b14:	4807      	ldr	r0, [pc, #28]	; (8001b34 <setYellow_0+0x28>)
 8001b16:	f000 fc6a 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2180      	movs	r1, #128	; 0x80
 8001b1e:	4805      	ldr	r0, [pc, #20]	; (8001b34 <setYellow_0+0x28>)
 8001b20:	f000 fc65 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001b24:	2201      	movs	r2, #1
 8001b26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b2a:	4802      	ldr	r0, [pc, #8]	; (8001b34 <setYellow_0+0x28>)
 8001b2c:	f000 fc5f 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40010800 	.word	0x40010800

08001b38 <setGreen_0>:
void setGreen_0(){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	2140      	movs	r1, #64	; 0x40
 8001b40:	4807      	ldr	r0, [pc, #28]	; (8001b60 <setGreen_0+0x28>)
 8001b42:	f000 fc54 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001b46:	2201      	movs	r2, #1
 8001b48:	2180      	movs	r1, #128	; 0x80
 8001b4a:	4805      	ldr	r0, [pc, #20]	; (8001b60 <setGreen_0+0x28>)
 8001b4c:	f000 fc4f 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8001b50:	2200      	movs	r2, #0
 8001b52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b56:	4802      	ldr	r0, [pc, #8]	; (8001b60 <setGreen_0+0x28>)
 8001b58:	f000 fc49 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40010800 	.word	0x40010800

08001b64 <setRed_1>:

void setRed_1(){
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b6e:	4808      	ldr	r0, [pc, #32]	; (8001b90 <setRed_1+0x2c>)
 8001b70:	f000 fc3d 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b7a:	4805      	ldr	r0, [pc, #20]	; (8001b90 <setRed_1+0x2c>)
 8001b7c:	f000 fc37 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001b80:	2201      	movs	r2, #1
 8001b82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b86:	4802      	ldr	r0, [pc, #8]	; (8001b90 <setRed_1+0x2c>)
 8001b88:	f000 fc31 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001b8c:	bf00      	nop
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40010800 	.word	0x40010800

08001b94 <setYellow_1>:
void setYellow_1(){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b9e:	4808      	ldr	r0, [pc, #32]	; (8001bc0 <setYellow_1+0x2c>)
 8001ba0:	f000 fc25 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001baa:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <setYellow_1+0x2c>)
 8001bac:	f000 fc1f 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bb6:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <setYellow_1+0x2c>)
 8001bb8:	f000 fc19 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40010800 	.word	0x40010800

08001bc4 <setGreen_1>:
void setGreen_1(){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bce:	4808      	ldr	r0, [pc, #32]	; (8001bf0 <setGreen_1+0x2c>)
 8001bd0:	f000 fc0d 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <setGreen_1+0x2c>)
 8001bdc:	f000 fc07 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001be0:	2200      	movs	r2, #0
 8001be2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001be6:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <setGreen_1+0x2c>)
 8001be8:	f000 fc01 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40010800 	.word	0x40010800

08001bf4 <Modify_RedLed_0>:

//TIMER 8
void Modify_RedLed_0(){
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8001bf8:	2140      	movs	r1, #64	; 0x40
 8001bfa:	4808      	ldr	r0, [pc, #32]	; (8001c1c <Modify_RedLed_0+0x28>)
 8001bfc:	f000 fc0f 	bl	800241e <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001c00:	2201      	movs	r2, #1
 8001c02:	2180      	movs	r1, #128	; 0x80
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <Modify_RedLed_0+0x28>)
 8001c06:	f000 fbf2 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <Modify_RedLed_0+0x28>)
 8001c12:	f000 fbec 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40010800 	.word	0x40010800

08001c20 <Modify_YellowLed_0>:
void Modify_YellowLed_0(){
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8001c24:	2180      	movs	r1, #128	; 0x80
 8001c26:	4808      	ldr	r0, [pc, #32]	; (8001c48 <Modify_YellowLed_0+0x28>)
 8001c28:	f000 fbf9 	bl	800241e <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	2140      	movs	r1, #64	; 0x40
 8001c30:	4805      	ldr	r0, [pc, #20]	; (8001c48 <Modify_YellowLed_0+0x28>)
 8001c32:	f000 fbdc 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001c36:	2201      	movs	r2, #1
 8001c38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <Modify_YellowLed_0+0x28>)
 8001c3e:	f000 fbd6 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40010800 	.word	0x40010800

08001c4c <Modify_GreenLed_0>:
void Modify_GreenLed_0(){
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8001c50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c54:	4807      	ldr	r0, [pc, #28]	; (8001c74 <Modify_GreenLed_0+0x28>)
 8001c56:	f000 fbe2 	bl	800241e <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	2140      	movs	r1, #64	; 0x40
 8001c5e:	4805      	ldr	r0, [pc, #20]	; (8001c74 <Modify_GreenLed_0+0x28>)
 8001c60:	f000 fbc5 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001c64:	2201      	movs	r2, #1
 8001c66:	2180      	movs	r1, #128	; 0x80
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <Modify_GreenLed_0+0x28>)
 8001c6a:	f000 fbc0 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40010800 	.word	0x40010800

08001c78 <Modify_RedLed_1>:

//TIMER 8
void Modify_RedLed_1(){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8001c7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c80:	4808      	ldr	r0, [pc, #32]	; (8001ca4 <Modify_RedLed_1+0x2c>)
 8001c82:	f000 fbcc 	bl	800241e <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001c86:	2201      	movs	r2, #1
 8001c88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c8c:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <Modify_RedLed_1+0x2c>)
 8001c8e:	f000 fbae 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001c92:	2201      	movs	r2, #1
 8001c94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c98:	4802      	ldr	r0, [pc, #8]	; (8001ca4 <Modify_RedLed_1+0x2c>)
 8001c9a:	f000 fba8 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40010800 	.word	0x40010800

08001ca8 <Modify_YellowLed_1>:
void Modify_YellowLed_1(){
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 8001cac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cb0:	4808      	ldr	r0, [pc, #32]	; (8001cd4 <Modify_YellowLed_1+0x2c>)
 8001cb2:	f000 fbb4 	bl	800241e <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cbc:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <Modify_YellowLed_1+0x2c>)
 8001cbe:	f000 fb96 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <Modify_YellowLed_1+0x2c>)
 8001cca:	f000 fb90 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40010800 	.word	0x40010800

08001cd8 <Modify_GreenLed_1>:
void Modify_GreenLed_1(){
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8001cdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ce0:	4808      	ldr	r0, [pc, #32]	; (8001d04 <Modify_GreenLed_1+0x2c>)
 8001ce2:	f000 fb9c 	bl	800241e <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cec:	4805      	ldr	r0, [pc, #20]	; (8001d04 <Modify_GreenLed_1+0x2c>)
 8001cee:	f000 fb7e 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <Modify_GreenLed_1+0x2c>)
 8001cfa:	f000 fb78 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40010800 	.word	0x40010800

08001d08 <reset_All_Led>:

void reset_All_Led(){
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	2140      	movs	r1, #64	; 0x40
 8001d10:	4810      	ldr	r0, [pc, #64]	; (8001d54 <reset_All_Led+0x4c>)
 8001d12:	f000 fb6c 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001d16:	2201      	movs	r2, #1
 8001d18:	2180      	movs	r1, #128	; 0x80
 8001d1a:	480e      	ldr	r0, [pc, #56]	; (8001d54 <reset_All_Led+0x4c>)
 8001d1c:	f000 fb67 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001d20:	2201      	movs	r2, #1
 8001d22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d26:	480b      	ldr	r0, [pc, #44]	; (8001d54 <reset_All_Led+0x4c>)
 8001d28:	f000 fb61 	bl	80023ee <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d32:	4808      	ldr	r0, [pc, #32]	; (8001d54 <reset_All_Led+0x4c>)
 8001d34:	f000 fb5b 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d3e:	4805      	ldr	r0, [pc, #20]	; (8001d54 <reset_All_Led+0x4c>)
 8001d40:	f000 fb55 	bl	80023ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001d44:	2201      	movs	r2, #1
 8001d46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d4a:	4802      	ldr	r0, [pc, #8]	; (8001d54 <reset_All_Led+0x4c>)
 8001d4c:	f000 fb4f 	bl	80023ee <HAL_GPIO_WritePin>
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40010800 	.word	0x40010800

08001d58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d58:	f7ff febc 	bl	8001ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d5c:	480b      	ldr	r0, [pc, #44]	; (8001d8c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d5e:	490c      	ldr	r1, [pc, #48]	; (8001d90 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d60:	4a0c      	ldr	r2, [pc, #48]	; (8001d94 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d64:	e002      	b.n	8001d6c <LoopCopyDataInit>

08001d66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d6a:	3304      	adds	r3, #4

08001d6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d70:	d3f9      	bcc.n	8001d66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d72:	4a09      	ldr	r2, [pc, #36]	; (8001d98 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d74:	4c09      	ldr	r4, [pc, #36]	; (8001d9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d78:	e001      	b.n	8001d7e <LoopFillZerobss>

08001d7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d7c:	3204      	adds	r2, #4

08001d7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d80:	d3fb      	bcc.n	8001d7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d82:	f001 fb1d 	bl	80033c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d86:	f7ff fc75 	bl	8001674 <main>
  bx lr
 8001d8a:	4770      	bx	lr
  ldr r0, =_sdata
 8001d8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d90:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001d94:	0800345c 	.word	0x0800345c
  ldr r2, =_sbss
 8001d98:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001d9c:	20000240 	.word	0x20000240

08001da0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001da0:	e7fe      	b.n	8001da0 <ADC1_2_IRQHandler>
	...

08001da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <HAL_Init+0x28>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a07      	ldr	r2, [pc, #28]	; (8001dcc <HAL_Init+0x28>)
 8001dae:	f043 0310 	orr.w	r3, r3, #16
 8001db2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db4:	2003      	movs	r0, #3
 8001db6:	f000 f947 	bl	8002048 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dba:	200f      	movs	r0, #15
 8001dbc:	f000 f808 	bl	8001dd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc0:	f7ff fe00 	bl	80019c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40022000 	.word	0x40022000

08001dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <HAL_InitTick+0x54>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_InitTick+0x58>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	4619      	mov	r1, r3
 8001de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001de6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 f95f 	bl	80020b2 <HAL_SYSTICK_Config>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e00e      	b.n	8001e1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b0f      	cmp	r3, #15
 8001e02:	d80a      	bhi.n	8001e1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e04:	2200      	movs	r2, #0
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	f04f 30ff 	mov.w	r0, #4294967295
 8001e0c:	f000 f927 	bl	800205e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e10:	4a06      	ldr	r2, [pc, #24]	; (8001e2c <HAL_InitTick+0x5c>)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	e000      	b.n	8001e1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000070 	.word	0x20000070
 8001e28:	20000078 	.word	0x20000078
 8001e2c:	20000074 	.word	0x20000074

08001e30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e34:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <HAL_IncTick+0x1c>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_IncTick+0x20>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4413      	add	r3, r2
 8001e40:	4a03      	ldr	r2, [pc, #12]	; (8001e50 <HAL_IncTick+0x20>)
 8001e42:	6013      	str	r3, [r2, #0]
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr
 8001e4c:	20000078 	.word	0x20000078
 8001e50:	2000023c 	.word	0x2000023c

08001e54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return uwTick;
 8001e58:	4b02      	ldr	r3, [pc, #8]	; (8001e64 <HAL_GetTick+0x10>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	2000023c 	.word	0x2000023c

08001e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e70:	f7ff fff0 	bl	8001e54 <HAL_GetTick>
 8001e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e80:	d005      	beq.n	8001e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e82:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <HAL_Delay+0x44>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e8e:	bf00      	nop
 8001e90:	f7ff ffe0 	bl	8001e54 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d8f7      	bhi.n	8001e90 <HAL_Delay+0x28>
  {
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000078 	.word	0x20000078

08001eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ee2:	4a04      	ldr	r2, [pc, #16]	; (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	60d3      	str	r3, [r2, #12]
}
 8001ee8:	bf00      	nop
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001efc:	4b04      	ldr	r3, [pc, #16]	; (8001f10 <__NVIC_GetPriorityGrouping+0x18>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	0a1b      	lsrs	r3, r3, #8
 8001f02:	f003 0307 	and.w	r3, r3, #7
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	db0b      	blt.n	8001f3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	f003 021f 	and.w	r2, r3, #31
 8001f2c:	4906      	ldr	r1, [pc, #24]	; (8001f48 <__NVIC_EnableIRQ+0x34>)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	095b      	lsrs	r3, r3, #5
 8001f34:	2001      	movs	r0, #1
 8001f36:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr
 8001f48:	e000e100 	.word	0xe000e100

08001f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	6039      	str	r1, [r7, #0]
 8001f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	db0a      	blt.n	8001f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	490c      	ldr	r1, [pc, #48]	; (8001f98 <__NVIC_SetPriority+0x4c>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	0112      	lsls	r2, r2, #4
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	440b      	add	r3, r1
 8001f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f74:	e00a      	b.n	8001f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4908      	ldr	r1, [pc, #32]	; (8001f9c <__NVIC_SetPriority+0x50>)
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	3b04      	subs	r3, #4
 8001f84:	0112      	lsls	r2, r2, #4
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	440b      	add	r3, r1
 8001f8a:	761a      	strb	r2, [r3, #24]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000e100 	.word	0xe000e100
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	; 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f1c3 0307 	rsb	r3, r3, #7
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	bf28      	it	cs
 8001fbe:	2304      	movcs	r3, #4
 8001fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	2b06      	cmp	r3, #6
 8001fc8:	d902      	bls.n	8001fd0 <NVIC_EncodePriority+0x30>
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3b03      	subs	r3, #3
 8001fce:	e000      	b.n	8001fd2 <NVIC_EncodePriority+0x32>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	43d9      	mvns	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff8:	4313      	orrs	r3, r2
         );
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3724      	adds	r7, #36	; 0x24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3b01      	subs	r3, #1
 8002010:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002014:	d301      	bcc.n	800201a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002016:	2301      	movs	r3, #1
 8002018:	e00f      	b.n	800203a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201a:	4a0a      	ldr	r2, [pc, #40]	; (8002044 <SysTick_Config+0x40>)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3b01      	subs	r3, #1
 8002020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002022:	210f      	movs	r1, #15
 8002024:	f04f 30ff 	mov.w	r0, #4294967295
 8002028:	f7ff ff90 	bl	8001f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800202c:	4b05      	ldr	r3, [pc, #20]	; (8002044 <SysTick_Config+0x40>)
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002032:	4b04      	ldr	r3, [pc, #16]	; (8002044 <SysTick_Config+0x40>)
 8002034:	2207      	movs	r2, #7
 8002036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	e000e010 	.word	0xe000e010

08002048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f7ff ff2d 	bl	8001eb0 <__NVIC_SetPriorityGrouping>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800205e:	b580      	push	{r7, lr}
 8002060:	b086      	sub	sp, #24
 8002062:	af00      	add	r7, sp, #0
 8002064:	4603      	mov	r3, r0
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]
 800206a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002070:	f7ff ff42 	bl	8001ef8 <__NVIC_GetPriorityGrouping>
 8002074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	68b9      	ldr	r1, [r7, #8]
 800207a:	6978      	ldr	r0, [r7, #20]
 800207c:	f7ff ff90 	bl	8001fa0 <NVIC_EncodePriority>
 8002080:	4602      	mov	r2, r0
 8002082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002086:	4611      	mov	r1, r2
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff5f 	bl	8001f4c <__NVIC_SetPriority>
}
 800208e:	bf00      	nop
 8002090:	3718      	adds	r7, #24
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
 800209c:	4603      	mov	r3, r0
 800209e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff35 	bl	8001f14 <__NVIC_EnableIRQ>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ffa2 	bl	8002004 <SysTick_Config>
 80020c0:	4603      	mov	r3, r0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b08b      	sub	sp, #44	; 0x2c
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020da:	2300      	movs	r3, #0
 80020dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020de:	e148      	b.n	8002372 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020e0:	2201      	movs	r2, #1
 80020e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	69fa      	ldr	r2, [r7, #28]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	f040 8137 	bne.w	800236c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4aa3      	ldr	r2, [pc, #652]	; (8002390 <HAL_GPIO_Init+0x2c4>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d05e      	beq.n	80021c6 <HAL_GPIO_Init+0xfa>
 8002108:	4aa1      	ldr	r2, [pc, #644]	; (8002390 <HAL_GPIO_Init+0x2c4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d875      	bhi.n	80021fa <HAL_GPIO_Init+0x12e>
 800210e:	4aa1      	ldr	r2, [pc, #644]	; (8002394 <HAL_GPIO_Init+0x2c8>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d058      	beq.n	80021c6 <HAL_GPIO_Init+0xfa>
 8002114:	4a9f      	ldr	r2, [pc, #636]	; (8002394 <HAL_GPIO_Init+0x2c8>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d86f      	bhi.n	80021fa <HAL_GPIO_Init+0x12e>
 800211a:	4a9f      	ldr	r2, [pc, #636]	; (8002398 <HAL_GPIO_Init+0x2cc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d052      	beq.n	80021c6 <HAL_GPIO_Init+0xfa>
 8002120:	4a9d      	ldr	r2, [pc, #628]	; (8002398 <HAL_GPIO_Init+0x2cc>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d869      	bhi.n	80021fa <HAL_GPIO_Init+0x12e>
 8002126:	4a9d      	ldr	r2, [pc, #628]	; (800239c <HAL_GPIO_Init+0x2d0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d04c      	beq.n	80021c6 <HAL_GPIO_Init+0xfa>
 800212c:	4a9b      	ldr	r2, [pc, #620]	; (800239c <HAL_GPIO_Init+0x2d0>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d863      	bhi.n	80021fa <HAL_GPIO_Init+0x12e>
 8002132:	4a9b      	ldr	r2, [pc, #620]	; (80023a0 <HAL_GPIO_Init+0x2d4>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d046      	beq.n	80021c6 <HAL_GPIO_Init+0xfa>
 8002138:	4a99      	ldr	r2, [pc, #612]	; (80023a0 <HAL_GPIO_Init+0x2d4>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d85d      	bhi.n	80021fa <HAL_GPIO_Init+0x12e>
 800213e:	2b12      	cmp	r3, #18
 8002140:	d82a      	bhi.n	8002198 <HAL_GPIO_Init+0xcc>
 8002142:	2b12      	cmp	r3, #18
 8002144:	d859      	bhi.n	80021fa <HAL_GPIO_Init+0x12e>
 8002146:	a201      	add	r2, pc, #4	; (adr r2, 800214c <HAL_GPIO_Init+0x80>)
 8002148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214c:	080021c7 	.word	0x080021c7
 8002150:	080021a1 	.word	0x080021a1
 8002154:	080021b3 	.word	0x080021b3
 8002158:	080021f5 	.word	0x080021f5
 800215c:	080021fb 	.word	0x080021fb
 8002160:	080021fb 	.word	0x080021fb
 8002164:	080021fb 	.word	0x080021fb
 8002168:	080021fb 	.word	0x080021fb
 800216c:	080021fb 	.word	0x080021fb
 8002170:	080021fb 	.word	0x080021fb
 8002174:	080021fb 	.word	0x080021fb
 8002178:	080021fb 	.word	0x080021fb
 800217c:	080021fb 	.word	0x080021fb
 8002180:	080021fb 	.word	0x080021fb
 8002184:	080021fb 	.word	0x080021fb
 8002188:	080021fb 	.word	0x080021fb
 800218c:	080021fb 	.word	0x080021fb
 8002190:	080021a9 	.word	0x080021a9
 8002194:	080021bd 	.word	0x080021bd
 8002198:	4a82      	ldr	r2, [pc, #520]	; (80023a4 <HAL_GPIO_Init+0x2d8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d013      	beq.n	80021c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800219e:	e02c      	b.n	80021fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	623b      	str	r3, [r7, #32]
          break;
 80021a6:	e029      	b.n	80021fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	3304      	adds	r3, #4
 80021ae:	623b      	str	r3, [r7, #32]
          break;
 80021b0:	e024      	b.n	80021fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	3308      	adds	r3, #8
 80021b8:	623b      	str	r3, [r7, #32]
          break;
 80021ba:	e01f      	b.n	80021fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	330c      	adds	r3, #12
 80021c2:	623b      	str	r3, [r7, #32]
          break;
 80021c4:	e01a      	b.n	80021fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021ce:	2304      	movs	r3, #4
 80021d0:	623b      	str	r3, [r7, #32]
          break;
 80021d2:	e013      	b.n	80021fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d105      	bne.n	80021e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021dc:	2308      	movs	r3, #8
 80021de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	69fa      	ldr	r2, [r7, #28]
 80021e4:	611a      	str	r2, [r3, #16]
          break;
 80021e6:	e009      	b.n	80021fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021e8:	2308      	movs	r3, #8
 80021ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69fa      	ldr	r2, [r7, #28]
 80021f0:	615a      	str	r2, [r3, #20]
          break;
 80021f2:	e003      	b.n	80021fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021f4:	2300      	movs	r3, #0
 80021f6:	623b      	str	r3, [r7, #32]
          break;
 80021f8:	e000      	b.n	80021fc <HAL_GPIO_Init+0x130>
          break;
 80021fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	2bff      	cmp	r3, #255	; 0xff
 8002200:	d801      	bhi.n	8002206 <HAL_GPIO_Init+0x13a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	e001      	b.n	800220a <HAL_GPIO_Init+0x13e>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3304      	adds	r3, #4
 800220a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	2bff      	cmp	r3, #255	; 0xff
 8002210:	d802      	bhi.n	8002218 <HAL_GPIO_Init+0x14c>
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	e002      	b.n	800221e <HAL_GPIO_Init+0x152>
 8002218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221a:	3b08      	subs	r3, #8
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	210f      	movs	r1, #15
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	fa01 f303 	lsl.w	r3, r1, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	401a      	ands	r2, r3
 8002230:	6a39      	ldr	r1, [r7, #32]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	fa01 f303 	lsl.w	r3, r1, r3
 8002238:	431a      	orrs	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 8090 	beq.w	800236c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800224c:	4b56      	ldr	r3, [pc, #344]	; (80023a8 <HAL_GPIO_Init+0x2dc>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	4a55      	ldr	r2, [pc, #340]	; (80023a8 <HAL_GPIO_Init+0x2dc>)
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	6193      	str	r3, [r2, #24]
 8002258:	4b53      	ldr	r3, [pc, #332]	; (80023a8 <HAL_GPIO_Init+0x2dc>)
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002264:	4a51      	ldr	r2, [pc, #324]	; (80023ac <HAL_GPIO_Init+0x2e0>)
 8002266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	3302      	adds	r3, #2
 800226c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002270:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	220f      	movs	r2, #15
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	4013      	ands	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a49      	ldr	r2, [pc, #292]	; (80023b0 <HAL_GPIO_Init+0x2e4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d00d      	beq.n	80022ac <HAL_GPIO_Init+0x1e0>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a48      	ldr	r2, [pc, #288]	; (80023b4 <HAL_GPIO_Init+0x2e8>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d007      	beq.n	80022a8 <HAL_GPIO_Init+0x1dc>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a47      	ldr	r2, [pc, #284]	; (80023b8 <HAL_GPIO_Init+0x2ec>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d101      	bne.n	80022a4 <HAL_GPIO_Init+0x1d8>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e004      	b.n	80022ae <HAL_GPIO_Init+0x1e2>
 80022a4:	2303      	movs	r3, #3
 80022a6:	e002      	b.n	80022ae <HAL_GPIO_Init+0x1e2>
 80022a8:	2301      	movs	r3, #1
 80022aa:	e000      	b.n	80022ae <HAL_GPIO_Init+0x1e2>
 80022ac:	2300      	movs	r3, #0
 80022ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022b0:	f002 0203 	and.w	r2, r2, #3
 80022b4:	0092      	lsls	r2, r2, #2
 80022b6:	4093      	lsls	r3, r2
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022be:	493b      	ldr	r1, [pc, #236]	; (80023ac <HAL_GPIO_Init+0x2e0>)
 80022c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c2:	089b      	lsrs	r3, r3, #2
 80022c4:	3302      	adds	r3, #2
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d006      	beq.n	80022e6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022d8:	4b38      	ldr	r3, [pc, #224]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	4937      	ldr	r1, [pc, #220]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	608b      	str	r3, [r1, #8]
 80022e4:	e006      	b.n	80022f4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022e6:	4b35      	ldr	r3, [pc, #212]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	4933      	ldr	r1, [pc, #204]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d006      	beq.n	800230e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002300:	4b2e      	ldr	r3, [pc, #184]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	492d      	ldr	r1, [pc, #180]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	4313      	orrs	r3, r2
 800230a:	60cb      	str	r3, [r1, #12]
 800230c:	e006      	b.n	800231c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800230e:	4b2b      	ldr	r3, [pc, #172]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	43db      	mvns	r3, r3
 8002316:	4929      	ldr	r1, [pc, #164]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002318:	4013      	ands	r3, r2
 800231a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d006      	beq.n	8002336 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002328:	4b24      	ldr	r3, [pc, #144]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	4923      	ldr	r1, [pc, #140]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
 8002334:	e006      	b.n	8002344 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002336:	4b21      	ldr	r3, [pc, #132]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	43db      	mvns	r3, r3
 800233e:	491f      	ldr	r1, [pc, #124]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002340:	4013      	ands	r3, r2
 8002342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d006      	beq.n	800235e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002350:	4b1a      	ldr	r3, [pc, #104]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4919      	ldr	r1, [pc, #100]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	4313      	orrs	r3, r2
 800235a:	600b      	str	r3, [r1, #0]
 800235c:	e006      	b.n	800236c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800235e:	4b17      	ldr	r3, [pc, #92]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	43db      	mvns	r3, r3
 8002366:	4915      	ldr	r1, [pc, #84]	; (80023bc <HAL_GPIO_Init+0x2f0>)
 8002368:	4013      	ands	r3, r2
 800236a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	3301      	adds	r3, #1
 8002370:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002378:	fa22 f303 	lsr.w	r3, r2, r3
 800237c:	2b00      	cmp	r3, #0
 800237e:	f47f aeaf 	bne.w	80020e0 <HAL_GPIO_Init+0x14>
  }
}
 8002382:	bf00      	nop
 8002384:	bf00      	nop
 8002386:	372c      	adds	r7, #44	; 0x2c
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	10320000 	.word	0x10320000
 8002394:	10310000 	.word	0x10310000
 8002398:	10220000 	.word	0x10220000
 800239c:	10210000 	.word	0x10210000
 80023a0:	10120000 	.word	0x10120000
 80023a4:	10110000 	.word	0x10110000
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40010000 	.word	0x40010000
 80023b0:	40010800 	.word	0x40010800
 80023b4:	40010c00 	.word	0x40010c00
 80023b8:	40011000 	.word	0x40011000
 80023bc:	40010400 	.word	0x40010400

080023c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	460b      	mov	r3, r1
 80023ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	887b      	ldrh	r3, [r7, #2]
 80023d2:	4013      	ands	r3, r2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d002      	beq.n	80023de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023d8:	2301      	movs	r3, #1
 80023da:	73fb      	strb	r3, [r7, #15]
 80023dc:	e001      	b.n	80023e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr

080023ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023ee:	b480      	push	{r7}
 80023f0:	b083      	sub	sp, #12
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
 80023f6:	460b      	mov	r3, r1
 80023f8:	807b      	strh	r3, [r7, #2]
 80023fa:	4613      	mov	r3, r2
 80023fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023fe:	787b      	ldrb	r3, [r7, #1]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d003      	beq.n	800240c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002404:	887a      	ldrh	r2, [r7, #2]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800240a:	e003      	b.n	8002414 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800240c:	887b      	ldrh	r3, [r7, #2]
 800240e:	041a      	lsls	r2, r3, #16
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	611a      	str	r2, [r3, #16]
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr

0800241e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800241e:	b480      	push	{r7}
 8002420:	b085      	sub	sp, #20
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	460b      	mov	r3, r1
 8002428:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002430:	887a      	ldrh	r2, [r7, #2]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	4013      	ands	r3, r2
 8002436:	041a      	lsls	r2, r3, #16
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43d9      	mvns	r1, r3
 800243c:	887b      	ldrh	r3, [r7, #2]
 800243e:	400b      	ands	r3, r1
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	611a      	str	r2, [r3, #16]
}
 8002446:	bf00      	nop
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e26c      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 8087 	beq.w	800257e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002470:	4b92      	ldr	r3, [pc, #584]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 030c 	and.w	r3, r3, #12
 8002478:	2b04      	cmp	r3, #4
 800247a:	d00c      	beq.n	8002496 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800247c:	4b8f      	ldr	r3, [pc, #572]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f003 030c 	and.w	r3, r3, #12
 8002484:	2b08      	cmp	r3, #8
 8002486:	d112      	bne.n	80024ae <HAL_RCC_OscConfig+0x5e>
 8002488:	4b8c      	ldr	r3, [pc, #560]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002494:	d10b      	bne.n	80024ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002496:	4b89      	ldr	r3, [pc, #548]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d06c      	beq.n	800257c <HAL_RCC_OscConfig+0x12c>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d168      	bne.n	800257c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e246      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b6:	d106      	bne.n	80024c6 <HAL_RCC_OscConfig+0x76>
 80024b8:	4b80      	ldr	r3, [pc, #512]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a7f      	ldr	r2, [pc, #508]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	e02e      	b.n	8002524 <HAL_RCC_OscConfig+0xd4>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCC_OscConfig+0x98>
 80024ce:	4b7b      	ldr	r3, [pc, #492]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a7a      	ldr	r2, [pc, #488]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d8:	6013      	str	r3, [r2, #0]
 80024da:	4b78      	ldr	r3, [pc, #480]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a77      	ldr	r2, [pc, #476]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e4:	6013      	str	r3, [r2, #0]
 80024e6:	e01d      	b.n	8002524 <HAL_RCC_OscConfig+0xd4>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024f0:	d10c      	bne.n	800250c <HAL_RCC_OscConfig+0xbc>
 80024f2:	4b72      	ldr	r3, [pc, #456]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a71      	ldr	r2, [pc, #452]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80024f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	4b6f      	ldr	r3, [pc, #444]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a6e      	ldr	r2, [pc, #440]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e00b      	b.n	8002524 <HAL_RCC_OscConfig+0xd4>
 800250c:	4b6b      	ldr	r3, [pc, #428]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a6a      	ldr	r2, [pc, #424]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002516:	6013      	str	r3, [r2, #0]
 8002518:	4b68      	ldr	r3, [pc, #416]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a67      	ldr	r2, [pc, #412]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 800251e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002522:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d013      	beq.n	8002554 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252c:	f7ff fc92 	bl	8001e54 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002534:	f7ff fc8e 	bl	8001e54 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b64      	cmp	r3, #100	; 0x64
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e1fa      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002546:	4b5d      	ldr	r3, [pc, #372]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0f0      	beq.n	8002534 <HAL_RCC_OscConfig+0xe4>
 8002552:	e014      	b.n	800257e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002554:	f7ff fc7e 	bl	8001e54 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800255c:	f7ff fc7a 	bl	8001e54 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b64      	cmp	r3, #100	; 0x64
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e1e6      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256e:	4b53      	ldr	r3, [pc, #332]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1f0      	bne.n	800255c <HAL_RCC_OscConfig+0x10c>
 800257a:	e000      	b.n	800257e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800257c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d063      	beq.n	8002652 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800258a:	4b4c      	ldr	r3, [pc, #304]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 030c 	and.w	r3, r3, #12
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00b      	beq.n	80025ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002596:	4b49      	ldr	r3, [pc, #292]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 030c 	and.w	r3, r3, #12
 800259e:	2b08      	cmp	r3, #8
 80025a0:	d11c      	bne.n	80025dc <HAL_RCC_OscConfig+0x18c>
 80025a2:	4b46      	ldr	r3, [pc, #280]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d116      	bne.n	80025dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ae:	4b43      	ldr	r3, [pc, #268]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_RCC_OscConfig+0x176>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d001      	beq.n	80025c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e1ba      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c6:	4b3d      	ldr	r3, [pc, #244]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	00db      	lsls	r3, r3, #3
 80025d4:	4939      	ldr	r1, [pc, #228]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 80025d6:	4313      	orrs	r3, r2
 80025d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025da:	e03a      	b.n	8002652 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d020      	beq.n	8002626 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025e4:	4b36      	ldr	r3, [pc, #216]	; (80026c0 <HAL_RCC_OscConfig+0x270>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ea:	f7ff fc33 	bl	8001e54 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f2:	f7ff fc2f 	bl	8001e54 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e19b      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002604:	4b2d      	ldr	r3, [pc, #180]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002610:	4b2a      	ldr	r3, [pc, #168]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	00db      	lsls	r3, r3, #3
 800261e:	4927      	ldr	r1, [pc, #156]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002620:	4313      	orrs	r3, r2
 8002622:	600b      	str	r3, [r1, #0]
 8002624:	e015      	b.n	8002652 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002626:	4b26      	ldr	r3, [pc, #152]	; (80026c0 <HAL_RCC_OscConfig+0x270>)
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7ff fc12 	bl	8001e54 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002634:	f7ff fc0e 	bl	8001e54 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e17a      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002646:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f0      	bne.n	8002634 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d03a      	beq.n	80026d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d019      	beq.n	800269a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002666:	4b17      	ldr	r3, [pc, #92]	; (80026c4 <HAL_RCC_OscConfig+0x274>)
 8002668:	2201      	movs	r2, #1
 800266a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800266c:	f7ff fbf2 	bl	8001e54 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002674:	f7ff fbee 	bl	8001e54 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e15a      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002686:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <HAL_RCC_OscConfig+0x26c>)
 8002688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d0f0      	beq.n	8002674 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002692:	2001      	movs	r0, #1
 8002694:	f000 fa9a 	bl	8002bcc <RCC_Delay>
 8002698:	e01c      	b.n	80026d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800269a:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <HAL_RCC_OscConfig+0x274>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026a0:	f7ff fbd8 	bl	8001e54 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a6:	e00f      	b.n	80026c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a8:	f7ff fbd4 	bl	8001e54 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d908      	bls.n	80026c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e140      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
 80026ba:	bf00      	nop
 80026bc:	40021000 	.word	0x40021000
 80026c0:	42420000 	.word	0x42420000
 80026c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c8:	4b9e      	ldr	r3, [pc, #632]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1e9      	bne.n	80026a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 80a6 	beq.w	800282e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e6:	4b97      	ldr	r3, [pc, #604]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10d      	bne.n	800270e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	4b94      	ldr	r3, [pc, #592]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	4a93      	ldr	r2, [pc, #588]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80026f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fc:	61d3      	str	r3, [r2, #28]
 80026fe:	4b91      	ldr	r3, [pc, #580]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002706:	60bb      	str	r3, [r7, #8]
 8002708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270a:	2301      	movs	r3, #1
 800270c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270e:	4b8e      	ldr	r3, [pc, #568]	; (8002948 <HAL_RCC_OscConfig+0x4f8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002716:	2b00      	cmp	r3, #0
 8002718:	d118      	bne.n	800274c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800271a:	4b8b      	ldr	r3, [pc, #556]	; (8002948 <HAL_RCC_OscConfig+0x4f8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a8a      	ldr	r2, [pc, #552]	; (8002948 <HAL_RCC_OscConfig+0x4f8>)
 8002720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002724:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002726:	f7ff fb95 	bl	8001e54 <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272e:	f7ff fb91 	bl	8001e54 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b64      	cmp	r3, #100	; 0x64
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e0fd      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002740:	4b81      	ldr	r3, [pc, #516]	; (8002948 <HAL_RCC_OscConfig+0x4f8>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0f0      	beq.n	800272e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d106      	bne.n	8002762 <HAL_RCC_OscConfig+0x312>
 8002754:	4b7b      	ldr	r3, [pc, #492]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4a7a      	ldr	r2, [pc, #488]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800275a:	f043 0301 	orr.w	r3, r3, #1
 800275e:	6213      	str	r3, [r2, #32]
 8002760:	e02d      	b.n	80027be <HAL_RCC_OscConfig+0x36e>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10c      	bne.n	8002784 <HAL_RCC_OscConfig+0x334>
 800276a:	4b76      	ldr	r3, [pc, #472]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	4a75      	ldr	r2, [pc, #468]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	6213      	str	r3, [r2, #32]
 8002776:	4b73      	ldr	r3, [pc, #460]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	4a72      	ldr	r2, [pc, #456]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800277c:	f023 0304 	bic.w	r3, r3, #4
 8002780:	6213      	str	r3, [r2, #32]
 8002782:	e01c      	b.n	80027be <HAL_RCC_OscConfig+0x36e>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	2b05      	cmp	r3, #5
 800278a:	d10c      	bne.n	80027a6 <HAL_RCC_OscConfig+0x356>
 800278c:	4b6d      	ldr	r3, [pc, #436]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	4a6c      	ldr	r2, [pc, #432]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002792:	f043 0304 	orr.w	r3, r3, #4
 8002796:	6213      	str	r3, [r2, #32]
 8002798:	4b6a      	ldr	r3, [pc, #424]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	4a69      	ldr	r2, [pc, #420]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	6213      	str	r3, [r2, #32]
 80027a4:	e00b      	b.n	80027be <HAL_RCC_OscConfig+0x36e>
 80027a6:	4b67      	ldr	r3, [pc, #412]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4a66      	ldr	r2, [pc, #408]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80027ac:	f023 0301 	bic.w	r3, r3, #1
 80027b0:	6213      	str	r3, [r2, #32]
 80027b2:	4b64      	ldr	r3, [pc, #400]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	4a63      	ldr	r2, [pc, #396]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80027b8:	f023 0304 	bic.w	r3, r3, #4
 80027bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d015      	beq.n	80027f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c6:	f7ff fb45 	bl	8001e54 <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027cc:	e00a      	b.n	80027e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ce:	f7ff fb41 	bl	8001e54 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027dc:	4293      	cmp	r3, r2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e0ab      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e4:	4b57      	ldr	r3, [pc, #348]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d0ee      	beq.n	80027ce <HAL_RCC_OscConfig+0x37e>
 80027f0:	e014      	b.n	800281c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f2:	f7ff fb2f 	bl	8001e54 <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f8:	e00a      	b.n	8002810 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027fa:	f7ff fb2b 	bl	8001e54 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	f241 3288 	movw	r2, #5000	; 0x1388
 8002808:	4293      	cmp	r3, r2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e095      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002810:	4b4c      	ldr	r3, [pc, #304]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1ee      	bne.n	80027fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800281c:	7dfb      	ldrb	r3, [r7, #23]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d105      	bne.n	800282e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002822:	4b48      	ldr	r3, [pc, #288]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	4a47      	ldr	r2, [pc, #284]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002828:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800282c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 8081 	beq.w	800293a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002838:	4b42      	ldr	r3, [pc, #264]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	2b08      	cmp	r3, #8
 8002842:	d061      	beq.n	8002908 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	2b02      	cmp	r3, #2
 800284a:	d146      	bne.n	80028da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800284c:	4b3f      	ldr	r3, [pc, #252]	; (800294c <HAL_RCC_OscConfig+0x4fc>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002852:	f7ff faff 	bl	8001e54 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800285a:	f7ff fafb 	bl	8001e54 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e067      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286c:	4b35      	ldr	r3, [pc, #212]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f0      	bne.n	800285a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002880:	d108      	bne.n	8002894 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002882:	4b30      	ldr	r3, [pc, #192]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	492d      	ldr	r1, [pc, #180]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002890:	4313      	orrs	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002894:	4b2b      	ldr	r3, [pc, #172]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a19      	ldr	r1, [r3, #32]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a4:	430b      	orrs	r3, r1
 80028a6:	4927      	ldr	r1, [pc, #156]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ac:	4b27      	ldr	r3, [pc, #156]	; (800294c <HAL_RCC_OscConfig+0x4fc>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7ff facf 	bl	8001e54 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ba:	f7ff facb 	bl	8001e54 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e037      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028cc:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x46a>
 80028d8:	e02f      	b.n	800293a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028da:	4b1c      	ldr	r3, [pc, #112]	; (800294c <HAL_RCC_OscConfig+0x4fc>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7ff fab8 	bl	8001e54 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e8:	f7ff fab4 	bl	8001e54 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e020      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028fa:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x498>
 8002906:	e018      	b.n	800293a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e013      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002914:	4b0b      	ldr	r3, [pc, #44]	; (8002944 <HAL_RCC_OscConfig+0x4f4>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	429a      	cmp	r2, r3
 8002926:	d106      	bne.n	8002936 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002932:	429a      	cmp	r2, r3
 8002934:	d001      	beq.n	800293a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40021000 	.word	0x40021000
 8002948:	40007000 	.word	0x40007000
 800294c:	42420060 	.word	0x42420060

08002950 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0d0      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002964:	4b6a      	ldr	r3, [pc, #424]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0307 	and.w	r3, r3, #7
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	429a      	cmp	r2, r3
 8002970:	d910      	bls.n	8002994 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002972:	4b67      	ldr	r3, [pc, #412]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f023 0207 	bic.w	r2, r3, #7
 800297a:	4965      	ldr	r1, [pc, #404]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	4313      	orrs	r3, r2
 8002980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002982:	4b63      	ldr	r3, [pc, #396]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	429a      	cmp	r2, r3
 800298e:	d001      	beq.n	8002994 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e0b8      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d020      	beq.n	80029e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d005      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029ac:	4b59      	ldr	r3, [pc, #356]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	4a58      	ldr	r2, [pc, #352]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0308 	and.w	r3, r3, #8
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d005      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029c4:	4b53      	ldr	r3, [pc, #332]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	4a52      	ldr	r2, [pc, #328]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029d0:	4b50      	ldr	r3, [pc, #320]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	494d      	ldr	r1, [pc, #308]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d040      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d107      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f6:	4b47      	ldr	r3, [pc, #284]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d115      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e07f      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d107      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0e:	4b41      	ldr	r3, [pc, #260]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e073      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a1e:	4b3d      	ldr	r3, [pc, #244]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e06b      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a2e:	4b39      	ldr	r3, [pc, #228]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f023 0203 	bic.w	r2, r3, #3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	4936      	ldr	r1, [pc, #216]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a40:	f7ff fa08 	bl	8001e54 <HAL_GetTick>
 8002a44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a46:	e00a      	b.n	8002a5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a48:	f7ff fa04 	bl	8001e54 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e053      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5e:	4b2d      	ldr	r3, [pc, #180]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f003 020c 	and.w	r2, r3, #12
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d1eb      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a70:	4b27      	ldr	r3, [pc, #156]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d210      	bcs.n	8002aa0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7e:	4b24      	ldr	r3, [pc, #144]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f023 0207 	bic.w	r2, r3, #7
 8002a86:	4922      	ldr	r1, [pc, #136]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a8e:	4b20      	ldr	r3, [pc, #128]	; (8002b10 <HAL_RCC_ClockConfig+0x1c0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d001      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e032      	b.n	8002b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d008      	beq.n	8002abe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aac:	4b19      	ldr	r3, [pc, #100]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	4916      	ldr	r1, [pc, #88]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0308 	and.w	r3, r3, #8
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d009      	beq.n	8002ade <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aca:	4b12      	ldr	r3, [pc, #72]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	490e      	ldr	r1, [pc, #56]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ade:	f000 f821 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	4b0b      	ldr	r3, [pc, #44]	; (8002b14 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	091b      	lsrs	r3, r3, #4
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	490a      	ldr	r1, [pc, #40]	; (8002b18 <HAL_RCC_ClockConfig+0x1c8>)
 8002af0:	5ccb      	ldrb	r3, [r1, r3]
 8002af2:	fa22 f303 	lsr.w	r3, r2, r3
 8002af6:	4a09      	ldr	r2, [pc, #36]	; (8002b1c <HAL_RCC_ClockConfig+0x1cc>)
 8002af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002afa:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <HAL_RCC_ClockConfig+0x1d0>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff f966 	bl	8001dd0 <HAL_InitTick>

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40022000 	.word	0x40022000
 8002b14:	40021000 	.word	0x40021000
 8002b18:	08003430 	.word	0x08003430
 8002b1c:	20000070 	.word	0x20000070
 8002b20:	20000074 	.word	0x20000074

08002b24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b087      	sub	sp, #28
 8002b28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	2300      	movs	r3, #0
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	2300      	movs	r3, #0
 8002b38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b3e:	4b1e      	ldr	r3, [pc, #120]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f003 030c 	and.w	r3, r3, #12
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	d002      	beq.n	8002b54 <HAL_RCC_GetSysClockFreq+0x30>
 8002b4e:	2b08      	cmp	r3, #8
 8002b50:	d003      	beq.n	8002b5a <HAL_RCC_GetSysClockFreq+0x36>
 8002b52:	e027      	b.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b54:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8002b56:	613b      	str	r3, [r7, #16]
      break;
 8002b58:	e027      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	0c9b      	lsrs	r3, r3, #18
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	4a17      	ldr	r2, [pc, #92]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b64:	5cd3      	ldrb	r3, [r2, r3]
 8002b66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d010      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b72:	4b11      	ldr	r3, [pc, #68]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	0c5b      	lsrs	r3, r3, #17
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	4a11      	ldr	r2, [pc, #68]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b7e:	5cd3      	ldrb	r3, [r2, r3]
 8002b80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a0d      	ldr	r2, [pc, #52]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8002b86:	fb02 f203 	mul.w	r2, r2, r3
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	e004      	b.n	8002b9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b98:	fb02 f303 	mul.w	r3, r2, r3
 8002b9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	613b      	str	r3, [r7, #16]
      break;
 8002ba2:	e002      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8002ba6:	613b      	str	r3, [r7, #16]
      break;
 8002ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002baa:	693b      	ldr	r3, [r7, #16]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	371c      	adds	r7, #28
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bc80      	pop	{r7}
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	007a1200 	.word	0x007a1200
 8002bc0:	08003440 	.word	0x08003440
 8002bc4:	08003450 	.word	0x08003450
 8002bc8:	003d0900 	.word	0x003d0900

08002bcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <RCC_Delay+0x34>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a0a      	ldr	r2, [pc, #40]	; (8002c04 <RCC_Delay+0x38>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	0a5b      	lsrs	r3, r3, #9
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002be8:	bf00      	nop
  }
  while (Delay --);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	1e5a      	subs	r2, r3, #1
 8002bee:	60fa      	str	r2, [r7, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1f9      	bne.n	8002be8 <RCC_Delay+0x1c>
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr
 8002c00:	20000070 	.word	0x20000070
 8002c04:	10624dd3 	.word	0x10624dd3

08002c08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e041      	b.n	8002c9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fe fefa 	bl	8001a28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3304      	adds	r3, #4
 8002c44:	4619      	mov	r1, r3
 8002c46:	4610      	mov	r0, r2
 8002c48:	f000 fa56 	bl	80030f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
	...

08002ca8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d001      	beq.n	8002cc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e035      	b.n	8002d2c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 0201 	orr.w	r2, r2, #1
 8002cd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a16      	ldr	r2, [pc, #88]	; (8002d38 <HAL_TIM_Base_Start_IT+0x90>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d009      	beq.n	8002cf6 <HAL_TIM_Base_Start_IT+0x4e>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cea:	d004      	beq.n	8002cf6 <HAL_TIM_Base_Start_IT+0x4e>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a12      	ldr	r2, [pc, #72]	; (8002d3c <HAL_TIM_Base_Start_IT+0x94>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d111      	bne.n	8002d1a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2b06      	cmp	r3, #6
 8002d06:	d010      	beq.n	8002d2a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d18:	e007      	b.n	8002d2a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f042 0201 	orr.w	r2, r2, #1
 8002d28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40012c00 	.word	0x40012c00
 8002d3c:	40000400 	.word	0x40000400

08002d40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d020      	beq.n	8002da4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d01b      	beq.n	8002da4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f06f 0202 	mvn.w	r2, #2
 8002d74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f998 	bl	80030c0 <HAL_TIM_IC_CaptureCallback>
 8002d90:	e005      	b.n	8002d9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 f98b 	bl	80030ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f000 f99a 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d020      	beq.n	8002df0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f003 0304 	and.w	r3, r3, #4
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d01b      	beq.n	8002df0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f06f 0204 	mvn.w	r2, #4
 8002dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f972 	bl	80030c0 <HAL_TIM_IC_CaptureCallback>
 8002ddc:	e005      	b.n	8002dea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f965 	bl	80030ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 f974 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d020      	beq.n	8002e3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d01b      	beq.n	8002e3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0208 	mvn.w	r2, #8
 8002e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2204      	movs	r2, #4
 8002e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 f94c 	bl	80030c0 <HAL_TIM_IC_CaptureCallback>
 8002e28:	e005      	b.n	8002e36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f93f 	bl	80030ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 f94e 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	f003 0310 	and.w	r3, r3, #16
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d020      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f003 0310 	and.w	r3, r3, #16
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01b      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f06f 0210 	mvn.w	r2, #16
 8002e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 f926 	bl	80030c0 <HAL_TIM_IC_CaptureCallback>
 8002e74:	e005      	b.n	8002e82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f919 	bl	80030ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 f928 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00c      	beq.n	8002eac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d007      	beq.n	8002eac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f06f 0201 	mvn.w	r2, #1
 8002ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7fe fd0e 	bl	80018c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00c      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fa6f 	bl	80033ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00c      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d007      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f8f8 	bl	80030e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	f003 0320 	and.w	r3, r3, #32
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00c      	beq.n	8002f18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d007      	beq.n	8002f18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f06f 0220 	mvn.w	r2, #32
 8002f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 fa42 	bl	800339c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f18:	bf00      	nop
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_TIM_ConfigClockSource+0x1c>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e0b4      	b.n	80030a6 <HAL_TIM_ConfigClockSource+0x186>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2202      	movs	r2, #2
 8002f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f74:	d03e      	beq.n	8002ff4 <HAL_TIM_ConfigClockSource+0xd4>
 8002f76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f7a:	f200 8087 	bhi.w	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f82:	f000 8086 	beq.w	8003092 <HAL_TIM_ConfigClockSource+0x172>
 8002f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f8a:	d87f      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002f8c:	2b70      	cmp	r3, #112	; 0x70
 8002f8e:	d01a      	beq.n	8002fc6 <HAL_TIM_ConfigClockSource+0xa6>
 8002f90:	2b70      	cmp	r3, #112	; 0x70
 8002f92:	d87b      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002f94:	2b60      	cmp	r3, #96	; 0x60
 8002f96:	d050      	beq.n	800303a <HAL_TIM_ConfigClockSource+0x11a>
 8002f98:	2b60      	cmp	r3, #96	; 0x60
 8002f9a:	d877      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002f9c:	2b50      	cmp	r3, #80	; 0x50
 8002f9e:	d03c      	beq.n	800301a <HAL_TIM_ConfigClockSource+0xfa>
 8002fa0:	2b50      	cmp	r3, #80	; 0x50
 8002fa2:	d873      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002fa4:	2b40      	cmp	r3, #64	; 0x40
 8002fa6:	d058      	beq.n	800305a <HAL_TIM_ConfigClockSource+0x13a>
 8002fa8:	2b40      	cmp	r3, #64	; 0x40
 8002faa:	d86f      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002fac:	2b30      	cmp	r3, #48	; 0x30
 8002fae:	d064      	beq.n	800307a <HAL_TIM_ConfigClockSource+0x15a>
 8002fb0:	2b30      	cmp	r3, #48	; 0x30
 8002fb2:	d86b      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002fb4:	2b20      	cmp	r3, #32
 8002fb6:	d060      	beq.n	800307a <HAL_TIM_ConfigClockSource+0x15a>
 8002fb8:	2b20      	cmp	r3, #32
 8002fba:	d867      	bhi.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d05c      	beq.n	800307a <HAL_TIM_ConfigClockSource+0x15a>
 8002fc0:	2b10      	cmp	r3, #16
 8002fc2:	d05a      	beq.n	800307a <HAL_TIM_ConfigClockSource+0x15a>
 8002fc4:	e062      	b.n	800308c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	6899      	ldr	r1, [r3, #8]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	f000 f96a 	bl	80032ae <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002fe8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	609a      	str	r2, [r3, #8]
      break;
 8002ff2:	e04f      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6818      	ldr	r0, [r3, #0]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	6899      	ldr	r1, [r3, #8]
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	f000 f953 	bl	80032ae <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003016:	609a      	str	r2, [r3, #8]
      break;
 8003018:	e03c      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	6859      	ldr	r1, [r3, #4]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	461a      	mov	r2, r3
 8003028:	f000 f8ca 	bl	80031c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2150      	movs	r1, #80	; 0x50
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f921 	bl	800327a <TIM_ITRx_SetConfig>
      break;
 8003038:	e02c      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6818      	ldr	r0, [r3, #0]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	6859      	ldr	r1, [r3, #4]
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	461a      	mov	r2, r3
 8003048:	f000 f8e8 	bl	800321c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2160      	movs	r1, #96	; 0x60
 8003052:	4618      	mov	r0, r3
 8003054:	f000 f911 	bl	800327a <TIM_ITRx_SetConfig>
      break;
 8003058:	e01c      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	6859      	ldr	r1, [r3, #4]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	461a      	mov	r2, r3
 8003068:	f000 f8aa 	bl	80031c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2140      	movs	r1, #64	; 0x40
 8003072:	4618      	mov	r0, r3
 8003074:	f000 f901 	bl	800327a <TIM_ITRx_SetConfig>
      break;
 8003078:	e00c      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4619      	mov	r1, r3
 8003084:	4610      	mov	r0, r2
 8003086:	f000 f8f8 	bl	800327a <TIM_ITRx_SetConfig>
      break;
 800308a:	e003      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
      break;
 8003090:	e000      	b.n	8003094 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003092:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr

080030d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr

080030e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr
	...

080030f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a2b      	ldr	r2, [pc, #172]	; (80031b8 <TIM_Base_SetConfig+0xc0>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d007      	beq.n	8003120 <TIM_Base_SetConfig+0x28>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003116:	d003      	beq.n	8003120 <TIM_Base_SetConfig+0x28>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a28      	ldr	r2, [pc, #160]	; (80031bc <TIM_Base_SetConfig+0xc4>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d108      	bne.n	8003132 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003126:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a20      	ldr	r2, [pc, #128]	; (80031b8 <TIM_Base_SetConfig+0xc0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d007      	beq.n	800314a <TIM_Base_SetConfig+0x52>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003140:	d003      	beq.n	800314a <TIM_Base_SetConfig+0x52>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a1d      	ldr	r2, [pc, #116]	; (80031bc <TIM_Base_SetConfig+0xc4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d108      	bne.n	800315c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	4313      	orrs	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a0d      	ldr	r2, [pc, #52]	; (80031b8 <TIM_Base_SetConfig+0xc0>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d103      	bne.n	8003190 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	691a      	ldr	r2, [r3, #16]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d005      	beq.n	80031ae <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	f023 0201 	bic.w	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	611a      	str	r2, [r3, #16]
  }
}
 80031ae:	bf00      	nop
 80031b0:	3714      	adds	r7, #20
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr
 80031b8:	40012c00 	.word	0x40012c00
 80031bc:	40000400 	.word	0x40000400

080031c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	f023 0201 	bic.w	r2, r3, #1
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	011b      	lsls	r3, r3, #4
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	f023 030a 	bic.w	r3, r3, #10
 80031fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4313      	orrs	r3, r2
 8003204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	621a      	str	r2, [r3, #32]
}
 8003212:	bf00      	nop
 8003214:	371c      	adds	r7, #28
 8003216:	46bd      	mov	sp, r7
 8003218:	bc80      	pop	{r7}
 800321a:	4770      	bx	lr

0800321c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a1b      	ldr	r3, [r3, #32]
 800322c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	f023 0210 	bic.w	r2, r3, #16
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003246:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	031b      	lsls	r3, r3, #12
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4313      	orrs	r3, r2
 8003250:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003258:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4313      	orrs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	621a      	str	r2, [r3, #32]
}
 8003270:	bf00      	nop
 8003272:	371c      	adds	r7, #28
 8003274:	46bd      	mov	sp, r7
 8003276:	bc80      	pop	{r7}
 8003278:	4770      	bx	lr

0800327a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800327a:	b480      	push	{r7}
 800327c:	b085      	sub	sp, #20
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
 8003282:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003290:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	f043 0307 	orr.w	r3, r3, #7
 800329c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	609a      	str	r2, [r3, #8]
}
 80032a4:	bf00      	nop
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr

080032ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032ae:	b480      	push	{r7}
 80032b0:	b087      	sub	sp, #28
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	60f8      	str	r0, [r7, #12]
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	021a      	lsls	r2, r3, #8
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	431a      	orrs	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	609a      	str	r2, [r3, #8]
}
 80032e2:	bf00      	nop
 80032e4:	371c      	adds	r7, #28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr

080032ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003300:	2302      	movs	r3, #2
 8003302:	e041      	b.n	8003388 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800332a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	4313      	orrs	r3, r2
 8003334:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a14      	ldr	r2, [pc, #80]	; (8003394 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d009      	beq.n	800335c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003350:	d004      	beq.n	800335c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a10      	ldr	r2, [pc, #64]	; (8003398 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d10c      	bne.n	8003376 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003362:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	4313      	orrs	r3, r2
 800336c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	40012c00 	.word	0x40012c00
 8003398:	40000400 	.word	0x40000400

0800339c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr

080033ae <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <__libc_init_array>:
 80033c0:	b570      	push	{r4, r5, r6, lr}
 80033c2:	2600      	movs	r6, #0
 80033c4:	4d0c      	ldr	r5, [pc, #48]	; (80033f8 <__libc_init_array+0x38>)
 80033c6:	4c0d      	ldr	r4, [pc, #52]	; (80033fc <__libc_init_array+0x3c>)
 80033c8:	1b64      	subs	r4, r4, r5
 80033ca:	10a4      	asrs	r4, r4, #2
 80033cc:	42a6      	cmp	r6, r4
 80033ce:	d109      	bne.n	80033e4 <__libc_init_array+0x24>
 80033d0:	f000 f822 	bl	8003418 <_init>
 80033d4:	2600      	movs	r6, #0
 80033d6:	4d0a      	ldr	r5, [pc, #40]	; (8003400 <__libc_init_array+0x40>)
 80033d8:	4c0a      	ldr	r4, [pc, #40]	; (8003404 <__libc_init_array+0x44>)
 80033da:	1b64      	subs	r4, r4, r5
 80033dc:	10a4      	asrs	r4, r4, #2
 80033de:	42a6      	cmp	r6, r4
 80033e0:	d105      	bne.n	80033ee <__libc_init_array+0x2e>
 80033e2:	bd70      	pop	{r4, r5, r6, pc}
 80033e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e8:	4798      	blx	r3
 80033ea:	3601      	adds	r6, #1
 80033ec:	e7ee      	b.n	80033cc <__libc_init_array+0xc>
 80033ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80033f2:	4798      	blx	r3
 80033f4:	3601      	adds	r6, #1
 80033f6:	e7f2      	b.n	80033de <__libc_init_array+0x1e>
 80033f8:	08003454 	.word	0x08003454
 80033fc:	08003454 	.word	0x08003454
 8003400:	08003454 	.word	0x08003454
 8003404:	08003458 	.word	0x08003458

08003408 <memset>:
 8003408:	4603      	mov	r3, r0
 800340a:	4402      	add	r2, r0
 800340c:	4293      	cmp	r3, r2
 800340e:	d100      	bne.n	8003412 <memset+0xa>
 8003410:	4770      	bx	lr
 8003412:	f803 1b01 	strb.w	r1, [r3], #1
 8003416:	e7f9      	b.n	800340c <memset+0x4>

08003418 <_init>:
 8003418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341a:	bf00      	nop
 800341c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341e:	bc08      	pop	{r3}
 8003420:	469e      	mov	lr, r3
 8003422:	4770      	bx	lr

08003424 <_fini>:
 8003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003426:	bf00      	nop
 8003428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800342a:	bc08      	pop	{r3}
 800342c:	469e      	mov	lr, r3
 800342e:	4770      	bx	lr
