Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\sdprf16x24_s.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\sdprf16x24_s --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/sdprf16x24_s.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: sdprf16x24_s.ram_2port_0: Targeting device family: Arria 10.
: sdprf16x24_s.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: sdprf16x24_s.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\sdprf16x24_s.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\sdprf16x24_s --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/sdprf16x24_s.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: sdprf16x24_s.ram_2port_0: Targeting device family: Arria 10.
: sdprf16x24_s.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: sdprf16x24_s.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: sdprf16x24_s: "Transforming system: sdprf16x24_s"
Info: sdprf16x24_s: Running transform generation_view_transform
Info: sdprf16x24_s: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: sdprf16x24_s: Running transform merlin_avalon_transform
Info: sdprf16x24_s: Running transform merlin_avalon_transform took 0.032s
Info: sdprf16x24_s: "Naming system components in system: sdprf16x24_s"
Info: sdprf16x24_s: "Processing generation queue"
Info: sdprf16x24_s: "Generating: sdprf16x24_s"
Info: sdprf16x24_s: "Generating: sdprf16x24_s_ram_2port_191_7pkctga"
Info: sdprf16x24_s: Done "sdprf16x24_s" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
