// Seed: 3513177702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output tri id_8;
  inout tri1 id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_9 = -1'd0;
  assign id_8 = -1;
  assign id_7 = -1 < 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd71,
    parameter id_5 = 32'd95
) (
    input supply0 _id_0,
    output uwire id_1,
    output tri0 id_2
);
  wire [id_0 : 1] id_4;
  wire _id_5;
  logic [7:0][id_5 : 1] id_6;
  assign id_6[1'b0] = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_7;
  wire [id_5 : -1] id_8;
endmodule
