// Seed: 1577128629
module module_0 (
    input reg id_0,
    input logic id_1,
    output id_2,
    input logic id_3
);
  function id_4;
    input id_5;
    begin
      id_2 = 1;
      id_4 <= 1 - 1;
      if (id_0)
        if (~1)
          if (!id_3) begin
            if (1'b0 || 1) {1, id_4 ^ id_0} <= id_0;
            id_4 <= 1;
          end else id_2 <= "";
    end
  endfunction
  initial begin
    id_2 <= 1;
  end
  reg   id_6;
  logic id_7;
  assign id_4 = id_4;
  assign {1 ? id_6 : id_5, 1, id_5, 1} = id_4;
endmodule
