[2024-12-07 04:08:11.292474] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-07 04:08:11.292625] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-07 04:08:11.292776] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_25143_temp/
[2024-12-07 04:08:11.292982] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/tag_ram.py
[2024-12-07 04:08:11.293378] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/
[2024-12-07 04:08:11.293659] [openram.globals/install_conda]: Creating conda setup...
[2024-12-07 04:08:11.295206] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 04:08:11.295429] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-07 04:08:11.295625] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 04:08:11.297660] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_25143_temp/
[2024-12-07 04:08:11.383938] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 04:08:12.058467] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-07 04:08:12.069212] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-07 04:08:12.080721] [openram.verify/<module>]: Initializing verify...
[2024-12-07 04:08:12.091321] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-07 04:08:12.091714] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 04:08:12.091773] |==============================================================================|
[2024-12-07 04:08:12.091813] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-07 04:08:12.091847] |=========                                                            =========|
[2024-12-07 04:08:12.091879] |=========               VLSI Design and Automation Lab               =========|
[2024-12-07 04:08:12.091910] |=========        Computer Science and Engineering Department         =========|
[2024-12-07 04:08:12.091940] |=========            University of California Santa Cruz             =========|
[2024-12-07 04:08:12.091969] |=========                                                            =========|
[2024-12-07 04:08:12.091998] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-07 04:08:12.092026] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-07 04:08:12.092054] |=========                See LICENSE for license info                =========|
[2024-12-07 04:08:12.092082] |==============================================================================|
[2024-12-07 04:08:12.092123] ** Start: 12/07/2024 04:08:12
[2024-12-07 04:08:12.092156] Technology: freepdk45
[2024-12-07 04:08:12.092186] Total size: 736 bits
[2024-12-07 04:08:12.092221] Word size: 23
Words: 32
Banks: 1
[2024-12-07 04:08:12.092252] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-07 04:08:12.092284] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-07 04:08:12.092315] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-07 04:08:12.092342] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-07 04:08:12.092370] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-07 04:08:12.092398] Only generating nominal corner timing.
[2024-12-07 04:08:12.092427] Words per row: None
[2024-12-07 04:08:12.092465] Output files are: 
[2024-12-07 04:08:12.092495] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.lvs
[2024-12-07 04:08:12.092538] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.sp
[2024-12-07 04:08:12.092567] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.v
[2024-12-07 04:08:12.092594] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.lib
[2024-12-07 04:08:12.092621] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.py
[2024-12-07 04:08:12.092648] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.html
[2024-12-07 04:08:12.092675] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.log
[2024-12-07 04:08:12.092702] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.lef
[2024-12-07 04:08:12.092729] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.gds
[2024-12-07 04:08:12.102426] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 1
[2024-12-07 04:08:12.102744] [openram.sram_config/recompute_sizes]: Rows: 32 Cols: 23
[2024-12-07 04:08:12.103079] [openram.sram_config/recompute_sizes]: Row addr size: 5 Col addr size: 0 Bank addr size: 5
[2024-12-07 04:08:12.103335] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=1
[2024-12-07 04:08:12.116245] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_capped_replica_bitcell_array 32 x 23
[2024-12-07 04:08:12.116725] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_capped_replica_bitcell_array 32 x 23 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 04:08:12.117490] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_replica_bitcell_array 32 x 23
[2024-12-07 04:08:12.118074] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_replica_bitcell_array 32 x 23 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 04:08:12.118945] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_bitcell_array 32 x 23
[2024-12-07 04:08:12.119640] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_bitcell_array 32 x 23
[2024-12-07 04:08:12.492715] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_replica_column 34 x 1
[2024-12-07 04:08:12.518691] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_replica_column_0 34 x 1
[2024-12-07 04:08:12.531046] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dummy_array 1 x 23
[2024-12-07 04:08:12.588609] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dummy_array_0 1 x 25
[2024-12-07 04:08:12.599707] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dummy_array_1 1 x 25
[2024-12-07 04:08:12.610732] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dummy_array_2 36 x 1
[2024-12-07 04:08:12.623627] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dummy_array_3 36 x 1
[2024-12-07 04:08:12.720619] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-07 04:08:12.729449] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-07 04:08:12.750330] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-07 04:08:12.808323] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_wordline_driver_array
[2024-12-07 04:08:12.809082] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-07 04:08:12.833244] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-07 04:08:12.863215] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_precharge_array
[2024-12-07 04:08:12.875935] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_write_driver_array
[2024-12-07 04:08:12.918584] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_precharge_array_0
[2024-12-07 04:08:12.931290] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_sense_amp_array
[2024-12-07 04:08:13.020893] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_row_addr_dff rows=5 cols=1
[2024-12-07 04:08:13.024210] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_data_dff rows=1 cols=23
[2024-12-07 04:08:13.033458] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-07 04:08:13.034157] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dff_buf
[2024-12-07 04:08:13.040909] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dff_buf_array
[2024-12-07 04:08:13.041595] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_23_32_freepdk45_dff_buf_0
[2024-12-07 04:08:13.044394] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-07 04:08:13.047131] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-07 04:08:13.052186] [openram.modules.pbuf/__init__]: creating pbuf with size of 23
[2024-12-07 04:08:13.059967] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-07 04:08:13.077754] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-07 04:08:13.084346] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-07 04:08:13.087418] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-07 04:08:13.094338] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-07 04:08:13.095092] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-07 04:08:13.099808] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-07 04:08:13.106796] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-07 04:08:13.134521] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-07 04:08:13.145127] ** Submodules: 1.0 seconds
[2024-12-07 04:08:13.161658] ** Placement: 0.0 seconds
[2024-12-07 04:08:22.207840] [openram.base.hierarchy_layout/get_bbox]: Size: 91.24000000000001 x 86.73 with perimeter margin 0
[2024-12-07 04:08:22.225218] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-07 04:08:22.225770] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-07 04:08:22.226290] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-07 04:08:22.226721] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-07 04:08:28.095717] ** Routing: 14.9 seconds
[2024-12-07 04:08:28.098633] ** Verification: 0.0 seconds
[2024-12-07 04:08:28.098729] ** SRAM creation: 16.0 seconds
[2024-12-07 04:08:28.098780] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.sp
[2024-12-07 04:08:28.123756] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733544508123373771
[2024-12-07 04:08:28.151382] ** Spice writing: 0.1 seconds
[2024-12-07 04:08:28.151461] DELAY: Writing stimulus...
[2024-12-07 04:08:28.281443] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_23_32_freepdk45.xbank0.bl_1_22
[2024-12-07 04:08:28.283831] ** DELAY: 0.1 seconds
[2024-12-07 04:08:28.307810] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.gds
[2024-12-07 04:08:28.382733] ** GDS: 0.1 seconds
[2024-12-07 04:08:28.382838] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.lef
[2024-12-07 04:08:28.391478] ** LEF: 0.0 seconds
[2024-12-07 04:08:28.391555] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.lvs.sp
[2024-12-07 04:08:28.415911] ** LVS writing: 0.0 seconds
[2024-12-07 04:08:28.415988] LIB: Characterizing... 
[2024-12-07 04:08:28.416970] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-07 04:08:28.417653] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-07 04:08:28.418137] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-07 04:08:28.418555] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-07 04:08:28.418936] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-07 04:08:28.419362] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45_TT_1p0V_25C.lib
[2024-12-07 04:08:28.420054] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-07 04:08:28.536149] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 0.4174443674630556 mW
[2024-12-07 04:08:28.536763] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.001224 mW
[2024-12-07 04:08:28.537265] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-07 04:08:28.537969] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.22728303377757356, 0.000716101171875
[2024-12-07 04:08:28.538648] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.22750356893382356, 0.0007381546875
[2024-12-07 04:08:28.539286] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.2283857095588236, 0.00082636875
[2024-12-07 04:08:28.539927] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.22728303377757356, 0.000716101171875
[2024-12-07 04:08:28.540557] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.22750356893382356, 0.0007381546875
[2024-12-07 04:08:28.541175] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.2283857095588236, 0.00082636875
[2024-12-07 04:08:28.541800] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.22728303377757356, 0.000716101171875
[2024-12-07 04:08:28.542434] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.22750356893382356, 0.0007381546875
[2024-12-07 04:08:28.543056] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.2283857095588236, 0.00082636875
[2024-12-07 04:08:28.546632] ** Characterization: 0.1 seconds
[2024-12-07 04:08:28.546796] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.py
[2024-12-07 04:08:28.546848] ** Config: 0.0 seconds
[2024-12-07 04:08:28.547539] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.html
[2024-12-07 04:08:28.548798] ** Datasheet: 0.0 seconds
[2024-12-07 04:08:28.548860] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_23_32_freepdk45/sram_0rw1r1w_23_32_freepdk45.v
[2024-12-07 04:08:28.549023] ** Verilog: 0.0 seconds
[2024-12-07 04:08:28.549420] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_25143_temp/
[2024-12-07 04:08:28.549720] ** End: 16.5 seconds
