#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 16 21:13:39 2023
# Process ID: 44580
# Current directory: C:/Users/abc78/SoC_course/SoC_project_3/SourceCode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37356 C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.xpr
# Log file: C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/vivado.log
# Journal file: C:/Users/abc78/SoC_course/SoC_project_3/SourceCode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/abc78/SoC_course/SoC_project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 833.301 ; gain = 210.078
update_compile_order -fileset sources_1
open_bd_design {C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.srcs/sources_1/bd/SoC/SoC.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <SoC> from BD file <C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.srcs/sources_1/bd/SoC/SoC.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.930 ; gain = 97.035
launch_sdk -workspace C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk -hwspec C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk -hwspec C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets axi_gpio_1_ip2intc_irpt]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports sws_8bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_5bits /axi_gpio_1/GPIO
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
