Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 27 12:27:50 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OEXp05_CPU_control_sets_placed.rpt
| Design       : OEXp05_CPU
| Device       : xc7k160t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    78 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             289 |          138 |
| No           | No                    | Yes                    |              44 |           24 |
| No           | Yes                   | No                     |              39 |           22 |
| Yes          | No                    | No                     |             256 |          107 |
| Yes          | No                    | Yes                    |            1114 |          647 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------+----------------------------+------------------+----------------+
|      Clock Signal     |            Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------+----------------------------+------------------+----------------+
|  U2/EPC_reg[31]_1     |                                     |                            |                1 |              1 |
|  U6/PT7SEG/sh_clk     |                                     |                            |                2 |              2 |
|  U8/clka_BUFG         |                                     | U9/rst                     |                1 |              3 |
|  CPUClk_BUFG          |                                     |                            |                1 |              3 |
|  DIVO_BUFG[1]         |                                     |                            |                3 |              3 |
|  U2/E[0]              |                                     |                            |                1 |              4 |
|  U9/clk1              | U9/pulse[3]_i_2_n_0                 |                            |                1 |              4 |
|  U9/clk1              | U9/KCODE[4]_i_1_n_0                 |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG |                                     | U11/U12/strdata_reg[48]    |                3 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[11]_i_1_n_0                   |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[23]_i_1_n_0                   |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[31]_i_1_n_0                   |                            |                2 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[15]_i_1_n_0                   |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[27]_i_1_n_0                   |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[19]_i_1_n_0                   |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[3]_i_1_n_0                    |                            |                1 |              4 |
|  clk_100mhz_IBUF_BUFG | M4/Ai[7]_i_1_n_0                    |                            |                1 |              4 |
|  U8/clka_BUFG         |                                     |                            |                2 |              5 |
|  clk_100mhz_IBUF_BUFG |                                     | U9/rst                     |                4 |              7 |
|  clk_100mhz_IBUF_BUFG | U11/U12/E[0]                        |                            |                3 |              7 |
| ~U8/clka_BUFG         | U4/GPIO_W0204                       |                            |                6 |              8 |
|  U9/clk1              |                                     |                            |                4 |              9 |
|  clk_100mhz_IBUF_BUFG |                                     | U11/U12/strdata_reg[53][1] |                7 |              9 |
|  DIVO_BUFG[1]         | U11/U12/v_count                     |                            |                3 |             10 |
|  DIVO_BUFG[1]         |                                     | U11/U12/rdn_reg_n_1        |                4 |             12 |
|  DIVO_BUFG[1]         |                                     | U11/U12/h_count[9]_i_1_n_1 |                8 |             14 |
|  U7/PTLED/sh_clk      | U7/PTLED/Q[16]_i_1_n_0              |                            |                6 |             17 |
|  clk_100mhz_IBUF_BUFG | U9/SWO[15]_i_1_n_0                  |                            |                3 |             17 |
|  U9/clk1              | U9/sel                              | U9/counter0                |                6 |             21 |
|  clk_100mhz_IBUF_BUFG | U9/counter1[0]_i_2_n_0              | U9/counter1[0]_i_1_n_0     |                6 |             21 |
| ~U8/clka_BUFG         | U4/GPIO_W0200                       | U9/rst                     |                8 |             26 |
| ~clk_100mhz_IBUF_BUFG | U11/U12/OPCODE_reg[31]_3[0]         |                            |                7 |             30 |
|  CPUClk_BUFG          | U2/register_reg[23][31][0]          | U9/rst                     |               23 |             32 |
|  CPUClk_BUFG          | U2/register_reg[24][31][0]          | U9/rst                     |               20 |             32 |
|  CPUClk_BUFG          | U2/register_reg[22][31][0]          | U9/rst                     |               18 |             32 |
|  CPUClk_BUFG          | U2/register_reg[13][31][0]          | U9/rst                     |               18 |             32 |
|  CPUClk_BUFG          | U2/register_reg[21][31][0]          | U9/rst                     |               21 |             32 |
|  CPUClk_BUFG          | U2/register_reg[15][31][0]          | U9/rst                     |               19 |             32 |
|  CPUClk_BUFG          | U2/register_reg[17][31][0]          | U9/rst                     |               16 |             32 |
|  CPUClk_BUFG          | U2/register_reg[2][31][0]           | U9/rst                     |               16 |             32 |
|  CPUClk_BUFG          | U2/register_reg[12][31][0]          | U9/rst                     |               16 |             32 |
|  CPUClk_BUFG          | U2/register_reg[11][31][0]          | U9/rst                     |               18 |             32 |
|  CPUClk_BUFG          | U2/register_reg[30][31]_0[0]        | U9/rst                     |               26 |             32 |
|  CPUClk_BUFG          | U2/register_reg[8][31][0]           | U9/rst                     |               17 |             32 |
|  CPUClk_BUFG          | U2/register_reg[5][31][0]           | U9/rst                     |               15 |             32 |
|  CPUClk_BUFG          | U2/register_reg[3][31][0]           | U9/rst                     |               19 |             32 |
|  CPUClk_BUFG          | U2/register_reg[4][31][0]           | U9/rst                     |               17 |             32 |
|  CPUClk_BUFG          | U2/register_reg[7][31][0]           | U9/rst                     |               23 |             32 |
|  CPUClk_BUFG          | U2/register_reg[9][31][0]           | U9/rst                     |               17 |             32 |
|  CPUClk_BUFG          | U2/register_reg[6][31][0]           | U9/rst                     |               21 |             32 |
|  CPUClk_BUFG          | U2/register_reg[31][31][0]          | U9/rst                     |               28 |             32 |
| ~U8/clka_BUFG         | U5/Dataup                           |                            |               25 |             32 |
| ~U8/clka_BUFG         | U5/Datadn                           |                            |               20 |             32 |
|  U8/points_BUFG[19]   |                                     |                            |               16 |             32 |
| ~U8/points_BUFG[19]   |                                     |                            |               17 |             32 |
|  CPUClk_BUFG          | U1/U1_2/ARM/EPC[31]_i_1_n_1         | U9/rst                     |               18 |             32 |
|  CPUClk_BUFG          | U2/register_reg[14][31][0]          | U9/rst                     |               19 |             32 |
|  CPUClk_BUFG          | U2/register_reg[10][31][0]          | U9/rst                     |               20 |             32 |
|  CPUClk_BUFG          | U2/register_reg[19][31][0]          | U9/rst                     |               21 |             32 |
|  CPUClk_BUFG          | U2/register_reg[1][31][0]           | U9/rst                     |               16 |             32 |
|  CPUClk_BUFG          | U2/register_reg[18][31][0]          | U9/rst                     |               17 |             32 |
|  CPUClk_BUFG          | U2/register_reg[26][31][0]          | U9/rst                     |               15 |             32 |
|  CPUClk_BUFG          | U2/register_reg[27][31][0]          | U9/rst                     |               19 |             32 |
|  CPUClk_BUFG          | U2/register_reg[20][31][0]          | U9/rst                     |               17 |             32 |
|  clk_100mhz_IBUF_BUFG | U10/counter0_Lock_1                 | U9/rst                     |               16 |             32 |
|  clk_100mhz_IBUF_BUFG | U10/counter0[31]                    | U9/rst                     |               17 |             32 |
|  CPUClk_BUFG          | U2/register_reg[28][31][0]          | U9/rst                     |               21 |             32 |
|  CPUClk_BUFG          | U2/register_reg[29][31][0]          | U9/rst                     |               18 |             32 |
|  CPUClk_BUFG          | U2/register_reg[16][31][0]          | U9/rst                     |               18 |             32 |
|  clk_100mhz_IBUF_BUFG | U9/rst_counter                      | U9/counter1[0]_i_1_n_0     |                8 |             32 |
|  CPUClk_BUFG          | U2/register_reg[25][31][0]          | U9/rst                     |               19 |             32 |
|  CPUClk_BUFG          |                                     | U9/rst                     |               19 |             34 |
| ~clk_100mhz_IBUF_BUFG |                                     |                            |               11 |             44 |
| ~clk_100mhz_IBUF_BUFG | U11/__1/MEMBUF_reg_0_63_0_2_i_5_n_1 |                            |               11 |             44 |
|  clk_100mhz_IBUF_BUFG | U11/U12/should_latch_debug_data     |                            |                6 |             48 |
|  U6/PT7SEG/sh_clk     | U6/PT7SEG/Q[63]_i_1_n_0             |                            |               22 |             63 |
|  n_0_2729_BUFG        |                                     |                            |               50 |             92 |
|  clk_100mhz_IBUF_BUFG |                                     |                            |               41 |            106 |
+-----------------------+-------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     3 |
| 4      |                    12 |
| 5      |                     1 |
| 7      |                     2 |
| 8      |                     1 |
| 9      |                     2 |
| 10     |                     1 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                    52 |
+--------+-----------------------+


