
---------- Begin Simulation Statistics ----------
final_tick                               619155345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701720                       # Number of bytes of host memory used
host_op_rate                                    98130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6262.75                       # Real time elapsed on the host
host_tick_rate                               98863188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612525286                       # Number of instructions simulated
sim_ops                                     614562874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.619155                       # Number of seconds simulated
sim_ticks                                619155345000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.322591                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82932332                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93897078                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13736948                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125092030                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10392018                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10604605                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          212587                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159768167                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062807                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018204                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8287021                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143201370                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19168728                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50850078                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580262885                       # Number of instructions committed
system.cpu0.commit.committedOps             581282370                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1080933015                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.537760                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.350207                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    813207856     75.23%     75.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    152360408     14.10%     89.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     43166388      3.99%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36049021      3.33%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10067471      0.93%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2754990      0.25%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2059606      0.19%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2098547      0.19%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19168728      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1080933015                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887128                       # Number of function calls committed.
system.cpu0.commit.int_insts                561259918                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179947467                       # Number of loads committed
system.cpu0.commit.membars                    2037586                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037592      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322216286     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180965663     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70909184     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581282370                       # Class of committed instruction
system.cpu0.commit.refs                     251874875                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580262885                       # Number of Instructions Simulated
system.cpu0.committedOps                    581282370                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.113464                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.113464                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            169751767                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5460515                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81686262                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             652158887                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               469024869                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                442531833                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8293705                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10502990                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3595915                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159768167                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                122335687                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    625037579                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4376074                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     675128494                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          335                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27487366                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130278                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         454416326                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93324350                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550512                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1093198089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.620099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919541                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               622488164     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               347051040     31.75%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65036268      5.95%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44595828      4.08%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8044469      0.74%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3136910      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  803016      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2039610      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2784      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1093198089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      133166897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8354242                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148974288                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.495850                       # Inst execution rate
system.cpu0.iew.exec_refs                   265329579                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74407643                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              133393878                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198532938                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2025278                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4041222                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77386945                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          632116642                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190921936                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5255869                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608093087                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1193454                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5337820                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8293705                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7677979                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10589299                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29400                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6917                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2259379                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18585471                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5459537                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6917                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       857061                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7497181                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                267083810                       # num instructions consuming a value
system.cpu0.iew.wb_count                    602779577                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852407                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227664209                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.491517                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     602827778                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               742596075                       # number of integer regfile reads
system.cpu0.int_regfile_writes              383991182                       # number of integer regfile writes
system.cpu0.ipc                              0.473157                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.473157                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038500      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337895543     55.09%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4141988      0.68%     56.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018278      0.17%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194483669     31.71%     87.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73770927     12.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613348957                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1730145                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002821                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 253732     14.67%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1336096     77.22%     91.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               140315      8.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613040548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2321712513                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    602779526                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        682957088                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 626045253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613348957                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6071389                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50834268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            86472                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3012903                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30537793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1093198089                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561059                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          649196611     59.39%     59.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316145156     28.92%     88.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           99132531      9.07%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20397512      1.87%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6083839      0.56%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             795427      0.07%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             874075      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             394242      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             178696      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1093198089                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.500136                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18784457                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3395787                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198532938                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77386945                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    884                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1226364986                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11946891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              147534222                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370556232                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5882952                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               480016429                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10203556                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9116                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            783867820                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             642810519                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          414005817                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434380438                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6433692                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8293705                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22885676                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43449580                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       783867776                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87619                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2823                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12643869                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2776                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1693885750                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1276543926                       # The number of ROB writes
system.cpu0.timesIdled                       13981235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.263513                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4511657                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5621056                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           824133                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7746277                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            247773                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         404475                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156702                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8724333                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3263                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           488551                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095469                       # Number of branches committed
system.cpu1.commit.bw_lim_events               832551                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4751414                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262401                       # Number of instructions committed
system.cpu1.commit.committedOps              33280504                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190896731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174338                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830112                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177123949     92.79%     92.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6900778      3.61%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2361044      1.24%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1992323      1.04%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       499932      0.26%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       169871      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       942803      0.49%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73480      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       832551      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190896731                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320802                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047087                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248414                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082339     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266342     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895712      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280504                       # Class of committed instruction
system.cpu1.commit.refs                      12162066                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262401                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280504                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.949415                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.949415                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170351986                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               339148                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4365352                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39766557                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5963027                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12625755                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488734                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               623719                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2330561                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8724333                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5135557                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185356895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50136                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40583624                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1648638                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045453                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5578811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4759430                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211436                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191760063                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216949                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.661696                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167085381     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14284232      7.45%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5616645      2.93%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3470825      1.81%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  846562      0.44%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  453099      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3039      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191760063                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         182360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              519269                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7680437                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189032                       # Inst execution rate
system.cpu1.iew.exec_refs                    12964254                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945090                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148069475                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10292571                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018555                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           246406                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977613                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38024296                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10019164                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           653276                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36283242                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                754037                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1424456                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488734                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3390844                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16068                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          162640                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4754                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          377                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1044157                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63961                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           121                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91281                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        427988                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20950574                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36039915                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.874323                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18317565                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187764                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36049239                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44615653                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24601070                       # number of integer regfile writes
system.cpu1.ipc                              0.168084                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168084                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036083      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21848059     59.15%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11117760     30.10%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934473      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36936518                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1099119                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029757                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198999     18.11%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803360     73.09%     91.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96758      8.80%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35999540                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266801012                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36039903                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42768163                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34969676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36936518                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054620                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4743791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            68820                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           178                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1925200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191760063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649018                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169074828     88.17%     88.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14893707      7.77%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4340219      2.26%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1493004      0.78%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1433505      0.75%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             149103      0.08%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             257529      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              86692      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31476      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191760063                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192435                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6162770                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528339                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10292571                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977613                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       191942423                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1046361492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158558024                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412439                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6690961                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7164986                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1304030                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6607                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47795225                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38774800                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26729842                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13102401                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4132180                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488734                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12422178                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4317403                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47795213                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23740                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13545197                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           594                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228095812                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76929455                       # The number of ROB writes
system.cpu1.timesIdled                           2258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6115838                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1686                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6138846                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                113152                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7986120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15940468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43741                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33756301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3560851                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     67486918                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3604592                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6652062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1668533                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6285700                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              361                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1332775                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1332770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6652063                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23925300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23925300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    617815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               617815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              514                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7986235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7986235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7986235                       # Request fanout histogram
system.membus.respLayer1.occupancy        41204549634                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24478989557                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   619155345000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   619155345000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    853349857.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1080252724.663798                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       129000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2873772000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   613181896000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5973449000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    103867315                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       103867315                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    103867315                       # number of overall hits
system.cpu0.icache.overall_hits::total      103867315                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     18468372                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      18468372                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     18468372                       # number of overall misses
system.cpu0.icache.overall_misses::total     18468372                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 278785310996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 278785310996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 278785310996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 278785310996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    122335687                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    122335687                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    122335687                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    122335687                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150965                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150965                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150965                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150965                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15095.283493                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15095.283493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15095.283493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15095.283493                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1713                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.687500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     17387909                       # number of writebacks
system.cpu0.icache.writebacks::total         17387909                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1080428                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1080428                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1080428                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1080428                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     17387944                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     17387944                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     17387944                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     17387944                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 249528606999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 249528606999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 249528606999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 249528606999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142133                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142133                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142133                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142133                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14350.667738                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14350.667738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14350.667738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14350.667738                       # average overall mshr miss latency
system.cpu0.icache.replacements              17387909                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    103867315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      103867315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     18468372                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     18468372                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 278785310996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 278785310996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    122335687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    122335687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150965                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150965                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15095.283493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15095.283493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1080428                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1080428                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     17387944                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     17387944                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 249528606999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 249528606999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142133                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142133                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14350.667738                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14350.667738                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999931                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          121255029                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         17387909                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.973526                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999931                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        262059315                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       262059315                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    224704397                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       224704397                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    224704397                       # number of overall hits
system.cpu0.dcache.overall_hits::total      224704397                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     24008894                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24008894                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     24008894                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24008894                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 610688762609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 610688762609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 610688762609                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 610688762609                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    248713291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    248713291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    248713291                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    248713291                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.096532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.096532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096532                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25435.938974                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25435.938974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25435.938974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25435.938974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3808988                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       117300                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            77926                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1692                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.879552                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.326241                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15269859                       # number of writebacks
system.cpu0.dcache.writebacks::total         15269859                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9132835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9132835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9132835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9132835                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14876059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14876059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14876059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14876059                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 298444631849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 298444631849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 298444631849                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 298444631849                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059812                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059812                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059812                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059812                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20062.076377                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20062.076377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20062.076377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20062.076377                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15269859                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    157979507                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      157979507                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19826419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19826419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 433266222500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 433266222500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    177805926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    177805926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21852.974181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21852.974181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6643698                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6643698                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13182721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13182721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 236672436500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 236672436500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17953.231089                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17953.231089                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66724890                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66724890                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4182475                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4182475                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 177422540109                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 177422540109                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70907365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70907365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058985                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058985                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42420.466377                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42420.466377                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2489137                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2489137                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1693338                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1693338                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  61772195349                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  61772195349                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023881                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023881                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36479.542388                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36479.542388                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9043000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9043000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.400313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.400313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11790.091265                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11790.091265                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          748                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1257000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1257000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009916                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009916                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       641500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       641500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4615.107914                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4615.107914                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       502500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       502500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3615.107914                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3615.107914                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611454                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611454                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406750                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406750                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30752953500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30752953500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018204                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018204                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399478                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399478                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75606.523663                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75606.523663                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406750                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406750                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30346203500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30346203500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74606.523663                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74606.523663                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.953928                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          240600492                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15282565                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.743463                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.953928                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        514753097                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       514753097                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16855837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13516932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              228416                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30602318                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16855837                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13516932                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1133                       # number of overall hits
system.l2.overall_hits::.cpu1.data             228416                       # number of overall hits
system.l2.overall_hits::total                30602318                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            532106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1750702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            841525                       # number of demand (read+write) misses
system.l2.demand_misses::total                3125998                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           532106                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1750702                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1665                       # number of overall misses
system.l2.overall_misses::.cpu1.data           841525                       # number of overall misses
system.l2.overall_misses::total               3125998                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  44556982500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 153513669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84232950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     282455946500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  44556982500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 153513669500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152344500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84232950000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    282455946500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        17387943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15267634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1069941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33728316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       17387943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15267634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1069941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33728316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.030602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.114668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.595068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.786515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092682                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.030602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.114668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.595068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.786515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092682                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83737.042056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87686.921875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91498.198198                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100095.600250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90357.046454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83737.042056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87686.921875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91498.198198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100095.600250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90357.046454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4694530                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1668533                       # number of writebacks
system.l2.writebacks::total                   1668533                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         143554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60090                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              204037                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        143554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60090                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             204037                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       531778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1607148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2921961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       531778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1607148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5363978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8285939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  39223151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127662680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    132762500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71656437502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 238675031502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  39223151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127662680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    132762500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71656437502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 369823012403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 608498043905                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.030583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.105265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.571837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.730353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.030583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.105265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.571837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.730353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.245667                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73758.507309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79434.302255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82976.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91698.525792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81683.168085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73758.507309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79434.302255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82976.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91698.525792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68945.661672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73437.427418                       # average overall mshr miss latency
system.l2.replacements                       11242610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3803780                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3803780                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3803781                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3803781                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     29852595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29852595                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29852595                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29852595                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5363978                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5363978                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 369823012403                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 369823012403                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68945.661672                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68945.661672                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       134000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       254500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.948276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.970588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2190.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4060.606061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2892.045455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1098500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       703500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1802000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.948276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.945652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19972.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21984.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20712.643678                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19850                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1290081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           103745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1393826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         797787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         641692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1439479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74618074000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64631563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  139249637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2087868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2833305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.382106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.860827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93531.323524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100720.538046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96736.136825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80974                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37686                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118660                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       716813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       604006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1320819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61338871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55381505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116720377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.343323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.810271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.466176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85571.650486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91690.323440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88369.698649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16855837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16856970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       532106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           533771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  44556982500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152344500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  44709327000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     17387943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       17390741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.030602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.595068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83737.042056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91498.198198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83761.251548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          328                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       531778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       533378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  39223151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    132762500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  39355914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.030583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.571837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.030670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73758.507309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82976.562500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73786.159159                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12226851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       124671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12351522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       952915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1152748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78895595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19601386500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98496982000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13179766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       324504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13504270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.072301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.615811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82793.948568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98088.836679                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85445.372276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62580                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84984                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       890335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1067764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66323808500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16274932002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  82598740502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.067553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.546770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74493.093611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91726.448337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77356.738476                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           71                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                78                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1002                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1044                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14813500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1801000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16614500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1073                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1122                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.933830                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.930481                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14783.932136                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 42880.952381                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15914.272031                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          247                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          268                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          755                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          776                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14938492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       414500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15352992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.703635                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.691622                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19786.082119                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19738.095238                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19784.783505                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                    72243181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11242948                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.425644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.762573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.350305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.791424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.251087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.841076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.402540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.137366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.388142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 550330356                       # Number of tag accesses
system.l2.tags.data_accesses                550330356                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      34033920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     103284736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        102400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50369984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    323238272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          511029312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     34033920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       102400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34136320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106786112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106786112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         531780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1613824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         787031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5050598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7984833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1668533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1668533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         54968305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        166815544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           165387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81352740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    522063283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825365260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     54968305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       165387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         55133692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172470629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172470629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172470629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        54968305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       166815544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          165387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81352740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    522063283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            997835889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1562647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    531780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1496973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    770088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5036408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003418532500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95980                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95980                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15493115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1471245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7984833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1668533                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7984833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1668533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 147984                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                105886                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            246115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            237018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            240482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            277567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            538242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1683183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1388185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            371503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            471018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            533104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           371791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           336615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           290160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           276259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           315143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            113587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74501                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 183277609811                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39184245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            330218528561                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23386.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42136.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6412889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  994429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7984833                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1668533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2042642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1983808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1934021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  682002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  531195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  368565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  114737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   56587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1992156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.966746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.808687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.247234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       509031     25.55%     25.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       798558     40.09%     65.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       184401      9.26%     74.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       134120      6.73%     81.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58877      2.96%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35605      1.79%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54042      2.71%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22141      1.11%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195381      9.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1992156                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.650792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.218555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.961592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95975     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95980                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83992     87.51%     87.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1425      1.48%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7453      7.77%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2138      2.23%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              733      0.76%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              182      0.19%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95980                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              501558336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9470976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100008320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               511029312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106786112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       810.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  619155204000                       # Total gap between requests
system.mem_ctrls.avgGap                      64138.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     34033920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     95806272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       102400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49285632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    322330112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100008320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 54968305.248176448047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 154737050.683136701584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 165386.604229347315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79601399.548606008291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 520596510.395949184895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161523793.354315608740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       531780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1613824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       787031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5050598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1668533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  17352601117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62212425849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65640387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39130811876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 211457049332                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14851127205617                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32631.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38549.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41025.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49719.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41867.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8900709.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6470796360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3439298445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20381515560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4441055940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48875558160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121066567590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     135804858720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       340479650775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.909895                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 351757251104                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20674940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 246723153896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7753233180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4120933575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35573586300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3715872660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48875558160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     218379695610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53856961440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372275840925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.264035                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 137606926570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20674940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 460873478430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6224502553.571428                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29898401894.530872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 237835002000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96297130500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 522858214500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5131735                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5131735                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5131735                       # number of overall hits
system.cpu1.icache.overall_hits::total        5131735                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3822                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3822                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3822                       # number of overall misses
system.cpu1.icache.overall_misses::total         3822                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    222669000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    222669000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    222669000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    222669000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5135557                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5135557                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5135557                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5135557                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000744                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000744                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58259.811617                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58259.811617                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58259.811617                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58259.811617                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2766                       # number of writebacks
system.cpu1.icache.writebacks::total             2766                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1024                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1024                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2798                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2798                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2798                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2798                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    169195000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    169195000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    169195000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    169195000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000545                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000545                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60469.978556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60469.978556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60469.978556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60469.978556                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2766                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5131735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5131735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3822                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3822                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    222669000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    222669000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5135557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5135557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58259.811617                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58259.811617                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1024                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2798                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2798                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    169195000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    169195000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60469.978556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60469.978556                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.955154                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5068378                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2766                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1832.385394                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326062500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.955154                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998599                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998599                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10273912                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10273912                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9390504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9390504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9390504                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9390504                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2307877                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2307877                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2307877                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2307877                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 185312888552                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 185312888552                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 185312888552                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 185312888552                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11698381                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11698381                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11698381                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11698381                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197282                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80295.825363                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80295.825363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80295.825363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80295.825363                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1005896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18384                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            480                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.715840                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.035417                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069263                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069263                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1651243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1651243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1651243                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1651243                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656634                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656634                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53939312669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53939312669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53939312669                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53939312669                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056130                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056130                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056130                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056130                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82145.171692                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82145.171692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82145.171692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82145.171692                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069263                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8388730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8388730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1414362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1414362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  93634949500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  93634949500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9803092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9803092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144277                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144277                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66202.959002                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66202.959002                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1089188                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1089188                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325174                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21710162000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21710162000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66764.753640                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66764.753640                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1001774                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1001774                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       893515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       893515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  91677939052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91677939052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471440                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471440                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102603.693337                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102603.693337                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       562055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       562055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331460                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331460                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32229150669                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32229150669                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174886                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174886                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97233.906562                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97233.906562                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6842500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6842500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44722.222222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44722.222222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095339                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095339                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73855.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73855.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       667500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       667500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265116                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5855.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5855.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       553500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       553500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265116                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265116                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4855.263158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4855.263158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591295                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591295                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426633                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426633                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35405590000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35405590000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82988.399866                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82988.399866                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426633                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426633                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34978957000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34978957000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81988.399866                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81988.399866                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.134995                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11063914                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083158                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.214497                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326074000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.134995                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26517607                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26517607                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 619155345000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30896170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5472314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29926002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9574077                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7994480                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             359                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2859229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2859229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      17390741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13505431                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     52163793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45821591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3222722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             101216468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2225654400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1954399360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       356096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136909056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4317318912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19264695                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108520256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52994225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070757                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49288269     93.01%     93.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3662213      6.91%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  43741      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52994225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67473245493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22943639657                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       26085848610                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1625353990                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4225942                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               737633741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310418                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714176                       # Number of bytes of host memory used
host_op_rate                                   312220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2481.22                       # Real time elapsed on the host
host_tick_rate                               47749981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770215973                       # Number of instructions simulated
sim_ops                                     774688147                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118478                       # Number of seconds simulated
sim_ticks                                118478396500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.973084                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15397625                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17305936                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1107427                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21881403                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1553612                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1576103                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22491                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29936742                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8437                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8917                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1043202                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201387                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3638991                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25639793                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84622471                       # Number of instructions committed
system.cpu0.commit.committedOps              85939804                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    226750811                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.379005                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.245344                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    192991800     85.11%     85.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15410787      6.80%     91.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7744633      3.42%     95.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4233696      1.87%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1426431      0.63%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       519681      0.23%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       570938      0.25%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       213854      0.09%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3638991      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    226750811                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363785                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80716470                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329040                       # Number of loads committed
system.cpu0.commit.membars                    1977983                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978642      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335286     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337565     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193263      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85939804                       # Class of committed instruction
system.cpu0.commit.refs                      21531286                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84622471                       # Number of Instructions Simulated
system.cpu0.committedOps                     85939804                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.787302                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.787302                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            157834943                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                64950                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14323776                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115506758                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18629422                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51203863                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1044057                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               103047                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1922082                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29936742                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19007890                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    204375832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               245769                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121823026                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          756                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2216790                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.126921                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          25149140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16951237                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.516487                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         230634367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.535060                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               151357030     65.63%     65.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47149465     20.44%     86.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25738179     11.16%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4136656      1.79%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  488633      0.21%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  961126      0.42%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23953      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  771057      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8268      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           230634367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1789                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1227                       # number of floating regfile writes
system.cpu0.idleCycles                        5234044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1118574                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25232401                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.443131                       # Inst execution rate
system.cpu0.iew.exec_refs                    26654454                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2493748                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                9330455                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25515465                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            784493                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           384085                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2776718                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111457106                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24160706                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           984833                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104520680                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 99326                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18817973                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1044057                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18975791                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156217                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67195                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          336                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4126                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6186425                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       574472                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           648                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       599092                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        519482                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 77974006                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103050461                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756994                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59025876                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.436898                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103280118                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135172750                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75835924                       # number of integer regfile writes
system.cpu0.ipc                              0.358770                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.358770                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1979154      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76423334     72.44%     74.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29618      0.03%     74.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67242      0.06%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 68      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                720      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24507507     23.23%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2496537      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            668      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105505512                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2261                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4381                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1944                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2561                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     293718                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002784                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 201362     68.56%     68.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     68.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    100      0.03%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     68.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 80422     27.38%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11645      3.96%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              125      0.04%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             103817815                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         441986803                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103048517                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        136972434                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108515957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105505512                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2941149                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25517305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            52074                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        288700                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10786988                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    230634367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457458                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.960195                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          169775307     73.61%     73.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34065114     14.77%     88.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18082449      7.84%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3481662      1.51%     97.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2961573      1.28%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1019467      0.44%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             965480      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             172513      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             110802      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      230634367                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.447307                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1121096                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          208698                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25515465                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2776718                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       235868411                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1088496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31135258                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62417774                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                487724                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19794536                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13094331                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                94136                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148369170                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113655291                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83582482                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51610688                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1002779                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1044057                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15658162                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21164713                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1946                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148367224                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     111391666                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            776954                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5126484                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        776974                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   334687101                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227124948                       # The number of ROB writes
system.cpu0.timesIdled                         227756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  366                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.662277                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15015922                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16205000                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           988133                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20506440                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1025224                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1032496                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7272                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27319318                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2379                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1073                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           987119                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620862                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2904345                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25358914                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068216                       # Number of instructions committed
system.cpu1.commit.committedOps              74185469                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    175427715                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.422883                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.277568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    144954912     82.63%     82.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14434875      8.23%     90.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6864172      3.91%     94.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4097033      2.34%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1170016      0.67%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       412618      0.24%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       374971      0.21%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       214773      0.12%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2904345      1.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    175427715                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468756                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376590                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302317                       # Number of loads committed
system.cpu1.commit.membars                    1676022                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676022      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54820921     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303390     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384960      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185469                       # Class of committed instruction
system.cpu1.commit.refs                      17688350                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068216                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185469                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.459952                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.459952                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            115979962                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1210                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13868050                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103350865                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12792541                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47850257                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                987416                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1894                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1585428                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27319318                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16631800                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    161115963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               176580                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109515919                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1976860                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151990                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17091211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16041146                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.609287                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         179195604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.619364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.959840                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               108293602     60.43%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41591161     23.21%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23732885     13.24%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3541409      1.98%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347230      0.19%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  954040      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     330      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  734487      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     460      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           179195604                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         548668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1065187                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22452198                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.511206                       # Inst execution rate
system.cpu1.iew.exec_refs                    22301258                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1472579                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8643599                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22447112                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            702097                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           339540                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1729369                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99459775                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20828679                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           895445                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91886312                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                160162                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9107387                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                987416                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9325408                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25735                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             686                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6144795                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       343336                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       563266                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        501921                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 69887219                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90890844                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749697                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52394258                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.505668                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91122485                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119787756                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67121449                       # number of integer regfile writes
system.cpu1.ipc                              0.406512                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.406512                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676306      1.81%      1.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68504515     73.83%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  95      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21125536     22.77%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1475209      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92781757                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     344389                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003712                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 321500     93.35%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 22836      6.63%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   53      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91449840                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         365177029                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90890844                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124734097                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96798003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92781757                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2661772                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25274306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73522                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        425358                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11102011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    179195604                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.517768                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.020838                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          127113109     70.94%     70.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27532995     15.36%     86.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16772416      9.36%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3247625      1.81%     97.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2213944      1.24%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1108692      0.62%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             972136      0.54%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             148493      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              86194      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      179195604                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.516188                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1005577                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          160849                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22447112                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1729369                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    284                       # number of misc regfile reads
system.cpu1.numCycles                       179744272                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    57090916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22515552                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797326                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                487021                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13654854                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6021975                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34360                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133793934                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101585474                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74722915                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48225953                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                980933                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                987416                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8386866                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20925589                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133793934                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      85424963                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            709217                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3506051                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        709278                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   272066765                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202951904                       # The number of ROB writes
system.cpu1.timesIdled                           4867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4238319                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5648                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4256104                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                102666                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5968238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11882142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83797                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3153992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2239163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6308071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2322960                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5940387                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357470                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5556822                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1071                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            861                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25395                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5940388                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17847924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17847924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    404688192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               404688192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1465                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5967849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5967849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5967849                       # Request fanout histogram
system.membus.respLayer1.occupancy        30778644365                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14421667188                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   118478396500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   118478396500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 66                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16492863.636364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16891549.805058                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        83000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38144000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   117934132000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    544264500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18701953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18701953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18701953                       # number of overall hits
system.cpu0.icache.overall_hits::total       18701953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       305937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        305937                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       305937                       # number of overall misses
system.cpu0.icache.overall_misses::total       305937                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6859510496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6859510496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6859510496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6859510496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19007890                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19007890                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19007890                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19007890                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016095                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016095                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22421.317121                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22421.317121                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22421.317121                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22421.317121                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2764                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.863014                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       283215                       # number of writebacks
system.cpu0.icache.writebacks::total           283215                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        22640                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        22640                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        22640                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        22640                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       283297                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       283297                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       283297                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       283297                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6089672997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6089672997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6089672997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6089672997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014904                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014904                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014904                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014904                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21495.720029                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21495.720029                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21495.720029                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21495.720029                       # average overall mshr miss latency
system.cpu0.icache.replacements                283215                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18701953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18701953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       305937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       305937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6859510496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6859510496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19007890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19007890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22421.317121                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22421.317121                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        22640                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        22640                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       283297                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       283297                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6089672997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6089672997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014904                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014904                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21495.720029                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21495.720029                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998531                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18985479                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           283331                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.008125                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998531                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38299079                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38299079                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20385129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20385129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20385129                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20385129                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4058248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4058248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4058248                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4058248                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 270974765466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 270974765466                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 270974765466                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 270974765466                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24443377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24443377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24443377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24443377                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166026                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166026                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166026                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166026                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66771.366724                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66771.366724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66771.366724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66771.366724                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11406338                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         9694                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181209                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            120                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.945759                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.783333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781599                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781599                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2282815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2282815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2282815                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2282815                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775433                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 136853487489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 136853487489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 136853487489                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 136853487489                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072635                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072635                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072635                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072635                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 77081.752727                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77081.752727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 77081.752727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77081.752727                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781599                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19311907                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19311907                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3602665                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3602665                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 243941407500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 243941407500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22914572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22914572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.157222                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.157222                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67711.376856                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67711.376856                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1889338                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1889338                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 133655702000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 133655702000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78009.452953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78009.452953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1073222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1073222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       455583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       455583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27033357966                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27033357966                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.297999                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.297999                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59337.942737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59337.942737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       393477                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       393477                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62106                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62106                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3197785489                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3197785489                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51489.155460                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51489.155460                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671673                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671673                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7655                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7655                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    198959500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    198959500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011268                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011268                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25990.790333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25990.790333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6921                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6921                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    179190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    179190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25890.767230                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25890.767230                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664025                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664025                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          499                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          499                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5277500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5277500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664524                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664524                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10576.152305                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10576.152305                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          494                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          494                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4783500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4783500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000743                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9683.198381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9683.198381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          933                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          933                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     16409500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     16409500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8917                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8917                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104632                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17587.888532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17587.888532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          933                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          933                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     15476500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     15476500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104632                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16587.888532                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16587.888532                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993408                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23514632                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782573                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.191399                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993408                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53374833                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53374833                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              255316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              459887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              255728                       # number of demand (read+write) hits
system.l2.demand_hits::total                   971749                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             255316                       # number of overall hits
system.l2.overall_hits::.cpu0.data             459887                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                818                       # number of overall hits
system.l2.overall_hits::.cpu1.data             255728                       # number of overall hits
system.l2.overall_hits::total                  971749                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1320781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            826468                       # number of demand (read+write) misses
system.l2.demand_misses::total                2179384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27910                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1320781                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4225                       # number of overall misses
system.l2.overall_misses::.cpu1.data           826468                       # number of overall misses
system.l2.overall_misses::total               2179384                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2525781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128482382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    391220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82287953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213687337000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2525781500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128482382500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    391220000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82287953000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213687337000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          283226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1780668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3151133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         283226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1780668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3151133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.098543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.741733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.837795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.763695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691619                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.098543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.741733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.837795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.763695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691619                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90497.366535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97277.582355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92596.449704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99565.806541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98049.419928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90497.366535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97277.582355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92596.449704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99565.806541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98049.419928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              15634                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       367                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.599455                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3498832                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              357469                       # number of writebacks
system.l2.writebacks::total                    357469                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          78802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              108017                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         78802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             108017                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1241979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       797485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2071367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1241979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       797485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3981452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6052819                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2239102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 111359862001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    346238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72483820000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186429023001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2239102500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 111359862001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    346238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72483820000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 297116634609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 483545657610                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.097989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.697479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.822923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.736914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.657340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.097989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.697479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.822923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.736914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.920839                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80679.656253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89663.240684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83430.963855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90890.512047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90002.893259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80679.656253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89663.240684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83430.963855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90890.512047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74625.195685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79887.678388                       # average overall mshr miss latency
system.l2.replacements                        8133173                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       418970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418970                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       418970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2626839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2626839                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2626840                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2626840                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3981452                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3981452                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 297116634609                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 297116634609                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74625.195685                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74625.195685                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   92                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                280                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       130000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       267500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       397500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.758333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.752688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   687.830688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2939.560440                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1419.642857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3804500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1799500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5604000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.746032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.758333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20236.702128                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19774.725275                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20086.021505                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              188                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       301500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       330000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.931624                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.940476                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.935323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2766.055046                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   360.759494                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1755.319149                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2212500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1571000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3783500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.914530                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.940476                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.925373                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20677.570093                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19886.075949                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20341.397849                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2777692000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2088182000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4865874000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.558883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.629436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80145.767211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84830.272993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82091.203563                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18184                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15832                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34016                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        16474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1423404500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    913494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2336898500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.224609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.249780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86403.089717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103995.218579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92521.122021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        255316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             256134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2525781500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    391220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2917001500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       283226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         288269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.098543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.837795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.111476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90497.366535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92596.449704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90773.346818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           232                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2239102500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    346238500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2585341000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.097989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.822923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80679.656253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83430.963855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81037.551327                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       432532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       241236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            673768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1286123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       801852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2087975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 125704690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80199771000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205904461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.748331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.768729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.756035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97739.244613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100018.171683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98614.428573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        60618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        73769                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1225505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       788701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2014206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 109936457501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71570326000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 181506783501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.713061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.756121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.729324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89707.065659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90744.560993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90113.316861                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          111                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               111                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          142                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             142                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       244000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       244000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          253                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           253                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.561265                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.561265                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1718.309859                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1718.309859                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          134                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          134                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2580500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2580500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.529644                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.529644                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19257.462687                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19257.462687                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                     9984025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8133356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.227541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.714934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.339298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.071157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.017959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.850865                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.229921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.032362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.716420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57715660                       # Number of tag accesses
system.l2.tags.data_accesses                 57715660                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1776192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      79652864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        265664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51072320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    249042944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          381809984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1776192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       265664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2041856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22878080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22878080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1244576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         798005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3891296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5965781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       357470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             357470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14991695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        672298633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2242299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        431068629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2102011433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3222612690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14991695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2242299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17233994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193099170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193099170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193099170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14991695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       672298633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2242299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       431068629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2102011433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3415711859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    348090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1226757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    793342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3876647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000575003250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20901                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20901                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10000156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             328682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5965783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357471                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5965783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37154                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9381                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            267235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            277296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            284352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            277585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            283094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            636631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            647948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            558884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            439061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            471506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           359115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           351859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           276651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           256764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           269737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           270911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 164666810029                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29643145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            275828603779                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27774.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46524.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4987499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  316472                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5965783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  919325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  988891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1069833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  621482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  584110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  488774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  320016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  267938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  209592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  141340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 108168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  83782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  54926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  32462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  19779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       972742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.964687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   307.075300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.323168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47445      4.88%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       468552     48.17%     53.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58158      5.98%     59.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       111917     11.51%     70.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54612      5.61%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22048      2.27%     78.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28617      2.94%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22814      2.35%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       158579     16.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       972742                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     283.651165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    135.292390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    373.113373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8441     40.39%     40.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3182     15.22%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         5090     24.35%     79.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2436     11.65%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          403      1.93%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           52      0.25%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           41      0.20%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           77      0.37%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          154      0.74%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          140      0.67%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          175      0.84%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          173      0.83%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          112      0.54%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           82      0.39%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           70      0.33%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           79      0.38%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           69      0.33%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           53      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           24      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           19      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           13      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           10      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20901                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.654131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.242330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15111     72.30%     72.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              724      3.46%     75.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3566     17.06%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              928      4.44%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              281      1.34%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              110      0.53%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               57      0.27%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               52      0.25%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.16%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20901                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              379432256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2377856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22277632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               381810112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22878144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3202.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3222.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118478533500                       # Total gap between requests
system.mem_ctrls.avgGap                      18736.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1774848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     78512448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       265664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50773888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    248105408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22277632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14980351.291300604120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 662673114.418796181679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2242299.084457983728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 428549756.748269319534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2094098294.113897800446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188031174.105230242014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1244576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       798005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3891298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       357471                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1088077730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60018670073                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    173000985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39491340624                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 175057514367                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2888652226685                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39205.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48224.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41676.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49487.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44986.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8080801.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3087821520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1641219855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19246612560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          825021000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9352362240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52705551600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1112082240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87970671015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        742.503896                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2435402388                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3956160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 112086834112                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3857584920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2050336035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23083791360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          991998360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9352362240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52980268800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        880741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93197083155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        786.616682                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1835658852                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3956160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 112686577648                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    136872557.416268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   232536010.626056                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        82500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    697193000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89872032000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28606364500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16626444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16626444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16626444                       # number of overall hits
system.cpu1.icache.overall_hits::total       16626444                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5356                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5356                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5356                       # number of overall misses
system.cpu1.icache.overall_misses::total         5356                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    434198500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    434198500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    434198500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    434198500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16631800                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16631800                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16631800                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16631800                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000322                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000322                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000322                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81067.681105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81067.681105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81067.681105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81067.681105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5043                       # number of writebacks
system.cpu1.icache.writebacks::total             5043                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          313                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          313                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5043                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5043                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5043                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5043                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    408134000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    408134000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    408134000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    408134000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80930.795162                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80930.795162                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80930.795162                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80930.795162                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5043                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16626444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16626444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5356                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5356                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    434198500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    434198500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16631800                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16631800                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000322                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000322                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81067.681105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81067.681105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          313                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          313                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5043                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5043                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    408134000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    408134000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80930.795162                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80930.795162                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16697642                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5075                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3290.175764                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33268643                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33268643                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17654015                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17654015                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17654015                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17654015                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3352376                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3352376                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3352376                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3352376                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 232341000483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 232341000483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 232341000483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 232341000483                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21006391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21006391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21006391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21006391                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159588                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69306.366733                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69306.366733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69306.366733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69306.366733                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2349325                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21464                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29884                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            257                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.614811                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.517510                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1081868                       # number of writebacks
system.cpu1.dcache.writebacks::total          1081868                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2275267                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2275267                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2275267                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2275267                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077109                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077109                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077109                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077109                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87215187986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87215187986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87215187986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87215187986                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051275                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051275                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051275                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051275                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80971.552541                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80971.552541                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80971.552541                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80971.552541                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1081868                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17203389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17203389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2977077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2977077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 208193388500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 208193388500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20180466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20180466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69932.147707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69932.147707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1939003                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1939003                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038074                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038074                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84915685500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84915685500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051440                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051440                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81801.187102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81801.187102                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       450626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        450626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       375299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       375299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24147611983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24147611983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.454398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.454398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64342.329670                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64342.329670                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       336264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       336264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39035                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39035                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2299502486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2299502486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 58908.735391                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58908.735391                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6297                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6297                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    170755500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    170755500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011261                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011261                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27116.960457                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27116.960457                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6173                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6173                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    154431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    154431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011040                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25017.171554                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25017.171554                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558645                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558645                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          381                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          381                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3832500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3832500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000682                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000682                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10059.055118                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10059.055118                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          381                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          381                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3451500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3451500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000682                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9059.055118                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9059.055118                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          518                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            518                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          555                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          555                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7104000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7104000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1073                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1073                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.517241                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.517241                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data        12800                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total        12800                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          555                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          555                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6549000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6549000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.517241                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.517241                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data        11800                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total        11800                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.661273                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19852472                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083452                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.323352                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.661273                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989415                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989415                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45334731                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45334731                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118478396500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3052563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       776439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2732755                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7775704                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6222951                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1163                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           875                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        288341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764221                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          253                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       849740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5346671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3248491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9460031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36252288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227985152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       645504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138500096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403383040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14360511                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23065024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17512469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15073065     86.07%     86.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2355607     13.45%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83797      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17512469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6305760999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675443964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         425051294                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626385798                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7603422                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
