// Seed: 1388409707
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [(  -1  ) : 1] id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    output wor  id_0,
    input  wire _id_1,
    output wor  id_2
);
  wor [1 'h0 : -1] id_4, id_5;
  assign id_5 = 1'h0;
  wire id_6;
  logic [1 : -1] id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4
  );
  assign id_0 = -1'b0;
  logic [1 : id_1] id_8 = 'd0;
  logic id_9[1  -  1 : ""];
  ;
endmodule
