

================================================================
== Vitis HLS Report for 'A_IO_L2_in_9_x1'
================================================================
* Date:           Sun Sep 18 12:40:56 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34823|    34823|  0.116 ms|  0.116 ms|  34823|  34823|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- A_IO_L2_in_9_x1_loop_1_A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3  |     2049|     2049|         3|          1|          1|   2048|       yes|
        |- A_IO_L2_in_9_x1_loop_4_A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6  |    32770|    32770|         4|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      353|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        0|        0|     4|
|Multiplexer          |        -|      -|        -|      193|     -|
|Register             |        -|      -|      698|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      698|      578|     4|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_pong_V_U  |A_IO_L2_in_0_x1_local_A_pong_V  |        0|  0|   0|    4|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |        0|  0|   0|    4|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_764_fu_320_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_765_fu_426_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_766_fu_482_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_767_fu_390_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_254_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln6991_fu_384_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln7008_fu_512_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln890_176_fu_414_p2           |         +|   0|  0|  23|          16|           1|
    |add_ln890_177_fu_396_p2           |         +|   0|  0|  18|          11|           1|
    |add_ln890_178_fu_242_p2           |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_488_p2               |         +|   0|  0|  19|          12|           1|
    |and_ln6982_fu_306_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln890_fu_458_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i7244_fu_280_p2             |      icmp|   0|  0|   9|           4|           4|
    |cmp_i_i72_mid1_fu_274_p2          |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89052_fu_300_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_580_fu_260_p2          |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_581_fu_420_p2          |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln890_582_fu_432_p2          |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_583_fu_452_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_248_p2              |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln7003_fu_464_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_326_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln6982_1_fu_286_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln6982_2_fu_348_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln6982_fu_266_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln7003_fu_470_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_453_fu_332_p3        |    select|   0|  0|   6|           1|           1|
    |select_ln890_454_fu_356_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln890_455_fu_372_p3        |    select|   0|  0|   5|           1|           5|
    |select_ln890_456_fu_438_p3        |    select|   0|  0|   6|           1|           6|
    |select_ln890_457_fu_494_p3        |    select|   0|  0|  12|           1|           1|
    |select_ln890_458_fu_402_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_312_p3            |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln6982_fu_294_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_446_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 353|         193|         144|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  31|          6|    1|          6|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_213_p4    |   9|          2|    6|         12|
    |c3_V_reg_154                     |   9|          2|    4|          8|
    |c4_V_reg_176                     |   9|          2|    5|         10|
    |c5_V_11_reg_187                  |   9|          2|    6|         12|
    |c5_V_reg_209                     |   9|          2|    6|         12|
    |c7_V_reg_231                     |   9|          2|    5|         10|
    |fifo_A_A_IO_L2_in_10_x111_blk_n  |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_9_x110_blk_n   |   9|          2|    1|          2|
    |fifo_A_PE_9_0_x143_blk_n         |   9|          2|    1|          2|
    |indvar_flatten13_reg_143         |   9|          2|   12|         24|
    |indvar_flatten21_reg_220         |   9|          2|   12|         24|
    |indvar_flatten33_reg_198         |   9|          2|   16|         32|
    |indvar_flatten_reg_165           |   9|          2|   11|         22|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 193|         42|   92|        188|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln6991_reg_546                     |    9|   0|    9|          0|
    |ap_CS_fsm                              |    5|   0|    5|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |    1|   0|    1|          0|
    |c3_V_reg_154                           |    4|   0|    4|          0|
    |c4_V_reg_176                           |    5|   0|    5|          0|
    |c5_V_11_reg_187                        |    6|   0|    6|          0|
    |c5_V_reg_209                           |    6|   0|    6|          0|
    |c7_V_reg_231                           |    5|   0|    5|          0|
    |icmp_ln890_581_reg_576                 |    1|   0|    1|          0|
    |icmp_ln890_reg_528                     |    1|   0|    1|          0|
    |indvar_flatten13_reg_143               |   12|   0|   12|          0|
    |indvar_flatten21_reg_220               |   12|   0|   12|          0|
    |indvar_flatten33_reg_198               |   16|   0|   16|          0|
    |indvar_flatten_reg_165                 |   11|   0|   11|          0|
    |local_A_pong_V_addr_reg_561            |    9|   0|    9|          0|
    |local_A_pong_V_load_reg_606            |  256|   0|  256|          0|
    |select_ln6982_1_reg_532                |    1|   0|    1|          0|
    |select_ln6982_1_reg_532_pp0_iter1_reg  |    1|   0|    1|          0|
    |select_ln890_456_reg_580               |    6|   0|    6|          0|
    |tmp_reg_566                            |  256|   0|  256|          0|
    |trunc_ln7008_reg_586                   |    4|   0|    4|          0|
    |icmp_ln890_581_reg_576                 |   64|  32|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  698|  32|  635|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|            A_IO_L2_in_9_x1|  return value|
|fifo_A_A_IO_L2_in_9_x110_dout     |   in|  256|     ap_fifo|   fifo_A_A_IO_L2_in_9_x110|       pointer|
|fifo_A_A_IO_L2_in_9_x110_empty_n  |   in|    1|     ap_fifo|   fifo_A_A_IO_L2_in_9_x110|       pointer|
|fifo_A_A_IO_L2_in_9_x110_read     |  out|    1|     ap_fifo|   fifo_A_A_IO_L2_in_9_x110|       pointer|
|fifo_A_A_IO_L2_in_10_x111_din     |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_10_x111|       pointer|
|fifo_A_A_IO_L2_in_10_x111_full_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_10_x111|       pointer|
|fifo_A_A_IO_L2_in_10_x111_write   |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_10_x111|       pointer|
|fifo_A_PE_9_0_x143_din            |  out|  256|     ap_fifo|         fifo_A_PE_9_0_x143|       pointer|
|fifo_A_PE_9_0_x143_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_9_0_x143|       pointer|
|fifo_A_PE_9_0_x143_write          |  out|    1|     ap_fifo|         fifo_A_PE_9_0_x143|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_9_0_x143, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_10_x111, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_9_x110, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6975]   --->   Operation 14 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln6975 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:6975]   --->   Operation 15 'specmemcore' 'specmemcore_ln6975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln6982 = br void" [./dut.cpp:6982]   --->   Operation 16 'br' 'br_ln6982' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void, i12 %add_ln890_178, void"   --->   Operation 17 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c3_V = phi i4 9, void, i4 %select_ln890, void"   --->   Operation 18 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_458, void"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c4_V = phi i5 0, void, i5 %select_ln890_455, void"   --->   Operation 20 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c5_V_11 = phi i6 0, void, i6 %add_ln691_767, void"   --->   Operation 21 'phi' 'c5_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.74ns)   --->   "%add_ln890_178 = add i12 %indvar_flatten13, i12 1"   --->   Operation 22 'add' 'add_ln890_178' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten13, i12 2048"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 25 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln890_580 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 26 'icmp' 'icmp_ln890_580' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln6982 = select i1 %icmp_ln890_580, i5 0, i5 %c4_V" [./dut.cpp:6982]   --->   Operation 27 'select' 'select_ln6982' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%cmp_i_i72_mid1 = icmp_eq  i4 %add_ln691, i4 9"   --->   Operation 28 'icmp' 'cmp_i_i72_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "%cmp_i_i7244 = icmp_eq  i4 %c3_V, i4 9"   --->   Operation 29 'icmp' 'cmp_i_i7244' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln6982_1 = select i1 %icmp_ln890_580, i1 %cmp_i_i72_mid1, i1 %cmp_i_i7244" [./dut.cpp:6982]   --->   Operation 30 'select' 'select_ln6982_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln6982)   --->   "%xor_ln6982 = xor i1 %icmp_ln890_580, i1 1" [./dut.cpp:6982]   --->   Operation 31 'xor' 'xor_ln6982' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln89052 = icmp_eq  i6 %c5_V_11, i6 32"   --->   Operation 32 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6982 = and i1 %icmp_ln89052, i1 %xor_ln6982" [./dut.cpp:6982]   --->   Operation 33 'and' 'and_ln6982' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_580, i4 %add_ln691, i4 %c3_V"   --->   Operation 34 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_764 = add i5 %select_ln6982, i5 1"   --->   Operation 35 'add' 'add_ln691_764' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_453)   --->   "%or_ln890 = or i1 %and_ln6982, i1 %icmp_ln890_580"   --->   Operation 36 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_453 = select i1 %or_ln890, i6 0, i6 %c5_V_11"   --->   Operation 37 'select' 'select_ln890_453' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln6991)   --->   "%trunc_ln6991 = trunc i5 %add_ln691_764" [./dut.cpp:6991]   --->   Operation 38 'trunc' 'trunc_ln6991' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln6991)   --->   "%trunc_ln6991_1 = trunc i5 %c4_V" [./dut.cpp:6991]   --->   Operation 39 'trunc' 'trunc_ln6991_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln6991)   --->   "%select_ln6982_2 = select i1 %icmp_ln890_580, i4 0, i4 %trunc_ln6991_1" [./dut.cpp:6982]   --->   Operation 40 'select' 'select_ln6982_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln6991)   --->   "%select_ln890_454 = select i1 %and_ln6982, i4 %trunc_ln6991, i4 %select_ln6982_2"   --->   Operation 41 'select' 'select_ln890_454' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln6991)   --->   "%tmp_1200_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_454, i5 0"   --->   Operation 42 'bitconcatenate' 'tmp_1200_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln890_455 = select i1 %and_ln6982, i5 %add_ln691_764, i5 %select_ln6982"   --->   Operation 43 'select' 'select_ln890_455' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln6991)   --->   "%zext_ln6991 = zext i6 %select_ln890_453" [./dut.cpp:6991]   --->   Operation 44 'zext' 'zext_ln6991' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln6991 = add i9 %tmp_1200_cast, i9 %zext_ln6991" [./dut.cpp:6991]   --->   Operation 45 'add' 'add_ln6991' <Predicate = (!icmp_ln890)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln6990 = br i1 %select_ln6982_1, void, void" [./dut.cpp:6990]   --->   Operation 46 'br' 'br_ln6990' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_767 = add i6 %select_ln890_453, i6 1"   --->   Operation 47 'add' 'add_ln691_767' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln890_177 = add i11 %indvar_flatten, i11 1"   --->   Operation 48 'add' 'add_ln890_177' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln890_458 = select i1 %icmp_ln890_580, i11 1, i11 %add_ln890_177"   --->   Operation 49 'select' 'select_ln890_458' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_9_x1_loop_1_A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln6991_1 = zext i9 %add_ln6991" [./dut.cpp:6991]   --->   Operation 54 'zext' 'zext_ln6991_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6991_1" [./dut.cpp:6991]   --->   Operation 55 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln6987 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6987]   --->   Operation 56 'specpipeline' 'specpipeline_ln6987' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln6987 = specloopname void @_ssdm_op_SpecLoopName, void @empty_283" [./dut.cpp:6987]   --->   Operation 57 'specloopname' 'specloopname_ln6987' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_9_x110" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_10_x111, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!select_ln6982_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!select_ln6982_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/1] (1.64ns)   --->   "%store_ln6991 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:6991]   --->   Operation 61 'store' 'store_ln6991' <Predicate = (select_ln6982_1)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln6992 = br void" [./dut.cpp:6992]   --->   Operation 62 'br' 'br_ln6992' <Predicate = (select_ln6982_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln7001 = br void %.preheader.preheader" [./dut.cpp:7001]   --->   Operation 63 'br' 'br_ln7001' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.62>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i16 %add_ln890_176, void %.preheader, i16 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_456, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 %select_ln890_457, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 66 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_766, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 67 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln890_176 = add i16 %indvar_flatten33, i16 1"   --->   Operation 68 'add' 'add_ln890_176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln890_581 = icmp_eq  i16 %indvar_flatten33, i16 32768"   --->   Operation 69 'icmp' 'icmp_ln890_581' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_581, void %.preheader, void"   --->   Operation 70 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_765 = add i6 %c5_V, i6 1"   --->   Operation 71 'add' 'add_ln691_765' <Predicate = (!icmp_ln890_581)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.62ns)   --->   "%icmp_ln890_582 = icmp_eq  i12 %indvar_flatten21, i12 1024"   --->   Operation 72 'icmp' 'icmp_ln890_582' <Predicate = (!icmp_ln890_581)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.29ns)   --->   "%select_ln890_456 = select i1 %icmp_ln890_582, i6 %add_ln691_765, i6 %c5_V"   --->   Operation 73 'select' 'select_ln890_456' <Predicate = (!icmp_ln890_581)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln7003)   --->   "%xor_ln890 = xor i1 %icmp_ln890_582, i1 1"   --->   Operation 74 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_581)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln890_583 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 75 'icmp' 'icmp_ln890_583' <Predicate = (!icmp_ln890_581)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln7003)   --->   "%and_ln890 = and i1 %icmp_ln890_583, i1 %xor_ln890"   --->   Operation 76 'and' 'and_ln890' <Predicate = (!icmp_ln890_581)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln7003)   --->   "%or_ln7003 = or i1 %and_ln890, i1 %icmp_ln890_582" [./dut.cpp:7003]   --->   Operation 77 'or' 'or_ln7003' <Predicate = (!icmp_ln890_581)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln7003 = select i1 %or_ln7003, i5 0, i5 %c7_V" [./dut.cpp:7003]   --->   Operation 78 'select' 'select_ln7003' <Predicate = (!icmp_ln890_581)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln7008 = trunc i5 %select_ln7003" [./dut.cpp:7008]   --->   Operation 79 'trunc' 'trunc_ln7008' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_766 = add i5 %select_ln7003, i5 1"   --->   Operation 80 'add' 'add_ln691_766' <Predicate = (!icmp_ln890_581)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten21, i12 1"   --->   Operation 81 'add' 'add_ln890' <Predicate = (!icmp_ln890_581)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.29ns)   --->   "%select_ln890_457 = select i1 %icmp_ln890_582, i12 1, i12 %add_ln890"   --->   Operation 82 'select' 'select_ln890_457' <Predicate = (!icmp_ln890_581)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.36>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %select_ln890_456"   --->   Operation 83 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln7008, i5 0" [./dut.cpp:7008]   --->   Operation 84 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln7008 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:7008]   --->   Operation 85 'add' 'add_ln7008' <Predicate = (!icmp_ln890_581)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln7008 = zext i9 %add_ln7008" [./dut.cpp:7008]   --->   Operation 86 'zext' 'zext_ln7008' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_5 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7008" [./dut.cpp:7008]   --->   Operation 87 'getelementptr' 'local_A_pong_V_addr_5' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_5" [./dut.cpp:7008]   --->   Operation 88 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_581)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 89 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_5" [./dut.cpp:7008]   --->   Operation 89 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_581)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_9_x1_loop_4_A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln7005 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:7005]   --->   Operation 93 'specpipeline' 'specpipeline_ln7005' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln7005 = specloopname void @_ssdm_op_SpecLoopName, void @empty_284" [./dut.cpp:7005]   --->   Operation 94 'specloopname' 'specloopname_ln7005' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_9_0_x143, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (!icmp_ln890_581)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln890_581)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln7013 = ret" [./dut.cpp:7013]   --->   Operation 97 'ret' 'ret_ln7013' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_9_x110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_10_x111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_9_0_x143]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
local_A_pong_V        (alloca           ) [ 00111111110]
specmemcore_ln6975    (specmemcore      ) [ 00000000000]
br_ln6982             (br               ) [ 01111000000]
indvar_flatten13      (phi              ) [ 00111000000]
c3_V                  (phi              ) [ 00111000000]
indvar_flatten        (phi              ) [ 00111000000]
c4_V                  (phi              ) [ 00111000000]
c5_V_11               (phi              ) [ 00111000000]
add_ln890_178         (add              ) [ 01111000000]
icmp_ln890            (icmp             ) [ 00111000000]
br_ln890              (br               ) [ 00000000000]
add_ln691             (add              ) [ 00000000000]
icmp_ln890_580        (icmp             ) [ 00000000000]
select_ln6982         (select           ) [ 00000000000]
cmp_i_i72_mid1        (icmp             ) [ 00000000000]
cmp_i_i7244           (icmp             ) [ 00000000000]
select_ln6982_1       (select           ) [ 00111000000]
xor_ln6982            (xor              ) [ 00000000000]
icmp_ln89052          (icmp             ) [ 00000000000]
and_ln6982            (and              ) [ 00000000000]
select_ln890          (select           ) [ 01111000000]
add_ln691_764         (add              ) [ 00000000000]
or_ln890              (or               ) [ 00000000000]
select_ln890_453      (select           ) [ 00000000000]
trunc_ln6991          (trunc            ) [ 00000000000]
trunc_ln6991_1        (trunc            ) [ 00000000000]
select_ln6982_2       (select           ) [ 00000000000]
select_ln890_454      (select           ) [ 00000000000]
tmp_1200_cast         (bitconcatenate   ) [ 00000000000]
select_ln890_455      (select           ) [ 01111000000]
zext_ln6991           (zext             ) [ 00000000000]
add_ln6991            (add              ) [ 00110000000]
br_ln6990             (br               ) [ 00000000000]
add_ln691_767         (add              ) [ 01111000000]
add_ln890_177         (add              ) [ 00000000000]
select_ln890_458      (select           ) [ 01111000000]
br_ln0                (br               ) [ 01111000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
zext_ln6991_1         (zext             ) [ 00000000000]
local_A_pong_V_addr   (getelementptr    ) [ 00101000000]
specpipeline_ln6987   (specpipeline     ) [ 00000000000]
specloopname_ln6987   (specloopname     ) [ 00000000000]
tmp                   (read             ) [ 00101000000]
write_ln174           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
store_ln6991          (store            ) [ 00000000000]
br_ln6992             (br               ) [ 00000000000]
br_ln7001             (br               ) [ 00000111110]
indvar_flatten33      (phi              ) [ 00000010000]
c5_V                  (phi              ) [ 00000010000]
indvar_flatten21      (phi              ) [ 00000010000]
c7_V                  (phi              ) [ 00000010000]
add_ln890_176         (add              ) [ 00000111110]
icmp_ln890_581        (icmp             ) [ 00000011110]
br_ln890              (br               ) [ 00000000000]
add_ln691_765         (add              ) [ 00000000000]
icmp_ln890_582        (icmp             ) [ 00000000000]
select_ln890_456      (select           ) [ 00000111110]
xor_ln890             (xor              ) [ 00000000000]
icmp_ln890_583        (icmp             ) [ 00000000000]
and_ln890             (and              ) [ 00000000000]
or_ln7003             (or               ) [ 00000000000]
select_ln7003         (select           ) [ 00000000000]
trunc_ln7008          (trunc            ) [ 00000011000]
add_ln691_766         (add              ) [ 00000111110]
add_ln890             (add              ) [ 00000000000]
select_ln890_457      (select           ) [ 00000111110]
zext_ln890            (zext             ) [ 00000000000]
tmp_cast              (bitconcatenate   ) [ 00000000000]
add_ln7008            (add              ) [ 00000000000]
zext_ln7008           (zext             ) [ 00000000000]
local_A_pong_V_addr_5 (getelementptr    ) [ 00000010100]
local_A_pong_V_load   (load             ) [ 00000010010]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
specpipeline_ln7005   (specpipeline     ) [ 00000000000]
specloopname_ln7005   (specloopname     ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00000111110]
ret_ln7013            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_9_x110">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_9_x110"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_10_x111">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_10_x111"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_9_0_x143">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_9_0_x143"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_272"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_822"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_9_x1_loop_1_A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_9_x1_loop_2_A_IO_L2_in_9_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_283"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_9_x1_loop_4_A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_9_x1_loop_5_A_IO_L2_in_9_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_284"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="local_A_pong_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln174_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="256" slack="0"/>
<pin id="109" dir="0" index="2" bw="256" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="256" slack="0"/>
<pin id="117" dir="0" index="2" bw="256" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_A_pong_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="1"/>
<pin id="132" dir="0" index="4" bw="9" slack="1"/>
<pin id="133" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="256" slack="1"/>
<pin id="135" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln6991/4 local_A_pong_V_load/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="local_A_pong_V_addr_5_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_5/7 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvar_flatten13_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="1"/>
<pin id="145" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten13_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="c3_V_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="c3_V_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="1"/>
<pin id="167" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="c4_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="c4_V_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="c5_V_11_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="1"/>
<pin id="189" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_11 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="c5_V_11_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_11/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten33_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten33_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="c5_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="c5_V_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten21_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten21_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="231" class="1005" name="c7_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="c7_V_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln890_178_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_178/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln890_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln691_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln890_580_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_580/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln6982_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6982/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="cmp_i_i72_mid1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72_mid1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="cmp_i_i7244_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i7244/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln6982_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6982_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xor_ln6982_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6982/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln89052_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln6982_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6982/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln890_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln691_764_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_764/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln890_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln890_453_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_453/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln6991_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6991/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln6991_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6991_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln6982_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6982_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln890_454_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_454/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_1200_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1200_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln890_455_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_455/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln6991_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6991/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln6991_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6991/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln691_767_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_767/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln890_177_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_177/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln890_458_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="0" index="2" bw="11" slack="0"/>
<pin id="406" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_458/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln6991_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6991_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln890_176_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_176/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln890_581_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_581/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln691_765_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_765/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln890_582_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="12" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_582/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln890_456_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_456/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln890_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln890_583_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_583/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln890_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln890/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln7003_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7003/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln7003_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7003/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln7008_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7008/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln691_766_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_766/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln890_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln890_457_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="12" slack="0"/>
<pin id="497" dir="0" index="2" bw="12" slack="0"/>
<pin id="498" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_457/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln890_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="1"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="0" index="1" bw="4" slack="1"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln7008_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7008/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln7008_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7008/7 "/>
</bind>
</comp>

<comp id="523" class="1005" name="add_ln890_178_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_178 "/>
</bind>
</comp>

<comp id="528" class="1005" name="icmp_ln890_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="532" class="1005" name="select_ln6982_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln6982_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="select_ln890_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="541" class="1005" name="select_ln890_455_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_455 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln6991_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="9" slack="1"/>
<pin id="548" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6991 "/>
</bind>
</comp>

<comp id="551" class="1005" name="add_ln691_767_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_767 "/>
</bind>
</comp>

<comp id="556" class="1005" name="select_ln890_458_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_458 "/>
</bind>
</comp>

<comp id="561" class="1005" name="local_A_pong_V_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="1"/>
<pin id="563" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="256" slack="1"/>
<pin id="568" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln890_176_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_176 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln890_581_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_581 "/>
</bind>
</comp>

<comp id="580" class="1005" name="select_ln890_456_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_456 "/>
</bind>
</comp>

<comp id="586" class="1005" name="trunc_ln7008_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7008 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln691_766_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_766 "/>
</bind>
</comp>

<comp id="596" class="1005" name="select_ln890_457_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_457 "/>
</bind>
</comp>

<comp id="601" class="1005" name="local_A_pong_V_addr_5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="1"/>
<pin id="603" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_5 "/>
</bind>
</comp>

<comp id="606" class="1005" name="local_A_pong_V_load_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="256" slack="1"/>
<pin id="608" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="74" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="76" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="147" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="147" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="158" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="169" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="180" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="254" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="158" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="260" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="274" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="260" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="191" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="260" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="254" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="158" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="266" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="306" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="260" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="191" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="320" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="180" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="260" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="306" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="340" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="348" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="356" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="306" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="320" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="266" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="332" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="364" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="332" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="169" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="260" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="418"><net_src comp="202" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="202" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="82" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="213" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="224" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="426" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="213" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="235" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="86" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="432" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="30" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="235" pin="4"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="470" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="46" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="224" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="432" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="510"><net_src comp="50" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="30" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="502" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="526"><net_src comp="242" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="531"><net_src comp="248" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="286" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="312" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="544"><net_src comp="372" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="549"><net_src comp="384" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="554"><net_src comp="390" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="559"><net_src comp="402" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="564"><net_src comp="121" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="569"><net_src comp="100" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="574"><net_src comp="414" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="579"><net_src comp="420" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="438" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="589"><net_src comp="478" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="594"><net_src comp="482" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="599"><net_src comp="494" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="604"><net_src comp="136" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="609"><net_src comp="127" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_10_x111 | {3 }
	Port: fifo_A_PE_9_0_x143 | {9 }
 - Input state : 
	Port: A_IO_L2_in_9_x1 : fifo_A_A_IO_L2_in_9_x110 | {3 }
  - Chain level:
	State 1
		specmemcore_ln6975 : 1
	State 2
		add_ln890_178 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_580 : 1
		select_ln6982 : 2
		cmp_i_i72_mid1 : 2
		cmp_i_i7244 : 1
		select_ln6982_1 : 3
		xor_ln6982 : 2
		icmp_ln89052 : 1
		and_ln6982 : 2
		select_ln890 : 2
		add_ln691_764 : 3
		or_ln890 : 2
		select_ln890_453 : 2
		trunc_ln6991 : 4
		trunc_ln6991_1 : 1
		select_ln6982_2 : 2
		select_ln890_454 : 5
		tmp_1200_cast : 6
		select_ln890_455 : 2
		zext_ln6991 : 3
		add_ln6991 : 4
		br_ln6990 : 4
		add_ln691_767 : 3
		add_ln890_177 : 1
		select_ln890_458 : 2
	State 3
		local_A_pong_V_addr : 1
	State 4
	State 5
	State 6
		add_ln890_176 : 1
		icmp_ln890_581 : 1
		br_ln890 : 2
		add_ln691_765 : 1
		icmp_ln890_582 : 1
		select_ln890_456 : 2
		xor_ln890 : 2
		icmp_ln890_583 : 1
		and_ln890 : 2
		or_ln7003 : 2
		select_ln7003 : 2
		trunc_ln7008 : 3
		add_ln691_766 : 3
		add_ln890 : 1
		select_ln890_457 : 2
	State 7
		add_ln7008 : 1
		zext_ln7008 : 2
		local_A_pong_V_addr_5 : 3
		local_A_pong_V_load : 4
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   add_ln890_178_fu_242   |    0    |    19   |
|          |     add_ln691_fu_254     |    0    |    12   |
|          |   add_ln691_764_fu_320   |    0    |    12   |
|          |     add_ln6991_fu_384    |    0    |    16   |
|          |   add_ln691_767_fu_390   |    0    |    13   |
|    add   |   add_ln890_177_fu_396   |    0    |    18   |
|          |   add_ln890_176_fu_414   |    0    |    23   |
|          |   add_ln691_765_fu_426   |    0    |    13   |
|          |   add_ln691_766_fu_482   |    0    |    12   |
|          |     add_ln890_fu_488     |    0    |    19   |
|          |     add_ln7008_fu_512    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_248    |    0    |    12   |
|          |   icmp_ln890_580_fu_260  |    0    |    11   |
|          |   cmp_i_i72_mid1_fu_274  |    0    |    9    |
|   icmp   |    cmp_i_i7244_fu_280    |    0    |    9    |
|          |    icmp_ln89052_fu_300   |    0    |    10   |
|          |   icmp_ln890_581_fu_420  |    0    |    13   |
|          |   icmp_ln890_582_fu_432  |    0    |    12   |
|          |   icmp_ln890_583_fu_452  |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |   select_ln6982_fu_266   |    0    |    5    |
|          |  select_ln6982_1_fu_286  |    0    |    2    |
|          |    select_ln890_fu_312   |    0    |    4    |
|          |  select_ln890_453_fu_332 |    0    |    6    |
|          |  select_ln6982_2_fu_348  |    0    |    4    |
|  select  |  select_ln890_454_fu_356 |    0    |    4    |
|          |  select_ln890_455_fu_372 |    0    |    5    |
|          |  select_ln890_458_fu_402 |    0    |    11   |
|          |  select_ln890_456_fu_438 |    0    |    6    |
|          |   select_ln7003_fu_470   |    0    |    5    |
|          |  select_ln890_457_fu_494 |    0    |    12   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln6982_fu_294    |    0    |    2    |
|          |     xor_ln890_fu_446     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln6982_fu_306    |    0    |    2    |
|          |     and_ln890_fu_458     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_326     |    0    |    2    |
|          |     or_ln7003_fu_464     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_100     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_106 |    0    |    0    |
|          | write_ln174_write_fu_114 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln6991_fu_340   |    0    |    0    |
|   trunc  |   trunc_ln6991_1_fu_344  |    0    |    0    |
|          |    trunc_ln7008_fu_478   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|   tmp_1200_cast_fu_364   |    0    |    0    |
|          |      tmp_cast_fu_505     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln6991_fu_380    |    0    |    0    |
|   zext   |   zext_ln6991_1_fu_410   |    0    |    0    |
|          |     zext_ln890_fu_502    |    0    |    0    |
|          |    zext_ln7008_fu_518    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   334   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+
|local_A_pong_V|    0   |    0   |    4   |
+--------------+--------+--------+--------+
|     Total    |    0   |    0   |    4   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_766_reg_591    |    5   |
|    add_ln691_767_reg_551    |    6   |
|      add_ln6991_reg_546     |    9   |
|    add_ln890_176_reg_571    |   16   |
|    add_ln890_178_reg_523    |   12   |
|         c3_V_reg_154        |    4   |
|         c4_V_reg_176        |    5   |
|       c5_V_11_reg_187       |    6   |
|         c5_V_reg_209        |    6   |
|         c7_V_reg_231        |    5   |
|    icmp_ln890_581_reg_576   |    1   |
|      icmp_ln890_reg_528     |    1   |
|   indvar_flatten13_reg_143  |   12   |
|   indvar_flatten21_reg_220  |   12   |
|   indvar_flatten33_reg_198  |   16   |
|    indvar_flatten_reg_165   |   11   |
|local_A_pong_V_addr_5_reg_601|    9   |
| local_A_pong_V_addr_reg_561 |    9   |
| local_A_pong_V_load_reg_606 |   256  |
|   select_ln6982_1_reg_532   |    1   |
|   select_ln890_455_reg_541  |    5   |
|   select_ln890_456_reg_580  |    6   |
|   select_ln890_457_reg_596  |   12   |
|   select_ln890_458_reg_556  |   11   |
|     select_ln890_reg_536    |    4   |
|         tmp_reg_566         |   256  |
|     trunc_ln7008_reg_586    |    4   |
+-----------------------------+--------+
|            Total            |   700  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   334  |    -   |
|   Memory  |    -   |    0   |    0   |    4   |
|Multiplexer|    0   |    -   |    9   |    -   |
|  Register |    -   |   700  |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   700  |   343  |    4   |
+-----------+--------+--------+--------+--------+
