Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 10 16:55:45 2020
| Host         : ROG-112-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation
| Design       : calc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.394        0.000                      0                   36        0.324        0.000                      0                   36        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.394        0.000                      0                   36        0.324        0.000                      0                   36        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.676ns (39.125%)  route 2.608ns (60.875%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.976 r  nolabel_line40/ALU/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.690     7.666    nolabel_line40/Reg1/data0[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.306     7.972 r  nolabel_line40/Reg1/Q[3]_i_2/O
                         net (fo=1, routed)           0.790     8.762    nolabel_line40/Reg1/Q[3]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.150     8.912 r  nolabel_line40/Reg1/Q[3]_i_1/O
                         net (fo=2, routed)           0.526     9.438    nolabel_line40/Reg2/D[3]
    SLICE_X1Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    nolabel_line40/Reg2/CLK
    SLICE_X1Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.260    14.832    nolabel_line40/Reg2/Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.823ns (42.661%)  route 2.450ns (57.339%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.125 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.407     7.532    nolabel_line40/Reg1/data0[6]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.302     7.834 r  nolabel_line40/Reg1/Q[6]_i_2/O
                         net (fo=1, routed)           0.667     8.501    nolabel_line40/Reg1/Q[6]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     8.653 r  nolabel_line40/Reg1/Q[6]_i_1/O
                         net (fo=2, routed)           0.775     9.427    nolabel_line40/Reg2/D[6]
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    14.850    nolabel_line40/Reg2/CLK
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.236    14.853    nolabel_line40/Reg2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.865ns (44.869%)  route 2.292ns (55.131%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.199 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.465     7.664    nolabel_line40/Reg1/data0[7]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.306     7.970 r  nolabel_line40/Reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.425     8.395    nolabel_line40/Reg1/Q[7]_i_2_n_0
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.116     8.511 r  nolabel_line40/Reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.800     9.311    nolabel_line40/Reg2/D[7]
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    14.850    nolabel_line40/Reg2/CLK
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.232    14.857    nolabel_line40/Reg2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.676ns (40.934%)  route 2.418ns (59.066%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.976 r  nolabel_line40/ALU/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.690     7.666    nolabel_line40/Reg1/data0[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.306     7.972 r  nolabel_line40/Reg1/Q[3]_i_2/O
                         net (fo=1, routed)           0.790     8.762    nolabel_line40/Reg1/Q[3]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.150     8.912 r  nolabel_line40/Reg1/Q[3]_i_1/O
                         net (fo=2, routed)           0.337     9.249    nolabel_line40/Reg2/D[3]
    SLICE_X1Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    nolabel_line40/Reg2/CLK
    SLICE_X1Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.263    14.829    nolabel_line40/Reg2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.865ns (46.457%)  route 2.149ns (53.543%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.199 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.465     7.664    nolabel_line40/Reg1/data0[7]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.306     7.970 r  nolabel_line40/Reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.425     8.395    nolabel_line40/Reg1/Q[7]_i_2_n_0
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.116     8.511 r  nolabel_line40/Reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.658     9.169    nolabel_line40/Reg2/D[7]
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    nolabel_line40/Reg2/CLK
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)       -0.232    14.860    nolabel_line40/Reg2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.823ns (45.661%)  route 2.169ns (54.339%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.125 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.407     7.532    nolabel_line40/Reg1/data0[6]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.302     7.834 r  nolabel_line40/Reg1/Q[6]_i_2/O
                         net (fo=1, routed)           0.667     8.501    nolabel_line40/Reg1/Q[6]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     8.653 r  nolabel_line40/Reg1/Q[6]_i_1/O
                         net (fo=2, routed)           0.494     9.147    nolabel_line40/Reg2/D[6]
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    nolabel_line40/Reg2/CLK
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)       -0.236    14.856    nolabel_line40/Reg2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.891ns (46.794%)  route 2.150ns (53.206%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.303     7.524    nolabel_line40/Reg1/data0[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.303     7.827 r  nolabel_line40/Reg1/Q[5]_i_2/O
                         net (fo=1, routed)           0.452     8.279    nolabel_line40/Reg1/Q[5]_i_2_n_0
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  nolabel_line40/Reg1/Q[5]_i_1/O
                         net (fo=2, routed)           0.793     9.195    nolabel_line40/Reg2/D[5]
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    14.850    nolabel_line40/Reg2/CLK
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.045    15.044    nolabel_line40/Reg2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 1.775ns (45.132%)  route 2.158ns (54.868%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.108 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.456     7.564    nolabel_line40/Reg1/data0[4]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.299     7.863 r  nolabel_line40/Reg1/Q[4]_i_2/O
                         net (fo=1, routed)           0.473     8.336    nolabel_line40/Reg1/Q[4]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.460 r  nolabel_line40/Reg1/Q[4]_i_1/O
                         net (fo=2, routed)           0.627     9.087    nolabel_line40/Reg2/D[4]
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    14.850    nolabel_line40/Reg2/CLK
    SLICE_X2Y18          FDCE                                         r  nolabel_line40/Reg2/Q_reg[4]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.031    15.058    nolabel_line40/Reg2/Q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.891ns (48.499%)  route 2.008ns (51.501%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.220 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.303     7.524    nolabel_line40/Reg1/data0[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.303     7.827 r  nolabel_line40/Reg1/Q[5]_i_2/O
                         net (fo=1, routed)           0.452     8.279    nolabel_line40/Reg1/Q[5]_i_2_n_0
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  nolabel_line40/Reg1/Q[5]_i_1/O
                         net (fo=2, routed)           0.651     9.053    nolabel_line40/Reg2/D[5]
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    nolabel_line40/Reg2/CLK
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)       -0.045    15.047    nolabel_line40/Reg2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 nolabel_line40/Reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/Reg2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.775ns (46.811%)  route 2.017ns (53.189%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    nolabel_line40/Reg1/CLK
    SLICE_X0Y14          FDCE                                         r  nolabel_line40/Reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  nolabel_line40/Reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.602     6.212    nolabel_line40/Reg1/led_OBUF[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.336 r  nolabel_line40/Reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.336    nolabel_line40/ALU/S[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.886 r  nolabel_line40/ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.886    nolabel_line40/ALU/_inferred__0/i__carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.108 r  nolabel_line40/ALU/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.456     7.564    nolabel_line40/Reg1/data0[4]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.299     7.863 r  nolabel_line40/Reg1/Q[4]_i_2/O
                         net (fo=1, routed)           0.473     8.336    nolabel_line40/Reg1/Q[4]_i_2_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.460 r  nolabel_line40/Reg1/Q[4]_i_1/O
                         net (fo=2, routed)           0.486     8.946    nolabel_line40/Reg2/D[4]
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    nolabel_line40/Reg2/CLK
    SLICE_X2Y16          FDCE                                         r  nolabel_line40/Reg2/Q_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)       -0.031    15.061    nolabel_line40/Reg2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    N1/Qr/CLK
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  N1/Qr/Q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    N1/Qr/Q_reg_n_0_[0]
    SLICE_X4Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  N1/Qr/Q[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.833    N1/Qr/Q[0]_i_2__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.903 r  N1/Qr/Q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    N1/Qr/Q_reg[0]_i_1_n_7
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    N1/Qr/CLK
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.105     1.579    N1/Qr/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    N1/Qr/CLK
    SLICE_X4Y12          FDCE                                         r  N1/Qr/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  N1/Qr/Q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.797    N1/Qr/Q_reg_n_0_[11]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  N1/Qr/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    N1/Qr/Q_reg[8]_i_1_n_4
    SLICE_X4Y12          FDCE                                         r  N1/Qr/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    N1/Qr/CLK
    SLICE_X4Y12          FDCE                                         r  N1/Qr/Q_reg[11]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    N1/Qr/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    N1/Qr/CLK
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  N1/Qr/Q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.798    N1/Qr/Q_reg_n_0_[3]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  N1/Qr/Q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    N1/Qr/Q_reg[0]_i_1_n_4
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    N1/Qr/CLK
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.105     1.579    N1/Qr/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    N1/Qr/CLK
    SLICE_X4Y11          FDCE                                         r  N1/Qr/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  N1/Qr/Q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.792    N1/Qr/Q_reg_n_0_[4]
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  N1/Qr/Q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    N1/Qr/Q_reg[4]_i_1_n_7
    SLICE_X4Y11          FDCE                                         r  N1/Qr/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    N1/Qr/CLK
    SLICE_X4Y11          FDCE                                         r  N1/Qr/Q_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    N1/Qr/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.472    N1/Qr/CLK
    SLICE_X4Y13          FDCE                                         r  N1/Qr/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  N1/Qr/Q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.790    N1/Qr/Q_reg_n_0_[12]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  N1/Qr/Q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    N1/Qr/Q_reg[12]_i_1_n_7
    SLICE_X4Y13          FDCE                                         r  N1/Qr/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    N1/Qr/CLK
    SLICE_X4Y13          FDCE                                         r  N1/Qr/Q_reg[12]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.105     1.577    N1/Qr/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.472    N1/Qr/CLK
    SLICE_X4Y14          FDCE                                         r  N1/Qr/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  N1/Qr/Q_reg[19]/Q
                         net (fo=14, routed)          0.195     1.808    N1/Qr/S[1]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  N1/Qr/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    N1/Qr/Q_reg[16]_i_1_n_4
    SLICE_X4Y14          FDCE                                         r  N1/Qr/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    N1/Qr/CLK
    SLICE_X4Y14          FDCE                                         r  N1/Qr/Q_reg[19]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.105     1.577    N1/Qr/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    N1/Qr/CLK
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  N1/Qr/Q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    N1/Qr/Q_reg_n_0_[0]
    SLICE_X4Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  N1/Qr/Q[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.833    N1/Qr/Q[0]_i_2__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.939 r  N1/Qr/Q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    N1/Qr/Q_reg[0]_i_1_n_6
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    N1/Qr/CLK
    SLICE_X4Y10          FDCE                                         r  N1/Qr/Q_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.105     1.579    N1/Qr/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    N1/Qr/CLK
    SLICE_X4Y11          FDCE                                         r  N1/Qr/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  N1/Qr/Q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.792    N1/Qr/Q_reg_n_0_[4]
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.943 r  N1/Qr/Q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    N1/Qr/Q_reg[4]_i_1_n_6
    SLICE_X4Y11          FDCE                                         r  N1/Qr/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    N1/Qr/CLK
    SLICE_X4Y11          FDCE                                         r  N1/Qr/Q_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    N1/Qr/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.472    N1/Qr/CLK
    SLICE_X4Y13          FDCE                                         r  N1/Qr/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  N1/Qr/Q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.790    N1/Qr/Q_reg_n_0_[12]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.941 r  N1/Qr/Q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    N1/Qr/Q_reg[12]_i_1_n_6
    SLICE_X4Y13          FDCE                                         r  N1/Qr/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    N1/Qr/CLK
    SLICE_X4Y13          FDCE                                         r  N1/Qr/Q_reg[13]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.105     1.577    N1/Qr/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 N1/Qr/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/Qr/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    N1/Qr/CLK
    SLICE_X4Y12          FDCE                                         r  N1/Qr/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  N1/Qr/Q_reg[8]/Q
                         net (fo=1, routed)           0.232     1.846    N1/Qr/Q_reg_n_0_[8]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.961 r  N1/Qr/Q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    N1/Qr/Q_reg[8]_i_1_n_7
    SLICE_X4Y12          FDCE                                         r  N1/Qr/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    N1/Qr/CLK
    SLICE_X4Y12          FDCE                                         r  N1/Qr/Q_reg[8]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    N1/Qr/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    N1/Qr/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    N1/Qr/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    N1/Qr/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    N1/Qr/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    N1/Qr/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    N1/Qr/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    N1/Qr/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    N1/Qr/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    N1/Qr/Q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    N1/Qr/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    N1/Qr/Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    N1/Qr/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    N1/Qr/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    N1/Qr/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    N1/Qr/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    N1/Qr/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    N1/Qr/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    N1/Qr/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    N1/Qr/Q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    N1/Qr/Q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    N1/Qr/Q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    N1/Qr/Q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    N1/Qr/Q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    N1/Qr/Q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    N1/Qr/Q_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    N1/Qr/Q_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    N1/Qr/Q_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    nolabel_line40/Reg2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    nolabel_line40/Reg2/Q_reg[0]_lopt_replica/C



