--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml add4.twx add4.ncd -o add4.twr add4.pcf -ucf add4.ucf

Design file:              add4.ncd
Physical constraint file: add4.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 596 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.060ns.
--------------------------------------------------------------------------------

Paths for end point code_1 (SLICE_X65Y40.F2), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_3 (FF)
  Destination:          code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m_3 to code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y54.XQ      Tcko                  0.591   m<3>
                                                       m_3
    SLICE_X64Y55.F1      net (fanout=3)        0.524   m<3>
    SLICE_X64Y55.X       Tilo                  0.759   N2
                                                       ins3/carryout1_SW0
    SLICE_X65Y42.G1      net (fanout=1)        0.847   N2
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X64Y44.G2      net (fanout=6)        0.495   sum<3>
    SLICE_X64Y44.Y       Tilo                  0.759   N4
                                                       code_mux0000<4>76
    SLICE_X65Y44.BX      net (fanout=2)        0.454   code_mux0000<4>76
    SLICE_X65Y44.X       Tbxx                  0.739   N5
                                                       code_mux0000<4>79_SW1
    SLICE_X65Y40.F2      net (fanout=1)        0.351   N5
    SLICE_X65Y40.CLK     Tfck                  0.837   code<1>
                                                       code_mux0000<4>122
                                                       code_1
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (4.389ns logic, 2.671ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n_3 (FF)
  Destination:          code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.965ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: n_3 to code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.XQ      Tcko                  0.592   n<3>
                                                       n_3
    SLICE_X64Y55.F4      net (fanout=2)        0.428   n<3>
    SLICE_X64Y55.X       Tilo                  0.759   N2
                                                       ins3/carryout1_SW0
    SLICE_X65Y42.G1      net (fanout=1)        0.847   N2
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X64Y44.G2      net (fanout=6)        0.495   sum<3>
    SLICE_X64Y44.Y       Tilo                  0.759   N4
                                                       code_mux0000<4>76
    SLICE_X65Y44.BX      net (fanout=2)        0.454   code_mux0000<4>76
    SLICE_X65Y44.X       Tbxx                  0.739   N5
                                                       code_mux0000<4>79_SW1
    SLICE_X65Y40.F2      net (fanout=1)        0.351   N5
    SLICE_X65Y40.CLK     Tfck                  0.837   code<1>
                                                       code_mux0000<4>122
                                                       code_1
    -------------------------------------------------  ---------------------------
    Total                                      6.965ns (4.390ns logic, 2.575ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_0 (FF)
  Destination:          code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.069 - 0.070)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m_0 to code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y38.YQ      Tcko                  0.652   m<1>
                                                       m_0
    SLICE_X65Y39.G1      net (fanout=5)        0.735   m<0>
    SLICE_X65Y39.Y       Tilo                  0.704   sum<2>
                                                       ins3/sum21
    SLICE_X65Y42.G4      net (fanout=5)        0.320   N8
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X64Y44.G2      net (fanout=6)        0.495   sum<3>
    SLICE_X64Y44.Y       Tilo                  0.759   N4
                                                       code_mux0000<4>76
    SLICE_X65Y44.BX      net (fanout=2)        0.454   code_mux0000<4>76
    SLICE_X65Y44.X       Tbxx                  0.739   N5
                                                       code_mux0000<4>79_SW1
    SLICE_X65Y40.F2      net (fanout=1)        0.351   N5
    SLICE_X65Y40.CLK     Tfck                  0.837   code<1>
                                                       code_mux0000<4>122
                                                       code_1
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (4.395ns logic, 2.355ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point code_1 (SLICE_X65Y40.F1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_3 (FF)
  Destination:          code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m_3 to code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y54.XQ      Tcko                  0.591   m<3>
                                                       m_3
    SLICE_X64Y55.F1      net (fanout=3)        0.524   m<3>
    SLICE_X64Y55.X       Tilo                  0.759   N2
                                                       ins3/carryout1_SW0
    SLICE_X65Y42.G1      net (fanout=1)        0.847   N2
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X64Y40.F1      net (fanout=6)        0.884   sum<3>
    SLICE_X64Y40.X       Tilo                  0.759   code_mux0000<4>52
                                                       code_mux0000<4>52
    SLICE_X65Y40.F1      net (fanout=1)        1.045   code_mux0000<4>52
    SLICE_X65Y40.CLK     Tfck                  0.837   code<1>
                                                       code_mux0000<4>122
                                                       code_1
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (3.650ns logic, 3.300ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n_3 (FF)
  Destination:          code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: n_3 to code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.XQ      Tcko                  0.592   n<3>
                                                       n_3
    SLICE_X64Y55.F4      net (fanout=2)        0.428   n<3>
    SLICE_X64Y55.X       Tilo                  0.759   N2
                                                       ins3/carryout1_SW0
    SLICE_X65Y42.G1      net (fanout=1)        0.847   N2
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X64Y40.F1      net (fanout=6)        0.884   sum<3>
    SLICE_X64Y40.X       Tilo                  0.759   code_mux0000<4>52
                                                       code_mux0000<4>52
    SLICE_X65Y40.F1      net (fanout=1)        1.045   code_mux0000<4>52
    SLICE_X65Y40.CLK     Tfck                  0.837   code<1>
                                                       code_mux0000<4>122
                                                       code_1
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (3.651ns logic, 3.204ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_0 (FF)
  Destination:          code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.640ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.069 - 0.070)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m_0 to code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y38.YQ      Tcko                  0.652   m<1>
                                                       m_0
    SLICE_X65Y39.G1      net (fanout=5)        0.735   m<0>
    SLICE_X65Y39.Y       Tilo                  0.704   sum<2>
                                                       ins3/sum21
    SLICE_X65Y42.G4      net (fanout=5)        0.320   N8
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X64Y40.F1      net (fanout=6)        0.884   sum<3>
    SLICE_X64Y40.X       Tilo                  0.759   code_mux0000<4>52
                                                       code_mux0000<4>52
    SLICE_X65Y40.F1      net (fanout=1)        1.045   code_mux0000<4>52
    SLICE_X65Y40.CLK     Tfck                  0.837   code<1>
                                                       code_mux0000<4>122
                                                       code_1
    -------------------------------------------------  ---------------------------
    Total                                      6.640ns (3.656ns logic, 2.984ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point code_2 (SLICE_X65Y43.F4), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_3 (FF)
  Destination:          code_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.844ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m_3 to code_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y54.XQ      Tcko                  0.591   m<3>
                                                       m_3
    SLICE_X64Y55.F1      net (fanout=3)        0.524   m<3>
    SLICE_X64Y55.X       Tilo                  0.759   N2
                                                       ins3/carryout1_SW0
    SLICE_X65Y42.G1      net (fanout=1)        0.847   N2
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X65Y38.F2      net (fanout=6)        0.825   sum<3>
    SLICE_X65Y38.X       Tilo                  0.704   code_mux0000<3>8
                                                       code_mux0000<3>8
    SLICE_X65Y43.G2      net (fanout=1)        0.326   code_mux0000<3>8
    SLICE_X65Y43.Y       Tilo                  0.704   code<2>
                                                       code_mux0000<3>34
    SLICE_X65Y43.F4      net (fanout=1)        0.023   code_mux0000<3>34/O
    SLICE_X65Y43.CLK     Tfck                  0.837   code<2>
                                                       code_mux0000<3>86
                                                       code_2
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (4.299ns logic, 2.545ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               n_3 (FF)
  Destination:          code_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.749ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: n_3 to code_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.XQ      Tcko                  0.592   n<3>
                                                       n_3
    SLICE_X64Y55.F4      net (fanout=2)        0.428   n<3>
    SLICE_X64Y55.X       Tilo                  0.759   N2
                                                       ins3/carryout1_SW0
    SLICE_X65Y42.G1      net (fanout=1)        0.847   N2
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X65Y38.F2      net (fanout=6)        0.825   sum<3>
    SLICE_X65Y38.X       Tilo                  0.704   code_mux0000<3>8
                                                       code_mux0000<3>8
    SLICE_X65Y43.G2      net (fanout=1)        0.326   code_mux0000<3>8
    SLICE_X65Y43.Y       Tilo                  0.704   code<2>
                                                       code_mux0000<3>34
    SLICE_X65Y43.F4      net (fanout=1)        0.023   code_mux0000<3>34/O
    SLICE_X65Y43.CLK     Tfck                  0.837   code<2>
                                                       code_mux0000<3>86
                                                       code_2
    -------------------------------------------------  ---------------------------
    Total                                      6.749ns (4.300ns logic, 2.449ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_0 (FF)
  Destination:          code_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.534ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m_0 to code_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y38.YQ      Tcko                  0.652   m<1>
                                                       m_0
    SLICE_X65Y39.G1      net (fanout=5)        0.735   m<0>
    SLICE_X65Y39.Y       Tilo                  0.704   sum<2>
                                                       ins3/sum21
    SLICE_X65Y42.G4      net (fanout=5)        0.320   N8
    SLICE_X65Y42.Y       Tilo                  0.704   N12
                                                       ins4/sum1
    SLICE_X65Y38.F2      net (fanout=6)        0.825   sum<3>
    SLICE_X65Y38.X       Tilo                  0.704   code_mux0000<3>8
                                                       code_mux0000<3>8
    SLICE_X65Y43.G2      net (fanout=1)        0.326   code_mux0000<3>8
    SLICE_X65Y43.Y       Tilo                  0.704   code<2>
                                                       code_mux0000<3>34
    SLICE_X65Y43.F4      net (fanout=1)        0.023   code_mux0000<3>34/O
    SLICE_X65Y43.CLK     Tfck                  0.837   code<2>
                                                       code_mux0000<3>86
                                                       code_2
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (4.305ns logic, 2.229ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rw (SLICE_X67Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               code_4 (FF)
  Destination:          rw (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.073 - 0.071)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: code_4 to rw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.YQ      Tcko                  0.470   code<4>
                                                       code_4
    SLICE_X67Y43.BY      net (fanout=1)        0.377   code<4>
    SLICE_X67Y43.CLK     Tckdi       (-Th)    -0.135   rw_OBUF
                                                       rw
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.605ns logic, 0.377ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_e_OBUF/SRL16E (SLICE_X54Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          Mshreg_e_OBUF/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.005 - 0.019)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_20 to Mshreg_e_OBUF/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.XQ      Tcko                  0.473   count<20>
                                                       count_20
    SLICE_X54Y33.BY      net (fanout=2)        0.886   count<20>
    SLICE_X54Y33.CLK     Tdh         (-Th)     0.127   e_OBUF1
                                                       Mshreg_e_OBUF/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.346ns logic, 0.886ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X55Y35.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y35.XQ      Tcko                  0.473   count<0>
                                                       count_0
    SLICE_X55Y35.F4      net (fanout=1)        0.291   count<0>
    SLICE_X55Y35.CLK     Tckf        (-Th)    -0.801   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_xor<0>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: code<3>/CLK
  Logical resource: code_3/CK
  Location pin: SLICE_X64Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: code<3>/CLK
  Logical resource: code_3/CK
  Location pin: SLICE_X64Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: code<3>/CLK
  Logical resource: code_3/CK
  Location pin: SLICE_X64Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.060|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 596 paths, 0 nets, and 197 connections

Design statistics:
   Minimum period:   7.060ns{1}   (Maximum frequency: 141.643MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 15:48:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



