{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695098414260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695098414260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 10:10:14 2023 " "Processing started: Tue Sep 19 10:10:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695098414260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695098414260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_subtractor -c full_subtractor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_subtractor -c full_subtractor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695098414260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695098414720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695098414720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file full_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_subtractor " "Found entity 1: half_subtractor" {  } { { "full_subtractor.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695098422190 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_subtractor " "Found entity 2: full_subtractor" {  } { { "full_subtractor.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695098422190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695098422190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_test.v 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_test " "Found entity 1: full_subtractor_test" {  } { { "full_subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695098422193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695098422193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "borrin full_subtractor_test.v(4) " "Verilog HDL Implicit Net warning at full_subtractor_test.v(4): created implicit net for \"borrin\"" {  } { { "full_subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1695098422194 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "borrout full_subtractor_test.v(4) " "Verilog HDL Implicit Net warning at full_subtractor_test.v(4): created implicit net for \"borrout\"" {  } { { "full_subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1695098422194 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "borrin full_subtractor_test.v(6) " "Verilog HDL Procedural Assignment error at full_subtractor_test.v(6): object \"borrin\" on left-hand side of assignment must have a variable data type" {  } { { "full_subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v" 6 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1695098422194 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "borrin full_subtractor_test.v(12) " "Verilog HDL Procedural Assignment error at full_subtractor_test.v(12): object \"borrin\" on left-hand side of assignment must have a variable data type" {  } { { "full_subtractor_test.v" "" { Text "D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1695098422194 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695098422204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 10:10:22 2023 " "Processing ended: Tue Sep 19 10:10:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695098422204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695098422204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695098422204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695098422204 ""}
