# HDL-Lab1-CombinationalCircuits
The objective of this lab is to learn designing basic combinational circuits in Verilog and checking the correctness of the functionality using waveforms.
