#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f81ff41a110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f81ff424bd0 .scope module, "send_tx_tb" "send_tx_tb" 3 3;
 .timescale -9 -12;
v0x7f81ff435a80_0 .var "clk", 0 0;
v0x7f81ff435b10_0 .var "reset", 0 0;
L_0x7f81ff263050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f81ff435ba0_0 .net "rx", 0 0, L_0x7f81ff263050;  1 drivers
v0x7f81ff435c30_0 .net "tx", 0 0, L_0x7f81ff435d00;  1 drivers
S_0x7f81ff41d7c0 .scope module, "transmitTest" "sending_tx" 3 7, 4 1 0, S_0x7f81ff424bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
v0x7f81ff435530_0 .net "clk", 0 0, v0x7f81ff435a80_0;  1 drivers
v0x7f81ff4355d0_0 .net "reset", 0 0, v0x7f81ff435b10_0;  1 drivers
v0x7f81ff4356b0_0 .net "rx", 0 0, L_0x7f81ff263050;  alias, 1 drivers
v0x7f81ff435780_0 .net "test_letter", 7 0, v0x7f81ff434060_0;  1 drivers
v0x7f81ff435850_0 .net "tx", 0 0, L_0x7f81ff435d00;  alias, 1 drivers
v0x7f81ff435920_0 .net "tx_valid", 0 0, v0x7f81ff434210_0;  1 drivers
v0x7f81ff4359f0_0 .net "uart_tx_busy", 0 0, L_0x7f81ff5040b0;  1 drivers
L_0x7f81ff504200 .reduce/nor L_0x7f81ff5040b0;
S_0x7f81ff406bf0 .scope module, "getting_gcode" "gcode_sender" 4 30, 5 1 0, S_0x7f81ff41d7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_ready";
    .port_info 3 /OUTPUT 1 "tx_valid";
    .port_info 4 /OUTPUT 8 "tx_data";
    .port_info 5 /INPUT 1 "rx";
v0x7f81ff41f070_0 .net "clk", 0 0, v0x7f81ff435a80_0;  alias, 1 drivers
v0x7f81ff433ba0_0 .var "first_cycle", 0 0;
v0x7f81ff433c40 .array "gcode_bytes", 17 0, 7 0;
v0x7f81ff433cf0_0 .var "index", 5 0;
v0x7f81ff433da0_0 .var "prev_ready", 0 0;
v0x7f81ff433e80_0 .net "reset", 0 0, v0x7f81ff435b10_0;  alias, 1 drivers
v0x7f81ff433f20_0 .net "rx", 0 0, L_0x7f81ff263050;  alias, 1 drivers
v0x7f81ff433fc0_0 .var "see_ready", 0 0;
v0x7f81ff434060_0 .var "tx_data", 7 0;
v0x7f81ff434170_0 .net "tx_ready", 0 0, L_0x7f81ff504200;  1 drivers
v0x7f81ff434210_0 .var "tx_valid", 0 0;
E_0x7f81ff406160 .event posedge, v0x7f81ff41f070_0;
S_0x7f81ff434340 .scope module, "uut" "uart_transmit" 4 15, 6 1 0, S_0x7f81ff41d7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx_send";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "tx_start";
    .port_info 5 /INPUT 8 "tx_data";
    .port_info 6 /INPUT 1 "rx";
P_0x7f81ff434500 .param/l "BAUD_RT" 0 6 3, +C4<00000000000000011100001000000000>;
P_0x7f81ff434540 .param/l "CLK_HZ" 0 6 2, +C4<00000101111101011110000100000000>;
P_0x7f81ff434580 .param/l "COUNT_CYC_BITS" 1 6 15, +C4<00000000000000000000000000001010>;
P_0x7f81ff4345c0 .param/l "CYCLES_PER_BIT" 1 6 14, +C4<00000000000000000000001101100100>;
P_0x7f81ff434600 .param/l "DATA" 1 6 29, C4<10>;
P_0x7f81ff434640 .param/l "DATA_BITS" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x7f81ff434680 .param/l "IDLE" 1 6 27, C4<00>;
P_0x7f81ff4346c0 .param/l "START" 1 6 28, C4<01>;
P_0x7f81ff434700 .param/l "STOP" 1 6 30, C4<11>;
L_0x7f81ff435d00 .functor BUFZ 1, v0x7f81ff4352f0_0, C4<0>, C4<0>, C4<0>;
v0x7f81ff434af0_0 .var "BAUD_CLK", 0 0;
L_0x7f81ff263008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f81ff434b90_0 .net/2u *"_ivl_2", 1 0, L_0x7f81ff263008;  1 drivers
v0x7f81ff434c40_0 .var "bit_counter", 3 0;
v0x7f81ff434d00_0 .net "clk", 0 0, v0x7f81ff435a80_0;  alias, 1 drivers
v0x7f81ff434db0_0 .var "cycle_counter", 9 0;
v0x7f81ff434e90_0 .net "reset", 0 0, v0x7f81ff435b10_0;  alias, 1 drivers
v0x7f81ff434f20_0 .net "rx", 0 0, L_0x7f81ff263050;  alias, 1 drivers
v0x7f81ff434fd0_0 .var "shifted_data", 7 0;
v0x7f81ff435060_0 .var "state", 1 0;
v0x7f81ff435190_0 .net "tx_busy", 0 0, L_0x7f81ff5040b0;  alias, 1 drivers
v0x7f81ff435230_0 .net "tx_data", 7 0, v0x7f81ff434060_0;  alias, 1 drivers
v0x7f81ff4352f0_0 .var "tx_sdata", 0 0;
v0x7f81ff435380_0 .net "tx_send", 0 0, L_0x7f81ff435d00;  alias, 1 drivers
v0x7f81ff435410_0 .net "tx_start", 0 0, v0x7f81ff434210_0;  alias, 1 drivers
L_0x7f81ff5040b0 .cmp/ne 2, v0x7f81ff435060_0, L_0x7f81ff263008;
    .scope S_0x7f81ff434340;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f81ff434af0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f81ff434db0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f81ff435060_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f81ff4352f0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7f81ff434340;
T_1 ;
    %wait E_0x7f81ff406160;
    %load/vec4 v0x7f81ff434e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f81ff434db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81ff434af0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f81ff434db0_0;
    %pad/u 32;
    %cmpi/e 867, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f81ff434db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f81ff434af0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f81ff434db0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7f81ff434db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81ff434af0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f81ff434340;
T_2 ;
    %wait E_0x7f81ff406160;
    %load/vec4 v0x7f81ff434e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f81ff434c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f81ff4352f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f81ff435060_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f81ff435060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f81ff434c40_0, 0;
    %load/vec4 v0x7f81ff435410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x7f81ff435230_0;
    %assign/vec4 v0x7f81ff434fd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f81ff435060_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7f81ff434af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81ff4352f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f81ff435060_0, 0;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7f81ff434af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x7f81ff434fd0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f81ff4352f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f81ff434fd0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f81ff434fd0_0, 0;
    %load/vec4 v0x7f81ff434c40_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f81ff435060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f81ff434c40_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x7f81ff434c40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f81ff434c40_0, 0;
T_2.14 ;
T_2.11 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x7f81ff434af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f81ff4352f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f81ff435060_0, 0;
T_2.15 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f81ff406bf0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f81ff433ba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x7f81ff406bf0;
T_4 ;
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 89, 0, 8; draw_string_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f81ff433c40, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7f81ff406bf0;
T_5 ;
    %wait E_0x7f81ff406160;
    %load/vec4 v0x7f81ff434170_0;
    %assign/vec4 v0x7f81ff433da0_0, 0;
    %load/vec4 v0x7f81ff433e80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x7f81ff433ba0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f81ff434170_0;
    %assign/vec4 v0x7f81ff433fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81ff433ba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f81ff433da0_0;
    %inv;
    %load/vec4 v0x7f81ff434170_0;
    %and;
    %assign/vec4 v0x7f81ff433fc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f81ff406bf0;
T_6 ;
    %wait E_0x7f81ff406160;
    %load/vec4 v0x7f81ff433e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f81ff433cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81ff434210_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81ff434210_0, 0;
    %load/vec4 v0x7f81ff433e80_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.5, 10;
    %load/vec4 v0x7f81ff433fc0_0;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x7f81ff433f20_0;
    %inv;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/getv 4, v0x7f81ff433cf0_0;
    %load/vec4a v0x7f81ff433c40, 4;
    %assign/vec4 v0x7f81ff434060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f81ff434210_0, 0;
    %load/vec4 v0x7f81ff433cf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7f81ff433cf0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f81ff424bd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f81ff435a80_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f81ff435a80_0;
    %inv;
    %store/vec4 v0x7f81ff435a80_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x7f81ff424bd0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f81ff435b10_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f81ff435b10_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f81ff424bd0;
T_9 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7f81ff424bd0;
T_10 ;
    %vpi_call/w 3 24 "$dumpfile", "sending_tx.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f81ff424bd0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "send_tx_tb.v";
    "sending_tx.v";
    "gcode_sender.v";
    "uart_transmit.v";
