#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc772a08300 .scope module, "t_invert" "t_invert" 2 5;
 .timescale -9 -9;
v0x7fc772a19680_0 .var "a", 0 0;
v0x7fc772a19710_0 .var "b", 0 0;
v0x7fc772a197a0_0 .var "carryIn", 0 0;
v0x7fc772a19830_0 .net "carryOut", 0 0, L_0x7fc772a1a550;  1 drivers
v0x7fc772a19900_0 .var "invertA", 0 0;
v0x7fc772a199d0_0 .var "invertB", 0 0;
v0x7fc772a19a60_0 .var "less", 0 0;
v0x7fc772a19af0_0 .var "operation", 1 0;
v0x7fc772a19ba0_0 .net "result", 0 0, v0x7fc772a19400_0;  1 drivers
S_0x7fc772a08470 .scope module, "m" "ALU_1bit" 2 11, 3 2 0, S_0x7fc772a08300;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "result";
    .port_info 1 /OUTPUT 1 "carryOut";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "invertA";
    .port_info 5 /INPUT 1 "invertB";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /INPUT 1 "carryIn";
    .port_info 8 /INPUT 1 "less";
L_0x7fc772a19cd0 .functor NOT 1, v0x7fc772a19680_0, C4<0>, C4<0>, C4<0>;
L_0x7fc772a19ee0 .functor NOT 1, v0x7fc772a19710_0, C4<0>, C4<0>, C4<0>;
L_0x7fc772a1a0b0 .functor AND 1, L_0x7fc772a19d80, L_0x7fc772a19f90, C4<1>, C4<1>;
L_0x7fc772a1a120 .functor OR 1, L_0x7fc772a19d80, L_0x7fc772a19f90, C4<0>, C4<0>;
L_0x7fc772a1a650 .functor BUFZ 1, v0x7fc772a19a60_0, C4<0>, C4<0>, C4<0>;
v0x7fc772a189a0_0 .net *"_ivl_0", 0 0, L_0x7fc772a19cd0;  1 drivers
v0x7fc772a18a40_0 .net *"_ivl_4", 0 0, L_0x7fc772a19ee0;  1 drivers
v0x7fc772a18ae0_0 .net "a", 0 0, v0x7fc772a19680_0;  1 drivers
v0x7fc772a18b70_0 .net "b", 0 0, v0x7fc772a19710_0;  1 drivers
v0x7fc772a18c10_0 .net "carryIn", 0 0, v0x7fc772a197a0_0;  1 drivers
v0x7fc772a18ce0_0 .net "carryOut", 0 0, L_0x7fc772a1a550;  alias, 1 drivers
v0x7fc772a18d90_0 .net "invertA", 0 0, v0x7fc772a19900_0;  1 drivers
v0x7fc772a18e20_0 .net "invertB", 0 0, v0x7fc772a199d0_0;  1 drivers
v0x7fc772a18eb0_0 .net "less", 0 0, v0x7fc772a19a60_0;  1 drivers
v0x7fc772a18fd0_0 .net "mula", 0 0, L_0x7fc772a19d80;  1 drivers
v0x7fc772a19080_0 .net "mulb", 0 0, L_0x7fc772a19f90;  1 drivers
v0x7fc772a19110_0 .net "operation", 1 0, v0x7fc772a19af0_0;  1 drivers
v0x7fc772a191a0_0 .net "out0", 0 0, L_0x7fc772a1a0b0;  1 drivers
v0x7fc772a19230_0 .net "out1", 0 0, L_0x7fc772a1a120;  1 drivers
v0x7fc772a192c0_0 .net "out2", 0 0, L_0x7fc772a1a300;  1 drivers
v0x7fc772a19370_0 .net "out3", 0 0, L_0x7fc772a1a650;  1 drivers
v0x7fc772a19400_0 .var "result", 0 0;
E_0x7fc772a05070/0 .event edge, v0x7fc772a19110_0, v0x7fc772a191a0_0, v0x7fc772a19230_0, v0x7fc772a18660_0;
E_0x7fc772a05070/1 .event edge, v0x7fc772a19370_0;
E_0x7fc772a05070 .event/or E_0x7fc772a05070/0, E_0x7fc772a05070/1;
L_0x7fc772a19d80 .functor MUXZ 1, v0x7fc772a19680_0, L_0x7fc772a19cd0, v0x7fc772a19900_0, C4<>;
L_0x7fc772a19f90 .functor MUXZ 1, v0x7fc772a19710_0, L_0x7fc772a19ee0, v0x7fc772a199d0_0, C4<>;
S_0x7fc772a085e0 .scope module, "add" "Full_adder" 3 27, 4 1 0, S_0x7fc772a08470;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carryOut";
    .port_info 2 /INPUT 1 "carryIn";
    .port_info 3 /INPUT 1 "input1";
    .port_info 4 /INPUT 1 "input2";
L_0x7fc772a1a290 .functor XOR 1, L_0x7fc772a19d80, L_0x7fc772a19f90, C4<0>, C4<0>;
L_0x7fc772a1a300 .functor XOR 1, L_0x7fc772a1a290, v0x7fc772a197a0_0, C4<0>, C4<0>;
L_0x7fc772a1a3b0 .functor AND 1, L_0x7fc772a19d80, L_0x7fc772a19f90, C4<1>, C4<1>;
L_0x7fc772a1a420 .functor AND 1, L_0x7fc772a1a290, v0x7fc772a197a0_0, C4<1>, C4<1>;
L_0x7fc772a1a550 .functor OR 1, L_0x7fc772a1a3b0, L_0x7fc772a1a420, C4<0>, C4<0>;
v0x7fc772a046a0_0 .net "carryIn", 0 0, v0x7fc772a197a0_0;  alias, 1 drivers
v0x7fc772a18490_0 .net "carryOut", 0 0, L_0x7fc772a1a550;  alias, 1 drivers
v0x7fc772a18530_0 .net "input1", 0 0, L_0x7fc772a19d80;  alias, 1 drivers
v0x7fc772a185c0_0 .net "input2", 0 0, L_0x7fc772a19f90;  alias, 1 drivers
v0x7fc772a18660_0 .net "sum", 0 0, L_0x7fc772a1a300;  alias, 1 drivers
v0x7fc772a18740_0 .net "w1", 0 0, L_0x7fc772a1a290;  1 drivers
v0x7fc772a187e0_0 .net "w2", 0 0, L_0x7fc772a1a3b0;  1 drivers
v0x7fc772a18880_0 .net "w3", 0 0, L_0x7fc772a1a420;  1 drivers
    .scope S_0x7fc772a08470;
T_0 ;
    %wait E_0x7fc772a05070;
    %load/vec4 v0x7fc772a19110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7fc772a191a0_0;
    %store/vec4 v0x7fc772a19400_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7fc772a19230_0;
    %store/vec4 v0x7fc772a19400_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fc772a192c0_0;
    %store/vec4 v0x7fc772a19400_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7fc772a19370_0;
    %store/vec4 v0x7fc772a19400_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc772a08300;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "t_invert.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc772a08300 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc772a19a60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc772a19af0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a19900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a197a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a19680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a19710_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a19680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc772a19710_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc772a19680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc772a19710_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc772a19680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc772a19710_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 38 "$display", "end of test." {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "t_invert.v";
    "./../lib/ALU_1bit.v";
    "./../lib/Full_adder.v";
