#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002178eb0 .scope module, "ICARUS_TB" "ICARUS_TB" 2 5;
 .timescale -8 -9;
v00000000021d43d0_0 .var "clk", 0 0;
v00000000021d4290_0 .net "clk_dac", 0 0, v000000000216bba0_0;  1 drivers
v00000000021d4010_0 .var "latch", 0 0;
v00000000021d3f70_0 .net "sdo_dac", 0 0, v000000000216bce0_0;  1 drivers
v00000000021d46f0_0 .net "sync_dac", 0 0, v000000000216bd80_0;  1 drivers
v00000000021d3c50_0 .var "value", 15 0;
S_000000000216ba20 .scope module, "dac_ad5061" "DAC_AD5061" 2 32, 3 2 0, S_0000000002178eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "LATCH"
    .port_info 2 /INPUT 16 "VALUE"
    .port_info 3 /OUTPUT 1 "SYNC_DAC"
    .port_info 4 /OUTPUT 1 "CLK_DAC"
    .port_info 5 /OUTPUT 1 "SDO_DAC"
L_0000000002176880 .functor AND 1, v00000000021d39d0_0, L_00000000021d41f0, C4<1>, C4<1>;
L_0000000002176810 .functor AND 1, v00000000021d3cf0_0, L_00000000021d4150, C4<1>, C4<1>;
L_0000000002176490 .functor AND 1, L_00000000021d4330, v00000000021d4510_0, C4<1>, C4<1>;
v0000000002179030_0 .net "CLK", 0 0, v00000000021d43d0_0;  1 drivers
v000000000216bba0_0 .var "CLK_DAC", 0 0;
v000000000216bc40_0 .net "LATCH", 0 0, v00000000021d4010_0;  1 drivers
v000000000216bce0_0 .var "SDO_DAC", 0 0;
v000000000216bd80_0 .var "SYNC_DAC", 0 0;
v0000000002132510_0 .net "VALUE", 15 0, v00000000021d3c50_0;  1 drivers
v00000000021325b0_0 .net *"_s1", 0 0, L_00000000021d41f0;  1 drivers
v0000000002132650_0 .net *"_s5", 0 0, L_00000000021d4150;  1 drivers
v00000000021326f0_0 .net *"_s9", 0 0, L_00000000021d4330;  1 drivers
v00000000021d4650_0 .net "clk_dac_fe", 0 0, L_0000000002176490;  1 drivers
v00000000021d3ed0_0 .net "clk_dac_re", 0 0, L_0000000002176810;  1 drivers
v00000000021d3890_0 .var "ctr_clk_delay", 15 0;
v00000000021d39d0_0 .var "hri1", 0 0;
v00000000021d3e30_0 .var "hri2", 0 0;
v00000000021d3cf0_0 .var "hri3", 0 0;
v00000000021d4510_0 .var "hri4", 0 0;
v00000000021d3a70_0 .var "index", 11 0;
v00000000021d40b0_0 .net "latch_start", 0 0, L_0000000002176880;  1 drivers
v00000000021d45b0_0 .var "state", 4 0;
v00000000021d4470_0 .var "value_temp", 23 0;
E_00000000021797e0 .event posedge, v0000000002179030_0;
L_00000000021d41f0 .reduce/nor v00000000021d3e30_0;
L_00000000021d4150 .reduce/nor v00000000021d4510_0;
L_00000000021d4330 .reduce/nor v00000000021d3cf0_0;
    .scope S_000000000216ba20;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000216bd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000216bba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000216bce0_0, 0;
    %pushi/vec4 23, 0, 12;
    %assign/vec4 v00000000021d3a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000000021d4470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000021d45b0_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021d39d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021d3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021d3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021d4510_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000216ba20;
T_1 ;
    %wait E_00000000021797e0;
    %load/vec4 v000000000216bc40_0;
    %assign/vec4 v00000000021d39d0_0, 0;
    %load/vec4 v00000000021d39d0_0;
    %assign/vec4 v00000000021d3e30_0, 0;
    %load/vec4 v000000000216bba0_0;
    %assign/vec4 v00000000021d3cf0_0, 0;
    %load/vec4 v00000000021d3cf0_0;
    %assign/vec4 v00000000021d4510_0, 0;
    %load/vec4 v00000000021d45b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000216bd80_0, 0;
    %pushi/vec4 23, 0, 12;
    %assign/vec4 v00000000021d3a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000000021d4470_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %load/vec4 v00000000021d40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 12288, 0, 16;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000021d4470_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000216bd80_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000021d45b0_0, 0;
T_1.2 ;
T_1.0 ;
    %load/vec4 v00000000021d45b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000000021d3890_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %load/vec4 v00000000021d3890_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %load/vec4 v000000000216bba0_0;
    %nor/r;
    %assign/vec4 v000000000216bba0_0, 0;
T_1.6 ;
    %load/vec4 v00000000021d4470_0;
    %load/vec4 v00000000021d3a70_0;
    %part/u 1;
    %assign/vec4 v000000000216bce0_0, 0;
    %load/vec4 v00000000021d4650_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000021d3a70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v00000000021d3a70_0;
    %subi 1, 0, 12;
    %assign/vec4 v00000000021d3a70_0, 0;
T_1.8 ;
    %load/vec4 v00000000021d4650_0;
    %load/vec4 v00000000021d3a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000021d45b0_0, 0;
T_1.10 ;
T_1.4 ;
    %load/vec4 v00000000021d45b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v00000000021d3890_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %load/vec4 v00000000021d3890_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000021d3890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000216bd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000216bce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000021d45b0_0, 0;
T_1.14 ;
T_1.12 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002178eb0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021d43d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021d4010_0, 0;
    %pushi/vec4 17185, 0, 16;
    %assign/vec4 v00000000021d3c50_0, 0;
    %vpi_call 2 21 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002178eb0 {0 0 0};
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021d4010_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021d4010_0, 0;
    %delay 5000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002178eb0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000021d43d0_0;
    %nor/r;
    %assign/vec4 v00000000021d43d0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./DAC_AD5061.v";
