ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"reboot.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ReBoot,"ax",%progbits
  18              		.align	1
  19              		.global	ReBoot
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	ReBoot:
  27              	.LFB123:
  28              		.file 1 "SYS/common/reboot.c"
   1:SYS/common/reboot.c **** #include "stm32f4xx.h"
   2:SYS/common/reboot.c **** #include "reboot.h"
   3:SYS/common/reboot.c **** 
   4:SYS/common/reboot.c **** void ReBoot(void)
   5:SYS/common/reboot.c **** {
  29              		.loc 1 5 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
   6:SYS/common/reboot.c ****     __set_FAULTMASK(1);
  35              		.loc 1 6 5 view .LVU1
  36              	.LVL0:
  37              	.LBB20:
  38              	.LBI20:
  39              		.file 2 "F4_CORE/core_cmFunc.h"
   1:F4_CORE/core_cmFunc.h **** /**************************************************************************//**
   2:F4_CORE/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:F4_CORE/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:F4_CORE/core_cmFunc.h ****  * @version  V4.10
   5:F4_CORE/core_cmFunc.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmFunc.h ****  *
   7:F4_CORE/core_cmFunc.h ****  * @note
   8:F4_CORE/core_cmFunc.h ****  *
   9:F4_CORE/core_cmFunc.h ****  ******************************************************************************/
  10:F4_CORE/core_cmFunc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:F4_CORE/core_cmFunc.h **** 
  12:F4_CORE/core_cmFunc.h ****    All rights reserved.
  13:F4_CORE/core_cmFunc.h ****    Redistribution and use in source and binary forms, with or without
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 2


  14:F4_CORE/core_cmFunc.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmFunc.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmFunc.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmFunc.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmFunc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmFunc.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmFunc.h ****      specific prior written permission.
  23:F4_CORE/core_cmFunc.h ****    *
  24:F4_CORE/core_cmFunc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmFunc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmFunc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmFunc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cmFunc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmFunc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cmFunc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmFunc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmFunc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmFunc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmFunc.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmFunc.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmFunc.h **** 
  37:F4_CORE/core_cmFunc.h **** 
  38:F4_CORE/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  39:F4_CORE/core_cmFunc.h **** #define __CORE_CMFUNC_H
  40:F4_CORE/core_cmFunc.h **** 
  41:F4_CORE/core_cmFunc.h **** 
  42:F4_CORE/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  43:F4_CORE/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  44:F4_CORE/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  45:F4_CORE/core_cmFunc.h ****   @{
  46:F4_CORE/core_cmFunc.h ****  */
  47:F4_CORE/core_cmFunc.h **** 
  48:F4_CORE/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmFunc.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmFunc.h **** 
  51:F4_CORE/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmFunc.h **** #endif
  54:F4_CORE/core_cmFunc.h **** 
  55:F4_CORE/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  56:F4_CORE/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  57:F4_CORE/core_cmFunc.h **** 
  58:F4_CORE/core_cmFunc.h **** /** \brief  Get Control Register
  59:F4_CORE/core_cmFunc.h **** 
  60:F4_CORE/core_cmFunc.h ****     This function returns the content of the Control Register.
  61:F4_CORE/core_cmFunc.h **** 
  62:F4_CORE/core_cmFunc.h ****     \return               Control Register value
  63:F4_CORE/core_cmFunc.h ****  */
  64:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  65:F4_CORE/core_cmFunc.h **** {
  66:F4_CORE/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  67:F4_CORE/core_cmFunc.h ****   return(__regControl);
  68:F4_CORE/core_cmFunc.h **** }
  69:F4_CORE/core_cmFunc.h **** 
  70:F4_CORE/core_cmFunc.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 3


  71:F4_CORE/core_cmFunc.h **** /** \brief  Set Control Register
  72:F4_CORE/core_cmFunc.h **** 
  73:F4_CORE/core_cmFunc.h ****     This function writes the given value to the Control Register.
  74:F4_CORE/core_cmFunc.h **** 
  75:F4_CORE/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  76:F4_CORE/core_cmFunc.h ****  */
  77:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  78:F4_CORE/core_cmFunc.h **** {
  79:F4_CORE/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  80:F4_CORE/core_cmFunc.h ****   __regControl = control;
  81:F4_CORE/core_cmFunc.h **** }
  82:F4_CORE/core_cmFunc.h **** 
  83:F4_CORE/core_cmFunc.h **** 
  84:F4_CORE/core_cmFunc.h **** /** \brief  Get IPSR Register
  85:F4_CORE/core_cmFunc.h **** 
  86:F4_CORE/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  87:F4_CORE/core_cmFunc.h **** 
  88:F4_CORE/core_cmFunc.h ****     \return               IPSR Register value
  89:F4_CORE/core_cmFunc.h ****  */
  90:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  91:F4_CORE/core_cmFunc.h **** {
  92:F4_CORE/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  93:F4_CORE/core_cmFunc.h ****   return(__regIPSR);
  94:F4_CORE/core_cmFunc.h **** }
  95:F4_CORE/core_cmFunc.h **** 
  96:F4_CORE/core_cmFunc.h **** 
  97:F4_CORE/core_cmFunc.h **** /** \brief  Get APSR Register
  98:F4_CORE/core_cmFunc.h **** 
  99:F4_CORE/core_cmFunc.h ****     This function returns the content of the APSR Register.
 100:F4_CORE/core_cmFunc.h **** 
 101:F4_CORE/core_cmFunc.h ****     \return               APSR Register value
 102:F4_CORE/core_cmFunc.h ****  */
 103:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
 104:F4_CORE/core_cmFunc.h **** {
 105:F4_CORE/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
 106:F4_CORE/core_cmFunc.h ****   return(__regAPSR);
 107:F4_CORE/core_cmFunc.h **** }
 108:F4_CORE/core_cmFunc.h **** 
 109:F4_CORE/core_cmFunc.h **** 
 110:F4_CORE/core_cmFunc.h **** /** \brief  Get xPSR Register
 111:F4_CORE/core_cmFunc.h **** 
 112:F4_CORE/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 113:F4_CORE/core_cmFunc.h **** 
 114:F4_CORE/core_cmFunc.h ****     \return               xPSR Register value
 115:F4_CORE/core_cmFunc.h ****  */
 116:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 117:F4_CORE/core_cmFunc.h **** {
 118:F4_CORE/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 119:F4_CORE/core_cmFunc.h ****   return(__regXPSR);
 120:F4_CORE/core_cmFunc.h **** }
 121:F4_CORE/core_cmFunc.h **** 
 122:F4_CORE/core_cmFunc.h **** 
 123:F4_CORE/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 124:F4_CORE/core_cmFunc.h **** 
 125:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 126:F4_CORE/core_cmFunc.h **** 
 127:F4_CORE/core_cmFunc.h ****     \return               PSP Register value
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 4


 128:F4_CORE/core_cmFunc.h ****  */
 129:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 130:F4_CORE/core_cmFunc.h **** {
 131:F4_CORE/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 132:F4_CORE/core_cmFunc.h ****   return(__regProcessStackPointer);
 133:F4_CORE/core_cmFunc.h **** }
 134:F4_CORE/core_cmFunc.h **** 
 135:F4_CORE/core_cmFunc.h **** 
 136:F4_CORE/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 137:F4_CORE/core_cmFunc.h **** 
 138:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 139:F4_CORE/core_cmFunc.h **** 
 140:F4_CORE/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 141:F4_CORE/core_cmFunc.h ****  */
 142:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 143:F4_CORE/core_cmFunc.h **** {
 144:F4_CORE/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 145:F4_CORE/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 146:F4_CORE/core_cmFunc.h **** }
 147:F4_CORE/core_cmFunc.h **** 
 148:F4_CORE/core_cmFunc.h **** 
 149:F4_CORE/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 150:F4_CORE/core_cmFunc.h **** 
 151:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 152:F4_CORE/core_cmFunc.h **** 
 153:F4_CORE/core_cmFunc.h ****     \return               MSP Register value
 154:F4_CORE/core_cmFunc.h ****  */
 155:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 156:F4_CORE/core_cmFunc.h **** {
 157:F4_CORE/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 158:F4_CORE/core_cmFunc.h ****   return(__regMainStackPointer);
 159:F4_CORE/core_cmFunc.h **** }
 160:F4_CORE/core_cmFunc.h **** 
 161:F4_CORE/core_cmFunc.h **** 
 162:F4_CORE/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 163:F4_CORE/core_cmFunc.h **** 
 164:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 165:F4_CORE/core_cmFunc.h **** 
 166:F4_CORE/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 167:F4_CORE/core_cmFunc.h ****  */
 168:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 169:F4_CORE/core_cmFunc.h **** {
 170:F4_CORE/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 171:F4_CORE/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 172:F4_CORE/core_cmFunc.h **** }
 173:F4_CORE/core_cmFunc.h **** 
 174:F4_CORE/core_cmFunc.h **** 
 175:F4_CORE/core_cmFunc.h **** /** \brief  Get Priority Mask
 176:F4_CORE/core_cmFunc.h **** 
 177:F4_CORE/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 178:F4_CORE/core_cmFunc.h **** 
 179:F4_CORE/core_cmFunc.h ****     \return               Priority Mask value
 180:F4_CORE/core_cmFunc.h ****  */
 181:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 182:F4_CORE/core_cmFunc.h **** {
 183:F4_CORE/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 184:F4_CORE/core_cmFunc.h ****   return(__regPriMask);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 5


 185:F4_CORE/core_cmFunc.h **** }
 186:F4_CORE/core_cmFunc.h **** 
 187:F4_CORE/core_cmFunc.h **** 
 188:F4_CORE/core_cmFunc.h **** /** \brief  Set Priority Mask
 189:F4_CORE/core_cmFunc.h **** 
 190:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 191:F4_CORE/core_cmFunc.h **** 
 192:F4_CORE/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 193:F4_CORE/core_cmFunc.h ****  */
 194:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 195:F4_CORE/core_cmFunc.h **** {
 196:F4_CORE/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 197:F4_CORE/core_cmFunc.h ****   __regPriMask = (priMask);
 198:F4_CORE/core_cmFunc.h **** }
 199:F4_CORE/core_cmFunc.h **** 
 200:F4_CORE/core_cmFunc.h **** 
 201:F4_CORE/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 202:F4_CORE/core_cmFunc.h **** 
 203:F4_CORE/core_cmFunc.h **** /** \brief  Enable FIQ
 204:F4_CORE/core_cmFunc.h **** 
 205:F4_CORE/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 206:F4_CORE/core_cmFunc.h ****     Can only be executed in Privileged modes.
 207:F4_CORE/core_cmFunc.h ****  */
 208:F4_CORE/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 209:F4_CORE/core_cmFunc.h **** 
 210:F4_CORE/core_cmFunc.h **** 
 211:F4_CORE/core_cmFunc.h **** /** \brief  Disable FIQ
 212:F4_CORE/core_cmFunc.h **** 
 213:F4_CORE/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 214:F4_CORE/core_cmFunc.h ****     Can only be executed in Privileged modes.
 215:F4_CORE/core_cmFunc.h ****  */
 216:F4_CORE/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 217:F4_CORE/core_cmFunc.h **** 
 218:F4_CORE/core_cmFunc.h **** 
 219:F4_CORE/core_cmFunc.h **** /** \brief  Get Base Priority
 220:F4_CORE/core_cmFunc.h **** 
 221:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 222:F4_CORE/core_cmFunc.h **** 
 223:F4_CORE/core_cmFunc.h ****     \return               Base Priority register value
 224:F4_CORE/core_cmFunc.h ****  */
 225:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 226:F4_CORE/core_cmFunc.h **** {
 227:F4_CORE/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 228:F4_CORE/core_cmFunc.h ****   return(__regBasePri);
 229:F4_CORE/core_cmFunc.h **** }
 230:F4_CORE/core_cmFunc.h **** 
 231:F4_CORE/core_cmFunc.h **** 
 232:F4_CORE/core_cmFunc.h **** /** \brief  Set Base Priority
 233:F4_CORE/core_cmFunc.h **** 
 234:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 235:F4_CORE/core_cmFunc.h **** 
 236:F4_CORE/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 237:F4_CORE/core_cmFunc.h ****  */
 238:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 239:F4_CORE/core_cmFunc.h **** {
 240:F4_CORE/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 241:F4_CORE/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 6


 242:F4_CORE/core_cmFunc.h **** }
 243:F4_CORE/core_cmFunc.h **** 
 244:F4_CORE/core_cmFunc.h **** 
 245:F4_CORE/core_cmFunc.h **** /** \brief  Set Base Priority with condition
 246:F4_CORE/core_cmFunc.h **** 
 247:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Base Priority register only if BASEPRI masking is 
 248:F4_CORE/core_cmFunc.h ****     or the new value increases the BASEPRI priority level.
 249:F4_CORE/core_cmFunc.h **** 
 250:F4_CORE/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 251:F4_CORE/core_cmFunc.h ****  */
 252:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 253:F4_CORE/core_cmFunc.h **** {
 254:F4_CORE/core_cmFunc.h ****   register uint32_t __regBasePriMax      __ASM("basepri_max");
 255:F4_CORE/core_cmFunc.h ****   __regBasePriMax = (basePri & 0xff);
 256:F4_CORE/core_cmFunc.h **** }
 257:F4_CORE/core_cmFunc.h **** 
 258:F4_CORE/core_cmFunc.h **** 
 259:F4_CORE/core_cmFunc.h **** /** \brief  Get Fault Mask
 260:F4_CORE/core_cmFunc.h **** 
 261:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 262:F4_CORE/core_cmFunc.h **** 
 263:F4_CORE/core_cmFunc.h ****     \return               Fault Mask register value
 264:F4_CORE/core_cmFunc.h ****  */
 265:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 266:F4_CORE/core_cmFunc.h **** {
 267:F4_CORE/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 268:F4_CORE/core_cmFunc.h ****   return(__regFaultMask);
 269:F4_CORE/core_cmFunc.h **** }
 270:F4_CORE/core_cmFunc.h **** 
 271:F4_CORE/core_cmFunc.h **** 
 272:F4_CORE/core_cmFunc.h **** /** \brief  Set Fault Mask
 273:F4_CORE/core_cmFunc.h **** 
 274:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 275:F4_CORE/core_cmFunc.h **** 
 276:F4_CORE/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 277:F4_CORE/core_cmFunc.h ****  */
 278:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 279:F4_CORE/core_cmFunc.h **** {
 280:F4_CORE/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 281:F4_CORE/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 282:F4_CORE/core_cmFunc.h **** }
 283:F4_CORE/core_cmFunc.h **** 
 284:F4_CORE/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 285:F4_CORE/core_cmFunc.h **** 
 286:F4_CORE/core_cmFunc.h **** 
 287:F4_CORE/core_cmFunc.h **** #if       (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07)
 288:F4_CORE/core_cmFunc.h **** 
 289:F4_CORE/core_cmFunc.h **** /** \brief  Get FPSCR
 290:F4_CORE/core_cmFunc.h **** 
 291:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 292:F4_CORE/core_cmFunc.h **** 
 293:F4_CORE/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 294:F4_CORE/core_cmFunc.h ****  */
 295:F4_CORE/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 296:F4_CORE/core_cmFunc.h **** {
 297:F4_CORE/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 298:F4_CORE/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 7


 299:F4_CORE/core_cmFunc.h ****   return(__regfpscr);
 300:F4_CORE/core_cmFunc.h **** #else
 301:F4_CORE/core_cmFunc.h ****    return(0);
 302:F4_CORE/core_cmFunc.h **** #endif
 303:F4_CORE/core_cmFunc.h **** }
 304:F4_CORE/core_cmFunc.h **** 
 305:F4_CORE/core_cmFunc.h **** 
 306:F4_CORE/core_cmFunc.h **** /** \brief  Set FPSCR
 307:F4_CORE/core_cmFunc.h **** 
 308:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 309:F4_CORE/core_cmFunc.h **** 
 310:F4_CORE/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 311:F4_CORE/core_cmFunc.h ****  */
 312:F4_CORE/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 313:F4_CORE/core_cmFunc.h **** {
 314:F4_CORE/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 315:F4_CORE/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 316:F4_CORE/core_cmFunc.h ****   __regfpscr = (fpscr);
 317:F4_CORE/core_cmFunc.h **** #endif
 318:F4_CORE/core_cmFunc.h **** }
 319:F4_CORE/core_cmFunc.h **** 
 320:F4_CORE/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
 321:F4_CORE/core_cmFunc.h **** 
 322:F4_CORE/core_cmFunc.h **** 
 323:F4_CORE/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 324:F4_CORE/core_cmFunc.h **** /* GNU gcc specific functions */
 325:F4_CORE/core_cmFunc.h **** 
 326:F4_CORE/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 327:F4_CORE/core_cmFunc.h **** 
 328:F4_CORE/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 329:F4_CORE/core_cmFunc.h ****   Can only be executed in Privileged modes.
 330:F4_CORE/core_cmFunc.h ****  */
 331:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 332:F4_CORE/core_cmFunc.h **** {
 333:F4_CORE/core_cmFunc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 334:F4_CORE/core_cmFunc.h **** }
 335:F4_CORE/core_cmFunc.h **** 
 336:F4_CORE/core_cmFunc.h **** 
 337:F4_CORE/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 338:F4_CORE/core_cmFunc.h **** 
 339:F4_CORE/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 340:F4_CORE/core_cmFunc.h ****   Can only be executed in Privileged modes.
 341:F4_CORE/core_cmFunc.h ****  */
 342:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 343:F4_CORE/core_cmFunc.h **** {
 344:F4_CORE/core_cmFunc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 345:F4_CORE/core_cmFunc.h **** }
 346:F4_CORE/core_cmFunc.h **** 
 347:F4_CORE/core_cmFunc.h **** 
 348:F4_CORE/core_cmFunc.h **** /** \brief  Get Control Register
 349:F4_CORE/core_cmFunc.h **** 
 350:F4_CORE/core_cmFunc.h ****     This function returns the content of the Control Register.
 351:F4_CORE/core_cmFunc.h **** 
 352:F4_CORE/core_cmFunc.h ****     \return               Control Register value
 353:F4_CORE/core_cmFunc.h ****  */
 354:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
 355:F4_CORE/core_cmFunc.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 8


 356:F4_CORE/core_cmFunc.h ****   uint32_t result;
 357:F4_CORE/core_cmFunc.h **** 
 358:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 359:F4_CORE/core_cmFunc.h ****   return(result);
 360:F4_CORE/core_cmFunc.h **** }
 361:F4_CORE/core_cmFunc.h **** 
 362:F4_CORE/core_cmFunc.h **** 
 363:F4_CORE/core_cmFunc.h **** /** \brief  Set Control Register
 364:F4_CORE/core_cmFunc.h **** 
 365:F4_CORE/core_cmFunc.h ****     This function writes the given value to the Control Register.
 366:F4_CORE/core_cmFunc.h **** 
 367:F4_CORE/core_cmFunc.h ****     \param [in]    control  Control Register value to set
 368:F4_CORE/core_cmFunc.h ****  */
 369:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 370:F4_CORE/core_cmFunc.h **** {
 371:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 372:F4_CORE/core_cmFunc.h **** }
 373:F4_CORE/core_cmFunc.h **** 
 374:F4_CORE/core_cmFunc.h **** 
 375:F4_CORE/core_cmFunc.h **** /** \brief  Get IPSR Register
 376:F4_CORE/core_cmFunc.h **** 
 377:F4_CORE/core_cmFunc.h ****     This function returns the content of the IPSR Register.
 378:F4_CORE/core_cmFunc.h **** 
 379:F4_CORE/core_cmFunc.h ****     \return               IPSR Register value
 380:F4_CORE/core_cmFunc.h ****  */
 381:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 382:F4_CORE/core_cmFunc.h **** {
 383:F4_CORE/core_cmFunc.h ****   uint32_t result;
 384:F4_CORE/core_cmFunc.h **** 
 385:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 386:F4_CORE/core_cmFunc.h ****   return(result);
 387:F4_CORE/core_cmFunc.h **** }
 388:F4_CORE/core_cmFunc.h **** 
 389:F4_CORE/core_cmFunc.h **** 
 390:F4_CORE/core_cmFunc.h **** /** \brief  Get APSR Register
 391:F4_CORE/core_cmFunc.h **** 
 392:F4_CORE/core_cmFunc.h ****     This function returns the content of the APSR Register.
 393:F4_CORE/core_cmFunc.h **** 
 394:F4_CORE/core_cmFunc.h ****     \return               APSR Register value
 395:F4_CORE/core_cmFunc.h ****  */
 396:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 397:F4_CORE/core_cmFunc.h **** {
 398:F4_CORE/core_cmFunc.h ****   uint32_t result;
 399:F4_CORE/core_cmFunc.h **** 
 400:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 401:F4_CORE/core_cmFunc.h ****   return(result);
 402:F4_CORE/core_cmFunc.h **** }
 403:F4_CORE/core_cmFunc.h **** 
 404:F4_CORE/core_cmFunc.h **** 
 405:F4_CORE/core_cmFunc.h **** /** \brief  Get xPSR Register
 406:F4_CORE/core_cmFunc.h **** 
 407:F4_CORE/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 408:F4_CORE/core_cmFunc.h **** 
 409:F4_CORE/core_cmFunc.h ****     \return               xPSR Register value
 410:F4_CORE/core_cmFunc.h ****  */
 411:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 412:F4_CORE/core_cmFunc.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 9


 413:F4_CORE/core_cmFunc.h ****   uint32_t result;
 414:F4_CORE/core_cmFunc.h **** 
 415:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 416:F4_CORE/core_cmFunc.h ****   return(result);
 417:F4_CORE/core_cmFunc.h **** }
 418:F4_CORE/core_cmFunc.h **** 
 419:F4_CORE/core_cmFunc.h **** 
 420:F4_CORE/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 421:F4_CORE/core_cmFunc.h **** 
 422:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 423:F4_CORE/core_cmFunc.h **** 
 424:F4_CORE/core_cmFunc.h ****     \return               PSP Register value
 425:F4_CORE/core_cmFunc.h ****  */
 426:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 427:F4_CORE/core_cmFunc.h **** {
 428:F4_CORE/core_cmFunc.h ****   register uint32_t result;
 429:F4_CORE/core_cmFunc.h **** 
 430:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 431:F4_CORE/core_cmFunc.h ****   return(result);
 432:F4_CORE/core_cmFunc.h **** }
 433:F4_CORE/core_cmFunc.h **** 
 434:F4_CORE/core_cmFunc.h **** 
 435:F4_CORE/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 436:F4_CORE/core_cmFunc.h **** 
 437:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 438:F4_CORE/core_cmFunc.h **** 
 439:F4_CORE/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 440:F4_CORE/core_cmFunc.h ****  */
 441:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 442:F4_CORE/core_cmFunc.h **** {
 443:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 444:F4_CORE/core_cmFunc.h **** }
 445:F4_CORE/core_cmFunc.h **** 
 446:F4_CORE/core_cmFunc.h **** 
 447:F4_CORE/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 448:F4_CORE/core_cmFunc.h **** 
 449:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 450:F4_CORE/core_cmFunc.h **** 
 451:F4_CORE/core_cmFunc.h ****     \return               MSP Register value
 452:F4_CORE/core_cmFunc.h ****  */
 453:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 454:F4_CORE/core_cmFunc.h **** {
 455:F4_CORE/core_cmFunc.h ****   register uint32_t result;
 456:F4_CORE/core_cmFunc.h **** 
 457:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 458:F4_CORE/core_cmFunc.h ****   return(result);
 459:F4_CORE/core_cmFunc.h **** }
 460:F4_CORE/core_cmFunc.h **** 
 461:F4_CORE/core_cmFunc.h **** 
 462:F4_CORE/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 463:F4_CORE/core_cmFunc.h **** 
 464:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 465:F4_CORE/core_cmFunc.h **** 
 466:F4_CORE/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 467:F4_CORE/core_cmFunc.h ****  */
 468:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 469:F4_CORE/core_cmFunc.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 10


 470:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 471:F4_CORE/core_cmFunc.h **** }
 472:F4_CORE/core_cmFunc.h **** 
 473:F4_CORE/core_cmFunc.h **** 
 474:F4_CORE/core_cmFunc.h **** /** \brief  Get Priority Mask
 475:F4_CORE/core_cmFunc.h **** 
 476:F4_CORE/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 477:F4_CORE/core_cmFunc.h **** 
 478:F4_CORE/core_cmFunc.h ****     \return               Priority Mask value
 479:F4_CORE/core_cmFunc.h ****  */
 480:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 481:F4_CORE/core_cmFunc.h **** {
 482:F4_CORE/core_cmFunc.h ****   uint32_t result;
 483:F4_CORE/core_cmFunc.h **** 
 484:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 485:F4_CORE/core_cmFunc.h ****   return(result);
 486:F4_CORE/core_cmFunc.h **** }
 487:F4_CORE/core_cmFunc.h **** 
 488:F4_CORE/core_cmFunc.h **** 
 489:F4_CORE/core_cmFunc.h **** /** \brief  Set Priority Mask
 490:F4_CORE/core_cmFunc.h **** 
 491:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 492:F4_CORE/core_cmFunc.h **** 
 493:F4_CORE/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 494:F4_CORE/core_cmFunc.h ****  */
 495:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 496:F4_CORE/core_cmFunc.h **** {
 497:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 498:F4_CORE/core_cmFunc.h **** }
 499:F4_CORE/core_cmFunc.h **** 
 500:F4_CORE/core_cmFunc.h **** 
 501:F4_CORE/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 502:F4_CORE/core_cmFunc.h **** 
 503:F4_CORE/core_cmFunc.h **** /** \brief  Enable FIQ
 504:F4_CORE/core_cmFunc.h **** 
 505:F4_CORE/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 506:F4_CORE/core_cmFunc.h ****     Can only be executed in Privileged modes.
 507:F4_CORE/core_cmFunc.h ****  */
 508:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 509:F4_CORE/core_cmFunc.h **** {
 510:F4_CORE/core_cmFunc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 511:F4_CORE/core_cmFunc.h **** }
 512:F4_CORE/core_cmFunc.h **** 
 513:F4_CORE/core_cmFunc.h **** 
 514:F4_CORE/core_cmFunc.h **** /** \brief  Disable FIQ
 515:F4_CORE/core_cmFunc.h **** 
 516:F4_CORE/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 517:F4_CORE/core_cmFunc.h ****     Can only be executed in Privileged modes.
 518:F4_CORE/core_cmFunc.h ****  */
 519:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 520:F4_CORE/core_cmFunc.h **** {
 521:F4_CORE/core_cmFunc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 522:F4_CORE/core_cmFunc.h **** }
 523:F4_CORE/core_cmFunc.h **** 
 524:F4_CORE/core_cmFunc.h **** 
 525:F4_CORE/core_cmFunc.h **** /** \brief  Get Base Priority
 526:F4_CORE/core_cmFunc.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 11


 527:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 528:F4_CORE/core_cmFunc.h **** 
 529:F4_CORE/core_cmFunc.h ****     \return               Base Priority register value
 530:F4_CORE/core_cmFunc.h ****  */
 531:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 532:F4_CORE/core_cmFunc.h **** {
 533:F4_CORE/core_cmFunc.h ****   uint32_t result;
 534:F4_CORE/core_cmFunc.h **** 
 535:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 536:F4_CORE/core_cmFunc.h ****   return(result);
 537:F4_CORE/core_cmFunc.h **** }
 538:F4_CORE/core_cmFunc.h **** 
 539:F4_CORE/core_cmFunc.h **** 
 540:F4_CORE/core_cmFunc.h **** /** \brief  Set Base Priority
 541:F4_CORE/core_cmFunc.h **** 
 542:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 543:F4_CORE/core_cmFunc.h **** 
 544:F4_CORE/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 545:F4_CORE/core_cmFunc.h ****  */
 546:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 547:F4_CORE/core_cmFunc.h **** {
 548:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 549:F4_CORE/core_cmFunc.h **** }
 550:F4_CORE/core_cmFunc.h **** 
 551:F4_CORE/core_cmFunc.h **** 
 552:F4_CORE/core_cmFunc.h **** /** \brief  Set Base Priority with condition
 553:F4_CORE/core_cmFunc.h **** 
 554:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Base Priority register only if BASEPRI masking is 
 555:F4_CORE/core_cmFunc.h **** 	or the new value increases the BASEPRI priority level.
 556:F4_CORE/core_cmFunc.h **** 
 557:F4_CORE/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 558:F4_CORE/core_cmFunc.h ****  */
 559:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 560:F4_CORE/core_cmFunc.h **** {
 561:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 562:F4_CORE/core_cmFunc.h **** }
 563:F4_CORE/core_cmFunc.h **** 
 564:F4_CORE/core_cmFunc.h **** 
 565:F4_CORE/core_cmFunc.h **** /** \brief  Get Fault Mask
 566:F4_CORE/core_cmFunc.h **** 
 567:F4_CORE/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 568:F4_CORE/core_cmFunc.h **** 
 569:F4_CORE/core_cmFunc.h ****     \return               Fault Mask register value
 570:F4_CORE/core_cmFunc.h ****  */
 571:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 572:F4_CORE/core_cmFunc.h **** {
 573:F4_CORE/core_cmFunc.h ****   uint32_t result;
 574:F4_CORE/core_cmFunc.h **** 
 575:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 576:F4_CORE/core_cmFunc.h ****   return(result);
 577:F4_CORE/core_cmFunc.h **** }
 578:F4_CORE/core_cmFunc.h **** 
 579:F4_CORE/core_cmFunc.h **** 
 580:F4_CORE/core_cmFunc.h **** /** \brief  Set Fault Mask
 581:F4_CORE/core_cmFunc.h **** 
 582:F4_CORE/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 583:F4_CORE/core_cmFunc.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 12


 584:F4_CORE/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 585:F4_CORE/core_cmFunc.h ****  */
 586:F4_CORE/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
  40              		.loc 2 586 57 view .LVU2
  41              	.LBB21:
 587:F4_CORE/core_cmFunc.h **** {
 588:F4_CORE/core_cmFunc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
  42              		.loc 2 588 3 view .LVU3
  43 0000 0123     		movs	r3, #1
  44              		.syntax unified
  45              	@ 588 "F4_CORE/core_cmFunc.h" 1
  46 0002 83F31388 		MSR faultmask, r3
  47              	@ 0 "" 2
  48              	.LVL1:
  49              		.loc 2 588 3 is_stmt 0 view .LVU4
  50              		.thumb
  51              		.syntax unified
  52              	.LBE21:
  53              	.LBE20:
   7:SYS/common/reboot.c **** 
   8:SYS/common/reboot.c ****     NVIC_SystemReset();
  54              		.loc 1 8 5 is_stmt 1 view .LVU5
  55              	.LBB22:
  56              	.LBI22:
  57              		.file 3 "F4_CORE/core_cm4.h"
   1:F4_CORE/core_cm4.h **** /**************************************************************************//**
   2:F4_CORE/core_cm4.h ****  * @file     core_cm4.h
   3:F4_CORE/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:F4_CORE/core_cm4.h ****  * @version  V4.10
   5:F4_CORE/core_cm4.h ****  * @date     18. March 2015
   6:F4_CORE/core_cm4.h ****  *
   7:F4_CORE/core_cm4.h ****  * @note
   8:F4_CORE/core_cm4.h ****  *
   9:F4_CORE/core_cm4.h ****  ******************************************************************************/
  10:F4_CORE/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:F4_CORE/core_cm4.h **** 
  12:F4_CORE/core_cm4.h ****    All rights reserved.
  13:F4_CORE/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:F4_CORE/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cm4.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cm4.h ****      specific prior written permission.
  23:F4_CORE/core_cm4.h ****    *
  24:F4_CORE/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 13


  33:F4_CORE/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cm4.h **** 
  37:F4_CORE/core_cm4.h **** 
  38:F4_CORE/core_cm4.h **** #if defined ( __ICCARM__ )
  39:F4_CORE/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:F4_CORE/core_cm4.h **** #endif
  41:F4_CORE/core_cm4.h **** 
  42:F4_CORE/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  43:F4_CORE/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  44:F4_CORE/core_cm4.h **** 
  45:F4_CORE/core_cm4.h **** #ifdef __cplusplus
  46:F4_CORE/core_cm4.h ****  extern "C" {
  47:F4_CORE/core_cm4.h **** #endif
  48:F4_CORE/core_cm4.h **** 
  49:F4_CORE/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:F4_CORE/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:F4_CORE/core_cm4.h **** 
  52:F4_CORE/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:F4_CORE/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:F4_CORE/core_cm4.h **** 
  55:F4_CORE/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:F4_CORE/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:F4_CORE/core_cm4.h **** 
  58:F4_CORE/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:F4_CORE/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:F4_CORE/core_cm4.h ****  */
  61:F4_CORE/core_cm4.h **** 
  62:F4_CORE/core_cm4.h **** 
  63:F4_CORE/core_cm4.h **** /*******************************************************************************
  64:F4_CORE/core_cm4.h ****  *                 CMSIS definitions
  65:F4_CORE/core_cm4.h ****  ******************************************************************************/
  66:F4_CORE/core_cm4.h **** /** \ingroup Cortex_M4
  67:F4_CORE/core_cm4.h ****   @{
  68:F4_CORE/core_cm4.h ****  */
  69:F4_CORE/core_cm4.h **** 
  70:F4_CORE/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:F4_CORE/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:F4_CORE/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:F4_CORE/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:F4_CORE/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:F4_CORE/core_cm4.h **** 
  76:F4_CORE/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:F4_CORE/core_cm4.h **** 
  78:F4_CORE/core_cm4.h **** 
  79:F4_CORE/core_cm4.h **** #if   defined ( __CC_ARM )
  80:F4_CORE/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:F4_CORE/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:F4_CORE/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:F4_CORE/core_cm4.h **** 
  84:F4_CORE/core_cm4.h **** #elif defined ( __GNUC__ )
  85:F4_CORE/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:F4_CORE/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:F4_CORE/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:F4_CORE/core_cm4.h **** 
  89:F4_CORE/core_cm4.h **** #elif defined ( __ICCARM__ )
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 14


  90:F4_CORE/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:F4_CORE/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:F4_CORE/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:F4_CORE/core_cm4.h **** 
  94:F4_CORE/core_cm4.h **** #elif defined ( __TMS470__ )
  95:F4_CORE/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:F4_CORE/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:F4_CORE/core_cm4.h **** 
  98:F4_CORE/core_cm4.h **** #elif defined ( __TASKING__ )
  99:F4_CORE/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:F4_CORE/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:F4_CORE/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:F4_CORE/core_cm4.h **** 
 103:F4_CORE/core_cm4.h **** #elif defined ( __CSMC__ )
 104:F4_CORE/core_cm4.h ****   #define __packed
 105:F4_CORE/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:F4_CORE/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:F4_CORE/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:F4_CORE/core_cm4.h **** 
 109:F4_CORE/core_cm4.h **** #endif
 110:F4_CORE/core_cm4.h **** 
 111:F4_CORE/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:F4_CORE/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 113:F4_CORE/core_cm4.h **** */
 114:F4_CORE/core_cm4.h **** #if defined ( __CC_ARM )
 115:F4_CORE/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 116:F4_CORE/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:F4_CORE/core_cm4.h ****       #define __FPU_USED       1
 118:F4_CORE/core_cm4.h ****     #else
 119:F4_CORE/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:F4_CORE/core_cm4.h ****       #define __FPU_USED       0
 121:F4_CORE/core_cm4.h ****     #endif
 122:F4_CORE/core_cm4.h ****   #else
 123:F4_CORE/core_cm4.h ****     #define __FPU_USED         0
 124:F4_CORE/core_cm4.h ****   #endif
 125:F4_CORE/core_cm4.h **** 
 126:F4_CORE/core_cm4.h **** #elif defined ( __GNUC__ )
 127:F4_CORE/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:F4_CORE/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:F4_CORE/core_cm4.h ****       #define __FPU_USED       1
 130:F4_CORE/core_cm4.h ****     #else
 131:F4_CORE/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:F4_CORE/core_cm4.h ****       #define __FPU_USED       0
 133:F4_CORE/core_cm4.h ****     #endif
 134:F4_CORE/core_cm4.h ****   #else
 135:F4_CORE/core_cm4.h ****     #define __FPU_USED         1
 136:F4_CORE/core_cm4.h ****   #endif
 137:F4_CORE/core_cm4.h **** 
 138:F4_CORE/core_cm4.h **** #elif defined ( __ICCARM__ )
 139:F4_CORE/core_cm4.h ****   #if defined __ARMVFP__
 140:F4_CORE/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 141:F4_CORE/core_cm4.h ****       #define __FPU_USED       1
 142:F4_CORE/core_cm4.h ****     #else
 143:F4_CORE/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 144:F4_CORE/core_cm4.h ****       #define __FPU_USED       0
 145:F4_CORE/core_cm4.h ****     #endif
 146:F4_CORE/core_cm4.h ****   #else
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 15


 147:F4_CORE/core_cm4.h ****     #define __FPU_USED         0
 148:F4_CORE/core_cm4.h ****   #endif
 149:F4_CORE/core_cm4.h **** 
 150:F4_CORE/core_cm4.h **** #elif defined ( __TMS470__ )
 151:F4_CORE/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 152:F4_CORE/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 153:F4_CORE/core_cm4.h ****       #define __FPU_USED       1
 154:F4_CORE/core_cm4.h ****     #else
 155:F4_CORE/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 156:F4_CORE/core_cm4.h ****       #define __FPU_USED       0
 157:F4_CORE/core_cm4.h ****     #endif
 158:F4_CORE/core_cm4.h ****   #else
 159:F4_CORE/core_cm4.h ****     #define __FPU_USED         0
 160:F4_CORE/core_cm4.h ****   #endif
 161:F4_CORE/core_cm4.h **** 
 162:F4_CORE/core_cm4.h **** #elif defined ( __TASKING__ )
 163:F4_CORE/core_cm4.h ****   #if defined __FPU_VFP__
 164:F4_CORE/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 165:F4_CORE/core_cm4.h ****       #define __FPU_USED       1
 166:F4_CORE/core_cm4.h ****     #else
 167:F4_CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 168:F4_CORE/core_cm4.h ****       #define __FPU_USED       0
 169:F4_CORE/core_cm4.h ****     #endif
 170:F4_CORE/core_cm4.h ****   #else
 171:F4_CORE/core_cm4.h ****     #define __FPU_USED         0
 172:F4_CORE/core_cm4.h ****   #endif
 173:F4_CORE/core_cm4.h **** 
 174:F4_CORE/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 175:F4_CORE/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 176:F4_CORE/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 177:F4_CORE/core_cm4.h ****       #define __FPU_USED       1
 178:F4_CORE/core_cm4.h ****     #else
 179:F4_CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 180:F4_CORE/core_cm4.h ****       #define __FPU_USED       0
 181:F4_CORE/core_cm4.h ****     #endif
 182:F4_CORE/core_cm4.h ****   #else
 183:F4_CORE/core_cm4.h ****     #define __FPU_USED         0
 184:F4_CORE/core_cm4.h ****   #endif
 185:F4_CORE/core_cm4.h **** #endif
 186:F4_CORE/core_cm4.h **** 
 187:F4_CORE/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 188:F4_CORE/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 189:F4_CORE/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 190:F4_CORE/core_cm4.h **** #include <core_cmSimd.h>                 /* Compiler specific SIMD Intrinsics               */
 191:F4_CORE/core_cm4.h **** 
 192:F4_CORE/core_cm4.h **** #ifdef __cplusplus
 193:F4_CORE/core_cm4.h **** }
 194:F4_CORE/core_cm4.h **** #endif
 195:F4_CORE/core_cm4.h **** 
 196:F4_CORE/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 197:F4_CORE/core_cm4.h **** 
 198:F4_CORE/core_cm4.h **** #ifndef __CMSIS_GENERIC
 199:F4_CORE/core_cm4.h **** 
 200:F4_CORE/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 201:F4_CORE/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 202:F4_CORE/core_cm4.h **** 
 203:F4_CORE/core_cm4.h **** #ifdef __cplusplus
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 16


 204:F4_CORE/core_cm4.h ****  extern "C" {
 205:F4_CORE/core_cm4.h **** #endif
 206:F4_CORE/core_cm4.h **** 
 207:F4_CORE/core_cm4.h **** /* check device defines and use defaults */
 208:F4_CORE/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 209:F4_CORE/core_cm4.h ****   #ifndef __CM4_REV
 210:F4_CORE/core_cm4.h ****     #define __CM4_REV               0x0000
 211:F4_CORE/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 212:F4_CORE/core_cm4.h ****   #endif
 213:F4_CORE/core_cm4.h **** 
 214:F4_CORE/core_cm4.h ****   #ifndef __FPU_PRESENT
 215:F4_CORE/core_cm4.h ****     #define __FPU_PRESENT             0
 216:F4_CORE/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 217:F4_CORE/core_cm4.h ****   #endif
 218:F4_CORE/core_cm4.h **** 
 219:F4_CORE/core_cm4.h ****   #ifndef __MPU_PRESENT
 220:F4_CORE/core_cm4.h ****     #define __MPU_PRESENT             0
 221:F4_CORE/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 222:F4_CORE/core_cm4.h ****   #endif
 223:F4_CORE/core_cm4.h **** 
 224:F4_CORE/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 225:F4_CORE/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 226:F4_CORE/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 227:F4_CORE/core_cm4.h ****   #endif
 228:F4_CORE/core_cm4.h **** 
 229:F4_CORE/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 230:F4_CORE/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 231:F4_CORE/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 232:F4_CORE/core_cm4.h ****   #endif
 233:F4_CORE/core_cm4.h **** #endif
 234:F4_CORE/core_cm4.h **** 
 235:F4_CORE/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 236:F4_CORE/core_cm4.h **** /**
 237:F4_CORE/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 238:F4_CORE/core_cm4.h **** 
 239:F4_CORE/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 240:F4_CORE/core_cm4.h ****     \li to specify the access to peripheral variables.
 241:F4_CORE/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 242:F4_CORE/core_cm4.h **** */
 243:F4_CORE/core_cm4.h **** #ifdef __cplusplus
 244:F4_CORE/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 245:F4_CORE/core_cm4.h **** #else
 246:F4_CORE/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 247:F4_CORE/core_cm4.h **** #endif
 248:F4_CORE/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 249:F4_CORE/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 250:F4_CORE/core_cm4.h **** 
 251:F4_CORE/core_cm4.h **** /*@} end of group Cortex_M4 */
 252:F4_CORE/core_cm4.h **** 
 253:F4_CORE/core_cm4.h **** 
 254:F4_CORE/core_cm4.h **** 
 255:F4_CORE/core_cm4.h **** /*******************************************************************************
 256:F4_CORE/core_cm4.h ****  *                 Register Abstraction
 257:F4_CORE/core_cm4.h ****   Core Register contain:
 258:F4_CORE/core_cm4.h ****   - Core Register
 259:F4_CORE/core_cm4.h ****   - Core NVIC Register
 260:F4_CORE/core_cm4.h ****   - Core SCB Register
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 17


 261:F4_CORE/core_cm4.h ****   - Core SysTick Register
 262:F4_CORE/core_cm4.h ****   - Core Debug Register
 263:F4_CORE/core_cm4.h ****   - Core MPU Register
 264:F4_CORE/core_cm4.h ****   - Core FPU Register
 265:F4_CORE/core_cm4.h ****  ******************************************************************************/
 266:F4_CORE/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 267:F4_CORE/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 268:F4_CORE/core_cm4.h **** */
 269:F4_CORE/core_cm4.h **** 
 270:F4_CORE/core_cm4.h **** /** \ingroup    CMSIS_core_register
 271:F4_CORE/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 272:F4_CORE/core_cm4.h ****     \brief  Core Register type definitions.
 273:F4_CORE/core_cm4.h ****   @{
 274:F4_CORE/core_cm4.h ****  */
 275:F4_CORE/core_cm4.h **** 
 276:F4_CORE/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 277:F4_CORE/core_cm4.h ****  */
 278:F4_CORE/core_cm4.h **** typedef union
 279:F4_CORE/core_cm4.h **** {
 280:F4_CORE/core_cm4.h ****   struct
 281:F4_CORE/core_cm4.h ****   {
 282:F4_CORE/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 283:F4_CORE/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 284:F4_CORE/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 285:F4_CORE/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 286:F4_CORE/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 287:F4_CORE/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 288:F4_CORE/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 289:F4_CORE/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 290:F4_CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 291:F4_CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 292:F4_CORE/core_cm4.h **** } APSR_Type;
 293:F4_CORE/core_cm4.h **** 
 294:F4_CORE/core_cm4.h **** /* APSR Register Definitions */
 295:F4_CORE/core_cm4.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 296:F4_CORE/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 297:F4_CORE/core_cm4.h **** 
 298:F4_CORE/core_cm4.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 299:F4_CORE/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 300:F4_CORE/core_cm4.h **** 
 301:F4_CORE/core_cm4.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 302:F4_CORE/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 303:F4_CORE/core_cm4.h **** 
 304:F4_CORE/core_cm4.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 305:F4_CORE/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 306:F4_CORE/core_cm4.h **** 
 307:F4_CORE/core_cm4.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 308:F4_CORE/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 309:F4_CORE/core_cm4.h **** 
 310:F4_CORE/core_cm4.h **** #define APSR_GE_Pos                        16                                             /*!< APSR
 311:F4_CORE/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 312:F4_CORE/core_cm4.h **** 
 313:F4_CORE/core_cm4.h **** 
 314:F4_CORE/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 315:F4_CORE/core_cm4.h ****  */
 316:F4_CORE/core_cm4.h **** typedef union
 317:F4_CORE/core_cm4.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 18


 318:F4_CORE/core_cm4.h ****   struct
 319:F4_CORE/core_cm4.h ****   {
 320:F4_CORE/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 321:F4_CORE/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 322:F4_CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 323:F4_CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 324:F4_CORE/core_cm4.h **** } IPSR_Type;
 325:F4_CORE/core_cm4.h **** 
 326:F4_CORE/core_cm4.h **** /* IPSR Register Definitions */
 327:F4_CORE/core_cm4.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 328:F4_CORE/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 329:F4_CORE/core_cm4.h **** 
 330:F4_CORE/core_cm4.h **** 
 331:F4_CORE/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:F4_CORE/core_cm4.h ****  */
 333:F4_CORE/core_cm4.h **** typedef union
 334:F4_CORE/core_cm4.h **** {
 335:F4_CORE/core_cm4.h ****   struct
 336:F4_CORE/core_cm4.h ****   {
 337:F4_CORE/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 338:F4_CORE/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 339:F4_CORE/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 340:F4_CORE/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 341:F4_CORE/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 342:F4_CORE/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 343:F4_CORE/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 344:F4_CORE/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 345:F4_CORE/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 346:F4_CORE/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 347:F4_CORE/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 348:F4_CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 349:F4_CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 350:F4_CORE/core_cm4.h **** } xPSR_Type;
 351:F4_CORE/core_cm4.h **** 
 352:F4_CORE/core_cm4.h **** /* xPSR Register Definitions */
 353:F4_CORE/core_cm4.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 354:F4_CORE/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 355:F4_CORE/core_cm4.h **** 
 356:F4_CORE/core_cm4.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 357:F4_CORE/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 358:F4_CORE/core_cm4.h **** 
 359:F4_CORE/core_cm4.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 360:F4_CORE/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 361:F4_CORE/core_cm4.h **** 
 362:F4_CORE/core_cm4.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 363:F4_CORE/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 364:F4_CORE/core_cm4.h **** 
 365:F4_CORE/core_cm4.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 366:F4_CORE/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 367:F4_CORE/core_cm4.h **** 
 368:F4_CORE/core_cm4.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 369:F4_CORE/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 370:F4_CORE/core_cm4.h **** 
 371:F4_CORE/core_cm4.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 372:F4_CORE/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 373:F4_CORE/core_cm4.h **** 
 374:F4_CORE/core_cm4.h **** #define xPSR_GE_Pos                        16                                             /*!< xPSR
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 19


 375:F4_CORE/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 376:F4_CORE/core_cm4.h **** 
 377:F4_CORE/core_cm4.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 378:F4_CORE/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 379:F4_CORE/core_cm4.h **** 
 380:F4_CORE/core_cm4.h **** 
 381:F4_CORE/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 382:F4_CORE/core_cm4.h ****  */
 383:F4_CORE/core_cm4.h **** typedef union
 384:F4_CORE/core_cm4.h **** {
 385:F4_CORE/core_cm4.h ****   struct
 386:F4_CORE/core_cm4.h ****   {
 387:F4_CORE/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 388:F4_CORE/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 389:F4_CORE/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 390:F4_CORE/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 391:F4_CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 392:F4_CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 393:F4_CORE/core_cm4.h **** } CONTROL_Type;
 394:F4_CORE/core_cm4.h **** 
 395:F4_CORE/core_cm4.h **** /* CONTROL Register Definitions */
 396:F4_CORE/core_cm4.h **** #define CONTROL_FPCA_Pos                    2                                             /*!< CONT
 397:F4_CORE/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 398:F4_CORE/core_cm4.h **** 
 399:F4_CORE/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 400:F4_CORE/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 401:F4_CORE/core_cm4.h **** 
 402:F4_CORE/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 403:F4_CORE/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 404:F4_CORE/core_cm4.h **** 
 405:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_CORE */
 406:F4_CORE/core_cm4.h **** 
 407:F4_CORE/core_cm4.h **** 
 408:F4_CORE/core_cm4.h **** /** \ingroup    CMSIS_core_register
 409:F4_CORE/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 410:F4_CORE/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 411:F4_CORE/core_cm4.h ****   @{
 412:F4_CORE/core_cm4.h ****  */
 413:F4_CORE/core_cm4.h **** 
 414:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 415:F4_CORE/core_cm4.h ****  */
 416:F4_CORE/core_cm4.h **** typedef struct
 417:F4_CORE/core_cm4.h **** {
 418:F4_CORE/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 419:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[24];
 420:F4_CORE/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 421:F4_CORE/core_cm4.h ****        uint32_t RSERVED1[24];
 422:F4_CORE/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 423:F4_CORE/core_cm4.h ****        uint32_t RESERVED2[24];
 424:F4_CORE/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 425:F4_CORE/core_cm4.h ****        uint32_t RESERVED3[24];
 426:F4_CORE/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 427:F4_CORE/core_cm4.h ****        uint32_t RESERVED4[56];
 428:F4_CORE/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 429:F4_CORE/core_cm4.h ****        uint32_t RESERVED5[644];
 430:F4_CORE/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 431:F4_CORE/core_cm4.h **** }  NVIC_Type;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 20


 432:F4_CORE/core_cm4.h **** 
 433:F4_CORE/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 434:F4_CORE/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 435:F4_CORE/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 436:F4_CORE/core_cm4.h **** 
 437:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 438:F4_CORE/core_cm4.h **** 
 439:F4_CORE/core_cm4.h **** 
 440:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
 441:F4_CORE/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 442:F4_CORE/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 443:F4_CORE/core_cm4.h ****   @{
 444:F4_CORE/core_cm4.h ****  */
 445:F4_CORE/core_cm4.h **** 
 446:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 447:F4_CORE/core_cm4.h ****  */
 448:F4_CORE/core_cm4.h **** typedef struct
 449:F4_CORE/core_cm4.h **** {
 450:F4_CORE/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 451:F4_CORE/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 452:F4_CORE/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 453:F4_CORE/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 454:F4_CORE/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 455:F4_CORE/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 456:F4_CORE/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 457:F4_CORE/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 458:F4_CORE/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 459:F4_CORE/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 460:F4_CORE/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 461:F4_CORE/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 462:F4_CORE/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 463:F4_CORE/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 464:F4_CORE/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 465:F4_CORE/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 466:F4_CORE/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 467:F4_CORE/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 468:F4_CORE/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 469:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[5];
 470:F4_CORE/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 471:F4_CORE/core_cm4.h **** } SCB_Type;
 472:F4_CORE/core_cm4.h **** 
 473:F4_CORE/core_cm4.h **** /* SCB CPUID Register Definitions */
 474:F4_CORE/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 475:F4_CORE/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 476:F4_CORE/core_cm4.h **** 
 477:F4_CORE/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 478:F4_CORE/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 479:F4_CORE/core_cm4.h **** 
 480:F4_CORE/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 481:F4_CORE/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 482:F4_CORE/core_cm4.h **** 
 483:F4_CORE/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 484:F4_CORE/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 485:F4_CORE/core_cm4.h **** 
 486:F4_CORE/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 487:F4_CORE/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 488:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 21


 489:F4_CORE/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 490:F4_CORE/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 491:F4_CORE/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 492:F4_CORE/core_cm4.h **** 
 493:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 494:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 495:F4_CORE/core_cm4.h **** 
 496:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 497:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 498:F4_CORE/core_cm4.h **** 
 499:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 500:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 501:F4_CORE/core_cm4.h **** 
 502:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 503:F4_CORE/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 504:F4_CORE/core_cm4.h **** 
 505:F4_CORE/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 506:F4_CORE/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 507:F4_CORE/core_cm4.h **** 
 508:F4_CORE/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 509:F4_CORE/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 510:F4_CORE/core_cm4.h **** 
 511:F4_CORE/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 512:F4_CORE/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 513:F4_CORE/core_cm4.h **** 
 514:F4_CORE/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 515:F4_CORE/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 516:F4_CORE/core_cm4.h **** 
 517:F4_CORE/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 518:F4_CORE/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 519:F4_CORE/core_cm4.h **** 
 520:F4_CORE/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 521:F4_CORE/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 522:F4_CORE/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 523:F4_CORE/core_cm4.h **** 
 524:F4_CORE/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 525:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 526:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 527:F4_CORE/core_cm4.h **** 
 528:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 529:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 530:F4_CORE/core_cm4.h **** 
 531:F4_CORE/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 532:F4_CORE/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 533:F4_CORE/core_cm4.h **** 
 534:F4_CORE/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 535:F4_CORE/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 536:F4_CORE/core_cm4.h **** 
 537:F4_CORE/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 538:F4_CORE/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 539:F4_CORE/core_cm4.h **** 
 540:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 541:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 542:F4_CORE/core_cm4.h **** 
 543:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 544:F4_CORE/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 545:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 22


 546:F4_CORE/core_cm4.h **** /* SCB System Control Register Definitions */
 547:F4_CORE/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 548:F4_CORE/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 549:F4_CORE/core_cm4.h **** 
 550:F4_CORE/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 551:F4_CORE/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 552:F4_CORE/core_cm4.h **** 
 553:F4_CORE/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 554:F4_CORE/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 555:F4_CORE/core_cm4.h **** 
 556:F4_CORE/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 557:F4_CORE/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 558:F4_CORE/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 559:F4_CORE/core_cm4.h **** 
 560:F4_CORE/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 561:F4_CORE/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 562:F4_CORE/core_cm4.h **** 
 563:F4_CORE/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 564:F4_CORE/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 565:F4_CORE/core_cm4.h **** 
 566:F4_CORE/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 567:F4_CORE/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 568:F4_CORE/core_cm4.h **** 
 569:F4_CORE/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 570:F4_CORE/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 571:F4_CORE/core_cm4.h **** 
 572:F4_CORE/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 573:F4_CORE/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 574:F4_CORE/core_cm4.h **** 
 575:F4_CORE/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 576:F4_CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 577:F4_CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 578:F4_CORE/core_cm4.h **** 
 579:F4_CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 580:F4_CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 581:F4_CORE/core_cm4.h **** 
 582:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 583:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 584:F4_CORE/core_cm4.h **** 
 585:F4_CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 586:F4_CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 587:F4_CORE/core_cm4.h **** 
 588:F4_CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 589:F4_CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 590:F4_CORE/core_cm4.h **** 
 591:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 592:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 593:F4_CORE/core_cm4.h **** 
 594:F4_CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 595:F4_CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 596:F4_CORE/core_cm4.h **** 
 597:F4_CORE/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 598:F4_CORE/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 599:F4_CORE/core_cm4.h **** 
 600:F4_CORE/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 601:F4_CORE/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 602:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 23


 603:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 604:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 605:F4_CORE/core_cm4.h **** 
 606:F4_CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 607:F4_CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 608:F4_CORE/core_cm4.h **** 
 609:F4_CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 610:F4_CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 611:F4_CORE/core_cm4.h **** 
 612:F4_CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 613:F4_CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 614:F4_CORE/core_cm4.h **** 
 615:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 616:F4_CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 617:F4_CORE/core_cm4.h **** 
 618:F4_CORE/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 619:F4_CORE/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 620:F4_CORE/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 621:F4_CORE/core_cm4.h **** 
 622:F4_CORE/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 623:F4_CORE/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 624:F4_CORE/core_cm4.h **** 
 625:F4_CORE/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 626:F4_CORE/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 627:F4_CORE/core_cm4.h **** 
 628:F4_CORE/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 629:F4_CORE/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 630:F4_CORE/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 631:F4_CORE/core_cm4.h **** 
 632:F4_CORE/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 633:F4_CORE/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 634:F4_CORE/core_cm4.h **** 
 635:F4_CORE/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 636:F4_CORE/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 637:F4_CORE/core_cm4.h **** 
 638:F4_CORE/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 639:F4_CORE/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 640:F4_CORE/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 641:F4_CORE/core_cm4.h **** 
 642:F4_CORE/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 643:F4_CORE/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 644:F4_CORE/core_cm4.h **** 
 645:F4_CORE/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 646:F4_CORE/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 647:F4_CORE/core_cm4.h **** 
 648:F4_CORE/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 649:F4_CORE/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 650:F4_CORE/core_cm4.h **** 
 651:F4_CORE/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 652:F4_CORE/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 653:F4_CORE/core_cm4.h **** 
 654:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_SCB */
 655:F4_CORE/core_cm4.h **** 
 656:F4_CORE/core_cm4.h **** 
 657:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
 658:F4_CORE/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 659:F4_CORE/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 24


 660:F4_CORE/core_cm4.h ****   @{
 661:F4_CORE/core_cm4.h ****  */
 662:F4_CORE/core_cm4.h **** 
 663:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 664:F4_CORE/core_cm4.h ****  */
 665:F4_CORE/core_cm4.h **** typedef struct
 666:F4_CORE/core_cm4.h **** {
 667:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[1];
 668:F4_CORE/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 669:F4_CORE/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 670:F4_CORE/core_cm4.h **** } SCnSCB_Type;
 671:F4_CORE/core_cm4.h **** 
 672:F4_CORE/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 673:F4_CORE/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 674:F4_CORE/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 675:F4_CORE/core_cm4.h **** 
 676:F4_CORE/core_cm4.h **** /* Auxiliary Control Register Definitions */
 677:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 678:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 679:F4_CORE/core_cm4.h **** 
 680:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 681:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 682:F4_CORE/core_cm4.h **** 
 683:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 684:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 685:F4_CORE/core_cm4.h **** 
 686:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 687:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 688:F4_CORE/core_cm4.h **** 
 689:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 690:F4_CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 691:F4_CORE/core_cm4.h **** 
 692:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 693:F4_CORE/core_cm4.h **** 
 694:F4_CORE/core_cm4.h **** 
 695:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
 696:F4_CORE/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 697:F4_CORE/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 698:F4_CORE/core_cm4.h ****   @{
 699:F4_CORE/core_cm4.h ****  */
 700:F4_CORE/core_cm4.h **** 
 701:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 702:F4_CORE/core_cm4.h ****  */
 703:F4_CORE/core_cm4.h **** typedef struct
 704:F4_CORE/core_cm4.h **** {
 705:F4_CORE/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 706:F4_CORE/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 707:F4_CORE/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 708:F4_CORE/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 709:F4_CORE/core_cm4.h **** } SysTick_Type;
 710:F4_CORE/core_cm4.h **** 
 711:F4_CORE/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 712:F4_CORE/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 713:F4_CORE/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 714:F4_CORE/core_cm4.h **** 
 715:F4_CORE/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 716:F4_CORE/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 25


 717:F4_CORE/core_cm4.h **** 
 718:F4_CORE/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 719:F4_CORE/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 720:F4_CORE/core_cm4.h **** 
 721:F4_CORE/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 722:F4_CORE/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 723:F4_CORE/core_cm4.h **** 
 724:F4_CORE/core_cm4.h **** /* SysTick Reload Register Definitions */
 725:F4_CORE/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 726:F4_CORE/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 727:F4_CORE/core_cm4.h **** 
 728:F4_CORE/core_cm4.h **** /* SysTick Current Register Definitions */
 729:F4_CORE/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 730:F4_CORE/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 731:F4_CORE/core_cm4.h **** 
 732:F4_CORE/core_cm4.h **** /* SysTick Calibration Register Definitions */
 733:F4_CORE/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 734:F4_CORE/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 735:F4_CORE/core_cm4.h **** 
 736:F4_CORE/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 737:F4_CORE/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 738:F4_CORE/core_cm4.h **** 
 739:F4_CORE/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 740:F4_CORE/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 741:F4_CORE/core_cm4.h **** 
 742:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 743:F4_CORE/core_cm4.h **** 
 744:F4_CORE/core_cm4.h **** 
 745:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
 746:F4_CORE/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 747:F4_CORE/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 748:F4_CORE/core_cm4.h ****   @{
 749:F4_CORE/core_cm4.h ****  */
 750:F4_CORE/core_cm4.h **** 
 751:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 752:F4_CORE/core_cm4.h ****  */
 753:F4_CORE/core_cm4.h **** typedef struct
 754:F4_CORE/core_cm4.h **** {
 755:F4_CORE/core_cm4.h ****   __O  union
 756:F4_CORE/core_cm4.h ****   {
 757:F4_CORE/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 758:F4_CORE/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 759:F4_CORE/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 760:F4_CORE/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 761:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[864];
 762:F4_CORE/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 763:F4_CORE/core_cm4.h ****        uint32_t RESERVED1[15];
 764:F4_CORE/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 765:F4_CORE/core_cm4.h ****        uint32_t RESERVED2[15];
 766:F4_CORE/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 767:F4_CORE/core_cm4.h ****        uint32_t RESERVED3[29];
 768:F4_CORE/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 769:F4_CORE/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 770:F4_CORE/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 771:F4_CORE/core_cm4.h ****        uint32_t RESERVED4[43];
 772:F4_CORE/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 773:F4_CORE/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 26


 774:F4_CORE/core_cm4.h ****        uint32_t RESERVED5[6];
 775:F4_CORE/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 776:F4_CORE/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 777:F4_CORE/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 778:F4_CORE/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 779:F4_CORE/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 780:F4_CORE/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 781:F4_CORE/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 782:F4_CORE/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 783:F4_CORE/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 784:F4_CORE/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 785:F4_CORE/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 786:F4_CORE/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 787:F4_CORE/core_cm4.h **** } ITM_Type;
 788:F4_CORE/core_cm4.h **** 
 789:F4_CORE/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 790:F4_CORE/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 791:F4_CORE/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 792:F4_CORE/core_cm4.h **** 
 793:F4_CORE/core_cm4.h **** /* ITM Trace Control Register Definitions */
 794:F4_CORE/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 795:F4_CORE/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 796:F4_CORE/core_cm4.h **** 
 797:F4_CORE/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 798:F4_CORE/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 799:F4_CORE/core_cm4.h **** 
 800:F4_CORE/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 801:F4_CORE/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 802:F4_CORE/core_cm4.h **** 
 803:F4_CORE/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 804:F4_CORE/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 805:F4_CORE/core_cm4.h **** 
 806:F4_CORE/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 807:F4_CORE/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 808:F4_CORE/core_cm4.h **** 
 809:F4_CORE/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 810:F4_CORE/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 811:F4_CORE/core_cm4.h **** 
 812:F4_CORE/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 813:F4_CORE/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 814:F4_CORE/core_cm4.h **** 
 815:F4_CORE/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 816:F4_CORE/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 817:F4_CORE/core_cm4.h **** 
 818:F4_CORE/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 819:F4_CORE/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 820:F4_CORE/core_cm4.h **** 
 821:F4_CORE/core_cm4.h **** /* ITM Integration Write Register Definitions */
 822:F4_CORE/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 823:F4_CORE/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 824:F4_CORE/core_cm4.h **** 
 825:F4_CORE/core_cm4.h **** /* ITM Integration Read Register Definitions */
 826:F4_CORE/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 827:F4_CORE/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 828:F4_CORE/core_cm4.h **** 
 829:F4_CORE/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 830:F4_CORE/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 27


 831:F4_CORE/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 832:F4_CORE/core_cm4.h **** 
 833:F4_CORE/core_cm4.h **** /* ITM Lock Status Register Definitions */
 834:F4_CORE/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 835:F4_CORE/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 836:F4_CORE/core_cm4.h **** 
 837:F4_CORE/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 838:F4_CORE/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 839:F4_CORE/core_cm4.h **** 
 840:F4_CORE/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 841:F4_CORE/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 842:F4_CORE/core_cm4.h **** 
 843:F4_CORE/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 844:F4_CORE/core_cm4.h **** 
 845:F4_CORE/core_cm4.h **** 
 846:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:F4_CORE/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 848:F4_CORE/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 849:F4_CORE/core_cm4.h ****   @{
 850:F4_CORE/core_cm4.h ****  */
 851:F4_CORE/core_cm4.h **** 
 852:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 853:F4_CORE/core_cm4.h ****  */
 854:F4_CORE/core_cm4.h **** typedef struct
 855:F4_CORE/core_cm4.h **** {
 856:F4_CORE/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 857:F4_CORE/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 858:F4_CORE/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 859:F4_CORE/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 860:F4_CORE/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 861:F4_CORE/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 862:F4_CORE/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 863:F4_CORE/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 864:F4_CORE/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 865:F4_CORE/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 866:F4_CORE/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 867:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[1];
 868:F4_CORE/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 869:F4_CORE/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 870:F4_CORE/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 871:F4_CORE/core_cm4.h ****        uint32_t RESERVED1[1];
 872:F4_CORE/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 873:F4_CORE/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 874:F4_CORE/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 875:F4_CORE/core_cm4.h ****        uint32_t RESERVED2[1];
 876:F4_CORE/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 877:F4_CORE/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 878:F4_CORE/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 879:F4_CORE/core_cm4.h **** } DWT_Type;
 880:F4_CORE/core_cm4.h **** 
 881:F4_CORE/core_cm4.h **** /* DWT Control Register Definitions */
 882:F4_CORE/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 883:F4_CORE/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 884:F4_CORE/core_cm4.h **** 
 885:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 886:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 887:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 28


 888:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 889:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 890:F4_CORE/core_cm4.h **** 
 891:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 892:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 893:F4_CORE/core_cm4.h **** 
 894:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 895:F4_CORE/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 896:F4_CORE/core_cm4.h **** 
 897:F4_CORE/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 898:F4_CORE/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 899:F4_CORE/core_cm4.h **** 
 900:F4_CORE/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 901:F4_CORE/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 902:F4_CORE/core_cm4.h **** 
 903:F4_CORE/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 904:F4_CORE/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 905:F4_CORE/core_cm4.h **** 
 906:F4_CORE/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 907:F4_CORE/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 908:F4_CORE/core_cm4.h **** 
 909:F4_CORE/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 910:F4_CORE/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 911:F4_CORE/core_cm4.h **** 
 912:F4_CORE/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 913:F4_CORE/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 914:F4_CORE/core_cm4.h **** 
 915:F4_CORE/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 916:F4_CORE/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 917:F4_CORE/core_cm4.h **** 
 918:F4_CORE/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 919:F4_CORE/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 920:F4_CORE/core_cm4.h **** 
 921:F4_CORE/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 922:F4_CORE/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 923:F4_CORE/core_cm4.h **** 
 924:F4_CORE/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 925:F4_CORE/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 926:F4_CORE/core_cm4.h **** 
 927:F4_CORE/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 928:F4_CORE/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 929:F4_CORE/core_cm4.h **** 
 930:F4_CORE/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 931:F4_CORE/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 932:F4_CORE/core_cm4.h **** 
 933:F4_CORE/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 934:F4_CORE/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 935:F4_CORE/core_cm4.h **** 
 936:F4_CORE/core_cm4.h **** /* DWT CPI Count Register Definitions */
 937:F4_CORE/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 938:F4_CORE/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 939:F4_CORE/core_cm4.h **** 
 940:F4_CORE/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 941:F4_CORE/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 942:F4_CORE/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 943:F4_CORE/core_cm4.h **** 
 944:F4_CORE/core_cm4.h **** /* DWT Sleep Count Register Definitions */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 29


 945:F4_CORE/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 946:F4_CORE/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 947:F4_CORE/core_cm4.h **** 
 948:F4_CORE/core_cm4.h **** /* DWT LSU Count Register Definitions */
 949:F4_CORE/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 950:F4_CORE/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 951:F4_CORE/core_cm4.h **** 
 952:F4_CORE/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 953:F4_CORE/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 954:F4_CORE/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 955:F4_CORE/core_cm4.h **** 
 956:F4_CORE/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 957:F4_CORE/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 958:F4_CORE/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 959:F4_CORE/core_cm4.h **** 
 960:F4_CORE/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 961:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 962:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 963:F4_CORE/core_cm4.h **** 
 964:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 965:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 966:F4_CORE/core_cm4.h **** 
 967:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 968:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 969:F4_CORE/core_cm4.h **** 
 970:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 971:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 972:F4_CORE/core_cm4.h **** 
 973:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 974:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 975:F4_CORE/core_cm4.h **** 
 976:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 977:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 978:F4_CORE/core_cm4.h **** 
 979:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 980:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 981:F4_CORE/core_cm4.h **** 
 982:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 983:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 984:F4_CORE/core_cm4.h **** 
 985:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 986:F4_CORE/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 987:F4_CORE/core_cm4.h **** 
 988:F4_CORE/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 989:F4_CORE/core_cm4.h **** 
 990:F4_CORE/core_cm4.h **** 
 991:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
 992:F4_CORE/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 993:F4_CORE/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 994:F4_CORE/core_cm4.h ****   @{
 995:F4_CORE/core_cm4.h ****  */
 996:F4_CORE/core_cm4.h **** 
 997:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 998:F4_CORE/core_cm4.h ****  */
 999:F4_CORE/core_cm4.h **** typedef struct
1000:F4_CORE/core_cm4.h **** {
1001:F4_CORE/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 30


1002:F4_CORE/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1003:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[2];
1004:F4_CORE/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1005:F4_CORE/core_cm4.h ****        uint32_t RESERVED1[55];
1006:F4_CORE/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1007:F4_CORE/core_cm4.h ****        uint32_t RESERVED2[131];
1008:F4_CORE/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1009:F4_CORE/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1010:F4_CORE/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1011:F4_CORE/core_cm4.h ****        uint32_t RESERVED3[759];
1012:F4_CORE/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1013:F4_CORE/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1014:F4_CORE/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1015:F4_CORE/core_cm4.h ****        uint32_t RESERVED4[1];
1016:F4_CORE/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1017:F4_CORE/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1018:F4_CORE/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1019:F4_CORE/core_cm4.h ****        uint32_t RESERVED5[39];
1020:F4_CORE/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1021:F4_CORE/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1022:F4_CORE/core_cm4.h ****        uint32_t RESERVED7[8];
1023:F4_CORE/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1024:F4_CORE/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1025:F4_CORE/core_cm4.h **** } TPI_Type;
1026:F4_CORE/core_cm4.h **** 
1027:F4_CORE/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1028:F4_CORE/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
1029:F4_CORE/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1030:F4_CORE/core_cm4.h **** 
1031:F4_CORE/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1032:F4_CORE/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
1033:F4_CORE/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1034:F4_CORE/core_cm4.h **** 
1035:F4_CORE/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1036:F4_CORE/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
1037:F4_CORE/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1038:F4_CORE/core_cm4.h **** 
1039:F4_CORE/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
1040:F4_CORE/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1041:F4_CORE/core_cm4.h **** 
1042:F4_CORE/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
1043:F4_CORE/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1044:F4_CORE/core_cm4.h **** 
1045:F4_CORE/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
1046:F4_CORE/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1047:F4_CORE/core_cm4.h **** 
1048:F4_CORE/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1049:F4_CORE/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
1050:F4_CORE/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1051:F4_CORE/core_cm4.h **** 
1052:F4_CORE/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
1053:F4_CORE/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1054:F4_CORE/core_cm4.h **** 
1055:F4_CORE/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1056:F4_CORE/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1057:F4_CORE/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1058:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 31


1059:F4_CORE/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1060:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1061:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1062:F4_CORE/core_cm4.h **** 
1063:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1064:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1065:F4_CORE/core_cm4.h **** 
1066:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1067:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1068:F4_CORE/core_cm4.h **** 
1069:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1070:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1071:F4_CORE/core_cm4.h **** 
1072:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1073:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1074:F4_CORE/core_cm4.h **** 
1075:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1076:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1077:F4_CORE/core_cm4.h **** 
1078:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1079:F4_CORE/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1080:F4_CORE/core_cm4.h **** 
1081:F4_CORE/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1082:F4_CORE/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1083:F4_CORE/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1084:F4_CORE/core_cm4.h **** 
1085:F4_CORE/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1087:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:F4_CORE/core_cm4.h **** 
1089:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1090:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:F4_CORE/core_cm4.h **** 
1092:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1093:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:F4_CORE/core_cm4.h **** 
1095:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1096:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:F4_CORE/core_cm4.h **** 
1098:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1099:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:F4_CORE/core_cm4.h **** 
1101:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1102:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:F4_CORE/core_cm4.h **** 
1104:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1105:F4_CORE/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:F4_CORE/core_cm4.h **** 
1107:F4_CORE/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1108:F4_CORE/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1109:F4_CORE/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1110:F4_CORE/core_cm4.h **** 
1111:F4_CORE/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1112:F4_CORE/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1113:F4_CORE/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1114:F4_CORE/core_cm4.h **** 
1115:F4_CORE/core_cm4.h **** /* TPI DEVID Register Definitions */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 32


1116:F4_CORE/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1117:F4_CORE/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1118:F4_CORE/core_cm4.h **** 
1119:F4_CORE/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1120:F4_CORE/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1121:F4_CORE/core_cm4.h **** 
1122:F4_CORE/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1123:F4_CORE/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1124:F4_CORE/core_cm4.h **** 
1125:F4_CORE/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1126:F4_CORE/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1127:F4_CORE/core_cm4.h **** 
1128:F4_CORE/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1129:F4_CORE/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1130:F4_CORE/core_cm4.h **** 
1131:F4_CORE/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1132:F4_CORE/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1133:F4_CORE/core_cm4.h **** 
1134:F4_CORE/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1135:F4_CORE/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1136:F4_CORE/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1137:F4_CORE/core_cm4.h **** 
1138:F4_CORE/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1139:F4_CORE/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:F4_CORE/core_cm4.h **** 
1141:F4_CORE/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1142:F4_CORE/core_cm4.h **** 
1143:F4_CORE/core_cm4.h **** 
1144:F4_CORE/core_cm4.h **** #if (__MPU_PRESENT == 1)
1145:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
1146:F4_CORE/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1147:F4_CORE/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1148:F4_CORE/core_cm4.h ****   @{
1149:F4_CORE/core_cm4.h ****  */
1150:F4_CORE/core_cm4.h **** 
1151:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1152:F4_CORE/core_cm4.h ****  */
1153:F4_CORE/core_cm4.h **** typedef struct
1154:F4_CORE/core_cm4.h **** {
1155:F4_CORE/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1156:F4_CORE/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1157:F4_CORE/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1158:F4_CORE/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1159:F4_CORE/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1160:F4_CORE/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1161:F4_CORE/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1162:F4_CORE/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1163:F4_CORE/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1164:F4_CORE/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1165:F4_CORE/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1166:F4_CORE/core_cm4.h **** } MPU_Type;
1167:F4_CORE/core_cm4.h **** 
1168:F4_CORE/core_cm4.h **** /* MPU Type Register */
1169:F4_CORE/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1170:F4_CORE/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1171:F4_CORE/core_cm4.h **** 
1172:F4_CORE/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 33


1173:F4_CORE/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1174:F4_CORE/core_cm4.h **** 
1175:F4_CORE/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1176:F4_CORE/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1177:F4_CORE/core_cm4.h **** 
1178:F4_CORE/core_cm4.h **** /* MPU Control Register */
1179:F4_CORE/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1180:F4_CORE/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1181:F4_CORE/core_cm4.h **** 
1182:F4_CORE/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1183:F4_CORE/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1184:F4_CORE/core_cm4.h **** 
1185:F4_CORE/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1186:F4_CORE/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1187:F4_CORE/core_cm4.h **** 
1188:F4_CORE/core_cm4.h **** /* MPU Region Number Register */
1189:F4_CORE/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1190:F4_CORE/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1191:F4_CORE/core_cm4.h **** 
1192:F4_CORE/core_cm4.h **** /* MPU Region Base Address Register */
1193:F4_CORE/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1194:F4_CORE/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1195:F4_CORE/core_cm4.h **** 
1196:F4_CORE/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1197:F4_CORE/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1198:F4_CORE/core_cm4.h **** 
1199:F4_CORE/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1200:F4_CORE/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1201:F4_CORE/core_cm4.h **** 
1202:F4_CORE/core_cm4.h **** /* MPU Region Attribute and Size Register */
1203:F4_CORE/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1204:F4_CORE/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1205:F4_CORE/core_cm4.h **** 
1206:F4_CORE/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1207:F4_CORE/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1208:F4_CORE/core_cm4.h **** 
1209:F4_CORE/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1210:F4_CORE/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1211:F4_CORE/core_cm4.h **** 
1212:F4_CORE/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1213:F4_CORE/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1214:F4_CORE/core_cm4.h **** 
1215:F4_CORE/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1216:F4_CORE/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1217:F4_CORE/core_cm4.h **** 
1218:F4_CORE/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1219:F4_CORE/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1220:F4_CORE/core_cm4.h **** 
1221:F4_CORE/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1222:F4_CORE/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1223:F4_CORE/core_cm4.h **** 
1224:F4_CORE/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1225:F4_CORE/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1226:F4_CORE/core_cm4.h **** 
1227:F4_CORE/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1228:F4_CORE/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1229:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 34


1230:F4_CORE/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1231:F4_CORE/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1232:F4_CORE/core_cm4.h **** 
1233:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_MPU */
1234:F4_CORE/core_cm4.h **** #endif
1235:F4_CORE/core_cm4.h **** 
1236:F4_CORE/core_cm4.h **** 
1237:F4_CORE/core_cm4.h **** #if (__FPU_PRESENT == 1)
1238:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
1239:F4_CORE/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1240:F4_CORE/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1241:F4_CORE/core_cm4.h ****   @{
1242:F4_CORE/core_cm4.h ****  */
1243:F4_CORE/core_cm4.h **** 
1244:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1245:F4_CORE/core_cm4.h ****  */
1246:F4_CORE/core_cm4.h **** typedef struct
1247:F4_CORE/core_cm4.h **** {
1248:F4_CORE/core_cm4.h ****        uint32_t RESERVED0[1];
1249:F4_CORE/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1250:F4_CORE/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1251:F4_CORE/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1252:F4_CORE/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1253:F4_CORE/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1254:F4_CORE/core_cm4.h **** } FPU_Type;
1255:F4_CORE/core_cm4.h **** 
1256:F4_CORE/core_cm4.h **** /* Floating-Point Context Control Register */
1257:F4_CORE/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1258:F4_CORE/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1259:F4_CORE/core_cm4.h **** 
1260:F4_CORE/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1261:F4_CORE/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1262:F4_CORE/core_cm4.h **** 
1263:F4_CORE/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1264:F4_CORE/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1265:F4_CORE/core_cm4.h **** 
1266:F4_CORE/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1267:F4_CORE/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1268:F4_CORE/core_cm4.h **** 
1269:F4_CORE/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1270:F4_CORE/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1271:F4_CORE/core_cm4.h **** 
1272:F4_CORE/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1273:F4_CORE/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1274:F4_CORE/core_cm4.h **** 
1275:F4_CORE/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1276:F4_CORE/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1277:F4_CORE/core_cm4.h **** 
1278:F4_CORE/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1279:F4_CORE/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1280:F4_CORE/core_cm4.h **** 
1281:F4_CORE/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1282:F4_CORE/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1283:F4_CORE/core_cm4.h **** 
1284:F4_CORE/core_cm4.h **** /* Floating-Point Context Address Register */
1285:F4_CORE/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1286:F4_CORE/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 35


1287:F4_CORE/core_cm4.h **** 
1288:F4_CORE/core_cm4.h **** /* Floating-Point Default Status Control Register */
1289:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1290:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1291:F4_CORE/core_cm4.h **** 
1292:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1293:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1294:F4_CORE/core_cm4.h **** 
1295:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1296:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1297:F4_CORE/core_cm4.h **** 
1298:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1299:F4_CORE/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1300:F4_CORE/core_cm4.h **** 
1301:F4_CORE/core_cm4.h **** /* Media and FP Feature Register 0 */
1302:F4_CORE/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1303:F4_CORE/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1304:F4_CORE/core_cm4.h **** 
1305:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1306:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1307:F4_CORE/core_cm4.h **** 
1308:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1309:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1310:F4_CORE/core_cm4.h **** 
1311:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1312:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1313:F4_CORE/core_cm4.h **** 
1314:F4_CORE/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1315:F4_CORE/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1316:F4_CORE/core_cm4.h **** 
1317:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1318:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1319:F4_CORE/core_cm4.h **** 
1320:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1321:F4_CORE/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1322:F4_CORE/core_cm4.h **** 
1323:F4_CORE/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1324:F4_CORE/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1325:F4_CORE/core_cm4.h **** 
1326:F4_CORE/core_cm4.h **** /* Media and FP Feature Register 1 */
1327:F4_CORE/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1328:F4_CORE/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1329:F4_CORE/core_cm4.h **** 
1330:F4_CORE/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1331:F4_CORE/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1332:F4_CORE/core_cm4.h **** 
1333:F4_CORE/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1334:F4_CORE/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1335:F4_CORE/core_cm4.h **** 
1336:F4_CORE/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1337:F4_CORE/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1338:F4_CORE/core_cm4.h **** 
1339:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_FPU */
1340:F4_CORE/core_cm4.h **** #endif
1341:F4_CORE/core_cm4.h **** 
1342:F4_CORE/core_cm4.h **** 
1343:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_core_register
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 36


1344:F4_CORE/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1345:F4_CORE/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1346:F4_CORE/core_cm4.h ****   @{
1347:F4_CORE/core_cm4.h ****  */
1348:F4_CORE/core_cm4.h **** 
1349:F4_CORE/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1350:F4_CORE/core_cm4.h ****  */
1351:F4_CORE/core_cm4.h **** typedef struct
1352:F4_CORE/core_cm4.h **** {
1353:F4_CORE/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1354:F4_CORE/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1355:F4_CORE/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1356:F4_CORE/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1357:F4_CORE/core_cm4.h **** } CoreDebug_Type;
1358:F4_CORE/core_cm4.h **** 
1359:F4_CORE/core_cm4.h **** /* Debug Halting Control and Status Register */
1360:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1361:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1362:F4_CORE/core_cm4.h **** 
1363:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1364:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1365:F4_CORE/core_cm4.h **** 
1366:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1367:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1368:F4_CORE/core_cm4.h **** 
1369:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1370:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1371:F4_CORE/core_cm4.h **** 
1372:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1373:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1374:F4_CORE/core_cm4.h **** 
1375:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1376:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1377:F4_CORE/core_cm4.h **** 
1378:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1379:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1380:F4_CORE/core_cm4.h **** 
1381:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1382:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1383:F4_CORE/core_cm4.h **** 
1384:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1385:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1386:F4_CORE/core_cm4.h **** 
1387:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1388:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1389:F4_CORE/core_cm4.h **** 
1390:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1391:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1392:F4_CORE/core_cm4.h **** 
1393:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1394:F4_CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1395:F4_CORE/core_cm4.h **** 
1396:F4_CORE/core_cm4.h **** /* Debug Core Register Selector Register */
1397:F4_CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1398:F4_CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1399:F4_CORE/core_cm4.h **** 
1400:F4_CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 37


1401:F4_CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1402:F4_CORE/core_cm4.h **** 
1403:F4_CORE/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1404:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1405:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1406:F4_CORE/core_cm4.h **** 
1407:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1408:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1409:F4_CORE/core_cm4.h **** 
1410:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1411:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1412:F4_CORE/core_cm4.h **** 
1413:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1414:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1415:F4_CORE/core_cm4.h **** 
1416:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1417:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1418:F4_CORE/core_cm4.h **** 
1419:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1420:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1421:F4_CORE/core_cm4.h **** 
1422:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1423:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1424:F4_CORE/core_cm4.h **** 
1425:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1426:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1427:F4_CORE/core_cm4.h **** 
1428:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1429:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1430:F4_CORE/core_cm4.h **** 
1431:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1432:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1433:F4_CORE/core_cm4.h **** 
1434:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1435:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1436:F4_CORE/core_cm4.h **** 
1437:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1438:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1439:F4_CORE/core_cm4.h **** 
1440:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1441:F4_CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1442:F4_CORE/core_cm4.h **** 
1443:F4_CORE/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1444:F4_CORE/core_cm4.h **** 
1445:F4_CORE/core_cm4.h **** 
1446:F4_CORE/core_cm4.h **** /** \ingroup    CMSIS_core_register
1447:F4_CORE/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1448:F4_CORE/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1449:F4_CORE/core_cm4.h ****   @{
1450:F4_CORE/core_cm4.h ****  */
1451:F4_CORE/core_cm4.h **** 
1452:F4_CORE/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1453:F4_CORE/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1454:F4_CORE/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1455:F4_CORE/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1456:F4_CORE/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1457:F4_CORE/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 38


1458:F4_CORE/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1459:F4_CORE/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1460:F4_CORE/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1461:F4_CORE/core_cm4.h **** 
1462:F4_CORE/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1463:F4_CORE/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1464:F4_CORE/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1465:F4_CORE/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1466:F4_CORE/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1467:F4_CORE/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1468:F4_CORE/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1469:F4_CORE/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1470:F4_CORE/core_cm4.h **** 
1471:F4_CORE/core_cm4.h **** #if (__MPU_PRESENT == 1)
1472:F4_CORE/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1473:F4_CORE/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1474:F4_CORE/core_cm4.h **** #endif
1475:F4_CORE/core_cm4.h **** 
1476:F4_CORE/core_cm4.h **** #if (__FPU_PRESENT == 1)
1477:F4_CORE/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1478:F4_CORE/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1479:F4_CORE/core_cm4.h **** #endif
1480:F4_CORE/core_cm4.h **** 
1481:F4_CORE/core_cm4.h **** /*@} */
1482:F4_CORE/core_cm4.h **** 
1483:F4_CORE/core_cm4.h **** 
1484:F4_CORE/core_cm4.h **** 
1485:F4_CORE/core_cm4.h **** /*******************************************************************************
1486:F4_CORE/core_cm4.h ****  *                Hardware Abstraction Layer
1487:F4_CORE/core_cm4.h ****   Core Function Interface contains:
1488:F4_CORE/core_cm4.h ****   - Core NVIC Functions
1489:F4_CORE/core_cm4.h ****   - Core SysTick Functions
1490:F4_CORE/core_cm4.h ****   - Core Debug Functions
1491:F4_CORE/core_cm4.h ****   - Core Register Access Functions
1492:F4_CORE/core_cm4.h ****  ******************************************************************************/
1493:F4_CORE/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1494:F4_CORE/core_cm4.h **** */
1495:F4_CORE/core_cm4.h **** 
1496:F4_CORE/core_cm4.h **** 
1497:F4_CORE/core_cm4.h **** 
1498:F4_CORE/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1499:F4_CORE/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1500:F4_CORE/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1501:F4_CORE/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1502:F4_CORE/core_cm4.h ****     @{
1503:F4_CORE/core_cm4.h ****  */
1504:F4_CORE/core_cm4.h **** 
1505:F4_CORE/core_cm4.h **** /** \brief  Set Priority Grouping
1506:F4_CORE/core_cm4.h **** 
1507:F4_CORE/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1508:F4_CORE/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1509:F4_CORE/core_cm4.h ****   Only values from 0..7 are used.
1510:F4_CORE/core_cm4.h ****   In case of a conflict between priority grouping and available
1511:F4_CORE/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1512:F4_CORE/core_cm4.h **** 
1513:F4_CORE/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1514:F4_CORE/core_cm4.h ****  */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 39


1515:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1516:F4_CORE/core_cm4.h **** {
1517:F4_CORE/core_cm4.h ****   uint32_t reg_value;
1518:F4_CORE/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1519:F4_CORE/core_cm4.h **** 
1520:F4_CORE/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1521:F4_CORE/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1522:F4_CORE/core_cm4.h ****   reg_value  =  (reg_value                                   |
1523:F4_CORE/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1524:F4_CORE/core_cm4.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1525:F4_CORE/core_cm4.h ****   SCB->AIRCR =  reg_value;
1526:F4_CORE/core_cm4.h **** }
1527:F4_CORE/core_cm4.h **** 
1528:F4_CORE/core_cm4.h **** 
1529:F4_CORE/core_cm4.h **** /** \brief  Get Priority Grouping
1530:F4_CORE/core_cm4.h **** 
1531:F4_CORE/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1532:F4_CORE/core_cm4.h **** 
1533:F4_CORE/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1534:F4_CORE/core_cm4.h ****  */
1535:F4_CORE/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1536:F4_CORE/core_cm4.h **** {
1537:F4_CORE/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1538:F4_CORE/core_cm4.h **** }
1539:F4_CORE/core_cm4.h **** 
1540:F4_CORE/core_cm4.h **** 
1541:F4_CORE/core_cm4.h **** /** \brief  Enable External Interrupt
1542:F4_CORE/core_cm4.h **** 
1543:F4_CORE/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1544:F4_CORE/core_cm4.h **** 
1545:F4_CORE/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1546:F4_CORE/core_cm4.h ****  */
1547:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1548:F4_CORE/core_cm4.h **** {
1549:F4_CORE/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1550:F4_CORE/core_cm4.h **** }
1551:F4_CORE/core_cm4.h **** 
1552:F4_CORE/core_cm4.h **** 
1553:F4_CORE/core_cm4.h **** /** \brief  Disable External Interrupt
1554:F4_CORE/core_cm4.h **** 
1555:F4_CORE/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1556:F4_CORE/core_cm4.h **** 
1557:F4_CORE/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1558:F4_CORE/core_cm4.h ****  */
1559:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1560:F4_CORE/core_cm4.h **** {
1561:F4_CORE/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1562:F4_CORE/core_cm4.h **** }
1563:F4_CORE/core_cm4.h **** 
1564:F4_CORE/core_cm4.h **** 
1565:F4_CORE/core_cm4.h **** /** \brief  Get Pending Interrupt
1566:F4_CORE/core_cm4.h **** 
1567:F4_CORE/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1568:F4_CORE/core_cm4.h ****     for the specified interrupt.
1569:F4_CORE/core_cm4.h **** 
1570:F4_CORE/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1571:F4_CORE/core_cm4.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 40


1572:F4_CORE/core_cm4.h ****     \return             0  Interrupt status is not pending.
1573:F4_CORE/core_cm4.h ****     \return             1  Interrupt status is pending.
1574:F4_CORE/core_cm4.h ****  */
1575:F4_CORE/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1576:F4_CORE/core_cm4.h **** {
1577:F4_CORE/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1578:F4_CORE/core_cm4.h **** }
1579:F4_CORE/core_cm4.h **** 
1580:F4_CORE/core_cm4.h **** 
1581:F4_CORE/core_cm4.h **** /** \brief  Set Pending Interrupt
1582:F4_CORE/core_cm4.h **** 
1583:F4_CORE/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1584:F4_CORE/core_cm4.h **** 
1585:F4_CORE/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1586:F4_CORE/core_cm4.h ****  */
1587:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1588:F4_CORE/core_cm4.h **** {
1589:F4_CORE/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1590:F4_CORE/core_cm4.h **** }
1591:F4_CORE/core_cm4.h **** 
1592:F4_CORE/core_cm4.h **** 
1593:F4_CORE/core_cm4.h **** /** \brief  Clear Pending Interrupt
1594:F4_CORE/core_cm4.h **** 
1595:F4_CORE/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1596:F4_CORE/core_cm4.h **** 
1597:F4_CORE/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1598:F4_CORE/core_cm4.h ****  */
1599:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1600:F4_CORE/core_cm4.h **** {
1601:F4_CORE/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1602:F4_CORE/core_cm4.h **** }
1603:F4_CORE/core_cm4.h **** 
1604:F4_CORE/core_cm4.h **** 
1605:F4_CORE/core_cm4.h **** /** \brief  Get Active Interrupt
1606:F4_CORE/core_cm4.h **** 
1607:F4_CORE/core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1608:F4_CORE/core_cm4.h **** 
1609:F4_CORE/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1610:F4_CORE/core_cm4.h **** 
1611:F4_CORE/core_cm4.h ****     \return             0  Interrupt status is not active.
1612:F4_CORE/core_cm4.h ****     \return             1  Interrupt status is active.
1613:F4_CORE/core_cm4.h ****  */
1614:F4_CORE/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1615:F4_CORE/core_cm4.h **** {
1616:F4_CORE/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1617:F4_CORE/core_cm4.h **** }
1618:F4_CORE/core_cm4.h **** 
1619:F4_CORE/core_cm4.h **** 
1620:F4_CORE/core_cm4.h **** /** \brief  Set Interrupt Priority
1621:F4_CORE/core_cm4.h **** 
1622:F4_CORE/core_cm4.h ****     The function sets the priority of an interrupt.
1623:F4_CORE/core_cm4.h **** 
1624:F4_CORE/core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1625:F4_CORE/core_cm4.h **** 
1626:F4_CORE/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1627:F4_CORE/core_cm4.h ****     \param [in]  priority  Priority to set.
1628:F4_CORE/core_cm4.h ****  */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 41


1629:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1630:F4_CORE/core_cm4.h **** {
1631:F4_CORE/core_cm4.h ****   if((int32_t)IRQn < 0) {
1632:F4_CORE/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1633:F4_CORE/core_cm4.h ****   }
1634:F4_CORE/core_cm4.h ****   else {
1635:F4_CORE/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1636:F4_CORE/core_cm4.h ****   }
1637:F4_CORE/core_cm4.h **** }
1638:F4_CORE/core_cm4.h **** 
1639:F4_CORE/core_cm4.h **** 
1640:F4_CORE/core_cm4.h **** /** \brief  Get Interrupt Priority
1641:F4_CORE/core_cm4.h **** 
1642:F4_CORE/core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1643:F4_CORE/core_cm4.h ****     number can be positive to specify an external (device specific)
1644:F4_CORE/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1645:F4_CORE/core_cm4.h **** 
1646:F4_CORE/core_cm4.h **** 
1647:F4_CORE/core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1648:F4_CORE/core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1649:F4_CORE/core_cm4.h ****                         priority bits of the microcontroller.
1650:F4_CORE/core_cm4.h ****  */
1651:F4_CORE/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1652:F4_CORE/core_cm4.h **** {
1653:F4_CORE/core_cm4.h **** 
1654:F4_CORE/core_cm4.h ****   if((int32_t)IRQn < 0) {
1655:F4_CORE/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 - __NVIC_PRIO_BITS)))
1656:F4_CORE/core_cm4.h ****   }
1657:F4_CORE/core_cm4.h ****   else {
1658:F4_CORE/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8 - __NVIC_PRIO_BITS)))
1659:F4_CORE/core_cm4.h ****   }
1660:F4_CORE/core_cm4.h **** }
1661:F4_CORE/core_cm4.h **** 
1662:F4_CORE/core_cm4.h **** 
1663:F4_CORE/core_cm4.h **** /** \brief  Encode Priority
1664:F4_CORE/core_cm4.h **** 
1665:F4_CORE/core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1666:F4_CORE/core_cm4.h ****     preemptive priority value, and subpriority value.
1667:F4_CORE/core_cm4.h ****     In case of a conflict between priority grouping and available
1668:F4_CORE/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1669:F4_CORE/core_cm4.h **** 
1670:F4_CORE/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1671:F4_CORE/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1672:F4_CORE/core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1673:F4_CORE/core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1674:F4_CORE/core_cm4.h ****  */
1675:F4_CORE/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1676:F4_CORE/core_cm4.h **** {
1677:F4_CORE/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1678:F4_CORE/core_cm4.h ****   uint32_t PreemptPriorityBits;
1679:F4_CORE/core_cm4.h ****   uint32_t SubPriorityBits;
1680:F4_CORE/core_cm4.h **** 
1681:F4_CORE/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1682:F4_CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1683:F4_CORE/core_cm4.h **** 
1684:F4_CORE/core_cm4.h ****   return (
1685:F4_CORE/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 42


1686:F4_CORE/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1687:F4_CORE/core_cm4.h ****          );
1688:F4_CORE/core_cm4.h **** }
1689:F4_CORE/core_cm4.h **** 
1690:F4_CORE/core_cm4.h **** 
1691:F4_CORE/core_cm4.h **** /** \brief  Decode Priority
1692:F4_CORE/core_cm4.h **** 
1693:F4_CORE/core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1694:F4_CORE/core_cm4.h ****     preemptive priority value and subpriority value.
1695:F4_CORE/core_cm4.h ****     In case of a conflict between priority grouping and available
1696:F4_CORE/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1697:F4_CORE/core_cm4.h **** 
1698:F4_CORE/core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1699:F4_CORE/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1700:F4_CORE/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1701:F4_CORE/core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1702:F4_CORE/core_cm4.h ****  */
1703:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1704:F4_CORE/core_cm4.h **** {
1705:F4_CORE/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1706:F4_CORE/core_cm4.h ****   uint32_t PreemptPriorityBits;
1707:F4_CORE/core_cm4.h ****   uint32_t SubPriorityBits;
1708:F4_CORE/core_cm4.h **** 
1709:F4_CORE/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1710:F4_CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1711:F4_CORE/core_cm4.h **** 
1712:F4_CORE/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1713:F4_CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1714:F4_CORE/core_cm4.h **** }
1715:F4_CORE/core_cm4.h **** 
1716:F4_CORE/core_cm4.h **** 
1717:F4_CORE/core_cm4.h **** /** \brief  System Reset
1718:F4_CORE/core_cm4.h **** 
1719:F4_CORE/core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1720:F4_CORE/core_cm4.h ****  */
1721:F4_CORE/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
  58              		.loc 3 1721 22 view .LVU6
  59              	.LBB23:
1722:F4_CORE/core_cm4.h **** {
1723:F4_CORE/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  60              		.loc 3 1723 3 view .LVU7
  61              	.LBB24:
  62              	.LBI24:
  63              		.file 4 "F4_CORE/core_cmInstr.h"
   1:F4_CORE/core_cmInstr.h **** /**************************************************************************//**
   2:F4_CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:F4_CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:F4_CORE/core_cmInstr.h ****  * @version  V4.10
   5:F4_CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmInstr.h ****  *
   7:F4_CORE/core_cmInstr.h ****  * @note
   8:F4_CORE/core_cmInstr.h ****  *
   9:F4_CORE/core_cmInstr.h ****  ******************************************************************************/
  10:F4_CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:F4_CORE/core_cmInstr.h **** 
  12:F4_CORE/core_cmInstr.h ****    All rights reserved.
  13:F4_CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 43


  14:F4_CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmInstr.h ****      specific prior written permission.
  23:F4_CORE/core_cmInstr.h ****    *
  24:F4_CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmInstr.h **** 
  37:F4_CORE/core_cmInstr.h **** 
  38:F4_CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:F4_CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:F4_CORE/core_cmInstr.h **** 
  41:F4_CORE/core_cmInstr.h **** 
  42:F4_CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:F4_CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:F4_CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:F4_CORE/core_cmInstr.h ****   @{
  46:F4_CORE/core_cmInstr.h **** */
  47:F4_CORE/core_cmInstr.h **** 
  48:F4_CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmInstr.h **** 
  51:F4_CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmInstr.h **** #endif
  54:F4_CORE/core_cmInstr.h **** 
  55:F4_CORE/core_cmInstr.h **** 
  56:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
  57:F4_CORE/core_cmInstr.h **** 
  58:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:F4_CORE/core_cmInstr.h ****  */
  60:F4_CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:F4_CORE/core_cmInstr.h **** 
  62:F4_CORE/core_cmInstr.h **** 
  63:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:F4_CORE/core_cmInstr.h **** 
  65:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:F4_CORE/core_cmInstr.h ****  */
  68:F4_CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:F4_CORE/core_cmInstr.h **** 
  70:F4_CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 44


  71:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:F4_CORE/core_cmInstr.h **** 
  73:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:F4_CORE/core_cmInstr.h ****  */
  76:F4_CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:F4_CORE/core_cmInstr.h **** 
  78:F4_CORE/core_cmInstr.h **** 
  79:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
  80:F4_CORE/core_cmInstr.h **** 
  81:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:F4_CORE/core_cmInstr.h ****  */
  83:F4_CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:F4_CORE/core_cmInstr.h **** 
  85:F4_CORE/core_cmInstr.h **** 
  86:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:F4_CORE/core_cmInstr.h **** 
  88:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:F4_CORE/core_cmInstr.h ****  */
  92:F4_CORE/core_cmInstr.h **** #define __ISB() do {\
  93:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:F4_CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:F4_CORE/core_cmInstr.h ****                 } while (0)
  97:F4_CORE/core_cmInstr.h **** 
  98:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:F4_CORE/core_cmInstr.h **** 
 100:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:F4_CORE/core_cmInstr.h ****  */
 103:F4_CORE/core_cmInstr.h **** #define __DSB() do {\
 104:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:F4_CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:F4_CORE/core_cmInstr.h ****                 } while (0)
 108:F4_CORE/core_cmInstr.h **** 
 109:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:F4_CORE/core_cmInstr.h **** 
 111:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:F4_CORE/core_cmInstr.h ****  */
 114:F4_CORE/core_cmInstr.h **** #define __DMB() do {\
 115:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:F4_CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:F4_CORE/core_cmInstr.h ****                 } while (0)
 119:F4_CORE/core_cmInstr.h **** 
 120:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:F4_CORE/core_cmInstr.h **** 
 122:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:F4_CORE/core_cmInstr.h **** 
 124:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 126:F4_CORE/core_cmInstr.h ****  */
 127:F4_CORE/core_cmInstr.h **** #define __REV                             __rev
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 45


 128:F4_CORE/core_cmInstr.h **** 
 129:F4_CORE/core_cmInstr.h **** 
 130:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:F4_CORE/core_cmInstr.h **** 
 132:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:F4_CORE/core_cmInstr.h **** 
 134:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 136:F4_CORE/core_cmInstr.h ****  */
 137:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:F4_CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:F4_CORE/core_cmInstr.h **** {
 140:F4_CORE/core_cmInstr.h ****   rev16 r0, r0
 141:F4_CORE/core_cmInstr.h ****   bx lr
 142:F4_CORE/core_cmInstr.h **** }
 143:F4_CORE/core_cmInstr.h **** #endif
 144:F4_CORE/core_cmInstr.h **** 
 145:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:F4_CORE/core_cmInstr.h **** 
 147:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:F4_CORE/core_cmInstr.h **** 
 149:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 151:F4_CORE/core_cmInstr.h ****  */
 152:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:F4_CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:F4_CORE/core_cmInstr.h **** {
 155:F4_CORE/core_cmInstr.h ****   revsh r0, r0
 156:F4_CORE/core_cmInstr.h ****   bx lr
 157:F4_CORE/core_cmInstr.h **** }
 158:F4_CORE/core_cmInstr.h **** #endif
 159:F4_CORE/core_cmInstr.h **** 
 160:F4_CORE/core_cmInstr.h **** 
 161:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:F4_CORE/core_cmInstr.h **** 
 163:F4_CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:F4_CORE/core_cmInstr.h **** 
 165:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:F4_CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 168:F4_CORE/core_cmInstr.h ****  */
 169:F4_CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:F4_CORE/core_cmInstr.h **** 
 171:F4_CORE/core_cmInstr.h **** 
 172:F4_CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:F4_CORE/core_cmInstr.h **** 
 174:F4_CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:F4_CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:F4_CORE/core_cmInstr.h **** 
 177:F4_CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:F4_CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:F4_CORE/core_cmInstr.h ****  */
 180:F4_CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:F4_CORE/core_cmInstr.h **** 
 182:F4_CORE/core_cmInstr.h **** 
 183:F4_CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:F4_CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 46


 185:F4_CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:F4_CORE/core_cmInstr.h **** 
 187:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 189:F4_CORE/core_cmInstr.h ****  */
 190:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:F4_CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:F4_CORE/core_cmInstr.h **** #else
 193:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:F4_CORE/core_cmInstr.h **** {
 195:F4_CORE/core_cmInstr.h ****   uint32_t result;
 196:F4_CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:F4_CORE/core_cmInstr.h **** 
 198:F4_CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:F4_CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:F4_CORE/core_cmInstr.h ****   {
 201:F4_CORE/core_cmInstr.h ****     result <<= 1;
 202:F4_CORE/core_cmInstr.h ****     result |= value & 1;
 203:F4_CORE/core_cmInstr.h ****     s--;
 204:F4_CORE/core_cmInstr.h ****   }
 205:F4_CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:F4_CORE/core_cmInstr.h ****   return(result);
 207:F4_CORE/core_cmInstr.h **** }
 208:F4_CORE/core_cmInstr.h **** #endif
 209:F4_CORE/core_cmInstr.h **** 
 210:F4_CORE/core_cmInstr.h **** 
 211:F4_CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:F4_CORE/core_cmInstr.h **** 
 213:F4_CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:F4_CORE/core_cmInstr.h **** 
 215:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:F4_CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:F4_CORE/core_cmInstr.h ****  */
 218:F4_CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:F4_CORE/core_cmInstr.h **** 
 220:F4_CORE/core_cmInstr.h **** 
 221:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:F4_CORE/core_cmInstr.h **** 
 223:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:F4_CORE/core_cmInstr.h **** 
 225:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:F4_CORE/core_cmInstr.h **** 
 227:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:F4_CORE/core_cmInstr.h ****  */
 230:F4_CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:F4_CORE/core_cmInstr.h **** 
 232:F4_CORE/core_cmInstr.h **** 
 233:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:F4_CORE/core_cmInstr.h **** 
 235:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:F4_CORE/core_cmInstr.h **** 
 237:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:F4_CORE/core_cmInstr.h ****  */
 240:F4_CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:F4_CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 47


 242:F4_CORE/core_cmInstr.h **** 
 243:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:F4_CORE/core_cmInstr.h **** 
 245:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:F4_CORE/core_cmInstr.h **** 
 247:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:F4_CORE/core_cmInstr.h ****  */
 250:F4_CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:F4_CORE/core_cmInstr.h **** 
 252:F4_CORE/core_cmInstr.h **** 
 253:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:F4_CORE/core_cmInstr.h **** 
 255:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:F4_CORE/core_cmInstr.h **** 
 257:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 261:F4_CORE/core_cmInstr.h ****  */
 262:F4_CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:F4_CORE/core_cmInstr.h **** 
 264:F4_CORE/core_cmInstr.h **** 
 265:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:F4_CORE/core_cmInstr.h **** 
 267:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:F4_CORE/core_cmInstr.h **** 
 269:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 273:F4_CORE/core_cmInstr.h ****  */
 274:F4_CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:F4_CORE/core_cmInstr.h **** 
 276:F4_CORE/core_cmInstr.h **** 
 277:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:F4_CORE/core_cmInstr.h **** 
 279:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:F4_CORE/core_cmInstr.h **** 
 281:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 285:F4_CORE/core_cmInstr.h ****  */
 286:F4_CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:F4_CORE/core_cmInstr.h **** 
 288:F4_CORE/core_cmInstr.h **** 
 289:F4_CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:F4_CORE/core_cmInstr.h **** 
 291:F4_CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:F4_CORE/core_cmInstr.h **** 
 293:F4_CORE/core_cmInstr.h ****  */
 294:F4_CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:F4_CORE/core_cmInstr.h **** 
 296:F4_CORE/core_cmInstr.h **** 
 297:F4_CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:F4_CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 48


 299:F4_CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:F4_CORE/core_cmInstr.h **** 
 301:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 304:F4_CORE/core_cmInstr.h ****  */
 305:F4_CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:F4_CORE/core_cmInstr.h **** 
 307:F4_CORE/core_cmInstr.h **** 
 308:F4_CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:F4_CORE/core_cmInstr.h **** 
 310:F4_CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:F4_CORE/core_cmInstr.h **** 
 312:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 315:F4_CORE/core_cmInstr.h ****  */
 316:F4_CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:F4_CORE/core_cmInstr.h **** 
 318:F4_CORE/core_cmInstr.h **** 
 319:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:F4_CORE/core_cmInstr.h **** 
 321:F4_CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:F4_CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:F4_CORE/core_cmInstr.h **** 
 324:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 326:F4_CORE/core_cmInstr.h ****  */
 327:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:F4_CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:F4_CORE/core_cmInstr.h **** {
 330:F4_CORE/core_cmInstr.h ****   rrx r0, r0
 331:F4_CORE/core_cmInstr.h ****   bx lr
 332:F4_CORE/core_cmInstr.h **** }
 333:F4_CORE/core_cmInstr.h **** #endif
 334:F4_CORE/core_cmInstr.h **** 
 335:F4_CORE/core_cmInstr.h **** 
 336:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:F4_CORE/core_cmInstr.h **** 
 338:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:F4_CORE/core_cmInstr.h **** 
 340:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:F4_CORE/core_cmInstr.h ****  */
 343:F4_CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:F4_CORE/core_cmInstr.h **** 
 345:F4_CORE/core_cmInstr.h **** 
 346:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:F4_CORE/core_cmInstr.h **** 
 348:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:F4_CORE/core_cmInstr.h **** 
 350:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:F4_CORE/core_cmInstr.h ****  */
 353:F4_CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:F4_CORE/core_cmInstr.h **** 
 355:F4_CORE/core_cmInstr.h **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 49


 356:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:F4_CORE/core_cmInstr.h **** 
 358:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:F4_CORE/core_cmInstr.h **** 
 360:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:F4_CORE/core_cmInstr.h ****  */
 363:F4_CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:F4_CORE/core_cmInstr.h **** 
 365:F4_CORE/core_cmInstr.h **** 
 366:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:F4_CORE/core_cmInstr.h **** 
 368:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:F4_CORE/core_cmInstr.h **** 
 370:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:F4_CORE/core_cmInstr.h ****  */
 373:F4_CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:F4_CORE/core_cmInstr.h **** 
 375:F4_CORE/core_cmInstr.h **** 
 376:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:F4_CORE/core_cmInstr.h **** 
 378:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:F4_CORE/core_cmInstr.h **** 
 380:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:F4_CORE/core_cmInstr.h ****  */
 383:F4_CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:F4_CORE/core_cmInstr.h **** 
 385:F4_CORE/core_cmInstr.h **** 
 386:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:F4_CORE/core_cmInstr.h **** 
 388:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:F4_CORE/core_cmInstr.h **** 
 390:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:F4_CORE/core_cmInstr.h ****  */
 393:F4_CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:F4_CORE/core_cmInstr.h **** 
 395:F4_CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:F4_CORE/core_cmInstr.h **** 
 397:F4_CORE/core_cmInstr.h **** 
 398:F4_CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:F4_CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:F4_CORE/core_cmInstr.h **** 
 401:F4_CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:F4_CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:F4_CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:F4_CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:F4_CORE/core_cmInstr.h **** #else
 408:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:F4_CORE/core_cmInstr.h **** #endif
 411:F4_CORE/core_cmInstr.h **** 
 412:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 50


 413:F4_CORE/core_cmInstr.h **** 
 414:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:F4_CORE/core_cmInstr.h ****  */
 416:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:F4_CORE/core_cmInstr.h **** {
 418:F4_CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:F4_CORE/core_cmInstr.h **** }
 420:F4_CORE/core_cmInstr.h **** 
 421:F4_CORE/core_cmInstr.h **** 
 422:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:F4_CORE/core_cmInstr.h **** 
 424:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:F4_CORE/core_cmInstr.h ****  */
 427:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:F4_CORE/core_cmInstr.h **** {
 429:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:F4_CORE/core_cmInstr.h **** }
 431:F4_CORE/core_cmInstr.h **** 
 432:F4_CORE/core_cmInstr.h **** 
 433:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:F4_CORE/core_cmInstr.h **** 
 435:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:F4_CORE/core_cmInstr.h ****  */
 438:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:F4_CORE/core_cmInstr.h **** {
 440:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:F4_CORE/core_cmInstr.h **** }
 442:F4_CORE/core_cmInstr.h **** 
 443:F4_CORE/core_cmInstr.h **** 
 444:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
 445:F4_CORE/core_cmInstr.h **** 
 446:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:F4_CORE/core_cmInstr.h ****  */
 448:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:F4_CORE/core_cmInstr.h **** {
 450:F4_CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:F4_CORE/core_cmInstr.h **** }
 452:F4_CORE/core_cmInstr.h **** 
 453:F4_CORE/core_cmInstr.h **** 
 454:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:F4_CORE/core_cmInstr.h **** 
 456:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:F4_CORE/core_cmInstr.h ****  */
 460:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:F4_CORE/core_cmInstr.h **** {
 462:F4_CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:F4_CORE/core_cmInstr.h **** }
 464:F4_CORE/core_cmInstr.h **** 
 465:F4_CORE/core_cmInstr.h **** 
 466:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:F4_CORE/core_cmInstr.h **** 
 468:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 51


 470:F4_CORE/core_cmInstr.h ****  */
 471:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  64              		.loc 4 471 53 view .LVU8
  65              	.LBB25:
 472:F4_CORE/core_cmInstr.h **** {
 473:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
  66              		.loc 4 473 3 view .LVU9
  67              		.syntax unified
  68              	@ 473 "F4_CORE/core_cmInstr.h" 1
  69 0006 BFF34F8F 		dsb 0xF
  70              	@ 0 "" 2
  71              		.thumb
  72              		.syntax unified
  73              	.LBE25:
  74              	.LBE24:
1724:F4_CORE/core_cm4.h ****                                                                        buffered write are completed
1725:F4_CORE/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  75              		.loc 3 1725 3 view .LVU10
1726:F4_CORE/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  76              		.loc 3 1726 32 is_stmt 0 view .LVU11
  77 000a 0549     		ldr	r1, .L3
  78 000c CA68     		ldr	r2, [r1, #12]
  79              		.loc 3 1726 40 view .LVU12
  80 000e 02F4E062 		and	r2, r2, #1792
1725:F4_CORE/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  81              		.loc 3 1725 17 view .LVU13
  82 0012 044B     		ldr	r3, .L3+4
  83 0014 1343     		orrs	r3, r3, r2
1725:F4_CORE/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  84              		.loc 3 1725 15 view .LVU14
  85 0016 CB60     		str	r3, [r1, #12]
1727:F4_CORE/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1728:F4_CORE/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  86              		.loc 3 1728 3 is_stmt 1 view .LVU15
  87              	.LBB26:
  88              	.LBI26:
 471:F4_CORE/core_cmInstr.h **** {
  89              		.loc 4 471 53 view .LVU16
  90              	.LBB27:
  91              		.loc 4 473 3 view .LVU17
  92              		.syntax unified
  93              	@ 473 "F4_CORE/core_cmInstr.h" 1
  94 0018 BFF34F8F 		dsb 0xF
  95              	@ 0 "" 2
  96              		.thumb
  97              		.syntax unified
  98              	.L2:
  99              	.LBE27:
 100              	.LBE26:
1729:F4_CORE/core_cm4.h ****   while(1) { __NOP(); }                                             /* wait until reset */
 101              		.loc 3 1729 3 view .LVU18
 102              		.loc 3 1729 14 view .LVU19
 103              	.LBB28:
 104              	.LBI28:
 416:F4_CORE/core_cmInstr.h **** {
 105              		.loc 4 416 53 view .LVU20
 106              	.LBB29:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 52


 418:F4_CORE/core_cmInstr.h **** }
 107              		.loc 4 418 3 view .LVU21
 108              		.syntax unified
 109              	@ 418 "F4_CORE/core_cmInstr.h" 1
 110 001c 00BF     		nop
 111              	@ 0 "" 2
 112              		.thumb
 113              		.syntax unified
 114 001e FDE7     		b	.L2
 115              	.L4:
 116              		.align	2
 117              	.L3:
 118 0020 00ED00E0 		.word	-536810240
 119 0024 0400FA05 		.word	100270084
 120              	.LBE29:
 121              	.LBE28:
 122              	.LBE23:
 123              	.LBE22:
 124              		.cfi_endproc
 125              	.LFE123:
 127              		.text
 128              	.Letext0:
 129              		.file 5 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 130              		.file 6 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 reboot.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s:18     .text.ReBoot:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s:26     .text.ReBoot:0000000000000000 ReBoot
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccfuHAzq.s:118    .text.ReBoot:0000000000000020 $d

NO UNDEFINED SYMBOLS
