

================================================================
== Vivado HLS Report for 'inverse_img'
================================================================
* Date:           Fri May 31 13:35:32 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hw_inverser
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  676801|  676801|  676802|  676802| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+--------+--------+--------+--------+---------+
        |                |             |     Latency     |     Interval    | Pipeline|
        |    Instance    |    Module   |   min  |   max  |   min  |   max  |   Type  |
        +----------------+-------------+--------+--------+--------+--------+---------+
        |Loop_1_proc_U0  |Loop_1_proc  |  676801|  676801|  676801|  676801|   none  |
        +----------------+-------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     859|   1173|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     859|   1173|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Loop_1_proc_U0             |Loop_1_proc              |        0|      0|  199|  305|
    |inverse_img_D_BUS_m_axi_U  |inverse_img_D_BUS_m_axi  |        2|      0|  548|  700|
    |inverse_img_D_BUS_s_axi_U  |inverse_img_D_BUS_s_axi  |        0|      0|  112|  168|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  859| 1173|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_D_BUS_AWVALID   |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_AWREADY   | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_AWADDR    |  in |    5|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WVALID    |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WREADY    | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WDATA     |  in |   32|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_WSTRB     |  in |    4|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_ARVALID   |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_ARREADY   | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_ARADDR    |  in |    5|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RVALID    | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RREADY    |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RDATA     | out |   32|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_RRESP     | out |    2|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_BVALID    | out |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_BREADY    |  in |    1|    s_axi   |     D_BUS    |    scalar    |
|s_axi_D_BUS_BRESP     | out |    2|    s_axi   |     D_BUS    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |  inverse_img | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  inverse_img | return value |
|interrupt             | out |    1| ap_ctrl_hs |  inverse_img | return value |
|m_axi_D_BUS_AWVALID   | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWREADY   |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWADDR    | out |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWID      | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWLEN     | out |    8|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWSIZE    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWBURST   | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWLOCK    | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWCACHE   | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWPROT    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWQOS     | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWREGION  | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_AWUSER    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WVALID    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WREADY    |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WDATA     | out |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WSTRB     | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WLAST     | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WID       | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_WUSER     | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARVALID   | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARREADY   |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARADDR    | out |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARID      | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARLEN     | out |    8|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARSIZE    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARBURST   | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARLOCK    | out |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARCACHE   | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARPROT    | out |    3|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARQOS     | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARREGION  | out |    4|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_ARUSER    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RVALID    |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RREADY    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RDATA     |  in |   32|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RLAST     |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RID       |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RUSER     |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_RRESP     |  in |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BVALID    |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BREADY    | out |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BRESP     |  in |    2|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BID       |  in |    1|    m_axi   |     D_BUS    |    pointer   |
|m_axi_D_BUS_BUSER     |  in |    1|    m_axi   |     D_BUS    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

