Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d69fcd96163d404fb1db7cb0b8cd1000 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sh_reg_tb_behav xil_defaultlib.sh_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 8 into 'Q' is out of bounds [/home/it/Vivado_Projects/Lab5_Task1/Lab5_Task1.srcs/sources_1/new/sh_reg.sv:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
