---
title: "Chapter05"
excerpt: "Chapter05. Design of Digital System"

categories:
  - DesignOfDigitalSystem
tags:
  - [Design Of Digital System]

permalink: /categories/DesignOfDigitalSystem/Chapter05_DSS

toc: true
toc_sticky: true

date: 2025-04-23
last_modified_at: 2025-04-23
---



â¸»

ðŸ’¡ Chapter 5: Dataflow Design

ì¶œì²˜: Young-woo Lee êµìˆ˜ë‹˜ (Inha University)
ê°•ì˜ìžë£Œ: 04Design of Digital Systems - Ch05 Dataflow Design.pdf

â¸»

ðŸ§­ ëª©ì°¨ (p.2)
	â€¢	Introduction
	â€¢	Continuous Assignments
	â€¢	Delays
	â€¢	Expressions, Operators, and Operands
	â€¢	Operator Types
	â€¢	Examples
	â€¢	Summary

â¸»

1. ðŸ“Œ Dataflowëž€? (p.3â€“4)
	â€¢	ë ˆì§€ìŠ¤í„° ì‚¬ì´ì˜ ë°ì´í„° íë¦„ ì¤‘ì‹¬ ì„¤ê³„ ë°©ì‹
	â€¢	ì—°ì‚°ìžì™€ í‘œí˜„ì‹ì„ í†µí•´ íšŒë¡œ ë™ìž‘ì„ ì •ì˜
	â€¢	RTL(ë ˆì§€ìŠ¤í„° ì „ì†¡ ìˆ˜ì¤€) ì„¤ê³„: dataflow + behavioral ëª¨ë¸ë§ ê²°í•©

â¸»

2. ðŸ” Continuous Assignment (p.5â€“9)

assign out = a & b;  // í•­ìƒ í™œì„±í™”ëœ ì—°ì‚° (combinational logic)

	â€¢	ì¢Œë³€(LHS): ë°˜ë“œì‹œ net (ì˜ˆ: wire) ì´ì–´ì•¼ í•¨
	â€¢	ìš°ë³€(RHS): net ë˜ëŠ” reg ì‚¬ìš© ê°€ëŠ¥
	â€¢	ì•”ì‹œì  ì„ ì–¸ë„ ê°€ëŠ¥: wire out = a & b;
	â€¢	ì˜ˆì‹œ:

assign {c_out, sum} = a + b + c_in;  // 4-bit adder (p.12)



â¸»

3. â± Delay Types (p.13â€“16)
	1.	Regular Delay:

assign #10 out = a & b;

	2.	Implicit Delay:

wire #10 out = a & b;

	3.	Net Declaration Delay:

wire #10 out; assign out = a & b;

â€» Inertial Delay: ì§§ì€ íŽ„ìŠ¤ ë¬´ì‹œ

â¸»

4. ðŸ§® Expressions, Operators, Operands (p.17â€“21)
	â€¢	í‘œí˜„ì‹: a + b, in1 | in2
	â€¢	í”¼ì—°ì‚°ìž: ì •ìˆ˜, ì‹¤ìˆ˜, net, reg ë“±
	â€¢	ì—°ì‚°ìž ì¢…ë¥˜: ë‹¨í•­, ì´í•­, ì‚¼í•­

a = ~b;           // Unary
a = b && c;       // Binary
a = b ? c : d;    // Ternary



â¸»

5. ðŸ”§ ì—°ì‚°ìž ì¢…ë¥˜ ì •ë¦¬ (p.22â€“38)

ì¢…ë¥˜	ì—°ì‚°ìž	ì„¤ëª…
ì‚°ìˆ 	+, -, *, /, %, **	ê¸°ë³¸ ì—°ì‚°
ë…¼ë¦¬	&&, `	
ê´€ê³„	>, <, >=, <=	ë¹„êµ
ë™ë“±	==, !=, ===, !==	ì¼ë°˜ vs case equality
ë¹„íŠ¸	~, &, `	, ^, ^~`
ì‰¬í”„íŠ¸	>>, <<, >>>, <<<	ë¹„íŠ¸ ì´ë™
ì¶•ì•½	&a, ^a ë“±	ë²¡í„° â†’ 1ë¹„íŠ¸
ì¡°ê±´	? :	ì¡°ê±´ì— ë”°ë¼ ì„ íƒ
ì—°ê²°	{a, b}	ë²¡í„° ë³‘í•©
ë°˜ë³µ	{4{a}}	ë²¡í„° ë°˜ë³µ ìƒì„±



â¸»

6. ðŸ§ª Examples (p.39â€“47)

âœ… 4-to-1 MUX
	â€¢	ë…¼ë¦¬ì‹ ê¸°ë°˜ (p.39)

assign out = (~s1 & ~s0 & i0) | (~s1 & s0 & i1) | ...

	â€¢	ì¡°ê±´ ì—°ì‚°ìž ê¸°ë°˜ (p.40)

assign out = s1 ? (s0 ? i3 : i2) : (s0 ? i1 : i0);



â¸»

âœ… 4-bit Full Adder (p.41â€“42)

assign {c_out, sum} = a + b + c_in;

	â€¢	Carry Lookahead êµ¬í˜„ë„ ìžˆìŒ

â¸»

âœ… 4-bit Ripple Counter (p.43â€“45)
	â€¢	T_FF + D_FFë¡œ êµ¬ì„±

t_ff tff0(Q[0], clock, reset);
t_ff tff1(Q[1], Q[0], reset);



â¸»

âœ… Stimulus ì˜ˆì‹œ (p.46)

initial begin
  CLEAR = 1'b1;
  #34 CLEAR = 1'b0;
end

initial begin
  CLOCK = 1'b0;
  forever #10 CLOCK = ~CLOCK;
end



â¸»

ðŸ§¾ ìš”ì•½ (p.48)
	â€¢	assignì€ ë°ì´í„° íë¦„ ì¤‘ì‹¬ ì„¤ê³„ì˜ í•µì‹¬
	â€¢	delayëŠ” 3ê°€ì§€ ë°©ì‹ìœ¼ë¡œ ì§€ì • ê°€ëŠ¥
	â€¢	ë‹¤ì–‘í•œ ì—°ì‚°ìž ì¡°í•©ìœ¼ë¡œ íšŒë¡œ ë™ìž‘ í‘œí˜„
	â€¢	ì˜ˆì‹œë¥¼ í†µí•´ ì‹¤ì œ í•˜ë“œì›¨ì–´ íšŒë¡œì™€ ì—°ê²° ê°€ëŠ¥

â¸»

