// Seed: 551509707
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  inout wire id_2;
  inout logic [7:0] id_1;
  wire id_4;
  assign id_1[1'b0] = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
