DECL|AACKEN|member|uint32_t AACKEN:1; /*!< bit: 10 Automatic Address Acknowledge */
DECL|ACKACT|member|uint32_t ACKACT:1; /*!< bit: 18 Acknowledge Action */
DECL|ACKACT|member|uint32_t ACKACT:1; /*!< bit: 18 Acknowledge Action */
DECL|ADDRMASK|member|uint32_t ADDRMASK:10; /*!< bit: 17..26 Address Mask */
DECL|ADDRMASK|member|uint32_t ADDRMASK:8; /*!< bit: 16..23 Address Mask */
DECL|ADDR|member|__IO SERCOM_I2CM_ADDR_Type ADDR; /**< \brief Offset: 0x24 (R/W 32) I2CM Address */
DECL|ADDR|member|__IO SERCOM_I2CS_ADDR_Type ADDR; /**< \brief Offset: 0x24 (R/W 32) I2CS Address */
DECL|ADDR|member|__IO SERCOM_SPI_ADDR_Type ADDR; /**< \brief Offset: 0x24 (R/W 32) SPI Address */
DECL|ADDR|member|uint32_t ADDR:10; /*!< bit: 1..10 Address Value */
DECL|ADDR|member|uint32_t ADDR:11; /*!< bit: 0..10 Address Value */
DECL|ADDR|member|uint32_t ADDR:8; /*!< bit: 0.. 7 Address Value */
DECL|AMATCH|member|__I uint8_t AMATCH:1; /*!< bit: 1 Address Match Interrupt */
DECL|AMATCH|member|uint8_t AMATCH:1; /*!< bit: 1 Address Match Interrupt Disable */
DECL|AMATCH|member|uint8_t AMATCH:1; /*!< bit: 1 Address Match Interrupt Enable */
DECL|AMODE|member|uint32_t AMODE:2; /*!< bit: 14..15 Address Mode */
DECL|AMODE|member|uint32_t AMODE:2; /*!< bit: 14..15 Address Mode */
DECL|ARBLOST|member|uint16_t ARBLOST:1; /*!< bit: 1 Arbitration Lost */
DECL|BAUDLOW|member|uint32_t BAUDLOW:8; /*!< bit: 8..15 Baud Rate Value Low */
DECL|BAUD|member|__IO SERCOM_I2CM_BAUD_Type BAUD; /**< \brief Offset: 0x0C (R/W 32) I2CM Baud Rate */
DECL|BAUD|member|__IO SERCOM_SPI_BAUD_Type BAUD; /**< \brief Offset: 0x0C (R/W 8) SPI Baud Rate */
DECL|BAUD|member|__IO SERCOM_USART_BAUD_Type BAUD; /**< \brief Offset: 0x0C (R/W 16) USART Baud Rate */
DECL|BAUD|member|uint16_t BAUD:13; /*!< bit: 0..12 Baud Rate Value */
DECL|BAUD|member|uint16_t BAUD:13; /*!< bit: 0..12 Baud Rate Value */
DECL|BAUD|member|uint16_t BAUD:16; /*!< bit: 0..15 Baud Rate Value */
DECL|BAUD|member|uint16_t BAUD:16; /*!< bit: 0..15 Baud Rate Value */
DECL|BAUD|member|uint32_t BAUD:8; /*!< bit: 0.. 7 Baud Rate Value */
DECL|BAUD|member|uint8_t BAUD:8; /*!< bit: 0.. 7 Baud Rate Value */
DECL|BUFOVF|member|uint16_t BUFOVF:1; /*!< bit: 2 Buffer Overflow */
DECL|BUFOVF|member|uint16_t BUFOVF:1; /*!< bit: 2 Buffer Overflow */
DECL|BUSERR|member|uint16_t BUSERR:1; /*!< bit: 0 Bus Error */
DECL|BUSERR|member|uint16_t BUSERR:1; /*!< bit: 0 Bus Error */
DECL|BUSSTATE|member|uint16_t BUSSTATE:2; /*!< bit: 4.. 5 Bus State */
DECL|CHSIZE|member|uint32_t CHSIZE:3; /*!< bit: 0.. 2 Character Size */
DECL|CHSIZE|member|uint32_t CHSIZE:3; /*!< bit: 0.. 2 Character Size */
DECL|CLKHOLD|member|uint16_t CLKHOLD:1; /*!< bit: 7 Clock Hold */
DECL|CLKHOLD|member|uint16_t CLKHOLD:1; /*!< bit: 7 Clock Hold */
DECL|CMD|member|uint32_t CMD:2; /*!< bit: 16..17 Command */
DECL|CMD|member|uint32_t CMD:2; /*!< bit: 16..17 Command */
DECL|CMODE|member|uint32_t CMODE:1; /*!< bit: 28 Communication Mode */
DECL|COLDEN|member|uint32_t COLDEN:1; /*!< bit: 8 Collision Detection Enable */
DECL|COLL|member|uint16_t COLL:1; /*!< bit: 1 Transmit Collision */
DECL|COLL|member|uint16_t COLL:1; /*!< bit: 5 Collision Detected */
DECL|CPHA|member|uint32_t CPHA:1; /*!< bit: 28 Clock Phase */
DECL|CPOL|member|uint32_t CPOL:1; /*!< bit: 29 Clock Polarity */
DECL|CPOL|member|uint32_t CPOL:1; /*!< bit: 29 Clock Polarity */
DECL|CTRLA|member|__IO SERCOM_I2CM_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 32) I2CM Control A */
DECL|CTRLA|member|__IO SERCOM_I2CS_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 32) I2CS Control A */
DECL|CTRLA|member|__IO SERCOM_SPI_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 32) SPI Control A */
DECL|CTRLA|member|__IO SERCOM_USART_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 32) USART Control A */
DECL|CTRLB|member|__IO SERCOM_I2CM_CTRLB_Type CTRLB; /**< \brief Offset: 0x04 (R/W 32) I2CM Control B */
DECL|CTRLB|member|__IO SERCOM_I2CS_CTRLB_Type CTRLB; /**< \brief Offset: 0x04 (R/W 32) I2CS Control B */
DECL|CTRLB|member|__IO SERCOM_SPI_CTRLB_Type CTRLB; /**< \brief Offset: 0x04 (R/W 32) SPI Control B */
DECL|CTRLB|member|__IO SERCOM_USART_CTRLB_Type CTRLB; /**< \brief Offset: 0x04 (R/W 32) USART Control B */
DECL|CTRLB|member|uint32_t CTRLB:1; /*!< bit: 2 CTRLB Synchronization Busy */
DECL|CTRLB|member|uint32_t CTRLB:1; /*!< bit: 2 CTRLB Synchronization Busy */
DECL|CTSIC|member|__I uint8_t CTSIC:1; /*!< bit: 4 Clear To Send Input Change Interrupt */
DECL|CTSIC|member|uint8_t CTSIC:1; /*!< bit: 4 Clear To Send Input Change Interrupt Disable */
DECL|CTSIC|member|uint8_t CTSIC:1; /*!< bit: 4 Clear To Send Input Change Interrupt Enable */
DECL|CTS|member|uint16_t CTS:1; /*!< bit: 3 Clear To Send */
DECL|DATA|member|__IO SERCOM_I2CM_DATA_Type DATA; /**< \brief Offset: 0x28 (R/W 8) I2CM Data */
DECL|DATA|member|__IO SERCOM_I2CS_DATA_Type DATA; /**< \brief Offset: 0x28 (R/W 8) I2CS Data */
DECL|DATA|member|__IO SERCOM_SPI_DATA_Type DATA; /**< \brief Offset: 0x28 (R/W 32) SPI Data */
DECL|DATA|member|__IO SERCOM_USART_DATA_Type DATA; /**< \brief Offset: 0x28 (R/W 16) USART Data */
DECL|DATA|member|uint16_t DATA:9; /*!< bit: 0.. 8 Data Value */
DECL|DATA|member|uint32_t DATA:9; /*!< bit: 0.. 8 Data Value */
DECL|DATA|member|uint8_t DATA:8; /*!< bit: 0.. 7 Data Value */
DECL|DATA|member|uint8_t DATA:8; /*!< bit: 0.. 7 Data Value */
DECL|DBGCTRL|member|__IO SERCOM_I2CM_DBGCTRL_Type DBGCTRL; /**< \brief Offset: 0x30 (R/W 8) I2CM Debug Control */
DECL|DBGCTRL|member|__IO SERCOM_SPI_DBGCTRL_Type DBGCTRL; /**< \brief Offset: 0x30 (R/W 8) SPI Debug Control */
DECL|DBGCTRL|member|__IO SERCOM_USART_DBGCTRL_Type DBGCTRL; /**< \brief Offset: 0x30 (R/W 8) USART Debug Control */
DECL|DBGSTOP|member|uint8_t DBGSTOP:1; /*!< bit: 0 Debug Mode */
DECL|DBGSTOP|member|uint8_t DBGSTOP:1; /*!< bit: 0 Debug Mode */
DECL|DBGSTOP|member|uint8_t DBGSTOP:1; /*!< bit: 0 Debug Mode */
DECL|DIPO|member|uint32_t DIPO:2; /*!< bit: 20..21 Data In Pinout */
DECL|DIR|member|uint16_t DIR:1; /*!< bit: 3 Read/Write Direction */
DECL|DOPO|member|uint32_t DOPO:2; /*!< bit: 16..17 Data Out Pinout */
DECL|DORD|member|uint32_t DORD:1; /*!< bit: 30 Data Order */
DECL|DORD|member|uint32_t DORD:1; /*!< bit: 30 Data Order */
DECL|DRDY|member|__I uint8_t DRDY:1; /*!< bit: 2 Data Interrupt */
DECL|DRDY|member|uint8_t DRDY:1; /*!< bit: 2 Data Interrupt Disable */
DECL|DRDY|member|uint8_t DRDY:1; /*!< bit: 2 Data Interrupt Enable */
DECL|DRE|member|__I uint8_t DRE:1; /*!< bit: 0 Data Register Empty Interrupt */
DECL|DRE|member|__I uint8_t DRE:1; /*!< bit: 0 Data Register Empty Interrupt */
DECL|DRE|member|uint8_t DRE:1; /*!< bit: 0 Data Register Empty Interrupt Disable */
DECL|DRE|member|uint8_t DRE:1; /*!< bit: 0 Data Register Empty Interrupt Disable */
DECL|DRE|member|uint8_t DRE:1; /*!< bit: 0 Data Register Empty Interrupt Enable */
DECL|DRE|member|uint8_t DRE:1; /*!< bit: 0 Data Register Empty Interrupt Enable */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 Enable */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 Enable */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 Enable */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 Enable */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 SERCOM Enable Synchronization Busy */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 SERCOM Enable Synchronization Busy */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 SERCOM Enable Synchronization Busy */
DECL|ENABLE|member|uint32_t ENABLE:1; /*!< bit: 1 SERCOM Enable Synchronization Busy */
DECL|ENC|member|uint32_t ENC:1; /*!< bit: 10 Encoding Format */
DECL|ERROR|member|__I uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt */
DECL|ERROR|member|__I uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt */
DECL|ERROR|member|__I uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt */
DECL|ERROR|member|__I uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Disable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Disable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Disable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Disable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Enable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Enable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Enable */
DECL|ERROR|member|uint8_t ERROR:1; /*!< bit: 7 Combined Error Interrupt Enable */
DECL|FERR|member|uint16_t FERR:1; /*!< bit: 1 Frame Error */
DECL|FORM|member|uint32_t FORM:4; /*!< bit: 24..27 Frame Format */
DECL|FORM|member|uint32_t FORM:4; /*!< bit: 24..27 Frame Format */
DECL|FP|member|uint16_t FP:3; /*!< bit: 13..15 Fractional Part */
DECL|FP|member|uint16_t FP:3; /*!< bit: 13..15 Fractional Part */
DECL|FRACFP|member|} FRACFP; /*!< Structure used for FRACFP */
DECL|FRAC|member|} FRAC; /*!< Structure used for FRAC */
DECL|GCMD|member|uint32_t GCMD:1; /*!< bit: 9 PMBus Group Command */
DECL|GENCEN|member|uint32_t GENCEN:1; /*!< bit: 0 General Call Address Enable */
DECL|HSBAUDLOW|member|uint32_t HSBAUDLOW:8; /*!< bit: 24..31 High Speed Baud Rate Value Low */
DECL|HSBAUD|member|uint32_t HSBAUD:8; /*!< bit: 16..23 High Speed Baud Rate Value */
DECL|HS|member|uint16_t HS:1; /*!< bit: 10 High Speed */
DECL|HS|member|uint32_t HS:1; /*!< bit: 14 High Speed Mode */
DECL|I2CM|member|SercomI2cm I2CM; /**< \brief Offset: 0x00 I2C Master Mode */
DECL|I2CS|member|SercomI2cs I2CS; /**< \brief Offset: 0x00 I2C Slave Mode */
DECL|IBON|member|uint32_t IBON:1; /*!< bit: 8 Immediate Buffer Overflow Notification */
DECL|IBON|member|uint32_t IBON:1; /*!< bit: 8 Immediate Buffer Overflow Notification */
DECL|INACTOUT|member|uint32_t INACTOUT:2; /*!< bit: 28..29 Inactive Time-Out */
DECL|INTENCLR|member|__IO SERCOM_I2CM_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) I2CM Interrupt Enable Clear */
DECL|INTENCLR|member|__IO SERCOM_I2CS_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) I2CS Interrupt Enable Clear */
DECL|INTENCLR|member|__IO SERCOM_SPI_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) SPI Interrupt Enable Clear */
DECL|INTENCLR|member|__IO SERCOM_USART_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x14 (R/W 8) USART Interrupt Enable Clear */
DECL|INTENSET|member|__IO SERCOM_I2CM_INTENSET_Type INTENSET; /**< \brief Offset: 0x16 (R/W 8) I2CM Interrupt Enable Set */
DECL|INTENSET|member|__IO SERCOM_I2CS_INTENSET_Type INTENSET; /**< \brief Offset: 0x16 (R/W 8) I2CS Interrupt Enable Set */
DECL|INTENSET|member|__IO SERCOM_SPI_INTENSET_Type INTENSET; /**< \brief Offset: 0x16 (R/W 8) SPI Interrupt Enable Set */
DECL|INTENSET|member|__IO SERCOM_USART_INTENSET_Type INTENSET; /**< \brief Offset: 0x16 (R/W 8) USART Interrupt Enable Set */
DECL|INTFLAG|member|__IO SERCOM_I2CM_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x18 (R/W 8) I2CM Interrupt Flag Status and Clear */
DECL|INTFLAG|member|__IO SERCOM_I2CS_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x18 (R/W 8) I2CS Interrupt Flag Status and Clear */
DECL|INTFLAG|member|__IO SERCOM_SPI_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x18 (R/W 8) SPI Interrupt Flag Status and Clear */
DECL|INTFLAG|member|__IO SERCOM_USART_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x18 (R/W 8) USART Interrupt Flag Status and Clear */
DECL|ISF|member|uint16_t ISF:1; /*!< bit: 4 Inconsistent Sync Field */
DECL|LENEN|member|uint32_t LENEN:1; /*!< bit: 13 Length Enable */
DECL|LENERR|member|uint16_t LENERR:1; /*!< bit: 10 Length Error */
DECL|LEN|member|uint32_t LEN:8; /*!< bit: 16..23 Length */
DECL|LOWTOUTEN|member|uint32_t LOWTOUTEN:1; /*!< bit: 30 SCL Low Timeout Enable */
DECL|LOWTOUTEN|member|uint32_t LOWTOUTEN:1; /*!< bit: 30 SCL Low Timeout Enable */
DECL|LOWTOUT|member|uint16_t LOWTOUT:1; /*!< bit: 6 SCL Low Timeout */
DECL|LOWTOUT|member|uint16_t LOWTOUT:1; /*!< bit: 6 SCL Low Timeout */
DECL|MB|member|__I uint8_t MB:1; /*!< bit: 0 Master On Bus Interrupt */
DECL|MB|member|uint8_t MB:1; /*!< bit: 0 Master On Bus Interrupt Disable */
DECL|MB|member|uint8_t MB:1; /*!< bit: 0 Master On Bus Interrupt Enable */
DECL|MEXTTOEN|member|uint32_t MEXTTOEN:1; /*!< bit: 22 Master SCL Low Extend Timeout */
DECL|MEXTTOUT|member|uint16_t MEXTTOUT:1; /*!< bit: 8 Master SCL Low Extend Timeout */
DECL|MODE|member|uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */
DECL|MODE|member|uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */
DECL|MODE|member|uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */
DECL|MODE|member|uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */
DECL|MSSEN|member|uint32_t MSSEN:1; /*!< bit: 13 Master Slave Select Enable */
DECL|PERR|member|uint16_t PERR:1; /*!< bit: 0 Parity Error */
DECL|PINOUT|member|uint32_t PINOUT:1; /*!< bit: 16 Pin Usage */
DECL|PINOUT|member|uint32_t PINOUT:1; /*!< bit: 16 Pin Usage */
DECL|PLOADEN|member|uint32_t PLOADEN:1; /*!< bit: 6 Data Preload Enable */
DECL|PMODE|member|uint32_t PMODE:1; /*!< bit: 13 Parity Mode */
DECL|PREC|member|__I uint8_t PREC:1; /*!< bit: 0 Stop Received Interrupt */
DECL|PREC|member|uint8_t PREC:1; /*!< bit: 0 Stop Received Interrupt Disable */
DECL|PREC|member|uint8_t PREC:1; /*!< bit: 0 Stop Received Interrupt Enable */
DECL|QCEN|member|uint32_t QCEN:1; /*!< bit: 9 Quick Command Enable */
DECL|REV_SERCOM|macro|REV_SERCOM
DECL|RUNSTDBY|member|uint32_t RUNSTDBY:1; /*!< bit: 7 Run during Standby */
DECL|RUNSTDBY|member|uint32_t RUNSTDBY:1; /*!< bit: 7 Run during Standby */
DECL|RUNSTDBY|member|uint32_t RUNSTDBY:1; /*!< bit: 7 Run during Standby */
DECL|RUNSTDBY|member|uint32_t RUNSTDBY:1; /*!< bit: 7 Run in Standby */
DECL|RXBRK|member|__I uint8_t RXBRK:1; /*!< bit: 5 Break Received Interrupt */
DECL|RXBRK|member|uint8_t RXBRK:1; /*!< bit: 5 Break Received Interrupt Disable */
DECL|RXBRK|member|uint8_t RXBRK:1; /*!< bit: 5 Break Received Interrupt Enable */
DECL|RXC|member|__I uint8_t RXC:1; /*!< bit: 2 Receive Complete Interrupt */
DECL|RXC|member|__I uint8_t RXC:1; /*!< bit: 2 Receive Complete Interrupt */
DECL|RXC|member|uint8_t RXC:1; /*!< bit: 2 Receive Complete Interrupt Disable */
DECL|RXC|member|uint8_t RXC:1; /*!< bit: 2 Receive Complete Interrupt Disable */
DECL|RXC|member|uint8_t RXC:1; /*!< bit: 2 Receive Complete Interrupt Enable */
DECL|RXC|member|uint8_t RXC:1; /*!< bit: 2 Receive Complete Interrupt Enable */
DECL|RXEN|member|uint32_t RXEN:1; /*!< bit: 17 Receiver Enable */
DECL|RXEN|member|uint32_t RXEN:1; /*!< bit: 17 Receiver Enable */
DECL|RXNACK|member|uint16_t RXNACK:1; /*!< bit: 2 Received Not Acknowledge */
DECL|RXNACK|member|uint16_t RXNACK:1; /*!< bit: 2 Received Not Acknowledge */
DECL|RXPL|member|__IO SERCOM_USART_RXPL_Type RXPL; /**< \brief Offset: 0x0E (R/W 8) USART Receive Pulse Length */
DECL|RXPL|member|uint8_t RXPL:8; /*!< bit: 0.. 7 Receive Pulse Length */
DECL|RXPO|member|uint32_t RXPO:2; /*!< bit: 20..21 Receive Data Pinout */
DECL|RXS|member|__I uint8_t RXS:1; /*!< bit: 3 Receive Start Interrupt */
DECL|RXS|member|uint8_t RXS:1; /*!< bit: 3 Receive Start Interrupt Disable */
DECL|RXS|member|uint8_t RXS:1; /*!< bit: 3 Receive Start Interrupt Enable */
DECL|Reserved1|member|RoReg8 Reserved1[0x4];
DECL|Reserved1|member|RoReg8 Reserved1[0x4];
DECL|Reserved1|member|RoReg8 Reserved1[0x4];
DECL|Reserved1|member|RoReg8 Reserved1[0xC];
DECL|Reserved2|member|RoReg8 Reserved2[0x1];
DECL|Reserved2|member|RoReg8 Reserved2[0x4];
DECL|Reserved2|member|RoReg8 Reserved2[0x5];
DECL|Reserved2|member|RoReg8 Reserved2[0x7];
DECL|Reserved3|member|RoReg8 Reserved3[0x1];
DECL|Reserved3|member|RoReg8 Reserved3[0x1];
DECL|Reserved3|member|RoReg8 Reserved3[0x1];
DECL|Reserved3|member|RoReg8 Reserved3[0x1];
DECL|Reserved4|member|RoReg8 Reserved4[0x1];
DECL|Reserved4|member|RoReg8 Reserved4[0x1];
DECL|Reserved4|member|RoReg8 Reserved4[0x1];
DECL|Reserved4|member|RoReg8 Reserved4[0x1];
DECL|Reserved5|member|RoReg8 Reserved5[0x1];
DECL|Reserved5|member|RoReg8 Reserved5[0x1];
DECL|Reserved5|member|RoReg8 Reserved5[0x1];
DECL|Reserved5|member|RoReg8 Reserved5[0x4];
DECL|Reserved6|member|RoReg8 Reserved6[0x4];
DECL|Reserved6|member|RoReg8 Reserved6[0x4];
DECL|Reserved6|member|RoReg8 Reserved6[0x8];
DECL|Reserved7|member|RoReg8 Reserved7[0x4];
DECL|Reserved7|member|RoReg8 Reserved7[0x6];
DECL|Reserved7|member|RoReg8 Reserved7[0x7];
DECL|SAMPA|member|uint32_t SAMPA:2; /*!< bit: 22..23 Sample Adjustment */
DECL|SAMPR|member|uint32_t SAMPR:3; /*!< bit: 13..15 Sample */
DECL|SBMODE|member|uint32_t SBMODE:1; /*!< bit: 6 Stop Bit Mode */
DECL|SB|member|__I uint8_t SB:1; /*!< bit: 1 Slave On Bus Interrupt */
DECL|SB|member|uint8_t SB:1; /*!< bit: 1 Slave On Bus Interrupt Disable */
DECL|SB|member|uint8_t SB:1; /*!< bit: 1 Slave On Bus Interrupt Enable */
DECL|SCLSM|member|uint32_t SCLSM:1; /*!< bit: 27 SCL Clock Stretch Mode */
DECL|SCLSM|member|uint32_t SCLSM:1; /*!< bit: 27 SCL Clock Stretch Mode */
DECL|SDAHOLD|member|uint32_t SDAHOLD:2; /*!< bit: 20..21 SDA Hold Time */
DECL|SDAHOLD|member|uint32_t SDAHOLD:2; /*!< bit: 20..21 SDA Hold Time */
DECL|SERCOM_I2CM_ADDR_ADDR_Msk|macro|SERCOM_I2CM_ADDR_ADDR_Msk
DECL|SERCOM_I2CM_ADDR_ADDR_Pos|macro|SERCOM_I2CM_ADDR_ADDR_Pos
DECL|SERCOM_I2CM_ADDR_ADDR|macro|SERCOM_I2CM_ADDR_ADDR
DECL|SERCOM_I2CM_ADDR_HS_Pos|macro|SERCOM_I2CM_ADDR_HS_Pos
DECL|SERCOM_I2CM_ADDR_HS|macro|SERCOM_I2CM_ADDR_HS
DECL|SERCOM_I2CM_ADDR_LENEN_Pos|macro|SERCOM_I2CM_ADDR_LENEN_Pos
DECL|SERCOM_I2CM_ADDR_LENEN|macro|SERCOM_I2CM_ADDR_LENEN
DECL|SERCOM_I2CM_ADDR_LEN_Msk|macro|SERCOM_I2CM_ADDR_LEN_Msk
DECL|SERCOM_I2CM_ADDR_LEN_Pos|macro|SERCOM_I2CM_ADDR_LEN_Pos
DECL|SERCOM_I2CM_ADDR_LEN|macro|SERCOM_I2CM_ADDR_LEN
DECL|SERCOM_I2CM_ADDR_MASK|macro|SERCOM_I2CM_ADDR_MASK
DECL|SERCOM_I2CM_ADDR_OFFSET|macro|SERCOM_I2CM_ADDR_OFFSET
DECL|SERCOM_I2CM_ADDR_RESETVALUE|macro|SERCOM_I2CM_ADDR_RESETVALUE
DECL|SERCOM_I2CM_ADDR_TENBITEN_Pos|macro|SERCOM_I2CM_ADDR_TENBITEN_Pos
DECL|SERCOM_I2CM_ADDR_TENBITEN|macro|SERCOM_I2CM_ADDR_TENBITEN
DECL|SERCOM_I2CM_ADDR_Type|typedef|} SERCOM_I2CM_ADDR_Type;
DECL|SERCOM_I2CM_BAUD_BAUDLOW_Msk|macro|SERCOM_I2CM_BAUD_BAUDLOW_Msk
DECL|SERCOM_I2CM_BAUD_BAUDLOW_Pos|macro|SERCOM_I2CM_BAUD_BAUDLOW_Pos
DECL|SERCOM_I2CM_BAUD_BAUDLOW|macro|SERCOM_I2CM_BAUD_BAUDLOW
DECL|SERCOM_I2CM_BAUD_BAUD_Msk|macro|SERCOM_I2CM_BAUD_BAUD_Msk
DECL|SERCOM_I2CM_BAUD_BAUD_Pos|macro|SERCOM_I2CM_BAUD_BAUD_Pos
DECL|SERCOM_I2CM_BAUD_BAUD|macro|SERCOM_I2CM_BAUD_BAUD
DECL|SERCOM_I2CM_BAUD_HSBAUDLOW_Msk|macro|SERCOM_I2CM_BAUD_HSBAUDLOW_Msk
DECL|SERCOM_I2CM_BAUD_HSBAUDLOW_Pos|macro|SERCOM_I2CM_BAUD_HSBAUDLOW_Pos
DECL|SERCOM_I2CM_BAUD_HSBAUDLOW|macro|SERCOM_I2CM_BAUD_HSBAUDLOW
DECL|SERCOM_I2CM_BAUD_HSBAUD_Msk|macro|SERCOM_I2CM_BAUD_HSBAUD_Msk
DECL|SERCOM_I2CM_BAUD_HSBAUD_Pos|macro|SERCOM_I2CM_BAUD_HSBAUD_Pos
DECL|SERCOM_I2CM_BAUD_HSBAUD|macro|SERCOM_I2CM_BAUD_HSBAUD
DECL|SERCOM_I2CM_BAUD_MASK|macro|SERCOM_I2CM_BAUD_MASK
DECL|SERCOM_I2CM_BAUD_OFFSET|macro|SERCOM_I2CM_BAUD_OFFSET
DECL|SERCOM_I2CM_BAUD_RESETVALUE|macro|SERCOM_I2CM_BAUD_RESETVALUE
DECL|SERCOM_I2CM_BAUD_Type|typedef|} SERCOM_I2CM_BAUD_Type;
DECL|SERCOM_I2CM_CTRLA_ENABLE_Pos|macro|SERCOM_I2CM_CTRLA_ENABLE_Pos
DECL|SERCOM_I2CM_CTRLA_ENABLE|macro|SERCOM_I2CM_CTRLA_ENABLE
DECL|SERCOM_I2CM_CTRLA_INACTOUT_Msk|macro|SERCOM_I2CM_CTRLA_INACTOUT_Msk
DECL|SERCOM_I2CM_CTRLA_INACTOUT_Pos|macro|SERCOM_I2CM_CTRLA_INACTOUT_Pos
DECL|SERCOM_I2CM_CTRLA_INACTOUT|macro|SERCOM_I2CM_CTRLA_INACTOUT
DECL|SERCOM_I2CM_CTRLA_LOWTOUTEN_Pos|macro|SERCOM_I2CM_CTRLA_LOWTOUTEN_Pos
DECL|SERCOM_I2CM_CTRLA_LOWTOUTEN|macro|SERCOM_I2CM_CTRLA_LOWTOUTEN
DECL|SERCOM_I2CM_CTRLA_MASK|macro|SERCOM_I2CM_CTRLA_MASK
DECL|SERCOM_I2CM_CTRLA_MEXTTOEN_Pos|macro|SERCOM_I2CM_CTRLA_MEXTTOEN_Pos
DECL|SERCOM_I2CM_CTRLA_MEXTTOEN|macro|SERCOM_I2CM_CTRLA_MEXTTOEN
DECL|SERCOM_I2CM_CTRLA_MODE_I2C_MASTER_Val|macro|SERCOM_I2CM_CTRLA_MODE_I2C_MASTER_Val
DECL|SERCOM_I2CM_CTRLA_MODE_I2C_MASTER|macro|SERCOM_I2CM_CTRLA_MODE_I2C_MASTER
DECL|SERCOM_I2CM_CTRLA_MODE_I2C_SLAVE_Val|macro|SERCOM_I2CM_CTRLA_MODE_I2C_SLAVE_Val
DECL|SERCOM_I2CM_CTRLA_MODE_I2C_SLAVE|macro|SERCOM_I2CM_CTRLA_MODE_I2C_SLAVE
DECL|SERCOM_I2CM_CTRLA_MODE_Msk|macro|SERCOM_I2CM_CTRLA_MODE_Msk
DECL|SERCOM_I2CM_CTRLA_MODE_Pos|macro|SERCOM_I2CM_CTRLA_MODE_Pos
DECL|SERCOM_I2CM_CTRLA_MODE_SPI_MASTER_Val|macro|SERCOM_I2CM_CTRLA_MODE_SPI_MASTER_Val
DECL|SERCOM_I2CM_CTRLA_MODE_SPI_MASTER|macro|SERCOM_I2CM_CTRLA_MODE_SPI_MASTER
DECL|SERCOM_I2CM_CTRLA_MODE_SPI_SLAVE_Val|macro|SERCOM_I2CM_CTRLA_MODE_SPI_SLAVE_Val
DECL|SERCOM_I2CM_CTRLA_MODE_SPI_SLAVE|macro|SERCOM_I2CM_CTRLA_MODE_SPI_SLAVE
DECL|SERCOM_I2CM_CTRLA_MODE_USART_EXT_CLK_Val|macro|SERCOM_I2CM_CTRLA_MODE_USART_EXT_CLK_Val
DECL|SERCOM_I2CM_CTRLA_MODE_USART_EXT_CLK|macro|SERCOM_I2CM_CTRLA_MODE_USART_EXT_CLK
DECL|SERCOM_I2CM_CTRLA_MODE_USART_INT_CLK_Val|macro|SERCOM_I2CM_CTRLA_MODE_USART_INT_CLK_Val
DECL|SERCOM_I2CM_CTRLA_MODE_USART_INT_CLK|macro|SERCOM_I2CM_CTRLA_MODE_USART_INT_CLK
DECL|SERCOM_I2CM_CTRLA_MODE|macro|SERCOM_I2CM_CTRLA_MODE
DECL|SERCOM_I2CM_CTRLA_OFFSET|macro|SERCOM_I2CM_CTRLA_OFFSET
DECL|SERCOM_I2CM_CTRLA_PINOUT_Pos|macro|SERCOM_I2CM_CTRLA_PINOUT_Pos
DECL|SERCOM_I2CM_CTRLA_PINOUT|macro|SERCOM_I2CM_CTRLA_PINOUT
DECL|SERCOM_I2CM_CTRLA_RESETVALUE|macro|SERCOM_I2CM_CTRLA_RESETVALUE
DECL|SERCOM_I2CM_CTRLA_RUNSTDBY_Pos|macro|SERCOM_I2CM_CTRLA_RUNSTDBY_Pos
DECL|SERCOM_I2CM_CTRLA_RUNSTDBY|macro|SERCOM_I2CM_CTRLA_RUNSTDBY
DECL|SERCOM_I2CM_CTRLA_SCLSM_Pos|macro|SERCOM_I2CM_CTRLA_SCLSM_Pos
DECL|SERCOM_I2CM_CTRLA_SCLSM|macro|SERCOM_I2CM_CTRLA_SCLSM
DECL|SERCOM_I2CM_CTRLA_SDAHOLD_Msk|macro|SERCOM_I2CM_CTRLA_SDAHOLD_Msk
DECL|SERCOM_I2CM_CTRLA_SDAHOLD_Pos|macro|SERCOM_I2CM_CTRLA_SDAHOLD_Pos
DECL|SERCOM_I2CM_CTRLA_SDAHOLD|macro|SERCOM_I2CM_CTRLA_SDAHOLD
DECL|SERCOM_I2CM_CTRLA_SEXTTOEN_Pos|macro|SERCOM_I2CM_CTRLA_SEXTTOEN_Pos
DECL|SERCOM_I2CM_CTRLA_SEXTTOEN|macro|SERCOM_I2CM_CTRLA_SEXTTOEN
DECL|SERCOM_I2CM_CTRLA_SPEED_Msk|macro|SERCOM_I2CM_CTRLA_SPEED_Msk
DECL|SERCOM_I2CM_CTRLA_SPEED_Pos|macro|SERCOM_I2CM_CTRLA_SPEED_Pos
DECL|SERCOM_I2CM_CTRLA_SPEED|macro|SERCOM_I2CM_CTRLA_SPEED
DECL|SERCOM_I2CM_CTRLA_SWRST_Pos|macro|SERCOM_I2CM_CTRLA_SWRST_Pos
DECL|SERCOM_I2CM_CTRLA_SWRST|macro|SERCOM_I2CM_CTRLA_SWRST
DECL|SERCOM_I2CM_CTRLA_Type|typedef|} SERCOM_I2CM_CTRLA_Type;
DECL|SERCOM_I2CM_CTRLB_ACKACT_Pos|macro|SERCOM_I2CM_CTRLB_ACKACT_Pos
DECL|SERCOM_I2CM_CTRLB_ACKACT|macro|SERCOM_I2CM_CTRLB_ACKACT
DECL|SERCOM_I2CM_CTRLB_CMD_Msk|macro|SERCOM_I2CM_CTRLB_CMD_Msk
DECL|SERCOM_I2CM_CTRLB_CMD_Pos|macro|SERCOM_I2CM_CTRLB_CMD_Pos
DECL|SERCOM_I2CM_CTRLB_CMD|macro|SERCOM_I2CM_CTRLB_CMD
DECL|SERCOM_I2CM_CTRLB_MASK|macro|SERCOM_I2CM_CTRLB_MASK
DECL|SERCOM_I2CM_CTRLB_OFFSET|macro|SERCOM_I2CM_CTRLB_OFFSET
DECL|SERCOM_I2CM_CTRLB_QCEN_Pos|macro|SERCOM_I2CM_CTRLB_QCEN_Pos
DECL|SERCOM_I2CM_CTRLB_QCEN|macro|SERCOM_I2CM_CTRLB_QCEN
DECL|SERCOM_I2CM_CTRLB_RESETVALUE|macro|SERCOM_I2CM_CTRLB_RESETVALUE
DECL|SERCOM_I2CM_CTRLB_SMEN_Pos|macro|SERCOM_I2CM_CTRLB_SMEN_Pos
DECL|SERCOM_I2CM_CTRLB_SMEN|macro|SERCOM_I2CM_CTRLB_SMEN
DECL|SERCOM_I2CM_CTRLB_Type|typedef|} SERCOM_I2CM_CTRLB_Type;
DECL|SERCOM_I2CM_DATA_DATA_Msk|macro|SERCOM_I2CM_DATA_DATA_Msk
DECL|SERCOM_I2CM_DATA_DATA_Pos|macro|SERCOM_I2CM_DATA_DATA_Pos
DECL|SERCOM_I2CM_DATA_DATA|macro|SERCOM_I2CM_DATA_DATA
DECL|SERCOM_I2CM_DATA_MASK|macro|SERCOM_I2CM_DATA_MASK
DECL|SERCOM_I2CM_DATA_OFFSET|macro|SERCOM_I2CM_DATA_OFFSET
DECL|SERCOM_I2CM_DATA_RESETVALUE|macro|SERCOM_I2CM_DATA_RESETVALUE
DECL|SERCOM_I2CM_DATA_Type|typedef|} SERCOM_I2CM_DATA_Type;
DECL|SERCOM_I2CM_DBGCTRL_DBGSTOP_Pos|macro|SERCOM_I2CM_DBGCTRL_DBGSTOP_Pos
DECL|SERCOM_I2CM_DBGCTRL_DBGSTOP|macro|SERCOM_I2CM_DBGCTRL_DBGSTOP
DECL|SERCOM_I2CM_DBGCTRL_MASK|macro|SERCOM_I2CM_DBGCTRL_MASK
DECL|SERCOM_I2CM_DBGCTRL_OFFSET|macro|SERCOM_I2CM_DBGCTRL_OFFSET
DECL|SERCOM_I2CM_DBGCTRL_RESETVALUE|macro|SERCOM_I2CM_DBGCTRL_RESETVALUE
DECL|SERCOM_I2CM_DBGCTRL_Type|typedef|} SERCOM_I2CM_DBGCTRL_Type;
DECL|SERCOM_I2CM_INTENCLR_ERROR_Pos|macro|SERCOM_I2CM_INTENCLR_ERROR_Pos
DECL|SERCOM_I2CM_INTENCLR_ERROR|macro|SERCOM_I2CM_INTENCLR_ERROR
DECL|SERCOM_I2CM_INTENCLR_MASK|macro|SERCOM_I2CM_INTENCLR_MASK
DECL|SERCOM_I2CM_INTENCLR_MB_Pos|macro|SERCOM_I2CM_INTENCLR_MB_Pos
DECL|SERCOM_I2CM_INTENCLR_MB|macro|SERCOM_I2CM_INTENCLR_MB
DECL|SERCOM_I2CM_INTENCLR_OFFSET|macro|SERCOM_I2CM_INTENCLR_OFFSET
DECL|SERCOM_I2CM_INTENCLR_RESETVALUE|macro|SERCOM_I2CM_INTENCLR_RESETVALUE
DECL|SERCOM_I2CM_INTENCLR_SB_Pos|macro|SERCOM_I2CM_INTENCLR_SB_Pos
DECL|SERCOM_I2CM_INTENCLR_SB|macro|SERCOM_I2CM_INTENCLR_SB
DECL|SERCOM_I2CM_INTENCLR_Type|typedef|} SERCOM_I2CM_INTENCLR_Type;
DECL|SERCOM_I2CM_INTENSET_ERROR_Pos|macro|SERCOM_I2CM_INTENSET_ERROR_Pos
DECL|SERCOM_I2CM_INTENSET_ERROR|macro|SERCOM_I2CM_INTENSET_ERROR
DECL|SERCOM_I2CM_INTENSET_MASK|macro|SERCOM_I2CM_INTENSET_MASK
DECL|SERCOM_I2CM_INTENSET_MB_Pos|macro|SERCOM_I2CM_INTENSET_MB_Pos
DECL|SERCOM_I2CM_INTENSET_MB|macro|SERCOM_I2CM_INTENSET_MB
DECL|SERCOM_I2CM_INTENSET_OFFSET|macro|SERCOM_I2CM_INTENSET_OFFSET
DECL|SERCOM_I2CM_INTENSET_RESETVALUE|macro|SERCOM_I2CM_INTENSET_RESETVALUE
DECL|SERCOM_I2CM_INTENSET_SB_Pos|macro|SERCOM_I2CM_INTENSET_SB_Pos
DECL|SERCOM_I2CM_INTENSET_SB|macro|SERCOM_I2CM_INTENSET_SB
DECL|SERCOM_I2CM_INTENSET_Type|typedef|} SERCOM_I2CM_INTENSET_Type;
DECL|SERCOM_I2CM_INTFLAG_ERROR_Pos|macro|SERCOM_I2CM_INTFLAG_ERROR_Pos
DECL|SERCOM_I2CM_INTFLAG_ERROR|macro|SERCOM_I2CM_INTFLAG_ERROR
DECL|SERCOM_I2CM_INTFLAG_MASK|macro|SERCOM_I2CM_INTFLAG_MASK
DECL|SERCOM_I2CM_INTFLAG_MB_Pos|macro|SERCOM_I2CM_INTFLAG_MB_Pos
DECL|SERCOM_I2CM_INTFLAG_MB|macro|SERCOM_I2CM_INTFLAG_MB
DECL|SERCOM_I2CM_INTFLAG_OFFSET|macro|SERCOM_I2CM_INTFLAG_OFFSET
DECL|SERCOM_I2CM_INTFLAG_RESETVALUE|macro|SERCOM_I2CM_INTFLAG_RESETVALUE
DECL|SERCOM_I2CM_INTFLAG_SB_Pos|macro|SERCOM_I2CM_INTFLAG_SB_Pos
DECL|SERCOM_I2CM_INTFLAG_SB|macro|SERCOM_I2CM_INTFLAG_SB
DECL|SERCOM_I2CM_INTFLAG_Type|typedef|} SERCOM_I2CM_INTFLAG_Type;
DECL|SERCOM_I2CM_STATUS_ARBLOST_Pos|macro|SERCOM_I2CM_STATUS_ARBLOST_Pos
DECL|SERCOM_I2CM_STATUS_ARBLOST|macro|SERCOM_I2CM_STATUS_ARBLOST
DECL|SERCOM_I2CM_STATUS_BUSERR_Pos|macro|SERCOM_I2CM_STATUS_BUSERR_Pos
DECL|SERCOM_I2CM_STATUS_BUSERR|macro|SERCOM_I2CM_STATUS_BUSERR
DECL|SERCOM_I2CM_STATUS_BUSSTATE_Msk|macro|SERCOM_I2CM_STATUS_BUSSTATE_Msk
DECL|SERCOM_I2CM_STATUS_BUSSTATE_Pos|macro|SERCOM_I2CM_STATUS_BUSSTATE_Pos
DECL|SERCOM_I2CM_STATUS_BUSSTATE|macro|SERCOM_I2CM_STATUS_BUSSTATE
DECL|SERCOM_I2CM_STATUS_CLKHOLD_Pos|macro|SERCOM_I2CM_STATUS_CLKHOLD_Pos
DECL|SERCOM_I2CM_STATUS_CLKHOLD|macro|SERCOM_I2CM_STATUS_CLKHOLD
DECL|SERCOM_I2CM_STATUS_LENERR_Pos|macro|SERCOM_I2CM_STATUS_LENERR_Pos
DECL|SERCOM_I2CM_STATUS_LENERR|macro|SERCOM_I2CM_STATUS_LENERR
DECL|SERCOM_I2CM_STATUS_LOWTOUT_Pos|macro|SERCOM_I2CM_STATUS_LOWTOUT_Pos
DECL|SERCOM_I2CM_STATUS_LOWTOUT|macro|SERCOM_I2CM_STATUS_LOWTOUT
DECL|SERCOM_I2CM_STATUS_MASK|macro|SERCOM_I2CM_STATUS_MASK
DECL|SERCOM_I2CM_STATUS_MEXTTOUT_Pos|macro|SERCOM_I2CM_STATUS_MEXTTOUT_Pos
DECL|SERCOM_I2CM_STATUS_MEXTTOUT|macro|SERCOM_I2CM_STATUS_MEXTTOUT
DECL|SERCOM_I2CM_STATUS_OFFSET|macro|SERCOM_I2CM_STATUS_OFFSET
DECL|SERCOM_I2CM_STATUS_RESETVALUE|macro|SERCOM_I2CM_STATUS_RESETVALUE
DECL|SERCOM_I2CM_STATUS_RXNACK_Pos|macro|SERCOM_I2CM_STATUS_RXNACK_Pos
DECL|SERCOM_I2CM_STATUS_RXNACK|macro|SERCOM_I2CM_STATUS_RXNACK
DECL|SERCOM_I2CM_STATUS_SEXTTOUT_Pos|macro|SERCOM_I2CM_STATUS_SEXTTOUT_Pos
DECL|SERCOM_I2CM_STATUS_SEXTTOUT|macro|SERCOM_I2CM_STATUS_SEXTTOUT
DECL|SERCOM_I2CM_STATUS_Type|typedef|} SERCOM_I2CM_STATUS_Type;
DECL|SERCOM_I2CM_SYNCBUSY_ENABLE_Pos|macro|SERCOM_I2CM_SYNCBUSY_ENABLE_Pos
DECL|SERCOM_I2CM_SYNCBUSY_ENABLE|macro|SERCOM_I2CM_SYNCBUSY_ENABLE
DECL|SERCOM_I2CM_SYNCBUSY_MASK|macro|SERCOM_I2CM_SYNCBUSY_MASK
DECL|SERCOM_I2CM_SYNCBUSY_OFFSET|macro|SERCOM_I2CM_SYNCBUSY_OFFSET
DECL|SERCOM_I2CM_SYNCBUSY_RESETVALUE|macro|SERCOM_I2CM_SYNCBUSY_RESETVALUE
DECL|SERCOM_I2CM_SYNCBUSY_SWRST_Pos|macro|SERCOM_I2CM_SYNCBUSY_SWRST_Pos
DECL|SERCOM_I2CM_SYNCBUSY_SWRST|macro|SERCOM_I2CM_SYNCBUSY_SWRST
DECL|SERCOM_I2CM_SYNCBUSY_SYSOP_Pos|macro|SERCOM_I2CM_SYNCBUSY_SYSOP_Pos
DECL|SERCOM_I2CM_SYNCBUSY_SYSOP|macro|SERCOM_I2CM_SYNCBUSY_SYSOP
DECL|SERCOM_I2CM_SYNCBUSY_Type|typedef|} SERCOM_I2CM_SYNCBUSY_Type;
DECL|SERCOM_I2CS_ADDR_ADDRMASK_Msk|macro|SERCOM_I2CS_ADDR_ADDRMASK_Msk
DECL|SERCOM_I2CS_ADDR_ADDRMASK_Pos|macro|SERCOM_I2CS_ADDR_ADDRMASK_Pos
DECL|SERCOM_I2CS_ADDR_ADDRMASK|macro|SERCOM_I2CS_ADDR_ADDRMASK
DECL|SERCOM_I2CS_ADDR_ADDR_Msk|macro|SERCOM_I2CS_ADDR_ADDR_Msk
DECL|SERCOM_I2CS_ADDR_ADDR_Pos|macro|SERCOM_I2CS_ADDR_ADDR_Pos
DECL|SERCOM_I2CS_ADDR_ADDR|macro|SERCOM_I2CS_ADDR_ADDR
DECL|SERCOM_I2CS_ADDR_GENCEN_Pos|macro|SERCOM_I2CS_ADDR_GENCEN_Pos
DECL|SERCOM_I2CS_ADDR_GENCEN|macro|SERCOM_I2CS_ADDR_GENCEN
DECL|SERCOM_I2CS_ADDR_MASK|macro|SERCOM_I2CS_ADDR_MASK
DECL|SERCOM_I2CS_ADDR_OFFSET|macro|SERCOM_I2CS_ADDR_OFFSET
DECL|SERCOM_I2CS_ADDR_RESETVALUE|macro|SERCOM_I2CS_ADDR_RESETVALUE
DECL|SERCOM_I2CS_ADDR_TENBITEN_Pos|macro|SERCOM_I2CS_ADDR_TENBITEN_Pos
DECL|SERCOM_I2CS_ADDR_TENBITEN|macro|SERCOM_I2CS_ADDR_TENBITEN
DECL|SERCOM_I2CS_ADDR_Type|typedef|} SERCOM_I2CS_ADDR_Type;
DECL|SERCOM_I2CS_CTRLA_ENABLE_Pos|macro|SERCOM_I2CS_CTRLA_ENABLE_Pos
DECL|SERCOM_I2CS_CTRLA_ENABLE|macro|SERCOM_I2CS_CTRLA_ENABLE
DECL|SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos|macro|SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos
DECL|SERCOM_I2CS_CTRLA_LOWTOUTEN|macro|SERCOM_I2CS_CTRLA_LOWTOUTEN
DECL|SERCOM_I2CS_CTRLA_MASK|macro|SERCOM_I2CS_CTRLA_MASK
DECL|SERCOM_I2CS_CTRLA_MODE_I2C_MASTER_Val|macro|SERCOM_I2CS_CTRLA_MODE_I2C_MASTER_Val
DECL|SERCOM_I2CS_CTRLA_MODE_I2C_MASTER|macro|SERCOM_I2CS_CTRLA_MODE_I2C_MASTER
DECL|SERCOM_I2CS_CTRLA_MODE_I2C_SLAVE_Val|macro|SERCOM_I2CS_CTRLA_MODE_I2C_SLAVE_Val
DECL|SERCOM_I2CS_CTRLA_MODE_I2C_SLAVE|macro|SERCOM_I2CS_CTRLA_MODE_I2C_SLAVE
DECL|SERCOM_I2CS_CTRLA_MODE_Msk|macro|SERCOM_I2CS_CTRLA_MODE_Msk
DECL|SERCOM_I2CS_CTRLA_MODE_Pos|macro|SERCOM_I2CS_CTRLA_MODE_Pos
DECL|SERCOM_I2CS_CTRLA_MODE_SPI_MASTER_Val|macro|SERCOM_I2CS_CTRLA_MODE_SPI_MASTER_Val
DECL|SERCOM_I2CS_CTRLA_MODE_SPI_MASTER|macro|SERCOM_I2CS_CTRLA_MODE_SPI_MASTER
DECL|SERCOM_I2CS_CTRLA_MODE_SPI_SLAVE_Val|macro|SERCOM_I2CS_CTRLA_MODE_SPI_SLAVE_Val
DECL|SERCOM_I2CS_CTRLA_MODE_SPI_SLAVE|macro|SERCOM_I2CS_CTRLA_MODE_SPI_SLAVE
DECL|SERCOM_I2CS_CTRLA_MODE_USART_EXT_CLK_Val|macro|SERCOM_I2CS_CTRLA_MODE_USART_EXT_CLK_Val
DECL|SERCOM_I2CS_CTRLA_MODE_USART_EXT_CLK|macro|SERCOM_I2CS_CTRLA_MODE_USART_EXT_CLK
DECL|SERCOM_I2CS_CTRLA_MODE_USART_INT_CLK_Val|macro|SERCOM_I2CS_CTRLA_MODE_USART_INT_CLK_Val
DECL|SERCOM_I2CS_CTRLA_MODE_USART_INT_CLK|macro|SERCOM_I2CS_CTRLA_MODE_USART_INT_CLK
DECL|SERCOM_I2CS_CTRLA_MODE|macro|SERCOM_I2CS_CTRLA_MODE
DECL|SERCOM_I2CS_CTRLA_OFFSET|macro|SERCOM_I2CS_CTRLA_OFFSET
DECL|SERCOM_I2CS_CTRLA_PINOUT_Pos|macro|SERCOM_I2CS_CTRLA_PINOUT_Pos
DECL|SERCOM_I2CS_CTRLA_PINOUT|macro|SERCOM_I2CS_CTRLA_PINOUT
DECL|SERCOM_I2CS_CTRLA_RESETVALUE|macro|SERCOM_I2CS_CTRLA_RESETVALUE
DECL|SERCOM_I2CS_CTRLA_RUNSTDBY_Pos|macro|SERCOM_I2CS_CTRLA_RUNSTDBY_Pos
DECL|SERCOM_I2CS_CTRLA_RUNSTDBY|macro|SERCOM_I2CS_CTRLA_RUNSTDBY
DECL|SERCOM_I2CS_CTRLA_SCLSM_Pos|macro|SERCOM_I2CS_CTRLA_SCLSM_Pos
DECL|SERCOM_I2CS_CTRLA_SCLSM|macro|SERCOM_I2CS_CTRLA_SCLSM
DECL|SERCOM_I2CS_CTRLA_SDAHOLD_Msk|macro|SERCOM_I2CS_CTRLA_SDAHOLD_Msk
DECL|SERCOM_I2CS_CTRLA_SDAHOLD_Pos|macro|SERCOM_I2CS_CTRLA_SDAHOLD_Pos
DECL|SERCOM_I2CS_CTRLA_SDAHOLD|macro|SERCOM_I2CS_CTRLA_SDAHOLD
DECL|SERCOM_I2CS_CTRLA_SEXTTOEN_Pos|macro|SERCOM_I2CS_CTRLA_SEXTTOEN_Pos
DECL|SERCOM_I2CS_CTRLA_SEXTTOEN|macro|SERCOM_I2CS_CTRLA_SEXTTOEN
DECL|SERCOM_I2CS_CTRLA_SPEED_Msk|macro|SERCOM_I2CS_CTRLA_SPEED_Msk
DECL|SERCOM_I2CS_CTRLA_SPEED_Pos|macro|SERCOM_I2CS_CTRLA_SPEED_Pos
DECL|SERCOM_I2CS_CTRLA_SPEED|macro|SERCOM_I2CS_CTRLA_SPEED
DECL|SERCOM_I2CS_CTRLA_SWRST_Pos|macro|SERCOM_I2CS_CTRLA_SWRST_Pos
DECL|SERCOM_I2CS_CTRLA_SWRST|macro|SERCOM_I2CS_CTRLA_SWRST
DECL|SERCOM_I2CS_CTRLA_Type|typedef|} SERCOM_I2CS_CTRLA_Type;
DECL|SERCOM_I2CS_CTRLB_AACKEN_Pos|macro|SERCOM_I2CS_CTRLB_AACKEN_Pos
DECL|SERCOM_I2CS_CTRLB_AACKEN|macro|SERCOM_I2CS_CTRLB_AACKEN
DECL|SERCOM_I2CS_CTRLB_ACKACT_Pos|macro|SERCOM_I2CS_CTRLB_ACKACT_Pos
DECL|SERCOM_I2CS_CTRLB_ACKACT|macro|SERCOM_I2CS_CTRLB_ACKACT
DECL|SERCOM_I2CS_CTRLB_AMODE_Msk|macro|SERCOM_I2CS_CTRLB_AMODE_Msk
DECL|SERCOM_I2CS_CTRLB_AMODE_Pos|macro|SERCOM_I2CS_CTRLB_AMODE_Pos
DECL|SERCOM_I2CS_CTRLB_AMODE|macro|SERCOM_I2CS_CTRLB_AMODE
DECL|SERCOM_I2CS_CTRLB_CMD_Msk|macro|SERCOM_I2CS_CTRLB_CMD_Msk
DECL|SERCOM_I2CS_CTRLB_CMD_Pos|macro|SERCOM_I2CS_CTRLB_CMD_Pos
DECL|SERCOM_I2CS_CTRLB_CMD|macro|SERCOM_I2CS_CTRLB_CMD
DECL|SERCOM_I2CS_CTRLB_GCMD_Pos|macro|SERCOM_I2CS_CTRLB_GCMD_Pos
DECL|SERCOM_I2CS_CTRLB_GCMD|macro|SERCOM_I2CS_CTRLB_GCMD
DECL|SERCOM_I2CS_CTRLB_MASK|macro|SERCOM_I2CS_CTRLB_MASK
DECL|SERCOM_I2CS_CTRLB_OFFSET|macro|SERCOM_I2CS_CTRLB_OFFSET
DECL|SERCOM_I2CS_CTRLB_RESETVALUE|macro|SERCOM_I2CS_CTRLB_RESETVALUE
DECL|SERCOM_I2CS_CTRLB_SMEN_Pos|macro|SERCOM_I2CS_CTRLB_SMEN_Pos
DECL|SERCOM_I2CS_CTRLB_SMEN|macro|SERCOM_I2CS_CTRLB_SMEN
DECL|SERCOM_I2CS_CTRLB_Type|typedef|} SERCOM_I2CS_CTRLB_Type;
DECL|SERCOM_I2CS_DATA_DATA_Msk|macro|SERCOM_I2CS_DATA_DATA_Msk
DECL|SERCOM_I2CS_DATA_DATA_Pos|macro|SERCOM_I2CS_DATA_DATA_Pos
DECL|SERCOM_I2CS_DATA_DATA|macro|SERCOM_I2CS_DATA_DATA
DECL|SERCOM_I2CS_DATA_MASK|macro|SERCOM_I2CS_DATA_MASK
DECL|SERCOM_I2CS_DATA_OFFSET|macro|SERCOM_I2CS_DATA_OFFSET
DECL|SERCOM_I2CS_DATA_RESETVALUE|macro|SERCOM_I2CS_DATA_RESETVALUE
DECL|SERCOM_I2CS_DATA_Type|typedef|} SERCOM_I2CS_DATA_Type;
DECL|SERCOM_I2CS_INTENCLR_AMATCH_Pos|macro|SERCOM_I2CS_INTENCLR_AMATCH_Pos
DECL|SERCOM_I2CS_INTENCLR_AMATCH|macro|SERCOM_I2CS_INTENCLR_AMATCH
DECL|SERCOM_I2CS_INTENCLR_DRDY_Pos|macro|SERCOM_I2CS_INTENCLR_DRDY_Pos
DECL|SERCOM_I2CS_INTENCLR_DRDY|macro|SERCOM_I2CS_INTENCLR_DRDY
DECL|SERCOM_I2CS_INTENCLR_ERROR_Pos|macro|SERCOM_I2CS_INTENCLR_ERROR_Pos
DECL|SERCOM_I2CS_INTENCLR_ERROR|macro|SERCOM_I2CS_INTENCLR_ERROR
DECL|SERCOM_I2CS_INTENCLR_MASK|macro|SERCOM_I2CS_INTENCLR_MASK
DECL|SERCOM_I2CS_INTENCLR_OFFSET|macro|SERCOM_I2CS_INTENCLR_OFFSET
DECL|SERCOM_I2CS_INTENCLR_PREC_Pos|macro|SERCOM_I2CS_INTENCLR_PREC_Pos
DECL|SERCOM_I2CS_INTENCLR_PREC|macro|SERCOM_I2CS_INTENCLR_PREC
DECL|SERCOM_I2CS_INTENCLR_RESETVALUE|macro|SERCOM_I2CS_INTENCLR_RESETVALUE
DECL|SERCOM_I2CS_INTENCLR_Type|typedef|} SERCOM_I2CS_INTENCLR_Type;
DECL|SERCOM_I2CS_INTENSET_AMATCH_Pos|macro|SERCOM_I2CS_INTENSET_AMATCH_Pos
DECL|SERCOM_I2CS_INTENSET_AMATCH|macro|SERCOM_I2CS_INTENSET_AMATCH
DECL|SERCOM_I2CS_INTENSET_DRDY_Pos|macro|SERCOM_I2CS_INTENSET_DRDY_Pos
DECL|SERCOM_I2CS_INTENSET_DRDY|macro|SERCOM_I2CS_INTENSET_DRDY
DECL|SERCOM_I2CS_INTENSET_ERROR_Pos|macro|SERCOM_I2CS_INTENSET_ERROR_Pos
DECL|SERCOM_I2CS_INTENSET_ERROR|macro|SERCOM_I2CS_INTENSET_ERROR
DECL|SERCOM_I2CS_INTENSET_MASK|macro|SERCOM_I2CS_INTENSET_MASK
DECL|SERCOM_I2CS_INTENSET_OFFSET|macro|SERCOM_I2CS_INTENSET_OFFSET
DECL|SERCOM_I2CS_INTENSET_PREC_Pos|macro|SERCOM_I2CS_INTENSET_PREC_Pos
DECL|SERCOM_I2CS_INTENSET_PREC|macro|SERCOM_I2CS_INTENSET_PREC
DECL|SERCOM_I2CS_INTENSET_RESETVALUE|macro|SERCOM_I2CS_INTENSET_RESETVALUE
DECL|SERCOM_I2CS_INTENSET_Type|typedef|} SERCOM_I2CS_INTENSET_Type;
DECL|SERCOM_I2CS_INTFLAG_AMATCH_Pos|macro|SERCOM_I2CS_INTFLAG_AMATCH_Pos
DECL|SERCOM_I2CS_INTFLAG_AMATCH|macro|SERCOM_I2CS_INTFLAG_AMATCH
DECL|SERCOM_I2CS_INTFLAG_DRDY_Pos|macro|SERCOM_I2CS_INTFLAG_DRDY_Pos
DECL|SERCOM_I2CS_INTFLAG_DRDY|macro|SERCOM_I2CS_INTFLAG_DRDY
DECL|SERCOM_I2CS_INTFLAG_ERROR_Pos|macro|SERCOM_I2CS_INTFLAG_ERROR_Pos
DECL|SERCOM_I2CS_INTFLAG_ERROR|macro|SERCOM_I2CS_INTFLAG_ERROR
DECL|SERCOM_I2CS_INTFLAG_MASK|macro|SERCOM_I2CS_INTFLAG_MASK
DECL|SERCOM_I2CS_INTFLAG_OFFSET|macro|SERCOM_I2CS_INTFLAG_OFFSET
DECL|SERCOM_I2CS_INTFLAG_PREC_Pos|macro|SERCOM_I2CS_INTFLAG_PREC_Pos
DECL|SERCOM_I2CS_INTFLAG_PREC|macro|SERCOM_I2CS_INTFLAG_PREC
DECL|SERCOM_I2CS_INTFLAG_RESETVALUE|macro|SERCOM_I2CS_INTFLAG_RESETVALUE
DECL|SERCOM_I2CS_INTFLAG_Type|typedef|} SERCOM_I2CS_INTFLAG_Type;
DECL|SERCOM_I2CS_STATUS_BUSERR_Pos|macro|SERCOM_I2CS_STATUS_BUSERR_Pos
DECL|SERCOM_I2CS_STATUS_BUSERR|macro|SERCOM_I2CS_STATUS_BUSERR
DECL|SERCOM_I2CS_STATUS_CLKHOLD_Pos|macro|SERCOM_I2CS_STATUS_CLKHOLD_Pos
DECL|SERCOM_I2CS_STATUS_CLKHOLD|macro|SERCOM_I2CS_STATUS_CLKHOLD
DECL|SERCOM_I2CS_STATUS_COLL_Pos|macro|SERCOM_I2CS_STATUS_COLL_Pos
DECL|SERCOM_I2CS_STATUS_COLL|macro|SERCOM_I2CS_STATUS_COLL
DECL|SERCOM_I2CS_STATUS_DIR_Pos|macro|SERCOM_I2CS_STATUS_DIR_Pos
DECL|SERCOM_I2CS_STATUS_DIR|macro|SERCOM_I2CS_STATUS_DIR
DECL|SERCOM_I2CS_STATUS_HS_Pos|macro|SERCOM_I2CS_STATUS_HS_Pos
DECL|SERCOM_I2CS_STATUS_HS|macro|SERCOM_I2CS_STATUS_HS
DECL|SERCOM_I2CS_STATUS_LOWTOUT_Pos|macro|SERCOM_I2CS_STATUS_LOWTOUT_Pos
DECL|SERCOM_I2CS_STATUS_LOWTOUT|macro|SERCOM_I2CS_STATUS_LOWTOUT
DECL|SERCOM_I2CS_STATUS_MASK|macro|SERCOM_I2CS_STATUS_MASK
DECL|SERCOM_I2CS_STATUS_OFFSET|macro|SERCOM_I2CS_STATUS_OFFSET
DECL|SERCOM_I2CS_STATUS_RESETVALUE|macro|SERCOM_I2CS_STATUS_RESETVALUE
DECL|SERCOM_I2CS_STATUS_RXNACK_Pos|macro|SERCOM_I2CS_STATUS_RXNACK_Pos
DECL|SERCOM_I2CS_STATUS_RXNACK|macro|SERCOM_I2CS_STATUS_RXNACK
DECL|SERCOM_I2CS_STATUS_SEXTTOUT_Pos|macro|SERCOM_I2CS_STATUS_SEXTTOUT_Pos
DECL|SERCOM_I2CS_STATUS_SEXTTOUT|macro|SERCOM_I2CS_STATUS_SEXTTOUT
DECL|SERCOM_I2CS_STATUS_SR_Pos|macro|SERCOM_I2CS_STATUS_SR_Pos
DECL|SERCOM_I2CS_STATUS_SR|macro|SERCOM_I2CS_STATUS_SR
DECL|SERCOM_I2CS_STATUS_Type|typedef|} SERCOM_I2CS_STATUS_Type;
DECL|SERCOM_I2CS_SYNCBUSY_ENABLE_Pos|macro|SERCOM_I2CS_SYNCBUSY_ENABLE_Pos
DECL|SERCOM_I2CS_SYNCBUSY_ENABLE|macro|SERCOM_I2CS_SYNCBUSY_ENABLE
DECL|SERCOM_I2CS_SYNCBUSY_MASK|macro|SERCOM_I2CS_SYNCBUSY_MASK
DECL|SERCOM_I2CS_SYNCBUSY_OFFSET|macro|SERCOM_I2CS_SYNCBUSY_OFFSET
DECL|SERCOM_I2CS_SYNCBUSY_RESETVALUE|macro|SERCOM_I2CS_SYNCBUSY_RESETVALUE
DECL|SERCOM_I2CS_SYNCBUSY_SWRST_Pos|macro|SERCOM_I2CS_SYNCBUSY_SWRST_Pos
DECL|SERCOM_I2CS_SYNCBUSY_SWRST|macro|SERCOM_I2CS_SYNCBUSY_SWRST
DECL|SERCOM_I2CS_SYNCBUSY_Type|typedef|} SERCOM_I2CS_SYNCBUSY_Type;
DECL|SERCOM_SPI_ADDR_ADDRMASK_Msk|macro|SERCOM_SPI_ADDR_ADDRMASK_Msk
DECL|SERCOM_SPI_ADDR_ADDRMASK_Pos|macro|SERCOM_SPI_ADDR_ADDRMASK_Pos
DECL|SERCOM_SPI_ADDR_ADDRMASK|macro|SERCOM_SPI_ADDR_ADDRMASK
DECL|SERCOM_SPI_ADDR_ADDR_Msk|macro|SERCOM_SPI_ADDR_ADDR_Msk
DECL|SERCOM_SPI_ADDR_ADDR_Pos|macro|SERCOM_SPI_ADDR_ADDR_Pos
DECL|SERCOM_SPI_ADDR_ADDR|macro|SERCOM_SPI_ADDR_ADDR
DECL|SERCOM_SPI_ADDR_MASK|macro|SERCOM_SPI_ADDR_MASK
DECL|SERCOM_SPI_ADDR_OFFSET|macro|SERCOM_SPI_ADDR_OFFSET
DECL|SERCOM_SPI_ADDR_RESETVALUE|macro|SERCOM_SPI_ADDR_RESETVALUE
DECL|SERCOM_SPI_ADDR_Type|typedef|} SERCOM_SPI_ADDR_Type;
DECL|SERCOM_SPI_BAUD_BAUD_Msk|macro|SERCOM_SPI_BAUD_BAUD_Msk
DECL|SERCOM_SPI_BAUD_BAUD_Pos|macro|SERCOM_SPI_BAUD_BAUD_Pos
DECL|SERCOM_SPI_BAUD_BAUD|macro|SERCOM_SPI_BAUD_BAUD
DECL|SERCOM_SPI_BAUD_MASK|macro|SERCOM_SPI_BAUD_MASK
DECL|SERCOM_SPI_BAUD_OFFSET|macro|SERCOM_SPI_BAUD_OFFSET
DECL|SERCOM_SPI_BAUD_RESETVALUE|macro|SERCOM_SPI_BAUD_RESETVALUE
DECL|SERCOM_SPI_BAUD_Type|typedef|} SERCOM_SPI_BAUD_Type;
DECL|SERCOM_SPI_CTRLA_CPHA_Pos|macro|SERCOM_SPI_CTRLA_CPHA_Pos
DECL|SERCOM_SPI_CTRLA_CPHA|macro|SERCOM_SPI_CTRLA_CPHA
DECL|SERCOM_SPI_CTRLA_CPOL_Pos|macro|SERCOM_SPI_CTRLA_CPOL_Pos
DECL|SERCOM_SPI_CTRLA_CPOL|macro|SERCOM_SPI_CTRLA_CPOL
DECL|SERCOM_SPI_CTRLA_DIPO_Msk|macro|SERCOM_SPI_CTRLA_DIPO_Msk
DECL|SERCOM_SPI_CTRLA_DIPO_Pos|macro|SERCOM_SPI_CTRLA_DIPO_Pos
DECL|SERCOM_SPI_CTRLA_DIPO|macro|SERCOM_SPI_CTRLA_DIPO
DECL|SERCOM_SPI_CTRLA_DOPO_Msk|macro|SERCOM_SPI_CTRLA_DOPO_Msk
DECL|SERCOM_SPI_CTRLA_DOPO_Pos|macro|SERCOM_SPI_CTRLA_DOPO_Pos
DECL|SERCOM_SPI_CTRLA_DOPO|macro|SERCOM_SPI_CTRLA_DOPO
DECL|SERCOM_SPI_CTRLA_DORD_Pos|macro|SERCOM_SPI_CTRLA_DORD_Pos
DECL|SERCOM_SPI_CTRLA_DORD|macro|SERCOM_SPI_CTRLA_DORD
DECL|SERCOM_SPI_CTRLA_ENABLE_Pos|macro|SERCOM_SPI_CTRLA_ENABLE_Pos
DECL|SERCOM_SPI_CTRLA_ENABLE|macro|SERCOM_SPI_CTRLA_ENABLE
DECL|SERCOM_SPI_CTRLA_FORM_Msk|macro|SERCOM_SPI_CTRLA_FORM_Msk
DECL|SERCOM_SPI_CTRLA_FORM_Pos|macro|SERCOM_SPI_CTRLA_FORM_Pos
DECL|SERCOM_SPI_CTRLA_FORM|macro|SERCOM_SPI_CTRLA_FORM
DECL|SERCOM_SPI_CTRLA_IBON_Pos|macro|SERCOM_SPI_CTRLA_IBON_Pos
DECL|SERCOM_SPI_CTRLA_IBON|macro|SERCOM_SPI_CTRLA_IBON
DECL|SERCOM_SPI_CTRLA_MASK|macro|SERCOM_SPI_CTRLA_MASK
DECL|SERCOM_SPI_CTRLA_MODE_I2C_MASTER_Val|macro|SERCOM_SPI_CTRLA_MODE_I2C_MASTER_Val
DECL|SERCOM_SPI_CTRLA_MODE_I2C_MASTER|macro|SERCOM_SPI_CTRLA_MODE_I2C_MASTER
DECL|SERCOM_SPI_CTRLA_MODE_I2C_SLAVE_Val|macro|SERCOM_SPI_CTRLA_MODE_I2C_SLAVE_Val
DECL|SERCOM_SPI_CTRLA_MODE_I2C_SLAVE|macro|SERCOM_SPI_CTRLA_MODE_I2C_SLAVE
DECL|SERCOM_SPI_CTRLA_MODE_Msk|macro|SERCOM_SPI_CTRLA_MODE_Msk
DECL|SERCOM_SPI_CTRLA_MODE_Pos|macro|SERCOM_SPI_CTRLA_MODE_Pos
DECL|SERCOM_SPI_CTRLA_MODE_SPI_MASTER_Val|macro|SERCOM_SPI_CTRLA_MODE_SPI_MASTER_Val
DECL|SERCOM_SPI_CTRLA_MODE_SPI_MASTER|macro|SERCOM_SPI_CTRLA_MODE_SPI_MASTER
DECL|SERCOM_SPI_CTRLA_MODE_SPI_SLAVE_Val|macro|SERCOM_SPI_CTRLA_MODE_SPI_SLAVE_Val
DECL|SERCOM_SPI_CTRLA_MODE_SPI_SLAVE|macro|SERCOM_SPI_CTRLA_MODE_SPI_SLAVE
DECL|SERCOM_SPI_CTRLA_MODE_USART_EXT_CLK_Val|macro|SERCOM_SPI_CTRLA_MODE_USART_EXT_CLK_Val
DECL|SERCOM_SPI_CTRLA_MODE_USART_EXT_CLK|macro|SERCOM_SPI_CTRLA_MODE_USART_EXT_CLK
DECL|SERCOM_SPI_CTRLA_MODE_USART_INT_CLK_Val|macro|SERCOM_SPI_CTRLA_MODE_USART_INT_CLK_Val
DECL|SERCOM_SPI_CTRLA_MODE_USART_INT_CLK|macro|SERCOM_SPI_CTRLA_MODE_USART_INT_CLK
DECL|SERCOM_SPI_CTRLA_MODE|macro|SERCOM_SPI_CTRLA_MODE
DECL|SERCOM_SPI_CTRLA_OFFSET|macro|SERCOM_SPI_CTRLA_OFFSET
DECL|SERCOM_SPI_CTRLA_RESETVALUE|macro|SERCOM_SPI_CTRLA_RESETVALUE
DECL|SERCOM_SPI_CTRLA_RUNSTDBY_Pos|macro|SERCOM_SPI_CTRLA_RUNSTDBY_Pos
DECL|SERCOM_SPI_CTRLA_RUNSTDBY|macro|SERCOM_SPI_CTRLA_RUNSTDBY
DECL|SERCOM_SPI_CTRLA_SWRST_Pos|macro|SERCOM_SPI_CTRLA_SWRST_Pos
DECL|SERCOM_SPI_CTRLA_SWRST|macro|SERCOM_SPI_CTRLA_SWRST
DECL|SERCOM_SPI_CTRLA_Type|typedef|} SERCOM_SPI_CTRLA_Type;
DECL|SERCOM_SPI_CTRLB_AMODE_Msk|macro|SERCOM_SPI_CTRLB_AMODE_Msk
DECL|SERCOM_SPI_CTRLB_AMODE_Pos|macro|SERCOM_SPI_CTRLB_AMODE_Pos
DECL|SERCOM_SPI_CTRLB_AMODE|macro|SERCOM_SPI_CTRLB_AMODE
DECL|SERCOM_SPI_CTRLB_CHSIZE_Msk|macro|SERCOM_SPI_CTRLB_CHSIZE_Msk
DECL|SERCOM_SPI_CTRLB_CHSIZE_Pos|macro|SERCOM_SPI_CTRLB_CHSIZE_Pos
DECL|SERCOM_SPI_CTRLB_CHSIZE|macro|SERCOM_SPI_CTRLB_CHSIZE
DECL|SERCOM_SPI_CTRLB_MASK|macro|SERCOM_SPI_CTRLB_MASK
DECL|SERCOM_SPI_CTRLB_MSSEN_Pos|macro|SERCOM_SPI_CTRLB_MSSEN_Pos
DECL|SERCOM_SPI_CTRLB_MSSEN|macro|SERCOM_SPI_CTRLB_MSSEN
DECL|SERCOM_SPI_CTRLB_OFFSET|macro|SERCOM_SPI_CTRLB_OFFSET
DECL|SERCOM_SPI_CTRLB_PLOADEN_Pos|macro|SERCOM_SPI_CTRLB_PLOADEN_Pos
DECL|SERCOM_SPI_CTRLB_PLOADEN|macro|SERCOM_SPI_CTRLB_PLOADEN
DECL|SERCOM_SPI_CTRLB_RESETVALUE|macro|SERCOM_SPI_CTRLB_RESETVALUE
DECL|SERCOM_SPI_CTRLB_RXEN_Pos|macro|SERCOM_SPI_CTRLB_RXEN_Pos
DECL|SERCOM_SPI_CTRLB_RXEN|macro|SERCOM_SPI_CTRLB_RXEN
DECL|SERCOM_SPI_CTRLB_SSDE_Pos|macro|SERCOM_SPI_CTRLB_SSDE_Pos
DECL|SERCOM_SPI_CTRLB_SSDE|macro|SERCOM_SPI_CTRLB_SSDE
DECL|SERCOM_SPI_CTRLB_Type|typedef|} SERCOM_SPI_CTRLB_Type;
DECL|SERCOM_SPI_DATA_DATA_Msk|macro|SERCOM_SPI_DATA_DATA_Msk
DECL|SERCOM_SPI_DATA_DATA_Pos|macro|SERCOM_SPI_DATA_DATA_Pos
DECL|SERCOM_SPI_DATA_DATA|macro|SERCOM_SPI_DATA_DATA
DECL|SERCOM_SPI_DATA_MASK|macro|SERCOM_SPI_DATA_MASK
DECL|SERCOM_SPI_DATA_OFFSET|macro|SERCOM_SPI_DATA_OFFSET
DECL|SERCOM_SPI_DATA_RESETVALUE|macro|SERCOM_SPI_DATA_RESETVALUE
DECL|SERCOM_SPI_DATA_Type|typedef|} SERCOM_SPI_DATA_Type;
DECL|SERCOM_SPI_DBGCTRL_DBGSTOP_Pos|macro|SERCOM_SPI_DBGCTRL_DBGSTOP_Pos
DECL|SERCOM_SPI_DBGCTRL_DBGSTOP|macro|SERCOM_SPI_DBGCTRL_DBGSTOP
DECL|SERCOM_SPI_DBGCTRL_MASK|macro|SERCOM_SPI_DBGCTRL_MASK
DECL|SERCOM_SPI_DBGCTRL_OFFSET|macro|SERCOM_SPI_DBGCTRL_OFFSET
DECL|SERCOM_SPI_DBGCTRL_RESETVALUE|macro|SERCOM_SPI_DBGCTRL_RESETVALUE
DECL|SERCOM_SPI_DBGCTRL_Type|typedef|} SERCOM_SPI_DBGCTRL_Type;
DECL|SERCOM_SPI_INTENCLR_DRE_Pos|macro|SERCOM_SPI_INTENCLR_DRE_Pos
DECL|SERCOM_SPI_INTENCLR_DRE|macro|SERCOM_SPI_INTENCLR_DRE
DECL|SERCOM_SPI_INTENCLR_ERROR_Pos|macro|SERCOM_SPI_INTENCLR_ERROR_Pos
DECL|SERCOM_SPI_INTENCLR_ERROR|macro|SERCOM_SPI_INTENCLR_ERROR
DECL|SERCOM_SPI_INTENCLR_MASK|macro|SERCOM_SPI_INTENCLR_MASK
DECL|SERCOM_SPI_INTENCLR_OFFSET|macro|SERCOM_SPI_INTENCLR_OFFSET
DECL|SERCOM_SPI_INTENCLR_RESETVALUE|macro|SERCOM_SPI_INTENCLR_RESETVALUE
DECL|SERCOM_SPI_INTENCLR_RXC_Pos|macro|SERCOM_SPI_INTENCLR_RXC_Pos
DECL|SERCOM_SPI_INTENCLR_RXC|macro|SERCOM_SPI_INTENCLR_RXC
DECL|SERCOM_SPI_INTENCLR_SSL_Pos|macro|SERCOM_SPI_INTENCLR_SSL_Pos
DECL|SERCOM_SPI_INTENCLR_SSL|macro|SERCOM_SPI_INTENCLR_SSL
DECL|SERCOM_SPI_INTENCLR_TXC_Pos|macro|SERCOM_SPI_INTENCLR_TXC_Pos
DECL|SERCOM_SPI_INTENCLR_TXC|macro|SERCOM_SPI_INTENCLR_TXC
DECL|SERCOM_SPI_INTENCLR_Type|typedef|} SERCOM_SPI_INTENCLR_Type;
DECL|SERCOM_SPI_INTENSET_DRE_Pos|macro|SERCOM_SPI_INTENSET_DRE_Pos
DECL|SERCOM_SPI_INTENSET_DRE|macro|SERCOM_SPI_INTENSET_DRE
DECL|SERCOM_SPI_INTENSET_ERROR_Pos|macro|SERCOM_SPI_INTENSET_ERROR_Pos
DECL|SERCOM_SPI_INTENSET_ERROR|macro|SERCOM_SPI_INTENSET_ERROR
DECL|SERCOM_SPI_INTENSET_MASK|macro|SERCOM_SPI_INTENSET_MASK
DECL|SERCOM_SPI_INTENSET_OFFSET|macro|SERCOM_SPI_INTENSET_OFFSET
DECL|SERCOM_SPI_INTENSET_RESETVALUE|macro|SERCOM_SPI_INTENSET_RESETVALUE
DECL|SERCOM_SPI_INTENSET_RXC_Pos|macro|SERCOM_SPI_INTENSET_RXC_Pos
DECL|SERCOM_SPI_INTENSET_RXC|macro|SERCOM_SPI_INTENSET_RXC
DECL|SERCOM_SPI_INTENSET_SSL_Pos|macro|SERCOM_SPI_INTENSET_SSL_Pos
DECL|SERCOM_SPI_INTENSET_SSL|macro|SERCOM_SPI_INTENSET_SSL
DECL|SERCOM_SPI_INTENSET_TXC_Pos|macro|SERCOM_SPI_INTENSET_TXC_Pos
DECL|SERCOM_SPI_INTENSET_TXC|macro|SERCOM_SPI_INTENSET_TXC
DECL|SERCOM_SPI_INTENSET_Type|typedef|} SERCOM_SPI_INTENSET_Type;
DECL|SERCOM_SPI_INTFLAG_DRE_Pos|macro|SERCOM_SPI_INTFLAG_DRE_Pos
DECL|SERCOM_SPI_INTFLAG_DRE|macro|SERCOM_SPI_INTFLAG_DRE
DECL|SERCOM_SPI_INTFLAG_ERROR_Pos|macro|SERCOM_SPI_INTFLAG_ERROR_Pos
DECL|SERCOM_SPI_INTFLAG_ERROR|macro|SERCOM_SPI_INTFLAG_ERROR
DECL|SERCOM_SPI_INTFLAG_MASK|macro|SERCOM_SPI_INTFLAG_MASK
DECL|SERCOM_SPI_INTFLAG_OFFSET|macro|SERCOM_SPI_INTFLAG_OFFSET
DECL|SERCOM_SPI_INTFLAG_RESETVALUE|macro|SERCOM_SPI_INTFLAG_RESETVALUE
DECL|SERCOM_SPI_INTFLAG_RXC_Pos|macro|SERCOM_SPI_INTFLAG_RXC_Pos
DECL|SERCOM_SPI_INTFLAG_RXC|macro|SERCOM_SPI_INTFLAG_RXC
DECL|SERCOM_SPI_INTFLAG_SSL_Pos|macro|SERCOM_SPI_INTFLAG_SSL_Pos
DECL|SERCOM_SPI_INTFLAG_SSL|macro|SERCOM_SPI_INTFLAG_SSL
DECL|SERCOM_SPI_INTFLAG_TXC_Pos|macro|SERCOM_SPI_INTFLAG_TXC_Pos
DECL|SERCOM_SPI_INTFLAG_TXC|macro|SERCOM_SPI_INTFLAG_TXC
DECL|SERCOM_SPI_INTFLAG_Type|typedef|} SERCOM_SPI_INTFLAG_Type;
DECL|SERCOM_SPI_STATUS_BUFOVF_Pos|macro|SERCOM_SPI_STATUS_BUFOVF_Pos
DECL|SERCOM_SPI_STATUS_BUFOVF|macro|SERCOM_SPI_STATUS_BUFOVF
DECL|SERCOM_SPI_STATUS_MASK|macro|SERCOM_SPI_STATUS_MASK
DECL|SERCOM_SPI_STATUS_OFFSET|macro|SERCOM_SPI_STATUS_OFFSET
DECL|SERCOM_SPI_STATUS_RESETVALUE|macro|SERCOM_SPI_STATUS_RESETVALUE
DECL|SERCOM_SPI_STATUS_Type|typedef|} SERCOM_SPI_STATUS_Type;
DECL|SERCOM_SPI_SYNCBUSY_CTRLB_Pos|macro|SERCOM_SPI_SYNCBUSY_CTRLB_Pos
DECL|SERCOM_SPI_SYNCBUSY_CTRLB|macro|SERCOM_SPI_SYNCBUSY_CTRLB
DECL|SERCOM_SPI_SYNCBUSY_ENABLE_Pos|macro|SERCOM_SPI_SYNCBUSY_ENABLE_Pos
DECL|SERCOM_SPI_SYNCBUSY_ENABLE|macro|SERCOM_SPI_SYNCBUSY_ENABLE
DECL|SERCOM_SPI_SYNCBUSY_MASK|macro|SERCOM_SPI_SYNCBUSY_MASK
DECL|SERCOM_SPI_SYNCBUSY_OFFSET|macro|SERCOM_SPI_SYNCBUSY_OFFSET
DECL|SERCOM_SPI_SYNCBUSY_RESETVALUE|macro|SERCOM_SPI_SYNCBUSY_RESETVALUE
DECL|SERCOM_SPI_SYNCBUSY_SWRST_Pos|macro|SERCOM_SPI_SYNCBUSY_SWRST_Pos
DECL|SERCOM_SPI_SYNCBUSY_SWRST|macro|SERCOM_SPI_SYNCBUSY_SWRST
DECL|SERCOM_SPI_SYNCBUSY_Type|typedef|} SERCOM_SPI_SYNCBUSY_Type;
DECL|SERCOM_U2201|macro|SERCOM_U2201
DECL|SERCOM_USART_BAUD_BAUD_Msk|macro|SERCOM_USART_BAUD_BAUD_Msk
DECL|SERCOM_USART_BAUD_BAUD_Pos|macro|SERCOM_USART_BAUD_BAUD_Pos
DECL|SERCOM_USART_BAUD_BAUD|macro|SERCOM_USART_BAUD_BAUD
DECL|SERCOM_USART_BAUD_FRACFP_BAUD_Msk|macro|SERCOM_USART_BAUD_FRACFP_BAUD_Msk
DECL|SERCOM_USART_BAUD_FRACFP_BAUD_Pos|macro|SERCOM_USART_BAUD_FRACFP_BAUD_Pos
DECL|SERCOM_USART_BAUD_FRACFP_BAUD|macro|SERCOM_USART_BAUD_FRACFP_BAUD
DECL|SERCOM_USART_BAUD_FRACFP_FP_Msk|macro|SERCOM_USART_BAUD_FRACFP_FP_Msk
DECL|SERCOM_USART_BAUD_FRACFP_FP_Pos|macro|SERCOM_USART_BAUD_FRACFP_FP_Pos
DECL|SERCOM_USART_BAUD_FRACFP_FP|macro|SERCOM_USART_BAUD_FRACFP_FP
DECL|SERCOM_USART_BAUD_FRACFP_MASK|macro|SERCOM_USART_BAUD_FRACFP_MASK
DECL|SERCOM_USART_BAUD_FRAC_BAUD_Msk|macro|SERCOM_USART_BAUD_FRAC_BAUD_Msk
DECL|SERCOM_USART_BAUD_FRAC_BAUD_Pos|macro|SERCOM_USART_BAUD_FRAC_BAUD_Pos
DECL|SERCOM_USART_BAUD_FRAC_BAUD|macro|SERCOM_USART_BAUD_FRAC_BAUD
DECL|SERCOM_USART_BAUD_FRAC_FP_Msk|macro|SERCOM_USART_BAUD_FRAC_FP_Msk
DECL|SERCOM_USART_BAUD_FRAC_FP_Pos|macro|SERCOM_USART_BAUD_FRAC_FP_Pos
DECL|SERCOM_USART_BAUD_FRAC_FP|macro|SERCOM_USART_BAUD_FRAC_FP
DECL|SERCOM_USART_BAUD_FRAC_MASK|macro|SERCOM_USART_BAUD_FRAC_MASK
DECL|SERCOM_USART_BAUD_MASK|macro|SERCOM_USART_BAUD_MASK
DECL|SERCOM_USART_BAUD_OFFSET|macro|SERCOM_USART_BAUD_OFFSET
DECL|SERCOM_USART_BAUD_RESETVALUE|macro|SERCOM_USART_BAUD_RESETVALUE
DECL|SERCOM_USART_BAUD_Type|typedef|} SERCOM_USART_BAUD_Type;
DECL|SERCOM_USART_BAUD_USARTFP_BAUD_Msk|macro|SERCOM_USART_BAUD_USARTFP_BAUD_Msk
DECL|SERCOM_USART_BAUD_USARTFP_BAUD_Pos|macro|SERCOM_USART_BAUD_USARTFP_BAUD_Pos
DECL|SERCOM_USART_BAUD_USARTFP_BAUD|macro|SERCOM_USART_BAUD_USARTFP_BAUD
DECL|SERCOM_USART_BAUD_USARTFP_MASK|macro|SERCOM_USART_BAUD_USARTFP_MASK
DECL|SERCOM_USART_CTRLA_CMODE_Pos|macro|SERCOM_USART_CTRLA_CMODE_Pos
DECL|SERCOM_USART_CTRLA_CMODE|macro|SERCOM_USART_CTRLA_CMODE
DECL|SERCOM_USART_CTRLA_CPOL_Pos|macro|SERCOM_USART_CTRLA_CPOL_Pos
DECL|SERCOM_USART_CTRLA_CPOL|macro|SERCOM_USART_CTRLA_CPOL
DECL|SERCOM_USART_CTRLA_DORD_Pos|macro|SERCOM_USART_CTRLA_DORD_Pos
DECL|SERCOM_USART_CTRLA_DORD|macro|SERCOM_USART_CTRLA_DORD
DECL|SERCOM_USART_CTRLA_ENABLE_Pos|macro|SERCOM_USART_CTRLA_ENABLE_Pos
DECL|SERCOM_USART_CTRLA_ENABLE|macro|SERCOM_USART_CTRLA_ENABLE
DECL|SERCOM_USART_CTRLA_FORM_Msk|macro|SERCOM_USART_CTRLA_FORM_Msk
DECL|SERCOM_USART_CTRLA_FORM_Pos|macro|SERCOM_USART_CTRLA_FORM_Pos
DECL|SERCOM_USART_CTRLA_FORM|macro|SERCOM_USART_CTRLA_FORM
DECL|SERCOM_USART_CTRLA_IBON_Pos|macro|SERCOM_USART_CTRLA_IBON_Pos
DECL|SERCOM_USART_CTRLA_IBON|macro|SERCOM_USART_CTRLA_IBON
DECL|SERCOM_USART_CTRLA_MASK|macro|SERCOM_USART_CTRLA_MASK
DECL|SERCOM_USART_CTRLA_MODE_I2C_MASTER_Val|macro|SERCOM_USART_CTRLA_MODE_I2C_MASTER_Val
DECL|SERCOM_USART_CTRLA_MODE_I2C_MASTER|macro|SERCOM_USART_CTRLA_MODE_I2C_MASTER
DECL|SERCOM_USART_CTRLA_MODE_I2C_SLAVE_Val|macro|SERCOM_USART_CTRLA_MODE_I2C_SLAVE_Val
DECL|SERCOM_USART_CTRLA_MODE_I2C_SLAVE|macro|SERCOM_USART_CTRLA_MODE_I2C_SLAVE
DECL|SERCOM_USART_CTRLA_MODE_Msk|macro|SERCOM_USART_CTRLA_MODE_Msk
DECL|SERCOM_USART_CTRLA_MODE_Pos|macro|SERCOM_USART_CTRLA_MODE_Pos
DECL|SERCOM_USART_CTRLA_MODE_SPI_MASTER_Val|macro|SERCOM_USART_CTRLA_MODE_SPI_MASTER_Val
DECL|SERCOM_USART_CTRLA_MODE_SPI_MASTER|macro|SERCOM_USART_CTRLA_MODE_SPI_MASTER
DECL|SERCOM_USART_CTRLA_MODE_SPI_SLAVE_Val|macro|SERCOM_USART_CTRLA_MODE_SPI_SLAVE_Val
DECL|SERCOM_USART_CTRLA_MODE_SPI_SLAVE|macro|SERCOM_USART_CTRLA_MODE_SPI_SLAVE
DECL|SERCOM_USART_CTRLA_MODE_USART_EXT_CLK_Val|macro|SERCOM_USART_CTRLA_MODE_USART_EXT_CLK_Val
DECL|SERCOM_USART_CTRLA_MODE_USART_EXT_CLK|macro|SERCOM_USART_CTRLA_MODE_USART_EXT_CLK
DECL|SERCOM_USART_CTRLA_MODE_USART_INT_CLK_Val|macro|SERCOM_USART_CTRLA_MODE_USART_INT_CLK_Val
DECL|SERCOM_USART_CTRLA_MODE_USART_INT_CLK|macro|SERCOM_USART_CTRLA_MODE_USART_INT_CLK
DECL|SERCOM_USART_CTRLA_MODE|macro|SERCOM_USART_CTRLA_MODE
DECL|SERCOM_USART_CTRLA_OFFSET|macro|SERCOM_USART_CTRLA_OFFSET
DECL|SERCOM_USART_CTRLA_RESETVALUE|macro|SERCOM_USART_CTRLA_RESETVALUE
DECL|SERCOM_USART_CTRLA_RUNSTDBY_Pos|macro|SERCOM_USART_CTRLA_RUNSTDBY_Pos
DECL|SERCOM_USART_CTRLA_RUNSTDBY|macro|SERCOM_USART_CTRLA_RUNSTDBY
DECL|SERCOM_USART_CTRLA_RXPO_Msk|macro|SERCOM_USART_CTRLA_RXPO_Msk
DECL|SERCOM_USART_CTRLA_RXPO_Pos|macro|SERCOM_USART_CTRLA_RXPO_Pos
DECL|SERCOM_USART_CTRLA_RXPO|macro|SERCOM_USART_CTRLA_RXPO
DECL|SERCOM_USART_CTRLA_SAMPA_Msk|macro|SERCOM_USART_CTRLA_SAMPA_Msk
DECL|SERCOM_USART_CTRLA_SAMPA_Pos|macro|SERCOM_USART_CTRLA_SAMPA_Pos
DECL|SERCOM_USART_CTRLA_SAMPA|macro|SERCOM_USART_CTRLA_SAMPA
DECL|SERCOM_USART_CTRLA_SAMPR_Msk|macro|SERCOM_USART_CTRLA_SAMPR_Msk
DECL|SERCOM_USART_CTRLA_SAMPR_Pos|macro|SERCOM_USART_CTRLA_SAMPR_Pos
DECL|SERCOM_USART_CTRLA_SAMPR|macro|SERCOM_USART_CTRLA_SAMPR
DECL|SERCOM_USART_CTRLA_SWRST_Pos|macro|SERCOM_USART_CTRLA_SWRST_Pos
DECL|SERCOM_USART_CTRLA_SWRST|macro|SERCOM_USART_CTRLA_SWRST
DECL|SERCOM_USART_CTRLA_TXPO_Msk|macro|SERCOM_USART_CTRLA_TXPO_Msk
DECL|SERCOM_USART_CTRLA_TXPO_Pos|macro|SERCOM_USART_CTRLA_TXPO_Pos
DECL|SERCOM_USART_CTRLA_TXPO|macro|SERCOM_USART_CTRLA_TXPO
DECL|SERCOM_USART_CTRLA_Type|typedef|} SERCOM_USART_CTRLA_Type;
DECL|SERCOM_USART_CTRLB_CHSIZE_Msk|macro|SERCOM_USART_CTRLB_CHSIZE_Msk
DECL|SERCOM_USART_CTRLB_CHSIZE_Pos|macro|SERCOM_USART_CTRLB_CHSIZE_Pos
DECL|SERCOM_USART_CTRLB_CHSIZE|macro|SERCOM_USART_CTRLB_CHSIZE
DECL|SERCOM_USART_CTRLB_COLDEN_Pos|macro|SERCOM_USART_CTRLB_COLDEN_Pos
DECL|SERCOM_USART_CTRLB_COLDEN|macro|SERCOM_USART_CTRLB_COLDEN
DECL|SERCOM_USART_CTRLB_ENC_Pos|macro|SERCOM_USART_CTRLB_ENC_Pos
DECL|SERCOM_USART_CTRLB_ENC|macro|SERCOM_USART_CTRLB_ENC
DECL|SERCOM_USART_CTRLB_MASK|macro|SERCOM_USART_CTRLB_MASK
DECL|SERCOM_USART_CTRLB_OFFSET|macro|SERCOM_USART_CTRLB_OFFSET
DECL|SERCOM_USART_CTRLB_PMODE_Pos|macro|SERCOM_USART_CTRLB_PMODE_Pos
DECL|SERCOM_USART_CTRLB_PMODE|macro|SERCOM_USART_CTRLB_PMODE
DECL|SERCOM_USART_CTRLB_RESETVALUE|macro|SERCOM_USART_CTRLB_RESETVALUE
DECL|SERCOM_USART_CTRLB_RXEN_Pos|macro|SERCOM_USART_CTRLB_RXEN_Pos
DECL|SERCOM_USART_CTRLB_RXEN|macro|SERCOM_USART_CTRLB_RXEN
DECL|SERCOM_USART_CTRLB_SBMODE_Pos|macro|SERCOM_USART_CTRLB_SBMODE_Pos
DECL|SERCOM_USART_CTRLB_SBMODE|macro|SERCOM_USART_CTRLB_SBMODE
DECL|SERCOM_USART_CTRLB_SFDE_Pos|macro|SERCOM_USART_CTRLB_SFDE_Pos
DECL|SERCOM_USART_CTRLB_SFDE|macro|SERCOM_USART_CTRLB_SFDE
DECL|SERCOM_USART_CTRLB_TXEN_Pos|macro|SERCOM_USART_CTRLB_TXEN_Pos
DECL|SERCOM_USART_CTRLB_TXEN|macro|SERCOM_USART_CTRLB_TXEN
DECL|SERCOM_USART_CTRLB_Type|typedef|} SERCOM_USART_CTRLB_Type;
DECL|SERCOM_USART_DATA_DATA_Msk|macro|SERCOM_USART_DATA_DATA_Msk
DECL|SERCOM_USART_DATA_DATA_Pos|macro|SERCOM_USART_DATA_DATA_Pos
DECL|SERCOM_USART_DATA_DATA|macro|SERCOM_USART_DATA_DATA
DECL|SERCOM_USART_DATA_MASK|macro|SERCOM_USART_DATA_MASK
DECL|SERCOM_USART_DATA_OFFSET|macro|SERCOM_USART_DATA_OFFSET
DECL|SERCOM_USART_DATA_RESETVALUE|macro|SERCOM_USART_DATA_RESETVALUE
DECL|SERCOM_USART_DATA_Type|typedef|} SERCOM_USART_DATA_Type;
DECL|SERCOM_USART_DBGCTRL_DBGSTOP_Pos|macro|SERCOM_USART_DBGCTRL_DBGSTOP_Pos
DECL|SERCOM_USART_DBGCTRL_DBGSTOP|macro|SERCOM_USART_DBGCTRL_DBGSTOP
DECL|SERCOM_USART_DBGCTRL_MASK|macro|SERCOM_USART_DBGCTRL_MASK
DECL|SERCOM_USART_DBGCTRL_OFFSET|macro|SERCOM_USART_DBGCTRL_OFFSET
DECL|SERCOM_USART_DBGCTRL_RESETVALUE|macro|SERCOM_USART_DBGCTRL_RESETVALUE
DECL|SERCOM_USART_DBGCTRL_Type|typedef|} SERCOM_USART_DBGCTRL_Type;
DECL|SERCOM_USART_INTENCLR_CTSIC_Pos|macro|SERCOM_USART_INTENCLR_CTSIC_Pos
DECL|SERCOM_USART_INTENCLR_CTSIC|macro|SERCOM_USART_INTENCLR_CTSIC
DECL|SERCOM_USART_INTENCLR_DRE_Pos|macro|SERCOM_USART_INTENCLR_DRE_Pos
DECL|SERCOM_USART_INTENCLR_DRE|macro|SERCOM_USART_INTENCLR_DRE
DECL|SERCOM_USART_INTENCLR_ERROR_Pos|macro|SERCOM_USART_INTENCLR_ERROR_Pos
DECL|SERCOM_USART_INTENCLR_ERROR|macro|SERCOM_USART_INTENCLR_ERROR
DECL|SERCOM_USART_INTENCLR_MASK|macro|SERCOM_USART_INTENCLR_MASK
DECL|SERCOM_USART_INTENCLR_OFFSET|macro|SERCOM_USART_INTENCLR_OFFSET
DECL|SERCOM_USART_INTENCLR_RESETVALUE|macro|SERCOM_USART_INTENCLR_RESETVALUE
DECL|SERCOM_USART_INTENCLR_RXBRK_Pos|macro|SERCOM_USART_INTENCLR_RXBRK_Pos
DECL|SERCOM_USART_INTENCLR_RXBRK|macro|SERCOM_USART_INTENCLR_RXBRK
DECL|SERCOM_USART_INTENCLR_RXC_Pos|macro|SERCOM_USART_INTENCLR_RXC_Pos
DECL|SERCOM_USART_INTENCLR_RXC|macro|SERCOM_USART_INTENCLR_RXC
DECL|SERCOM_USART_INTENCLR_RXS_Pos|macro|SERCOM_USART_INTENCLR_RXS_Pos
DECL|SERCOM_USART_INTENCLR_RXS|macro|SERCOM_USART_INTENCLR_RXS
DECL|SERCOM_USART_INTENCLR_TXC_Pos|macro|SERCOM_USART_INTENCLR_TXC_Pos
DECL|SERCOM_USART_INTENCLR_TXC|macro|SERCOM_USART_INTENCLR_TXC
DECL|SERCOM_USART_INTENCLR_Type|typedef|} SERCOM_USART_INTENCLR_Type;
DECL|SERCOM_USART_INTENSET_CTSIC_Pos|macro|SERCOM_USART_INTENSET_CTSIC_Pos
DECL|SERCOM_USART_INTENSET_CTSIC|macro|SERCOM_USART_INTENSET_CTSIC
DECL|SERCOM_USART_INTENSET_DRE_Pos|macro|SERCOM_USART_INTENSET_DRE_Pos
DECL|SERCOM_USART_INTENSET_DRE|macro|SERCOM_USART_INTENSET_DRE
DECL|SERCOM_USART_INTENSET_ERROR_Pos|macro|SERCOM_USART_INTENSET_ERROR_Pos
DECL|SERCOM_USART_INTENSET_ERROR|macro|SERCOM_USART_INTENSET_ERROR
DECL|SERCOM_USART_INTENSET_MASK|macro|SERCOM_USART_INTENSET_MASK
DECL|SERCOM_USART_INTENSET_OFFSET|macro|SERCOM_USART_INTENSET_OFFSET
DECL|SERCOM_USART_INTENSET_RESETVALUE|macro|SERCOM_USART_INTENSET_RESETVALUE
DECL|SERCOM_USART_INTENSET_RXBRK_Pos|macro|SERCOM_USART_INTENSET_RXBRK_Pos
DECL|SERCOM_USART_INTENSET_RXBRK|macro|SERCOM_USART_INTENSET_RXBRK
DECL|SERCOM_USART_INTENSET_RXC_Pos|macro|SERCOM_USART_INTENSET_RXC_Pos
DECL|SERCOM_USART_INTENSET_RXC|macro|SERCOM_USART_INTENSET_RXC
DECL|SERCOM_USART_INTENSET_RXS_Pos|macro|SERCOM_USART_INTENSET_RXS_Pos
DECL|SERCOM_USART_INTENSET_RXS|macro|SERCOM_USART_INTENSET_RXS
DECL|SERCOM_USART_INTENSET_TXC_Pos|macro|SERCOM_USART_INTENSET_TXC_Pos
DECL|SERCOM_USART_INTENSET_TXC|macro|SERCOM_USART_INTENSET_TXC
DECL|SERCOM_USART_INTENSET_Type|typedef|} SERCOM_USART_INTENSET_Type;
DECL|SERCOM_USART_INTFLAG_CTSIC_Pos|macro|SERCOM_USART_INTFLAG_CTSIC_Pos
DECL|SERCOM_USART_INTFLAG_CTSIC|macro|SERCOM_USART_INTFLAG_CTSIC
DECL|SERCOM_USART_INTFLAG_DRE_Pos|macro|SERCOM_USART_INTFLAG_DRE_Pos
DECL|SERCOM_USART_INTFLAG_DRE|macro|SERCOM_USART_INTFLAG_DRE
DECL|SERCOM_USART_INTFLAG_ERROR_Pos|macro|SERCOM_USART_INTFLAG_ERROR_Pos
DECL|SERCOM_USART_INTFLAG_ERROR|macro|SERCOM_USART_INTFLAG_ERROR
DECL|SERCOM_USART_INTFLAG_MASK|macro|SERCOM_USART_INTFLAG_MASK
DECL|SERCOM_USART_INTFLAG_OFFSET|macro|SERCOM_USART_INTFLAG_OFFSET
DECL|SERCOM_USART_INTFLAG_RESETVALUE|macro|SERCOM_USART_INTFLAG_RESETVALUE
DECL|SERCOM_USART_INTFLAG_RXBRK_Pos|macro|SERCOM_USART_INTFLAG_RXBRK_Pos
DECL|SERCOM_USART_INTFLAG_RXBRK|macro|SERCOM_USART_INTFLAG_RXBRK
DECL|SERCOM_USART_INTFLAG_RXC_Pos|macro|SERCOM_USART_INTFLAG_RXC_Pos
DECL|SERCOM_USART_INTFLAG_RXC|macro|SERCOM_USART_INTFLAG_RXC
DECL|SERCOM_USART_INTFLAG_RXS_Pos|macro|SERCOM_USART_INTFLAG_RXS_Pos
DECL|SERCOM_USART_INTFLAG_RXS|macro|SERCOM_USART_INTFLAG_RXS
DECL|SERCOM_USART_INTFLAG_TXC_Pos|macro|SERCOM_USART_INTFLAG_TXC_Pos
DECL|SERCOM_USART_INTFLAG_TXC|macro|SERCOM_USART_INTFLAG_TXC
DECL|SERCOM_USART_INTFLAG_Type|typedef|} SERCOM_USART_INTFLAG_Type;
DECL|SERCOM_USART_RXPL_MASK|macro|SERCOM_USART_RXPL_MASK
DECL|SERCOM_USART_RXPL_OFFSET|macro|SERCOM_USART_RXPL_OFFSET
DECL|SERCOM_USART_RXPL_RESETVALUE|macro|SERCOM_USART_RXPL_RESETVALUE
DECL|SERCOM_USART_RXPL_RXPL_Msk|macro|SERCOM_USART_RXPL_RXPL_Msk
DECL|SERCOM_USART_RXPL_RXPL_Pos|macro|SERCOM_USART_RXPL_RXPL_Pos
DECL|SERCOM_USART_RXPL_RXPL|macro|SERCOM_USART_RXPL_RXPL
DECL|SERCOM_USART_RXPL_Type|typedef|} SERCOM_USART_RXPL_Type;
DECL|SERCOM_USART_STATUS_BUFOVF_Pos|macro|SERCOM_USART_STATUS_BUFOVF_Pos
DECL|SERCOM_USART_STATUS_BUFOVF|macro|SERCOM_USART_STATUS_BUFOVF
DECL|SERCOM_USART_STATUS_COLL_Pos|macro|SERCOM_USART_STATUS_COLL_Pos
DECL|SERCOM_USART_STATUS_COLL|macro|SERCOM_USART_STATUS_COLL
DECL|SERCOM_USART_STATUS_CTS_Pos|macro|SERCOM_USART_STATUS_CTS_Pos
DECL|SERCOM_USART_STATUS_CTS|macro|SERCOM_USART_STATUS_CTS
DECL|SERCOM_USART_STATUS_FERR_Pos|macro|SERCOM_USART_STATUS_FERR_Pos
DECL|SERCOM_USART_STATUS_FERR|macro|SERCOM_USART_STATUS_FERR
DECL|SERCOM_USART_STATUS_ISF_Pos|macro|SERCOM_USART_STATUS_ISF_Pos
DECL|SERCOM_USART_STATUS_ISF|macro|SERCOM_USART_STATUS_ISF
DECL|SERCOM_USART_STATUS_MASK|macro|SERCOM_USART_STATUS_MASK
DECL|SERCOM_USART_STATUS_OFFSET|macro|SERCOM_USART_STATUS_OFFSET
DECL|SERCOM_USART_STATUS_PERR_Pos|macro|SERCOM_USART_STATUS_PERR_Pos
DECL|SERCOM_USART_STATUS_PERR|macro|SERCOM_USART_STATUS_PERR
DECL|SERCOM_USART_STATUS_RESETVALUE|macro|SERCOM_USART_STATUS_RESETVALUE
DECL|SERCOM_USART_STATUS_Type|typedef|} SERCOM_USART_STATUS_Type;
DECL|SERCOM_USART_SYNCBUSY_CTRLB_Pos|macro|SERCOM_USART_SYNCBUSY_CTRLB_Pos
DECL|SERCOM_USART_SYNCBUSY_CTRLB|macro|SERCOM_USART_SYNCBUSY_CTRLB
DECL|SERCOM_USART_SYNCBUSY_ENABLE_Pos|macro|SERCOM_USART_SYNCBUSY_ENABLE_Pos
DECL|SERCOM_USART_SYNCBUSY_ENABLE|macro|SERCOM_USART_SYNCBUSY_ENABLE
DECL|SERCOM_USART_SYNCBUSY_MASK|macro|SERCOM_USART_SYNCBUSY_MASK
DECL|SERCOM_USART_SYNCBUSY_OFFSET|macro|SERCOM_USART_SYNCBUSY_OFFSET
DECL|SERCOM_USART_SYNCBUSY_RESETVALUE|macro|SERCOM_USART_SYNCBUSY_RESETVALUE
DECL|SERCOM_USART_SYNCBUSY_SWRST_Pos|macro|SERCOM_USART_SYNCBUSY_SWRST_Pos
DECL|SERCOM_USART_SYNCBUSY_SWRST|macro|SERCOM_USART_SYNCBUSY_SWRST
DECL|SERCOM_USART_SYNCBUSY_Type|typedef|} SERCOM_USART_SYNCBUSY_Type;
DECL|SEXTTOEN|member|uint32_t SEXTTOEN:1; /*!< bit: 23 Slave SCL Low Extend Timeout */
DECL|SEXTTOEN|member|uint32_t SEXTTOEN:1; /*!< bit: 23 Slave SCL Low Extend Timeout */
DECL|SEXTTOUT|member|uint16_t SEXTTOUT:1; /*!< bit: 9 Slave SCL Low Extend Timeout */
DECL|SEXTTOUT|member|uint16_t SEXTTOUT:1; /*!< bit: 9 Slave SCL Low Extend Timeout */
DECL|SFDE|member|uint32_t SFDE:1; /*!< bit: 9 Start of Frame Detection Enable */
DECL|SMEN|member|uint32_t SMEN:1; /*!< bit: 8 Smart Mode Enable */
DECL|SMEN|member|uint32_t SMEN:1; /*!< bit: 8 Smart Mode Enable */
DECL|SPEED|member|uint32_t SPEED:2; /*!< bit: 24..25 Transfer Speed */
DECL|SPEED|member|uint32_t SPEED:2; /*!< bit: 24..25 Transfer Speed */
DECL|SPI|member|SercomSpi SPI; /**< \brief Offset: 0x00 SPI Mode */
DECL|SR|member|uint16_t SR:1; /*!< bit: 4 Repeated Start */
DECL|SSDE|member|uint32_t SSDE:1; /*!< bit: 9 Slave Select Low Detect Enable */
DECL|SSL|member|__I uint8_t SSL:1; /*!< bit: 3 Slave Select Low Interrupt Flag */
DECL|SSL|member|uint8_t SSL:1; /*!< bit: 3 Slave Select Low Interrupt Disable */
DECL|SSL|member|uint8_t SSL:1; /*!< bit: 3 Slave Select Low Interrupt Enable */
DECL|STATUS|member|__IO SERCOM_I2CM_STATUS_Type STATUS; /**< \brief Offset: 0x1A (R/W 16) I2CM Status */
DECL|STATUS|member|__IO SERCOM_I2CS_STATUS_Type STATUS; /**< \brief Offset: 0x1A (R/W 16) I2CS Status */
DECL|STATUS|member|__IO SERCOM_SPI_STATUS_Type STATUS; /**< \brief Offset: 0x1A (R/W 16) SPI Status */
DECL|STATUS|member|__IO SERCOM_USART_STATUS_Type STATUS; /**< \brief Offset: 0x1A (R/W 16) USART Status */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset Synchronization Busy */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset Synchronization Busy */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset Synchronization Busy */
DECL|SWRST|member|uint32_t SWRST:1; /*!< bit: 0 Software Reset Synchronization Busy */
DECL|SYNCBUSY|member|__I SERCOM_I2CM_SYNCBUSY_Type SYNCBUSY; /**< \brief Offset: 0x1C (R/ 32) I2CM Syncbusy */
DECL|SYNCBUSY|member|__I SERCOM_I2CS_SYNCBUSY_Type SYNCBUSY; /**< \brief Offset: 0x1C (R/ 32) I2CS Syncbusy */
DECL|SYNCBUSY|member|__I SERCOM_SPI_SYNCBUSY_Type SYNCBUSY; /**< \brief Offset: 0x1C (R/ 32) SPI Syncbusy */
DECL|SYNCBUSY|member|__I SERCOM_USART_SYNCBUSY_Type SYNCBUSY; /**< \brief Offset: 0x1C (R/ 32) USART Syncbusy */
DECL|SYSOP|member|uint32_t SYSOP:1; /*!< bit: 2 System Operation Synchronization Busy */
DECL|SercomI2cm|typedef|} SercomI2cm;
DECL|SercomI2cs|typedef|} SercomI2cs;
DECL|SercomSpi|typedef|} SercomSpi;
DECL|SercomUsart|typedef|} SercomUsart;
DECL|Sercom|typedef|} Sercom;
DECL|TENBITEN|member|uint32_t TENBITEN:1; /*!< bit: 15 Ten Bit Addressing Enable */
DECL|TENBITEN|member|uint32_t TENBITEN:1; /*!< bit: 15 Ten Bit Addressing Enable */
DECL|TXC|member|__I uint8_t TXC:1; /*!< bit: 1 Transmit Complete Interrupt */
DECL|TXC|member|__I uint8_t TXC:1; /*!< bit: 1 Transmit Complete Interrupt */
DECL|TXC|member|uint8_t TXC:1; /*!< bit: 1 Transmit Complete Interrupt Disable */
DECL|TXC|member|uint8_t TXC:1; /*!< bit: 1 Transmit Complete Interrupt Disable */
DECL|TXC|member|uint8_t TXC:1; /*!< bit: 1 Transmit Complete Interrupt Enable */
DECL|TXC|member|uint8_t TXC:1; /*!< bit: 1 Transmit Complete Interrupt Enable */
DECL|TXEN|member|uint32_t TXEN:1; /*!< bit: 16 Transmitter Enable */
DECL|TXPO|member|uint32_t TXPO:2; /*!< bit: 16..17 Transmit Data Pinout */
DECL|USARTFP|member|} USARTFP; /*!< Structure used for USARTFP */
DECL|USART|member|SercomUsart USART; /**< \brief Offset: 0x00 USART Mode */
DECL|_SAMD21_SERCOM_COMPONENT_|macro|_SAMD21_SERCOM_COMPONENT_
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|uint16_t|member|uint16_t :10; /*!< bit: 6..15 Reserved */
DECL|uint16_t|member|uint16_t :13; /*!< bit: 3..15 Reserved */
DECL|uint16_t|member|uint16_t :1; /*!< bit: 3 Reserved */
DECL|uint16_t|member|uint16_t :1; /*!< bit: 5 Reserved */
DECL|uint16_t|member|uint16_t :1; /*!< bit: 8 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 0.. 1 Reserved */
DECL|uint16_t|member|uint16_t :5; /*!< bit: 11..15 Reserved */
DECL|uint16_t|member|uint16_t :5; /*!< bit: 11..15 Reserved */
DECL|uint16_t|member|uint16_t :7; /*!< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :13; /*!< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :13; /*!< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /*!< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /*!< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 16 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 16 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 22 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 26 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 26 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :23; /*!< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /*!< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /*!< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /*!< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 11..12 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 11..12 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 18..19 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 18..19 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 28..29 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 5.. 6 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 5.. 6 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 5.. 6 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 5.. 6 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 7.. 8 Reserved */
DECL|uint32_t|member|uint32_t :30; /*!< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 10..12 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 11..13 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 17..19 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 17..19 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 3.. 5 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 3.. 5 Reserved */
DECL|uint32_t|member|uint32_t :4; /*!< bit: 11..14 Reserved */
DECL|uint32_t|member|uint32_t :4; /*!< bit: 9..12 Reserved */
DECL|uint32_t|member|uint32_t :5; /*!< bit: 27..31 Reserved */
DECL|uint32_t|member|uint32_t :6; /*!< bit: 10..15 Reserved */
DECL|uint32_t|member|uint32_t :7; /*!< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 0.. 7 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 0.. 7 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 8..15 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 8..15 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 8..15 Reserved */
DECL|uint8_t|member|__I uint8_t :1; /*!< bit: 6 Reserved */
DECL|uint8_t|member|__I uint8_t :3; /*!< bit: 4.. 6 Reserved */
DECL|uint8_t|member|__I uint8_t :4; /*!< bit: 3.. 6 Reserved */
DECL|uint8_t|member|__I uint8_t :5; /*!< bit: 2.. 6 Reserved */
DECL|uint8_t|member|uint8_t :1; /*!< bit: 6 Reserved */
DECL|uint8_t|member|uint8_t :1; /*!< bit: 6 Reserved */
DECL|uint8_t|member|uint8_t :3; /*!< bit: 4.. 6 Reserved */
DECL|uint8_t|member|uint8_t :3; /*!< bit: 4.. 6 Reserved */
DECL|uint8_t|member|uint8_t :4; /*!< bit: 3.. 6 Reserved */
DECL|uint8_t|member|uint8_t :4; /*!< bit: 3.. 6 Reserved */
DECL|uint8_t|member|uint8_t :5; /*!< bit: 2.. 6 Reserved */
DECL|uint8_t|member|uint8_t :5; /*!< bit: 2.. 6 Reserved */
DECL|uint8_t|member|uint8_t :7; /*!< bit: 1.. 7 Reserved */
DECL|uint8_t|member|uint8_t :7; /*!< bit: 1.. 7 Reserved */
DECL|uint8_t|member|uint8_t :7; /*!< bit: 1.. 7 Reserved */
