VERILOG_SOURCES     = $(PWD)/../../rtl/mod_add.v $(PWD)/../../rtl/cond_sub_q.v
TOPLEVEL            = mod_add
COCOTB_TEST_MODULES = test_mod_add

include ../common.mk
