digraph "CFG for '_Z9backProp2PfS_S_S_' function" {
	label="CFG for '_Z9backProp2PfS_S_S_' function";

	Node0x47005e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %6, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %2, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = getelementptr inbounds float, float addrspace(1)* %3, i64 %22\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = fsub contract float %24, %26\l  %28 = fpext float %27 to double\l  %29 = fpext float %26 to double\l  %30 = fsub contract double 1.000000e+00, %29\l  %31 = fmul contract double %30, %29\l  %32 = fmul contract double %31, %28\l  %33 = fptrunc double %32 to float\l  %34 = sext i32 %13 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fmul contract float %36, %33\l  %38 = fpext float %37 to double\l  %39 = fdiv contract double %38, 6.000000e+03\l  %40 = mul nsw i32 %13, 10\l  %41 = add nsw i32 %40, %21\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %1, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %45 = fpext float %44 to double\l  %46 = fadd contract double %39, %45\l  %47 = fptrunc double %46 to float\l  store float %47, float addrspace(1)* %43, align 4, !tbaa !7\l  ret void\l}"];
}
