# ğŸ§© Week 3: Synthesis, Gate-Level Simulation & STA

Welcome to Week 3 of the VLSI System Design (VSD) training program!  
This week focuses on essential backend concepts â€” covering synthesis, gate-level simulation, and static timing analysis â€” bridging the gap between RTL design and gate-level implementation.

---

## ğŸ“˜ Overview

This folder contains three core tasks that form the foundation of the chip implementation flow:

| ğŸ§  Task | ğŸ§¾ Description |
|--------|---------------|
| **Task 1 â€“ Synthesis & GLS** | Learn how RTL is translated into a gate-level netlist using standard cell libraries. Perform Gate-Level Simulation (GLS) to verify functionality after synthesis. |
| **Task 2 â€“ STA Theory** | Understand the principles of Static Timing Analysis (STA) including setup and hold checks, timing paths, and slack calculations. |
| **Task 3 â€“ Practical on OpenSTA** | Gain hands-on experience with the OpenSTA tool to analyze timing reports, constraints, and path delays practically. |

---

## âš™ï¸ Key Learning Outcomes

- Understand how synthesis maps RTL into gates using standard cell libraries (.lib files).  
- Explore Gate-Level Simulation (GLS) for post-synthesis timing and functional verification.  
- Acquire both theoretical and practical knowledge of Static Timing Analysis (STA).  
- Learn to use OpenSTA for timing validation and slack analysis.

---

## ğŸ§© Tools Used

- **Yosys** â€“ for RTL synthesis  
- **Icarus Verilog (iverilog)** â€“ for simulation and GLS  
- **OpenSTA** â€“ for static timing analysis  
- **GTKWave** â€“ for viewing simulation waveforms  

---

## ğŸš€ Summary

By the end of Week 3, you will have a thorough understanding of how your Verilog RTL design evolves into a gate-level netlist, how its timing is validated through STA, and how to interpret timing reports. This marks a critical transition from design-level concepts to implementation-level insights.

