

================================================================
== Vivado HLS Report for 'net'
================================================================
* Date:           Mon Sep  5 13:30:29 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        PipeNet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  29162|  29162|  29163|  29163|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+
        |                                             |                                  |  Latency  |  Interval | Pipeline|
        |                   Instance                  |              Module              | min | max | min | max |   Type  |
        +---------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+
        |grp_net_AXIvideo2Mat_32_28_28_4096_s_fu_434  |net_AXIvideo2Mat_32_28_28_4096_s  |  899|  899|  899|  899|   none  |
        +---------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  28260|  28260|        73|         36|          1|   784|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    532|
|FIFO             |        0|      -|      15|     60|
|Instance         |        -|      -|    3017|   3038|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    262|
|Register         |        -|      -|     476|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    3508|   3892|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-------+------+------+
    |                   Instance                  |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------+----------------------------------+---------+-------+------+------+
    |grp_net_AXIvideo2Mat_32_28_28_4096_s_fu_434  |net_AXIvideo2Mat_32_28_28_4096_s  |        0|      0|   217|   238|
    |net_srem_32ns_6ns_32_36_U12                  |net_srem_32ns_6ns_32_36           |        0|      0|  1400|  1400|
    |net_srem_32ns_6ns_6_36_U11                   |net_srem_32ns_6ns_6_36            |        0|      0|  1400|  1400|
    +---------------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                        |                                  |        0|      0|  3017|  3038|
    +---------------------------------------------+----------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_U    |net_line_buffer    |        1|  0|   0|   156|    8|     1|         1248|
    |line_buffer_1_U  |net_line_buffer_1  |        1|  0|   0|   252|    8|     1|         2016|
    +-----------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                   |        2|  0|   0|   408|   16|     2|         3264|
    +-----------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +------------------------------------------------------------+---------+---+----+------+-----+---------+
    |                            Name                            | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------------------------------------------+---------+---+----+------+-----+---------+
    |img_input_data_stream_0_V_img_input_data_stream_0_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_input_data_stream_1_V_img_input_data_stream_1_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    |img_input_data_stream_2_V_img_input_data_stream_2_V_fifo_U  |        0|  5|  20|     1|    8|        8|
    +------------------------------------------------------------+---------+---+----+------+-----+---------+
    |Total                                                       |        0| 15|  60|     3|   24|       24|
    +------------------------------------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_1079_p2                 |     +    |      0|  0|   5|           5|           1|
    |grp_fu_1268_p0                 |     +    |      0|  0|  32|          32|           1|
    |grp_fu_811_p0                  |     +    |      0|  0|  32|           1|          32|
    |indvar_flatten_next_fu_502_p2  |     +    |      0|  0|  10|          10|           1|
    |row_fu_508_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp10_fu_1407_p2               |     +    |      0|  0|   4|           8|           8|
    |tmp12_fu_1417_p2               |     +    |      0|  0|   8|           6|           8|
    |tmp4_fu_1181_p2                |     +    |      0|  0|   4|           8|           8|
    |tmp5_fu_1177_p2                |     +    |      0|  0|   4|           8|           8|
    |tmp6_fu_1194_p2                |     +    |      0|  0|   4|           8|           5|
    |tmp9_fu_1402_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_10_fu_1094_p2              |     +    |      0|  0|   9|           9|           8|
    |tmp_11_fu_1104_p2              |     +    |      0|  0|   8|           8|           7|
    |tmp_12_fu_1141_p2              |     +    |      0|  0|   9|           9|           2|
    |tmp_13_fu_1114_p2              |     +    |      0|  0|   9|           9|           8|
    |tmp_16_fu_1289_p2              |     +    |      0|  0|   9|           6|           9|
    |tmp_17_fu_1322_p2              |     +    |      0|  0|   9|           7|           9|
    |tmp_18_fu_1332_p2              |     +    |      0|  0|   9|           6|           9|
    |tmp_1_fu_1128_p2               |     +    |      0|  0|   9|           9|           1|
    |tmp_21_fu_1342_p2              |     +    |      0|  0|   9|           7|           9|
    |tmp_29_0_1_i_fu_1161_p2        |     +    |      0|  0|   4|           8|           4|
    |tmp_29_1_1_i_fu_1189_p2        |     +    |      0|  0|   4|           8|           4|
    |tmp_29_2_1_i_fu_1215_p2        |     +    |      0|  0|   4|           8|           4|
    |tmp_29_2_i_fu_1200_p2          |     +    |      0|  0|   4|           8|           8|
    |tmp_43_1_i_fu_1423_p2          |     +    |      0|  0|   4|           8|           8|
    |tmp_8_fu_1057_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_9_fu_1068_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_s_fu_1084_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_33_0_1_0_i_fu_1151_p2      |     -    |      0|  0|   8|           8|           8|
    |tmp_33_0_1_2_2_i_fu_1156_p2    |     -    |      0|  0|   4|           8|           8|
    |tmp_33_1_1_0_i_fu_1167_p2      |     -    |      0|  0|   4|           8|           8|
    |tmp_33_1_1_2_2_i_fu_1172_p2    |     -    |      0|  0|   4|           8|           8|
    |tmp_33_2_1_0_i_fu_1205_p2      |     -    |      0|  0|   4|           8|           8|
    |tmp_33_2_1_2_2_i_fu_1210_p2    |     -    |      0|  0|   4|           8|           8|
    |tmp_7_fu_1047_p2               |     -    |      0|  0|   8|           8|           8|
    |compute_1_fu_580_p2            |    and   |      0|  0|   1|           1|           1|
    |compute_2_fu_1396_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_574_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp3_fu_490_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp3_mid1_fu_540_p2            |    and   |      0|  0|   1|           1|           1|
    |tmp7_fu_1386_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp8_fu_1390_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_514_p2            |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_flatten_fu_496_p2     |   icmp   |      0|  0|   4|          10|           9|
    |tmp_26_fu_586_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_27_fu_592_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_29_fu_604_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_31_fu_616_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_33_fu_628_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_35_fu_640_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_37_fu_652_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_39_fu_664_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_41_fu_676_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_43_fu_688_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_44_fu_694_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_46_fu_706_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_48_fu_718_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_50_fu_730_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_52_fu_742_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_54_fu_754_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_56_fu_766_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_58_fu_778_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_5_fu_1248_p2               |   icmp   |      0|  0|   3|           6|           1|
    |tmp_5_i1_fu_1380_p2            |   icmp   |      0|  0|  11|          32|           5|
    |tmp_5_i_fu_484_p2              |   icmp   |      0|  0|   2|           5|           4|
    |tmp_5_i_mid1_fu_534_p2         |   icmp   |      0|  0|   2|           5|           4|
    |tmp_60_fu_790_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_63_fu_817_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_64_fu_823_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_66_fu_835_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_68_fu_847_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_6_i1_fu_1300_p2            |   icmp   |      0|  0|  11|          32|           2|
    |tmp_6_i_fu_562_p2              |   icmp   |      0|  0|   2|           5|           2|
    |tmp_70_fu_859_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_72_fu_871_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_74_fu_883_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_76_fu_895_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_78_fu_907_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_80_fu_919_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_81_fu_925_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_83_fu_937_p2               |   icmp   |      0|  0|   2|           5|           3|
    |tmp_85_fu_949_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_87_fu_961_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_89_fu_973_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_8_i1_fu_1305_p2            |   icmp   |      0|  0|  11|          32|           5|
    |tmp_8_i_fu_568_p2              |   icmp   |      0|  0|   2|           5|           4|
    |tmp_91_fu_985_p2               |   icmp   |      0|  0|   2|           5|           4|
    |tmp_93_fu_997_p2               |   icmp   |      0|  0|   2|           5|           2|
    |tmp_95_fu_1009_p2              |   icmp   |      0|  0|   2|           5|           1|
    |tmp_97_fu_1021_p2              |   icmp   |      0|  0|   2|           5|           1|
    |tmp_i2_fu_1374_p2              |   icmp   |      0|  0|  11|          32|           2|
    |tmp_i_fu_478_p2                |   icmp   |      0|  0|   2|           5|           2|
    |tmp_i_mid1_fu_528_p2           |   icmp   |      0|  0|   2|           5|           2|
    |ap_sig_279                     |    or    |      0|  0|   1|           1|           1|
    |tmp_19_fu_1352_p2              |    or    |      0|  0|  45|          33|           1|
    |tmp_28_fu_598_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_30_fu_610_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_32_fu_622_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_34_fu_634_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_36_fu_646_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_38_fu_658_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_40_fu_670_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_42_fu_682_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_45_fu_700_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_47_fu_712_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_49_fu_724_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_51_fu_736_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_53_fu_748_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_55_fu_760_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_57_fu_772_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_59_fu_784_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_61_fu_796_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_65_fu_829_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_67_fu_841_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_69_fu_853_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_71_fu_865_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_73_fu_877_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_75_fu_889_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_77_fu_901_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_79_fu_913_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_82_fu_931_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_84_fu_943_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_86_fu_955_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_88_fu_967_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_90_fu_979_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_92_fu_991_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_94_fu_1003_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp_96_fu_1015_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp_98_fu_1027_p2              |    or    |      0|  0|   1|           1|           1|
    |col_assign_mid2_fu_520_p3      |  select  |      0|  0|   5|           1|           1|
    |output_conv_1_0_fu_1221_p3     |  select  |      0|  0|   8|           1|           8|
    |output_conv_1_1_fu_1228_p3     |  select  |      0|  0|   8|           1|           8|
    |row_assign_mid2_fu_554_p3      |  select  |      0|  0|   5|           1|           5|
    |tmp3_mid2_fu_546_p3            |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 532|         739|         465|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |OUTPUT_STREAM_TDATA_blk_n            |   1|          2|    1|          2|
    |ap_NS_fsm                            |  72|         40|    1|         40|
    |ap_reg_ppiten_pp0_it2                |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_STREAM_TREADY  |   1|          2|    1|          2|
    |col_assign_phi_fu_427_p4             |   5|          2|    5|         10|
    |col_assign_reg_423                   |   5|          2|    5|         10|
    |col_c2_1_fu_202                      |  32|          2|   32|         64|
    |img_input_data_stream_0_V_write      |   1|          2|    1|          2|
    |img_input_data_stream_1_V_write      |   1|          2|    1|          2|
    |img_input_data_stream_2_V_write      |   1|          2|    1|          2|
    |indvar_flatten_phi_fu_405_p4         |  10|          2|   10|         20|
    |indvar_flatten_reg_401               |  10|          2|   10|         20|
    |line_buffer_1_address0               |  16|          9|    8|         72|
    |line_buffer_1_address1               |  16|          8|    8|         64|
    |line_buffer_1_d0                     |   8|          5|    8|         40|
    |line_buffer_1_d1                     |   8|          4|    8|         32|
    |line_buffer_address0                 |   8|          6|    8|         48|
    |line_buffer_address1                 |   8|          5|    8|         40|
    |line_buffer_d0                       |   8|          4|    8|         32|
    |line_buffer_d1                       |   8|          4|    8|         32|
    |row_assign_phi_fu_416_p4             |   5|          2|    5|         10|
    |row_assign_reg_412                   |   5|          2|    5|         10|
    |row_c2_1_fu_194                      |  32|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 262|        113|  175|        620|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  39|   0|   39|          0|
    |ap_reg_grp_net_AXIvideo2Mat_32_28_28_4096_s_fu_434_ap_start  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUT_STREAM_TREADY                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                        |   1|   0|    1|          0|
    |ap_reg_ppstg_output_conv_1_0_reg_1649_pp0_iter1              |   8|   0|    8|          0|
    |ap_reg_ppstg_output_conv_1_1_reg_1656_pp0_iter1              |   8|   0|    8|          0|
    |ap_reg_ppstg_tmp_42_reg_1526_pp0_iter1                       |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_61_reg_1530_pp0_iter1                       |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_79_reg_1539_pp0_iter1                       |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_98_reg_1543_pp0_iter1                       |   1|   0|    1|          0|
    |col_assign_mid2_reg_1508                                     |   5|   0|    5|          0|
    |col_assign_reg_423                                           |   5|   0|    5|          0|
    |col_c2_1_fu_202                                              |  32|   0|   32|          0|
    |col_c2_1_load_1_reg_1671                                     |  32|   0|   32|          0|
    |col_reg_1574                                                 |   5|   0|    5|          0|
    |compute_1_reg_1520                                           |   1|   0|    1|          0|
    |compute_2_reg_1727                                           |   1|   0|    1|          0|
    |exitcond_flatten_reg_1499                                    |   1|   0|    1|          0|
    |indvar_flatten_next_reg_1503                                 |  10|   0|   10|          0|
    |indvar_flatten_reg_401                                       |  10|   0|   10|          0|
    |line_buffer_1_addr_2_reg_1568                                |   8|   0|    8|          0|
    |line_buffer_1_addr_3_reg_1579                                |   8|   0|    8|          0|
    |line_buffer_1_addr_5_reg_1584                                |   8|   0|    8|          0|
    |line_buffer_1_addr_6_reg_1589                                |   8|   0|    8|          0|
    |line_buffer_1_addr_8_reg_1595                                |   8|   0|    8|          0|
    |line_buffer_1_addr_reg_1562                                  |   8|   0|    8|          0|
    |line_buffer_1_load_2_reg_1601                                |   8|   0|    8|          0|
    |line_buffer_1_load_3_reg_1606                                |   8|   0|    8|          0|
    |line_buffer_addr_2_reg_1706                                  |   7|   0|    8|          1|
    |line_buffer_addr_3_reg_1711                                  |   7|   0|    8|          1|
    |line_buffer_addr_5_reg_1717                                  |   7|   0|    8|          1|
    |line_buffer_addr_reg_1685                                    |   7|   0|    8|          1|
    |line_buffer_load_2_reg_1722                                  |   8|   0|    8|          0|
    |output_conv_1_0_1_fu_186                                     |   8|   0|    8|          0|
    |output_conv_1_0_reg_1649                                     |   8|   0|    8|          0|
    |output_conv_1_1_1_fu_190                                     |   8|   0|    8|          0|
    |output_conv_1_1_1_load_reg_1634                              |   8|   0|    8|          0|
    |output_conv_1_1_reg_1656                                     |   8|   0|    8|          0|
    |reg_463                                                      |   8|   0|    8|          0|
    |reg_468                                                      |   8|   0|    8|          0|
    |row_assign_mid2_reg_1515                                     |   5|   0|    5|          0|
    |row_assign_reg_412                                           |   5|   0|    5|          0|
    |row_c2_1_fu_194                                              |  32|   0|   32|          0|
    |tmp4_reg_1644                                                |   8|   0|    8|          0|
    |tmp_101_reg_1611                                             |   8|   0|    8|          0|
    |tmp_102_reg_1618                                             |   8|   0|    8|          0|
    |tmp_103_reg_1626                                             |   8|   0|    8|          0|
    |tmp_14_reg_1701                                              |  32|   0|   33|          1|
    |tmp_17_cast_reg_1678                                         |   8|   0|    9|          1|
    |tmp_33_1_1_2_2_i_reg_1639                                    |   8|   0|    8|          0|
    |tmp_42_reg_1526                                              |   1|   0|    1|          0|
    |tmp_5_reg_1662                                               |   1|   0|    1|          0|
    |tmp_61_reg_1530                                              |   1|   0|    1|          0|
    |tmp_6_i1_reg_1691                                            |   1|   0|    1|          0|
    |tmp_79_reg_1539                                              |   1|   0|    1|          0|
    |tmp_7_cast5_reg_1554                                         |   9|   0|    9|          0|
    |tmp_7_reg_1547                                               |   8|   0|    8|          0|
    |tmp_8_i1_reg_1696                                            |   1|   0|    1|          0|
    |tmp_98_reg_1543                                              |   1|   0|    1|          0|
    |v_fu_198                                                     |   8|   0|    8|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 476|   0|  482|          6|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |           net          | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |           net          | return value |
|ap_start              |  in |    1| ap_ctrl_hs |           net          | return value |
|ap_done               | out |    1| ap_ctrl_hs |           net          | return value |
|ap_idle               | out |    1| ap_ctrl_hs |           net          | return value |
|ap_ready              | out |    1| ap_ctrl_hs |           net          | return value |
|INPUT_STREAM_TDATA    |  in |   32|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    4|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    4|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

