// Mem file initialization records.
//
// SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
// Vivado v2019.2.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Sunday May 24, 2020 - 10:46:49 am, from:
//
//     Map file     - c:\Users\espero\git\UFBmod\FPGA\TE0712-02-100-2C3_V2\vivado\TE0712-02-100-2C3_V2.srcs\sources_1\bd\msys\ip\msys_microblaze_mcs_0_0\bd_0\bd_cf59.bmm
//     Data file(s) - C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/firmware/microblaze_mcs_0/scu_te0712.elf, c:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ip/msys_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'msys_wrapper_i_msys_i_microblaze_0.msys_wrapper_i_msys_i_microblaze_0_local_memory_lmb_bram_32K_11_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
