# CERES RISC-V â€” Development Tools Guide

Bu dÃ¶kÃ¼man, CERES RISC-V projesinde kullanÄ±lan aÃ§Ä±k kaynak geliÅŸtirme araÃ§larÄ±nÄ±, kurulumlarÄ±nÄ± ve kullanÄ±m Ã¶rneklerini aÃ§Ä±klar.

---

## ğŸ“Š AraÃ§ Ã–zeti

| AraÃ§ | Kategori | GÃ¼Ã§lÃ¼lÃ¼k | Lisans | AÃ§Ä±klama |
|------|----------|:--------:|--------|----------|
| **Verilator** | SimÃ¼lasyon | â­â­â­â­â­ | LGPL | En hÄ±zlÄ± aÃ§Ä±k kaynak RTL simÃ¼latÃ¶rÃ¼ |
| **Spike** | RISC-V ISS | â­â­â­â­â­ | BSD | Resmi RISC-V referans simÃ¼latÃ¶rÃ¼ |
| **Slang (pyslang)** | Linting | â­â­â­â­â­ | MIT | En kapsamlÄ± SV parser/linter |
| **Yosys** | Sentez | â­â­â­â­â­ | ISC | RTL sentez framework |
| **svlint** | Linting | â­â­â­â­ | MIT | HÄ±zlÄ± SV stil linter |
| **GTKWave** | Waveform | â­â­â­â­ | GPL | Olgun VCD/FST viewer |
| **Surfer** | Waveform | â­â­â­â­ | MIT | Modern, GPU-hÄ±zlandÄ±rmalÄ± viewer |
| **Icarus Verilog** | SimÃ¼lasyon | â­â­â­ | GPL | Basit Verilog simÃ¼latÃ¶rÃ¼ |

> **GÃ¼Ã§lÃ¼lÃ¼k SkalasÄ±:** â­ Temel â†’ â­â­â­â­â­ Profesyonel

---

## ğŸš€ SimÃ¼lasyon AraÃ§larÄ±

### Verilator (Ã–nerilen)

**Versiyon:** 5.026  
**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­â­  
**Website:** https://verilator.org

Verilator, SystemVerilog/Verilog RTL'i C++/SystemC'ye derleyen en hÄ±zlÄ± aÃ§Ä±k kaynak simÃ¼latÃ¶rdÃ¼r.

#### Ã–zellikler
- âœ… SystemVerilog 2017 desteÄŸi
- âœ… Ã‡ok iÅŸ parÃ§acÄ±klÄ± simÃ¼lasyon
- âœ… Lint ve statik analiz
- âœ… Coverage analizi
- âœ… FST/VCD waveform Ã§Ä±ktÄ±sÄ±
- âœ… C++ testbench entegrasyonu

#### Kurulum
```bash
# Ubuntu 24.04
sudo apt install verilator

# Kaynak koddan (Ã¶nerilen, daha gÃ¼ncel)
git clone https://github.com/verilator/verilator
cd verilator && git checkout v5.026
autoconf && ./configure --prefix=/opt/verilator
make -j$(nproc) && sudo make install
```

#### KullanÄ±m
```bash
make verilate                    # Model derle
make run_verilator TEST_NAME=rv32ui-p-add
make verilator_static            # Lint kontrolÃ¼
```

---

### Spike (RISC-V ISS)

**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­â­  
**Website:** https://github.com/riscv-software-src/riscv-isa-sim

Resmi RISC-V Instruction Set Simulator. Golden model olarak kullanÄ±lÄ±r.

#### Ã–zellikler
- âœ… TÃ¼m RISC-V ISA uzantÄ±larÄ±
- âœ… Commit trace log Ã§Ä±ktÄ±sÄ±
- âœ… Interactive debugging
- âœ… Memory model desteÄŸi

#### KullanÄ±m
```bash
make spike TEST_NAME=rv32ui-p-add   # Spike ile Ã§alÄ±ÅŸtÄ±r
make compare_logs                    # RTL vs Spike karÅŸÄ±laÅŸtÄ±r
```

---

### Icarus Verilog

**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­  
**Website:** http://iverilog.icarus.com

Basit Verilog simÃ¼latÃ¶rÃ¼. **Not:** CERES RTL'i Icarus ile uyumlu deÄŸildir (advanced SV Ã¶zellikleri kullanÄ±yor).

#### SÄ±nÄ±rlamalar
- âŒ `inside` operatÃ¶rÃ¼ desteklenmiyor
- âŒ `automatic` deÄŸiÅŸkenler sÄ±nÄ±rlÄ±
- âŒ Struct parametreleri desteklenmiyor

#### Kurulum
```bash
sudo apt install iverilog gtkwave
```

---

## ğŸ” Linting AraÃ§larÄ±

### Slang (pyslang)

**Versiyon:** 9.1.0  
**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­â­  
**Website:** https://sv-lang.com

En kapsamlÄ± SystemVerilog parser ve linter. IEEE 1800-2023 tam uyumlu.

#### Ã–zellikler
- âœ… Tam SV 2023 desteÄŸi
- âœ… Semantik analiz
- âœ… Type checking
- âœ… 200+ lint kuralÄ±
- âœ… Python bindings (pyslang)

#### Kurulum
```bash
pip install pyslang
# veya
make lint_install
```

#### KullanÄ±m
```bash
make slang_lint      # Lint Ã§alÄ±ÅŸtÄ±r
make slang_check     # DetaylÄ± analiz
```

#### Ã–rnek Ã‡Ä±ktÄ±
```
rtl/core/cpu.sv:182:78: error: no implicit conversion from 'int' to 'spec_type_e'
rtl/core/cpu.sv:309:16: warning: 'case' marked 'unique' has 'default' label
```

---

### svlint

**Versiyon:** 0.9.5  
**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­  
**Website:** https://github.com/dalance/svlint

HÄ±zlÄ± SystemVerilog stil ve naming linter. Rust tabanlÄ±.

#### Ã–zellikler
- âœ… HÄ±zlÄ± Ã§alÄ±ÅŸma
- âœ… TOML konfigÃ¼rasyon
- âœ… Ã–zelleÅŸtirilebilir kurallar
- âœ… CI/CD uyumlu

#### Kurulum
```bash
make lint_install
# veya
cargo install svlint
```

#### KullanÄ±m
```bash
make svlint          # Lint Ã§alÄ±ÅŸtÄ±r
```

#### KonfigÃ¼rasyon (.svlint.toml)
```toml
[option]
exclude_paths = ["subrepo/", "build/"]

[rules]
prefix_module = false
style_keyword_1space = true
case_default = true
```

---

### Verilator Lint

**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­  

Verilator'Ä±n dahili lint Ã¶zelliÄŸi.

#### KullanÄ±m
```bash
make verilator_static    # Statik analiz
```

---

## ğŸ“Š Waveform Viewer

### GTKWave

**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­  
**Website:** http://gtkwave.sourceforge.net

Olgun ve yaygÄ±n kullanÄ±lan waveform viewer.

#### Ã–zellikler
- âœ… VCD, FST, LXT2 desteÄŸi
- âœ… TCL scripting
- âœ… Signal search
- âœ… Analog waveform

#### Kurulum
```bash
sudo apt install gtkwave
```

#### KullanÄ±m
```bash
make gtkwave                    # Son waveform'u aÃ§
make run_verilator TRACE=1      # Trace ile simÃ¼lasyon
```

---

### Surfer

**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­  
**Website:** https://surfer-project.org

Modern, GPU-hÄ±zlandÄ±rmalÄ± waveform viewer. Rust tabanlÄ±.

#### Ã–zellikler
- âœ… GPU hÄ±zlandÄ±rma
- âœ… Modern UI
- âœ… HÄ±zlÄ± bÃ¼yÃ¼k dosya yÃ¼kleme
- âœ… VCD, FST, GHW desteÄŸi

#### Kurulum
```bash
make surfer_install
# veya
cargo install --git https://gitlab.com/surfer-project/surfer surfer
```

#### KullanÄ±m
```bash
make surfer                     # Waveform aÃ§
make surfer_file WAVE_FILE=path # Belirli dosya aÃ§
make wave_compare               # GTKWave vs Surfer karÅŸÄ±laÅŸtÄ±r
```

---

## ğŸ”¨ Sentez AraÃ§larÄ±

### Yosys

**GÃ¼Ã§lÃ¼lÃ¼k:** â­â­â­â­â­  
**Website:** https://yosyshq.net/yosys

AÃ§Ä±k kaynak RTL sentez framework.

#### Ã–zellikler
- âœ… Verilog/SystemVerilog parsing
- âœ… Ã‡eÅŸitli optimizasyon geÃ§iÅŸleri
- âœ… FPGA ve ASIC hedefleri
- âœ… Formal verification desteÄŸi

#### Kurulum
```bash
sudo apt install yosys
```

#### KullanÄ±m
```bash
make yosys_check                # Sentez kontrolÃ¼
make yosys_synth                # Tam sentez
```

---

## ğŸ§ª Test Framework

### riscv-tests

Resmi RISC-V ISA test suite.

```bash
make isa                        # TÃ¼m ISA testlerini Ã§alÄ±ÅŸtÄ±r
make t T=rv32ui-p-add           # Tek test
```

### riscv-arch-test

RISC-V mimari uyumluluk testleri.

```bash
make arch                       # TÃ¼m arch testlerini Ã§alÄ±ÅŸtÄ±r
```

### CoreMark

GÃ¶mÃ¼lÃ¼ sistem benchmark.

```bash
make cm                         # CoreMark Ã§alÄ±ÅŸtÄ±r
```

---

## ğŸ“‹ HÄ±zlÄ± BaÅŸvuru Tablosu

| Komut | AÃ§Ä±klama |
|-------|----------|
| `make verilate` | Verilator modeli derle |
| `make run_verilator TEST_NAME=...` | SimÃ¼lasyon Ã§alÄ±ÅŸtÄ±r |
| `make svlint` | svlint Ã§alÄ±ÅŸtÄ±r |
| `make slang_lint` | Slang lint Ã§alÄ±ÅŸtÄ±r |
| `make lint_all` | TÃ¼m linterlarÄ± Ã§alÄ±ÅŸtÄ±r |
| `make lint_install` | Lint araÃ§larÄ±nÄ± kur |
| `make gtkwave` | GTKWave aÃ§ |
| `make surfer` | Surfer aÃ§ |
| `make yosys_check` | Yosys sentez kontrolÃ¼ |
| `make isa` | ISA testlerini Ã§alÄ±ÅŸtÄ±r |
| `make html` | Test dashboard oluÅŸtur |

---

## ğŸ”§ Sorun Giderme

### Verilator HatalarÄ±

**BLKLOOPINIT hatasÄ±:**
```bash
# verilator.mk'de --Wno-BLKLOOPINIT eklendi
```

**VL_SYSTEM_IN hatasÄ±:**
```bash
# Verilator 5.026'ya yÃ¼kseltin
```

### svlint KonfigÃ¼rasyon HatasÄ±
```bash
# .svlint.toml dosyasÄ±nÄ± kontrol edin
# GeÃ§ersiz kural isimleri olabilir
```

### pyslang Import HatasÄ±
```bash
pip install --upgrade pyslang
```

---

## ğŸ“š Ek Kaynaklar

- [Verilator Manual](https://verilator.org/guide/latest/)
- [Slang Documentation](https://sv-lang.com/)
- [svlint Manual](https://github.com/dalance/svlint/blob/master/MANUAL.md)
- [Yosys Manual](https://yosyshq.readthedocs.io/)
- [RISC-V Specifications](https://riscv.org/technical/specifications/)

---

*Son gÃ¼ncelleme: KasÄ±m 2025*
