// Seed: 3192148700
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
  tri0 id_4;
  assign id_4 = id_2 ^ 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd54
) (
    output logic id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    input tri1 _id_4,
    output tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output tri1 id_10,
    input wand id_11
);
  always id_0 = id_8;
  wire [1 : id_4] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  parameter id_14 = -1;
endmodule
