{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433788242138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433788242140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:30:41 2015 " "Processing started: Mon Jun  8 19:30:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433788242140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433788242140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433788242141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433788242608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../NUESTROMUNDOESDIFERENTE/uc.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "palaplaca.v(20) " "Verilog HDL information at palaplaca.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1433788242752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 palaplaca " "Found entity 1: palaplaca" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloSonido " "Found entity 1: ModuloSonido" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v 13 13 " "Found 13 design units, including 13 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco4a7 " "Found entity 1: deco4a7" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "2 registro10 " "Found entity 2: registro10" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "3 regfile " "Found entity 3: regfile" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "4 descompose " "Found entity 4: descompose" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "6 sumrest " "Found entity 6: sumrest" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "7 selectordepuerto " "Found entity 7: selectordepuerto" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "8 complementoa2 " "Found entity 8: complementoa2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "9 registro " "Found entity 9: registro" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "10 registroconenable " "Found entity 10: registroconenable" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2 " "Found entity 11: mux2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux4 " "Found entity 12: mux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""} { "Info" "ISGN_ENTITY_NAME" "13 dmux4 " "Found entity 13: dmux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242771 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1433788242773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433788242774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433788242774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "palaplaca " "Elaborating entity \"palaplaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433788242891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(30) " "Verilog HDL assignment warning at palaplaca.v(30): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788242897 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(31) " "Verilog HDL assignment warning at palaplaca.v(31): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788242897 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperando palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"rellenooperando\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788242897 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperacion palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"rellenooperacion\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788242897 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e3 palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"e3\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[0\] palaplaca.v(20) " "Inferred latch for \"e3\[0\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[1\] palaplaca.v(20) " "Inferred latch for \"e3\[1\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[2\] palaplaca.v(20) " "Inferred latch for \"e3\[2\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[3\] palaplaca.v(20) " "Inferred latch for \"e3\[3\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[4\] palaplaca.v(20) " "Inferred latch for \"e3\[4\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[5\] palaplaca.v(20) " "Inferred latch for \"e3\[5\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[6\] palaplaca.v(20) " "Inferred latch for \"e3\[6\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[7\] palaplaca.v(20) " "Inferred latch for \"e3\[7\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[0\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[0\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242898 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[1\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[1\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[2\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[2\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[3\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[3\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[4\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[4\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[0\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[0\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[1\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[1\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[2\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[2\]\" at palaplaca.v(20)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788242899 "|palaplaca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:mono " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:mono\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "mono" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK monociclo.v(20) " "Verilog HDL or VHDL warning at monociclo.v(20): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1433788242907 "|palaplaca|monociclo:mono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc monociclo:mono\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"monociclo:mono\|microc:micro1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "micro1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum monociclo:mono\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"monociclo:mono\|microc:micro1\|sum:sum_pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "sum_pc" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementoa2 monociclo:mono\|microc:micro1\|complementoa2:compsalto " "Elaborating entity \"complementoa2\" for hierarchy \"monociclo:mono\|microc:micro1\|complementoa2:compsalto\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "compsalto" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_srel\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_srel" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:pcbackup " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:pcbackup\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pcbackup" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pc" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog monociclo:mono\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"monociclo:mono\|microc:micro1\|memprog:memoria\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "memoria" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788242932 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (2) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1433788242941 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433788242980 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433788242981 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433788242981 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile monociclo:mono\|microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"monociclo:mono\|microc:micro1\|regfile:registros\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "registros" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:mono\|microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"monociclo:mono\|microc:micro1\|alu:alu1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "alu1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243007 "|palaplaca|monociclo:mono|microc:micro1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_banco " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_banco\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_banco" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:regzero " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:regzero\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "regzero" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 monociclo:mono\|microc:micro1\|mux4:muxentrada " "Elaborating entity \"mux4\" for hierarchy \"monociclo:mono\|microc:micro1\|mux4:muxentrada\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "muxentrada" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:salida0 " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:salida0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "salida0" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc monociclo:mono\|uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"monociclo:mono\|uc:uc1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "uc1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro10 monociclo:mono\|registro10:salvaaudio " "Elaborating entity \"registro10\" for hierarchy \"monociclo:mono\|registro10:salvaaudio\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "salvaaudio" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descompose monociclo:mono\|descompose:descomponer " "Elaborating entity \"descompose\" for hierarchy \"monociclo:mono\|descompose:descomponer\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "descomponer" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 componentes.v(228) " "Verilog HDL assignment warning at componentes.v(228): truncated value with size 32 to match size of target (25)" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243055 "|palaplaca|monociclo:mono|descompose:descomponer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloSonido monociclo:mono\|ModuloSonido:modsonido " "Elaborating entity \"ModuloSonido\" for hierarchy \"monociclo:mono\|ModuloSonido:modsonido\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "modsonido" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243057 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ModuloSonido.v(11) " "Verilog HDL Always Construct warning at ModuloSonido.v(11): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433788243059 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "long ModuloSonido.v(13) " "Verilog HDL Always Construct warning at ModuloSonido.v(13): variable \"long\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433788243059 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "short ModuloSonido.v(19) " "Verilog HDL Always Construct warning at ModuloSonido.v(19): variable \"short\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433788243059 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_enable ModuloSonido.v(9) " "Verilog HDL Always Construct warning at ModuloSonido.v(9): inferring latch(es) for variable \"s_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433788243059 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_enable ModuloSonido.v(9) " "Inferred latch for \"s_enable\" at ModuloSonido.v(9)" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433788243059 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL monociclo:mono\|VGA_Audio_PLL:aud1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:aud1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "aud1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "altpll_component" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component " "Elaborated megafunction instantiation \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1433788243240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component " "Instantiated megafunction \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433788243242 ""}  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1433788243242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config monociclo:mono\|I2C_AV_Config:aud2 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"monociclo:mono\|I2C_AV_Config:aud2\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "aud2" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243249 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243249 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller monociclo:mono\|I2C_AV_Config:aud2\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"monociclo:mono\|I2C_AV_Config:aud2\|I2C_Controller:u0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "u0" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243253 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243253 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243253 "|palaplaca|monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec monociclo:mono\|adio_codec:aud3 " "Elaborating entity \"adio_codec\" for hierarchy \"monociclo:mono\|adio_codec:aud3\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "aud3" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(53) " "Verilog HDL assignment warning at adio_codec.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243258 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(80) " "Verilog HDL assignment warning at adio_codec.v(80): truncated value with size 32 to match size of target (9)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243258 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(88) " "Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243258 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(96) " "Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (7)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243258 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(109) " "Verilog HDL assignment warning at adio_codec.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243258 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(122) " "Verilog HDL assignment warning at adio_codec.v(122): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433788243258 "|palaplaca|monociclo:mono|adio_codec:aud3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco4a7 deco4a7:deco1 " "Elaborating entity \"deco4a7\" for hierarchy \"deco4a7:deco1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "deco1" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433788243260 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:mono\|microc:micro1\|regfile:registros\|regb " "RAM logic \"monociclo:mono\|microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "regb" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 135 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433788243929 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1433788243929 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/db/Dunna.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/db/Dunna.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1433788243958 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1433788244848 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1433788244886 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1433788244886 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "monociclo:mono\|I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"monociclo:mono\|I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1433788244906 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1433788244906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 72 -1 0 } } { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 63 -1 0 } } { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1433788244939 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1433788244939 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[8\] monociclo:mono\|descompose:descomponer\|morse\[8\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[8\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[8\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[8\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[8\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[9\] monociclo:mono\|descompose:descomponer\|morse\[9\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[9\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[9\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[9\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[9\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[7\] monociclo:mono\|descompose:descomponer\|morse\[7\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[7\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[7\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[7\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[7\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[6\] monociclo:mono\|descompose:descomponer\|morse\[6\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[6\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[6\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[6\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[6\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[5\] monociclo:mono\|descompose:descomponer\|morse\[5\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[5\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[5\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[5\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[5\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[4\] monociclo:mono\|descompose:descomponer\|morse\[4\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[4\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[4\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[4\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[4\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[3\] monociclo:mono\|descompose:descomponer\|morse\[3\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[3\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[3\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[3\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[3\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[2\] monociclo:mono\|descompose:descomponer\|morse\[2\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[2\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[2\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[2\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[2\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[1\] monociclo:mono\|descompose:descomponer\|morse\[1\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[1\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[1\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[1\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[1\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "monociclo:mono\|descompose:descomponer\|morse\[0\] monociclo:mono\|descompose:descomponer\|morse\[0\]~_emulated monociclo:mono\|descompose:descomponer\|morse\[0\]~latch " "Register \"monociclo:mono\|descompose:descomponer\|morse\[0\]\" is converted into an equivalent circuit using register \"monociclo:mono\|descompose:descomponer\|morse\[0\]~_emulated\" and latch \"monociclo:mono\|descompose:descomponer\|morse\[0\]~latch\"" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1433788244942 "|palaplaca|monociclo:mono|descompose:descomponer|morse[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1433788244942 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1433788245167 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1433788245167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] VCC " "Pin \"display4\[0\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[3\] VCC " "Pin \"display4\[3\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[4\] VCC " "Pin \"display4\[4\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[0\] GND " "Pin \"s0\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[1\] GND " "Pin \"s0\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[2\] GND " "Pin \"s0\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[3\] GND " "Pin \"s0\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[4\] GND " "Pin \"s0\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[5\] GND " "Pin \"s0\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[6\] GND " "Pin \"s0\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0\[7\] GND " "Pin \"s0\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[0\] GND " "Pin \"s1\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[1\] GND " "Pin \"s1\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[2\] GND " "Pin \"s1\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[3\] GND " "Pin \"s1\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[4\] GND " "Pin \"s1\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[5\] GND " "Pin \"s1\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[6\] GND " "Pin \"s1\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[7\] GND " "Pin \"s1\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[0\] GND " "Pin \"s2\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[1\] GND " "Pin \"s2\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[2\] GND " "Pin \"s2\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[3\] GND " "Pin \"s2\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[4\] GND " "Pin \"s2\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[5\] GND " "Pin \"s2\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[6\] GND " "Pin \"s2\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[7\] GND " "Pin \"s2\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[0\] GND " "Pin \"s3\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[1\] GND " "Pin \"s3\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[2\] GND " "Pin \"s3\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[3\] GND " "Pin \"s3\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[4\] GND " "Pin \"s3\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[5\] GND " "Pin \"s3\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[6\] GND " "Pin \"s3\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s3\[7\] GND " "Pin \"s3\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433788245172 "|palaplaca|s3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1433788245172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1433788248873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.map.smsg " "Generated suppressed messages file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433788248983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1433788249196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1433788249196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enciendete " "No output dependent on input pin \"enciendete\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788249296 "|palaplaca|enciendete"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788249296 "|palaplaca|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[0\] " "No output dependent on input pin \"op\[0\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788249296 "|palaplaca|op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[1\] " "No output dependent on input pin \"op\[1\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788249296 "|palaplaca|op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[2\] " "No output dependent on input pin \"op\[2\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433788249296 "|palaplaca|op[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1433788249296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1433788249297 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1433788249297 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1433788249297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1433788249297 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1433788249297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1433788249297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433788249343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:30:49 2015 " "Processing ended: Mon Jun  8 19:30:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433788249343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433788249343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433788249343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433788249343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433788251844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433788251846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:30:51 2015 " "Processing started: Mon Jun  8 19:30:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433788251846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433788251846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Dunna -c Dunna " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433788251847 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433788252047 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Dunna EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Dunna\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1433788252070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433788252126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433788252126 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|pll clock1 " "Compensate clock of PLL \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 269 8336 9085 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1 1433788252171 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 270 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1433788252186 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 269 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1433788252186 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1433788252495 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1433788252517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433788253031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433788253031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433788253031 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1433788253031 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 808 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433788253044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 809 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433788253044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 810 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433788253044 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1433788253044 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 97 " "No exact pin location assignment(s) for 30 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enciendete " "Pin enciendete not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { enciendete } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enciendete } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[7\] " "Pin pc_out\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { pc_out[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[8\] " "Pin pc_out\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { pc_out[8] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[9\] " "Pin pc_out\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { pc_out[9] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pc_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[0\] " "Pin s0\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s0[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0\[7\] " "Pin s0\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s0[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 105 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[0\] " "Pin s1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 106 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[1\] " "Pin s1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 107 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[2\] " "Pin s1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[2] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 108 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[3\] " "Pin s1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[3] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[4\] " "Pin s1\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[4] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 110 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[5\] " "Pin s1\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[5] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 111 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[6\] " "Pin s1\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[6] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 112 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[7\] " "Pin s1\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s1[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 113 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[0\] " "Pin s2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 114 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[1\] " "Pin s2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 115 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[2\] " "Pin s2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[2] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[3\] " "Pin s2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[3] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[4\] " "Pin s2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[4] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[5\] " "Pin s2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[5] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 119 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[6\] " "Pin s2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[6] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[7\] " "Pin s2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 121 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[0\] " "Pin s3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 122 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[1\] " "Pin s3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 123 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[2\] " "Pin s3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[2] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[3\] " "Pin s3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[3] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[4\] " "Pin s3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[4] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 126 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[5\] " "Pin s3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[5] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[6\] " "Pin s3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[6] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[7\] " "Pin s3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433788253140 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1433788253140 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1433788253310 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dunna.sdc " "Synopsys Design Constraints File file not found: 'Dunna.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1433788253314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1433788253315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1433788253321 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1433788253336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433788253388 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|VGA_Audio_PLL:aud1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 269 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433788253388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[0\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[0\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 331 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[1\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[1\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 330 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[2\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[2\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 329 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[3\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[3\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 328 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[4\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[4\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 327 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[5\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[5\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 326 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[6\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[6\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 325 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[7\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[7\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 324 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[8\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[8\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 323 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|microc:micro1\|registro:pc\|q\[9\] " "Destination node monociclo:mono\|microc:micro1\|registro:pc\|q\[9\]" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 275 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|microc:micro1|registro:pc|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 322 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253389 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433788253389 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 132 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433788253389 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "Automatically promoted node monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433788253391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|I2C_AV_Config:aud2\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node monociclo:mono\|I2C_AV_Config:aud2\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 62 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|I2C_AV_Config:aud2|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 424 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253391 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK~0 " "Destination node monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK~0" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 16 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|I2C_AV_Config:aud2|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 595 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253391 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433788253391 ""}  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 16 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|I2C_AV_Config:aud2|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 250 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433788253391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "Automatically promoted node monociclo:mono\|adio_codec:aud3\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433788253392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|adio_codec:aud3\|LRCK_1X~0 " "Destination node monociclo:mono\|adio_codec:aud3\|LRCK_1X~0" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 74 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|adio_codec:aud3|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 605 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Destination node AUD_DACLRCK" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 140 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253392 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433788253392 ""}  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 74 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|adio_codec:aud3|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 185 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433788253392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "Automatically promoted node monociclo:mono\|adio_codec:aud3\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433788253392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 142 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:mono\|adio_codec:aud3\|oAUD_BCK~0 " "Destination node monociclo:mono\|adio_codec:aud3\|oAUD_BCK~0" {  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 4 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|adio_codec:aud3|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 745 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1433788253392 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1433788253392 ""}  } { { "../NUESTROMUNDOESDIFERENTE/adio_codec.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/adio_codec.v" 4 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { monociclo:mono|adio_codec:aud3|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433788253392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1433788253544 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1433788253546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1433788253547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1433788253552 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1433788253555 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1433788253558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1433788253558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1433788253560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1433788253593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1433788253595 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1433788253595 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 1 29 0 " "Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 1 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1433788253611 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1433788253611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1433788253611 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 35 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433788253615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1433788253615 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1433788253615 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "PLL \"monociclo:mono\|VGA_Audio_PLL:aud1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } } { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 62 0 0 } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 38 0 0 } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 11 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1433788253662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433788253675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1433788255396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433788255752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1433788255759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1433788257715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433788257715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1433788258282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1433788260682 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1433788260682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433788261706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1433788261710 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1433788261710 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1433788261743 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "79 " "Found 79 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[0\] 0 " "Pin \"display1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[1\] 0 " "Pin \"display1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[2\] 0 " "Pin \"display1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[3\] 0 " "Pin \"display1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[4\] 0 " "Pin \"display1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[5\] 0 " "Pin \"display1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[6\] 0 " "Pin \"display1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[0\] 0 " "Pin \"display2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[1\] 0 " "Pin \"display2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[2\] 0 " "Pin \"display2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[3\] 0 " "Pin \"display2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[4\] 0 " "Pin \"display2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[5\] 0 " "Pin \"display2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[6\] 0 " "Pin \"display2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[0\] 0 " "Pin \"display3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[1\] 0 " "Pin \"display3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[2\] 0 " "Pin \"display3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[3\] 0 " "Pin \"display3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[4\] 0 " "Pin \"display3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[5\] 0 " "Pin \"display3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[6\] 0 " "Pin \"display3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[0\] 0 " "Pin \"display4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[1\] 0 " "Pin \"display4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[2\] 0 " "Pin \"display4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[3\] 0 " "Pin \"display4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[4\] 0 " "Pin \"display4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[5\] 0 " "Pin \"display4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[6\] 0 " "Pin \"display4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[0\] 0 " "Pin \"pc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[1\] 0 " "Pin \"pc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[2\] 0 " "Pin \"pc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[3\] 0 " "Pin \"pc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[4\] 0 " "Pin \"pc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[5\] 0 " "Pin \"pc_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[6\] 0 " "Pin \"pc_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[7\] 0 " "Pin \"pc_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[8\] 0 " "Pin \"pc_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[9\] 0 " "Pin \"pc_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "audio_enable 0 " "Pin \"audio_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "short 0 " "Pin \"short\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "long 0 " "Pin \"long\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[0\] 0 " "Pin \"s0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[1\] 0 " "Pin \"s0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[2\] 0 " "Pin \"s0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[3\] 0 " "Pin \"s0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[4\] 0 " "Pin \"s0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[5\] 0 " "Pin \"s0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[6\] 0 " "Pin \"s0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[7\] 0 " "Pin \"s0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[7\] 0 " "Pin \"s1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[7\] 0 " "Pin \"s2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[0\] 0 " "Pin \"s3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[1\] 0 " "Pin \"s3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[2\] 0 " "Pin \"s3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[3\] 0 " "Pin \"s3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[4\] 0 " "Pin \"s3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[5\] 0 " "Pin \"s3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[6\] 0 " "Pin \"s3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[7\] 0 " "Pin \"s3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433788261783 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1433788261783 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1433788262224 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1433788262294 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1433788262753 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433788263205 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 142 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433788263282 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1433788263282 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1433788263283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.fit.smsg " "Generated suppressed messages file /home/alumno/DProcesadores-master/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433788263504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433788263777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:31:03 2015 " "Processing ended: Mon Jun  8 19:31:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433788263777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433788263777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433788263777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433788263777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433788266473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433788266475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:31:06 2015 " "Processing started: Mon Jun  8 19:31:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433788266475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433788266475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Dunna -c Dunna " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433788266476 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1433788267949 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1433788268002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433788268551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:31:08 2015 " "Processing ended: Mon Jun  8 19:31:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433788268551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433788268551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433788268551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433788268551 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1433788268663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433788270709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433788270711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:31:10 2015 " "Processing started: Mon Jun  8 19:31:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433788270711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433788270711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Dunna -c Dunna " "Command: quartus_sta Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433788270712 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1433788270764 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433788271010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433788271060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433788271060 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1433788271205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dunna.sdc " "Synopsys Design Constraints File file not found: 'Dunna.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1433788271223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1433788271224 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1433788271230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mono\|aud1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{mono\|aud1\|altpll_component\|pll\|clk\[1\]\} \{mono\|aud1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{mono\|aud1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{mono\|aud1\|altpll_component\|pll\|clk\[1\]\} \{mono\|aud1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1433788271230 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1433788271230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1433788271230 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433788271232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433788271232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433788271232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:mono\|adio_codec:aud3\|LRCK_1X monociclo:mono\|adio_codec:aud3\|LRCK_1X " "create_clock -period 1.000 -name monociclo:mono\|adio_codec:aud3\|LRCK_1X monociclo:mono\|adio_codec:aud3\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433788271232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:mono\|adio_codec:aud3\|oAUD_BCK monociclo:mono\|adio_codec:aud3\|oAUD_BCK " "create_clock -period 1.000 -name monociclo:mono\|adio_codec:aud3\|oAUD_BCK monociclo:mono\|adio_codec:aud3\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433788271232 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433788271232 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1433788271246 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1433788271261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1433788271274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.965 " "Worst-case setup slack is -3.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.965      -123.463 clk  " "   -3.965      -123.463 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864       -86.071 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "   -2.864       -86.071 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132        -2.132 reset  " "   -2.132        -2.132 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681       -13.448 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "   -1.681       -13.448 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347        -1.039 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "   -0.347        -1.039 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273        -0.543 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "   -0.273        -0.543 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.199 " "Worst-case hold slack is -0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -0.264 clk  " "   -0.199        -0.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "    0.102         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "    0.445         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "    0.445         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "    0.870         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.864         0.000 reset  " "    1.864         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.746 " "Worst-case recovery slack is -5.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.746      -175.596 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "   -5.746      -175.596 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819       -32.725 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "   -1.819       -32.725 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290       -10.320 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "   -1.290       -10.320 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717        -2.868 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "   -0.717        -2.868 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070        -1.388 clk  " "   -0.070        -1.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.684 " "Worst-case removal slack is -0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684        -6.840 clk  " "   -0.684        -6.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "    1.469         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.939         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "    1.939         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.042         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "    2.042         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.235         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "    5.235         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -70.063 clk  " "   -1.631       -70.063 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 reset  " "   -1.469        -1.469 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -48.880 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "   -0.611       -48.880 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "   -0.611        -9.776 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "   -0.611        -4.888 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.666         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "   26.666         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271290 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1433788271562 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1433788271566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1433788271612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.053 " "Worst-case setup slack is -1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053       -22.294 clk  " "   -1.053       -22.294 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.037        -1.037 reset  " "   -1.037        -1.037 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491        -1.471 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "   -0.491        -1.471 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433       -10.136 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "   -0.433       -10.136 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078        -0.624 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "   -0.078        -0.624 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "    0.504         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.643 " "Worst-case hold slack is -0.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643        -6.970 clk  " "   -0.643        -6.970 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "    0.215         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "    0.215         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "    0.330         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590         0.000 reset  " "    1.590         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.818 " "Worst-case recovery slack is -2.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818       -87.169 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "   -2.818       -87.169 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080        -0.601 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "   -0.080        -0.601 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "    0.461         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677         0.000 clk  " "    0.677         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "    0.709         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.349 " "Worst-case removal slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349       -15.136 clk  " "   -0.349       -15.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "    0.171         0.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "    0.419         0.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "    0.713         0.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.606         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "    2.606         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -57.380 clk  " "   -1.380       -57.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 reset  " "   -1.222        -1.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK  " "   -0.500       -40.000 monociclo:mono\|I2C_AV_Config:aud2\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X  " "   -0.500        -8.000 monociclo:mono\|adio_codec:aud3\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK  " "   -0.500        -4.000 monociclo:mono\|adio_codec:aud3\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.777         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\]  " "   26.777         0.000 mono\|aud1\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433788271665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433788271665 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1433788272128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1433788272199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1433788272199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433788272390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:31:12 2015 " "Processing ended: Mon Jun  8 19:31:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433788272390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433788272390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433788272390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433788272390 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus II Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433788273185 ""}
