verilog xil_defaultlib --include "../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/sim/design_1_auto_pc_8.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/sim/design_1_auto_pc_6.v" \
"../../../../../../../OneDrive - Universidade de Aveiro/Joo Abrantes/UAveiro/6Ano/CR/DMA/project_DMA/project_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/sim/design_1_auto_pc_7.v" \

verilog xil_defaultlib "glbl.v"

nosort
