
JanaticsIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d58  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08010ee8  08010ee8  00020ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113ec  080113ec  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  080113ec  080113ec  000213ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113f4  080113f4  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080113f4  080113f4  000213f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080113fc  080113fc  000213fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08011404  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ec4  20000088  0801148c  00030088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f4c  0801148c  00030f4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000206af  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005053  00000000  00000000  00050767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c8  00000000  00000000  000557c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001808  00000000  00000000  00057188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007439  00000000  00000000  00058990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023110  00000000  00000000  0005fdc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df1c7  00000000  00000000  00082ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001620a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006eb4  00000000  00000000  001620f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010ed0 	.word	0x08010ed0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08010ed0 	.word	0x08010ed0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ESPRXDataSeg>:
uint8_t wifiusernamecheck[15] = {'N','A','V','E','E','N','P','H','O','N','E'};

void ReadOnlineData(void);

void ESPRXDataSeg(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
	if(!RxCompleteU2C1WIFI){return;}
 8000588:	4bb6      	ldr	r3, [pc, #728]	; (8000864 <ESPRXDataSeg+0x2e0>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	f000 820e 	beq.w	80009ae <ESPRXDataSeg+0x42a>
	RxCompleteU2C1WIFI=0;
 8000592:	4bb4      	ldr	r3, [pc, #720]	; (8000864 <ESPRXDataSeg+0x2e0>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]

	Production_Total  	= Uart_rx_buffer[19]+(Uart_rx_buffer[18]*10)+(Uart_rx_buffer[17]*100)+(Uart_rx_buffer[16]*1000)+(Uart_rx_buffer[15]*10000);//Production
 8000598:	4bb3      	ldr	r3, [pc, #716]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800059a:	7cdb      	ldrb	r3, [r3, #19]
 800059c:	b29a      	uxth	r2, r3
 800059e:	4bb2      	ldr	r3, [pc, #712]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005a0:	7c5b      	ldrb	r3, [r3, #17]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	0089      	lsls	r1, r1, #2
 80005a8:	440b      	add	r3, r1
 80005aa:	4619      	mov	r1, r3
 80005ac:	0088      	lsls	r0, r1, #2
 80005ae:	4619      	mov	r1, r3
 80005b0:	4603      	mov	r3, r0
 80005b2:	440b      	add	r3, r1
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	b299      	uxth	r1, r3
 80005b8:	4bab      	ldr	r3, [pc, #684]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005ba:	7c9b      	ldrb	r3, [r3, #18]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	4618      	mov	r0, r3
 80005c0:	0080      	lsls	r0, r0, #2
 80005c2:	4403      	add	r3, r0
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	440b      	add	r3, r1
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	4413      	add	r3, r2
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	4ba5      	ldr	r3, [pc, #660]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005d2:	7bdb      	ldrb	r3, [r3, #15]
 80005d4:	b29b      	uxth	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	0149      	lsls	r1, r1, #5
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	0089      	lsls	r1, r1, #2
 80005de:	440b      	add	r3, r1
 80005e0:	4619      	mov	r1, r3
 80005e2:	0088      	lsls	r0, r1, #2
 80005e4:	4619      	mov	r1, r3
 80005e6:	4603      	mov	r3, r0
 80005e8:	440b      	add	r3, r1
 80005ea:	011b      	lsls	r3, r3, #4
 80005ec:	b299      	uxth	r1, r3
 80005ee:	4b9e      	ldr	r3, [pc, #632]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80005f0:	7c1b      	ldrb	r3, [r3, #16]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	4618      	mov	r0, r3
 80005f6:	0140      	lsls	r0, r0, #5
 80005f8:	1ac0      	subs	r0, r0, r3
 80005fa:	0080      	lsls	r0, r0, #2
 80005fc:	4403      	add	r3, r0
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	b29b      	uxth	r3, r3
 8000602:	440b      	add	r3, r1
 8000604:	b29b      	uxth	r3, r3
 8000606:	4413      	add	r3, r2
 8000608:	b29a      	uxth	r2, r3
 800060a:	4b98      	ldr	r3, [pc, #608]	; (800086c <ESPRXDataSeg+0x2e8>)
 800060c:	801a      	strh	r2, [r3, #0]
	Rejection_Total 	= Uart_rx_buffer[24]+(Uart_rx_buffer[23]*10)+(Uart_rx_buffer[22]*100)+(Uart_rx_buffer[21]*1000)+(Uart_rx_buffer[20]*10000);//Rejection
 800060e:	4b96      	ldr	r3, [pc, #600]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000610:	7e1b      	ldrb	r3, [r3, #24]
 8000612:	b29a      	uxth	r2, r3
 8000614:	4b94      	ldr	r3, [pc, #592]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000616:	7d9b      	ldrb	r3, [r3, #22]
 8000618:	b29b      	uxth	r3, r3
 800061a:	4619      	mov	r1, r3
 800061c:	0089      	lsls	r1, r1, #2
 800061e:	440b      	add	r3, r1
 8000620:	4619      	mov	r1, r3
 8000622:	0088      	lsls	r0, r1, #2
 8000624:	4619      	mov	r1, r3
 8000626:	4603      	mov	r3, r0
 8000628:	440b      	add	r3, r1
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	b299      	uxth	r1, r3
 800062e:	4b8e      	ldr	r3, [pc, #568]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000630:	7ddb      	ldrb	r3, [r3, #23]
 8000632:	b29b      	uxth	r3, r3
 8000634:	4618      	mov	r0, r3
 8000636:	0080      	lsls	r0, r0, #2
 8000638:	4403      	add	r3, r0
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	b29b      	uxth	r3, r3
 800063e:	440b      	add	r3, r1
 8000640:	b29b      	uxth	r3, r3
 8000642:	4413      	add	r3, r2
 8000644:	b29a      	uxth	r2, r3
 8000646:	4b88      	ldr	r3, [pc, #544]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000648:	7d1b      	ldrb	r3, [r3, #20]
 800064a:	b29b      	uxth	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	0149      	lsls	r1, r1, #5
 8000650:	1ac9      	subs	r1, r1, r3
 8000652:	0089      	lsls	r1, r1, #2
 8000654:	440b      	add	r3, r1
 8000656:	4619      	mov	r1, r3
 8000658:	0088      	lsls	r0, r1, #2
 800065a:	4619      	mov	r1, r3
 800065c:	4603      	mov	r3, r0
 800065e:	440b      	add	r3, r1
 8000660:	011b      	lsls	r3, r3, #4
 8000662:	b299      	uxth	r1, r3
 8000664:	4b80      	ldr	r3, [pc, #512]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000666:	7d5b      	ldrb	r3, [r3, #21]
 8000668:	b29b      	uxth	r3, r3
 800066a:	4618      	mov	r0, r3
 800066c:	0140      	lsls	r0, r0, #5
 800066e:	1ac0      	subs	r0, r0, r3
 8000670:	0080      	lsls	r0, r0, #2
 8000672:	4403      	add	r3, r0
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	b29b      	uxth	r3, r3
 8000678:	440b      	add	r3, r1
 800067a:	b29b      	uxth	r3, r3
 800067c:	4413      	add	r3, r2
 800067e:	b29a      	uxth	r2, r3
 8000680:	4b7b      	ldr	r3, [pc, #492]	; (8000870 <ESPRXDataSeg+0x2ec>)
 8000682:	801a      	strh	r2, [r3, #0]
	batchTargetquantity = Uart_rx_buffer[29]+(Uart_rx_buffer[28]*10)+(Uart_rx_buffer[27]*100)+(Uart_rx_buffer[26]*1000)+(Uart_rx_buffer[25]*10000); //
 8000684:	4b78      	ldr	r3, [pc, #480]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000686:	7f5b      	ldrb	r3, [r3, #29]
 8000688:	b29a      	uxth	r2, r3
 800068a:	4b77      	ldr	r3, [pc, #476]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800068c:	7edb      	ldrb	r3, [r3, #27]
 800068e:	b29b      	uxth	r3, r3
 8000690:	4619      	mov	r1, r3
 8000692:	0089      	lsls	r1, r1, #2
 8000694:	440b      	add	r3, r1
 8000696:	4619      	mov	r1, r3
 8000698:	0088      	lsls	r0, r1, #2
 800069a:	4619      	mov	r1, r3
 800069c:	4603      	mov	r3, r0
 800069e:	440b      	add	r3, r1
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	b299      	uxth	r1, r3
 80006a4:	4b70      	ldr	r3, [pc, #448]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006a6:	7f1b      	ldrb	r3, [r3, #28]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	0080      	lsls	r0, r0, #2
 80006ae:	4403      	add	r3, r0
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	440b      	add	r3, r1
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	4413      	add	r3, r2
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b6a      	ldr	r3, [pc, #424]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006be:	7e5b      	ldrb	r3, [r3, #25]
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	4619      	mov	r1, r3
 80006c4:	0149      	lsls	r1, r1, #5
 80006c6:	1ac9      	subs	r1, r1, r3
 80006c8:	0089      	lsls	r1, r1, #2
 80006ca:	440b      	add	r3, r1
 80006cc:	4619      	mov	r1, r3
 80006ce:	0088      	lsls	r0, r1, #2
 80006d0:	4619      	mov	r1, r3
 80006d2:	4603      	mov	r3, r0
 80006d4:	440b      	add	r3, r1
 80006d6:	011b      	lsls	r3, r3, #4
 80006d8:	b299      	uxth	r1, r3
 80006da:	4b63      	ldr	r3, [pc, #396]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006dc:	7e9b      	ldrb	r3, [r3, #26]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	0140      	lsls	r0, r0, #5
 80006e4:	1ac0      	subs	r0, r0, r3
 80006e6:	0080      	lsls	r0, r0, #2
 80006e8:	4403      	add	r3, r0
 80006ea:	00db      	lsls	r3, r3, #3
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	440b      	add	r3, r1
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	4413      	add	r3, r2
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	4b5f      	ldr	r3, [pc, #380]	; (8000874 <ESPRXDataSeg+0x2f0>)
 80006f8:	801a      	strh	r2, [r3, #0]
	temperateSet 		= Uart_rx_buffer[32]+(Uart_rx_buffer[31]*10)+(Uart_rx_buffer[30]*100);//temperateSet
 80006fa:	4b5b      	ldr	r3, [pc, #364]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80006fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000700:	b29a      	uxth	r2, r3
 8000702:	4b59      	ldr	r3, [pc, #356]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000704:	7f9b      	ldrb	r3, [r3, #30]
 8000706:	b29b      	uxth	r3, r3
 8000708:	4619      	mov	r1, r3
 800070a:	0089      	lsls	r1, r1, #2
 800070c:	440b      	add	r3, r1
 800070e:	4619      	mov	r1, r3
 8000710:	0088      	lsls	r0, r1, #2
 8000712:	4619      	mov	r1, r3
 8000714:	4603      	mov	r3, r0
 8000716:	440b      	add	r3, r1
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	b299      	uxth	r1, r3
 800071c:	4b52      	ldr	r3, [pc, #328]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800071e:	7fdb      	ldrb	r3, [r3, #31]
 8000720:	b29b      	uxth	r3, r3
 8000722:	4618      	mov	r0, r3
 8000724:	0080      	lsls	r0, r0, #2
 8000726:	4403      	add	r3, r0
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	b29b      	uxth	r3, r3
 800072c:	440b      	add	r3, r1
 800072e:	b29b      	uxth	r3, r3
 8000730:	4413      	add	r3, r2
 8000732:	b29a      	uxth	r2, r3
 8000734:	4b50      	ldr	r3, [pc, #320]	; (8000878 <ESPRXDataSeg+0x2f4>)
 8000736:	801a      	strh	r2, [r3, #0]
	temperateSetHigh 	= Uart_rx_buffer[35]+(Uart_rx_buffer[34]*10)+(Uart_rx_buffer[33]*100);//temperateSetHigh
 8000738:	4b4b      	ldr	r3, [pc, #300]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800073a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800073e:	b29a      	uxth	r2, r3
 8000740:	4b49      	ldr	r3, [pc, #292]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000742:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000746:	b29b      	uxth	r3, r3
 8000748:	4619      	mov	r1, r3
 800074a:	0089      	lsls	r1, r1, #2
 800074c:	440b      	add	r3, r1
 800074e:	4619      	mov	r1, r3
 8000750:	0088      	lsls	r0, r1, #2
 8000752:	4619      	mov	r1, r3
 8000754:	4603      	mov	r3, r0
 8000756:	440b      	add	r3, r1
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	b299      	uxth	r1, r3
 800075c:	4b42      	ldr	r3, [pc, #264]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800075e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000762:	b29b      	uxth	r3, r3
 8000764:	4618      	mov	r0, r3
 8000766:	0080      	lsls	r0, r0, #2
 8000768:	4403      	add	r3, r0
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	b29b      	uxth	r3, r3
 800076e:	440b      	add	r3, r1
 8000770:	b29b      	uxth	r3, r3
 8000772:	4413      	add	r3, r2
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b41      	ldr	r3, [pc, #260]	; (800087c <ESPRXDataSeg+0x2f8>)
 8000778:	801a      	strh	r2, [r3, #0]
	temperateSetLow 	= Uart_rx_buffer[38]+(Uart_rx_buffer[37]*10)+(Uart_rx_buffer[36]*100);//temperateSetLow
 800077a:	4b3b      	ldr	r3, [pc, #236]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800077c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000780:	b29a      	uxth	r2, r3
 8000782:	4b39      	ldr	r3, [pc, #228]	; (8000868 <ESPRXDataSeg+0x2e4>)
 8000784:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000788:	b29b      	uxth	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	0089      	lsls	r1, r1, #2
 800078e:	440b      	add	r3, r1
 8000790:	4619      	mov	r1, r3
 8000792:	0088      	lsls	r0, r1, #2
 8000794:	4619      	mov	r1, r3
 8000796:	4603      	mov	r3, r0
 8000798:	440b      	add	r3, r1
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	b299      	uxth	r1, r3
 800079e:	4b32      	ldr	r3, [pc, #200]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	4618      	mov	r0, r3
 80007a8:	0080      	lsls	r0, r0, #2
 80007aa:	4403      	add	r3, r0
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	440b      	add	r3, r1
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	4413      	add	r3, r2
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	4b31      	ldr	r3, [pc, #196]	; (8000880 <ESPRXDataSeg+0x2fc>)
 80007ba:	801a      	strh	r2, [r3, #0]
	requirementId	 	= Uart_rx_buffer[44]+(Uart_rx_buffer[43]*10)+(Uart_rx_buffer[42]*100)+(Uart_rx_buffer[41]*1000)+(Uart_rx_buffer[40]*10000)+(Uart_rx_buffer[39]*100000);//requirementId
 80007bc:	4b2a      	ldr	r3, [pc, #168]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	4b28      	ldr	r3, [pc, #160]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007c6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	4619      	mov	r1, r3
 80007ce:	0089      	lsls	r1, r1, #2
 80007d0:	440b      	add	r3, r1
 80007d2:	4619      	mov	r1, r3
 80007d4:	0088      	lsls	r0, r1, #2
 80007d6:	4619      	mov	r1, r3
 80007d8:	4603      	mov	r3, r0
 80007da:	440b      	add	r3, r1
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	b299      	uxth	r1, r3
 80007e0:	4b21      	ldr	r3, [pc, #132]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007e2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	4618      	mov	r0, r3
 80007ea:	0080      	lsls	r0, r0, #2
 80007ec:	4403      	add	r3, r0
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	440b      	add	r3, r1
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	4413      	add	r3, r2
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	4b1b      	ldr	r3, [pc, #108]	; (8000868 <ESPRXDataSeg+0x2e4>)
 80007fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000800:	b29b      	uxth	r3, r3
 8000802:	4619      	mov	r1, r3
 8000804:	0149      	lsls	r1, r1, #5
 8000806:	1ac9      	subs	r1, r1, r3
 8000808:	0089      	lsls	r1, r1, #2
 800080a:	440b      	add	r3, r1
 800080c:	4619      	mov	r1, r3
 800080e:	0088      	lsls	r0, r1, #2
 8000810:	4619      	mov	r1, r3
 8000812:	4603      	mov	r3, r0
 8000814:	440b      	add	r3, r1
 8000816:	011b      	lsls	r3, r3, #4
 8000818:	b299      	uxth	r1, r3
 800081a:	4b13      	ldr	r3, [pc, #76]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800081c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000820:	b29b      	uxth	r3, r3
 8000822:	4618      	mov	r0, r3
 8000824:	0140      	lsls	r0, r0, #5
 8000826:	1ac0      	subs	r0, r0, r3
 8000828:	0080      	lsls	r0, r0, #2
 800082a:	4403      	add	r3, r0
 800082c:	00db      	lsls	r3, r3, #3
 800082e:	b29b      	uxth	r3, r3
 8000830:	440b      	add	r3, r1
 8000832:	b29b      	uxth	r3, r3
 8000834:	4413      	add	r3, r2
 8000836:	b29a      	uxth	r2, r3
 8000838:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <ESPRXDataSeg+0x2e4>)
 800083a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800083e:	b29b      	uxth	r3, r3
 8000840:	4619      	mov	r1, r3
 8000842:	0049      	lsls	r1, r1, #1
 8000844:	4419      	add	r1, r3
 8000846:	4608      	mov	r0, r1
 8000848:	0100      	lsls	r0, r0, #4
 800084a:	1a41      	subs	r1, r0, r1
 800084c:	00c9      	lsls	r1, r1, #3
 800084e:	1acb      	subs	r3, r1, r3
 8000850:	4619      	mov	r1, r3
 8000852:	0089      	lsls	r1, r1, #2
 8000854:	1acb      	subs	r3, r1, r3
 8000856:	015b      	lsls	r3, r3, #5
 8000858:	b29b      	uxth	r3, r3
 800085a:	4413      	add	r3, r2
 800085c:	b29a      	uxth	r2, r3
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <ESPRXDataSeg+0x300>)
 8000860:	801a      	strh	r2, [r3, #0]
 8000862:	e011      	b.n	8000888 <ESPRXDataSeg+0x304>
 8000864:	200000ef 	.word	0x200000ef
 8000868:	200000a4 	.word	0x200000a4
 800086c:	200000fe 	.word	0x200000fe
 8000870:	20000100 	.word	0x20000100
 8000874:	20000102 	.word	0x20000102
 8000878:	20000104 	.word	0x20000104
 800087c:	20000106 	.word	0x20000106
 8000880:	20000108 	.word	0x20000108
 8000884:	2000010a 	.word	0x2000010a

	batchNumber  	 = Uart_rx_buffer[57]+(Uart_rx_buffer[56]*10)+(Uart_rx_buffer[55]*100);
 8000888:	4b4b      	ldr	r3, [pc, #300]	; (80009b8 <ESPRXDataSeg+0x434>)
 800088a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800088e:	b29a      	uxth	r2, r3
 8000890:	4b49      	ldr	r3, [pc, #292]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000892:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8000896:	b29b      	uxth	r3, r3
 8000898:	4619      	mov	r1, r3
 800089a:	0089      	lsls	r1, r1, #2
 800089c:	440b      	add	r3, r1
 800089e:	4619      	mov	r1, r3
 80008a0:	0088      	lsls	r0, r1, #2
 80008a2:	4619      	mov	r1, r3
 80008a4:	4603      	mov	r3, r0
 80008a6:	440b      	add	r3, r1
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	b299      	uxth	r1, r3
 80008ac:	4b42      	ldr	r3, [pc, #264]	; (80009b8 <ESPRXDataSeg+0x434>)
 80008ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	4618      	mov	r0, r3
 80008b6:	0080      	lsls	r0, r0, #2
 80008b8:	4403      	add	r3, r0
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	b29b      	uxth	r3, r3
 80008be:	440b      	add	r3, r1
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	4413      	add	r3, r2
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	4b3d      	ldr	r3, [pc, #244]	; (80009bc <ESPRXDataSeg+0x438>)
 80008c8:	801a      	strh	r2, [r3, #0]
	resetStatus  	 = Uart_rx_buffer[59]+(Uart_rx_buffer[58]*10);
 80008ca:	4b3b      	ldr	r3, [pc, #236]	; (80009b8 <ESPRXDataSeg+0x434>)
 80008cc:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
 80008d0:	4b39      	ldr	r3, [pc, #228]	; (80009b8 <ESPRXDataSeg+0x434>)
 80008d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80008d6:	4619      	mov	r1, r3
 80008d8:	0089      	lsls	r1, r1, #2
 80008da:	440b      	add	r3, r1
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	4413      	add	r3, r2
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b36      	ldr	r3, [pc, #216]	; (80009c0 <ESPRXDataSeg+0x43c>)
 80008e6:	701a      	strb	r2, [r3, #0]
	startStopStatus  = Uart_rx_buffer[61]+(Uart_rx_buffer[60]*10);
 80008e8:	4b33      	ldr	r3, [pc, #204]	; (80009b8 <ESPRXDataSeg+0x434>)
 80008ea:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80008ee:	4b32      	ldr	r3, [pc, #200]	; (80009b8 <ESPRXDataSeg+0x434>)
 80008f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008f4:	4619      	mov	r1, r3
 80008f6:	0089      	lsls	r1, r1, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	4413      	add	r3, r2
 8000900:	b2da      	uxtb	r2, r3
 8000902:	4b30      	ldr	r3, [pc, #192]	; (80009c4 <ESPRXDataSeg+0x440>)
 8000904:	701a      	strb	r2, [r3, #0]
	reasonEntryStatus  = Uart_rx_buffer[63]+(Uart_rx_buffer[62]*10);
 8000906:	4b2c      	ldr	r3, [pc, #176]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000908:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800090c:	4b2a      	ldr	r3, [pc, #168]	; (80009b8 <ESPRXDataSeg+0x434>)
 800090e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000912:	4619      	mov	r1, r3
 8000914:	0089      	lsls	r1, r1, #2
 8000916:	440b      	add	r3, r1
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	b2db      	uxtb	r3, r3
 800091c:	4413      	add	r3, r2
 800091e:	b2da      	uxtb	r2, r3
 8000920:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <ESPRXDataSeg+0x444>)
 8000922:	701a      	strb	r2, [r3, #0]
	//Date,Month,Year
	SW_Date = Uart_rx_buffer[4]+(Uart_rx_buffer[3]*10);//SW_Date
 8000924:	4b24      	ldr	r3, [pc, #144]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000926:	791a      	ldrb	r2, [r3, #4]
 8000928:	4b23      	ldr	r3, [pc, #140]	; (80009b8 <ESPRXDataSeg+0x434>)
 800092a:	78db      	ldrb	r3, [r3, #3]
 800092c:	4619      	mov	r1, r3
 800092e:	0089      	lsls	r1, r1, #2
 8000930:	440b      	add	r3, r1
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	b2db      	uxtb	r3, r3
 8000936:	4413      	add	r3, r2
 8000938:	b2da      	uxtb	r2, r3
 800093a:	4b24      	ldr	r3, [pc, #144]	; (80009cc <ESPRXDataSeg+0x448>)
 800093c:	701a      	strb	r2, [r3, #0]
	SW_Month = Uart_rx_buffer[6]+(Uart_rx_buffer[5]*10);//SW_Month
 800093e:	4b1e      	ldr	r3, [pc, #120]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000940:	799a      	ldrb	r2, [r3, #6]
 8000942:	4b1d      	ldr	r3, [pc, #116]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000944:	795b      	ldrb	r3, [r3, #5]
 8000946:	4619      	mov	r1, r3
 8000948:	0089      	lsls	r1, r1, #2
 800094a:	440b      	add	r3, r1
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4413      	add	r3, r2
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b1e      	ldr	r3, [pc, #120]	; (80009d0 <ESPRXDataSeg+0x44c>)
 8000956:	701a      	strb	r2, [r3, #0]
	SW_Year = Uart_rx_buffer[8]+(Uart_rx_buffer[7]*10);//SW_Year
 8000958:	4b17      	ldr	r3, [pc, #92]	; (80009b8 <ESPRXDataSeg+0x434>)
 800095a:	7a1a      	ldrb	r2, [r3, #8]
 800095c:	4b16      	ldr	r3, [pc, #88]	; (80009b8 <ESPRXDataSeg+0x434>)
 800095e:	79db      	ldrb	r3, [r3, #7]
 8000960:	4619      	mov	r1, r3
 8000962:	0089      	lsls	r1, r1, #2
 8000964:	440b      	add	r3, r1
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	b2db      	uxtb	r3, r3
 800096a:	4413      	add	r3, r2
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <ESPRXDataSeg+0x450>)
 8000970:	701a      	strb	r2, [r3, #0]
	SW_Hour = Uart_rx_buffer[10]+(Uart_rx_buffer[9]*10);//SW_Hour
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000974:	7a9a      	ldrb	r2, [r3, #10]
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000978:	7a5b      	ldrb	r3, [r3, #9]
 800097a:	4619      	mov	r1, r3
 800097c:	0089      	lsls	r1, r1, #2
 800097e:	440b      	add	r3, r1
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	b2db      	uxtb	r3, r3
 8000984:	4413      	add	r3, r2
 8000986:	b2da      	uxtb	r2, r3
 8000988:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <ESPRXDataSeg+0x454>)
 800098a:	701a      	strb	r2, [r3, #0]
	SW_Minute = Uart_rx_buffer[12]+(Uart_rx_buffer[11]*10);//SW_Minute
 800098c:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <ESPRXDataSeg+0x434>)
 800098e:	7b1a      	ldrb	r2, [r3, #12]
 8000990:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <ESPRXDataSeg+0x434>)
 8000992:	7adb      	ldrb	r3, [r3, #11]
 8000994:	4619      	mov	r1, r3
 8000996:	0089      	lsls	r1, r1, #2
 8000998:	440b      	add	r3, r1
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	b2db      	uxtb	r3, r3
 800099e:	4413      	add	r3, r2
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <ESPRXDataSeg+0x458>)
 80009a4:	701a      	strb	r2, [r3, #0]

	commFeedbackFlag = 1;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <ESPRXDataSeg+0x45c>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]
 80009ac:	e000      	b.n	80009b0 <ESPRXDataSeg+0x42c>
	if(!RxCompleteU2C1WIFI){return;}
 80009ae:	bf00      	nop

}
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	200000a4 	.word	0x200000a4
 80009bc:	2000010c 	.word	0x2000010c
 80009c0:	2000010e 	.word	0x2000010e
 80009c4:	2000010f 	.word	0x2000010f
 80009c8:	20000110 	.word	0x20000110
 80009cc:	200000f3 	.word	0x200000f3
 80009d0:	200000f4 	.word	0x200000f4
 80009d4:	200000f5 	.word	0x200000f5
 80009d8:	200000f1 	.word	0x200000f1
 80009dc:	200000f2 	.word	0x200000f2
 80009e0:	20000111 	.word	0x20000111

080009e4 <ESPRxDecoder>:
	productionhysNegSetOL   = FlashReadOLdata[9];
}


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	460a      	mov	r2, r1
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	4613      	mov	r3, r2
 80009f2:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 80009f4:	79bb      	ldrb	r3, [r7, #6]
 80009f6:	3b01      	subs	r3, #1
 80009f8:	2b07      	cmp	r3, #7
 80009fa:	f201 81a6 	bhi.w	8001d4a <ESPRxDecoder+0x1366>
 80009fe:	a201      	add	r2, pc, #4	; (adr r2, 8000a04 <ESPRxDecoder+0x20>)
 8000a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a04:	08000a25 	.word	0x08000a25
 8000a08:	08000b3b 	.word	0x08000b3b
 8000a0c:	08000b79 	.word	0x08000b79
 8000a10:	08000ddd 	.word	0x08000ddd
 8000a14:	08000e1b 	.word	0x08000e1b
 8000a18:	08001033 	.word	0x08001033
 8000a1c:	08001059 	.word	0x08001059
 8000a20:	08001d15 	.word	0x08001d15
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	2b4f      	cmp	r3, #79	; 0x4f
 8000a28:	d107      	bne.n	8000a3a <ESPRxDecoder+0x56>
 8000a2a:	4b8e      	ldr	r3, [pc, #568]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d103      	bne.n	8000a3a <ESPRxDecoder+0x56>
			 {
			 	bufferptr=1;
 8000a32:	4b8c      	ldr	r3, [pc, #560]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	e011      	b.n	8000a5e <ESPRxDecoder+0x7a>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b4b      	cmp	r3, #75	; 0x4b
 8000a3e:	d10e      	bne.n	8000a5e <ESPRxDecoder+0x7a>
 8000a40:	4b88      	ldr	r3, [pc, #544]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d10a      	bne.n	8000a5e <ESPRxDecoder+0x7a>
			 {
			 	bufferptr=0;
 8000a48:	4b86      	ldr	r3, [pc, #536]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000a52:	4b85      	ldr	r3, [pc, #532]	; (8000c68 <ESPRxDecoder+0x284>)
 8000a54:	221e      	movs	r2, #30
 8000a56:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 8000a58:	4b84      	ldr	r3, [pc, #528]	; (8000c6c <ESPRxDecoder+0x288>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b6e      	cmp	r3, #110	; 0x6e
 8000a62:	d107      	bne.n	8000a74 <ESPRxDecoder+0x90>
 8000a64:	4b7f      	ldr	r3, [pc, #508]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d103      	bne.n	8000a74 <ESPRxDecoder+0x90>
			 {
			 	bufferptr=1;
 8000a6c:	4b7d      	ldr	r3, [pc, #500]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	701a      	strb	r2, [r3, #0]
 8000a72:	e060      	b.n	8000b36 <ESPRxDecoder+0x152>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	2b6f      	cmp	r3, #111	; 0x6f
 8000a78:	d107      	bne.n	8000a8a <ESPRxDecoder+0xa6>
 8000a7a:	4b7a      	ldr	r3, [pc, #488]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d103      	bne.n	8000a8a <ESPRxDecoder+0xa6>
			 {
			 	bufferptr=2;
 8000a82:	4b78      	ldr	r3, [pc, #480]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a84:	2202      	movs	r2, #2
 8000a86:	701a      	strb	r2, [r3, #0]
 8000a88:	e055      	b.n	8000b36 <ESPRxDecoder+0x152>
			 }
			 else if(bufferptr==2)
 8000a8a:	4b76      	ldr	r3, [pc, #472]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d104      	bne.n	8000a9c <ESPRxDecoder+0xb8>
			 {
			 	bufferptr=3;
 8000a92:	4b74      	ldr	r3, [pc, #464]	; (8000c64 <ESPRxDecoder+0x280>)
 8000a94:	2203      	movs	r2, #3
 8000a96:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 8000a98:	f001 b959 	b.w	8001d4e <ESPRxDecoder+0x136a>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	2b63      	cmp	r3, #99	; 0x63
 8000aa0:	d107      	bne.n	8000ab2 <ESPRxDecoder+0xce>
 8000aa2:	4b70      	ldr	r3, [pc, #448]	; (8000c64 <ESPRxDecoder+0x280>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d103      	bne.n	8000ab2 <ESPRxDecoder+0xce>
			 	bufferptr=4;
 8000aaa:	4b6e      	ldr	r3, [pc, #440]	; (8000c64 <ESPRxDecoder+0x280>)
 8000aac:	2204      	movs	r2, #4
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	e041      	b.n	8000b36 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	2b68      	cmp	r3, #104	; 0x68
 8000ab6:	d107      	bne.n	8000ac8 <ESPRxDecoder+0xe4>
 8000ab8:	4b6a      	ldr	r3, [pc, #424]	; (8000c64 <ESPRxDecoder+0x280>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b04      	cmp	r3, #4
 8000abe:	d103      	bne.n	8000ac8 <ESPRxDecoder+0xe4>
			 	bufferptr=5;
 8000ac0:	4b68      	ldr	r3, [pc, #416]	; (8000c64 <ESPRxDecoder+0x280>)
 8000ac2:	2205      	movs	r2, #5
 8000ac4:	701a      	strb	r2, [r3, #0]
 8000ac6:	e036      	b.n	8000b36 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	2b61      	cmp	r3, #97	; 0x61
 8000acc:	d107      	bne.n	8000ade <ESPRxDecoder+0xfa>
 8000ace:	4b65      	ldr	r3, [pc, #404]	; (8000c64 <ESPRxDecoder+0x280>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b05      	cmp	r3, #5
 8000ad4:	d103      	bne.n	8000ade <ESPRxDecoder+0xfa>
			 	bufferptr=6;
 8000ad6:	4b63      	ldr	r3, [pc, #396]	; (8000c64 <ESPRxDecoder+0x280>)
 8000ad8:	2206      	movs	r2, #6
 8000ada:	701a      	strb	r2, [r3, #0]
 8000adc:	e02b      	b.n	8000b36 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	2b6e      	cmp	r3, #110	; 0x6e
 8000ae2:	d107      	bne.n	8000af4 <ESPRxDecoder+0x110>
 8000ae4:	4b5f      	ldr	r3, [pc, #380]	; (8000c64 <ESPRxDecoder+0x280>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b06      	cmp	r3, #6
 8000aea:	d103      	bne.n	8000af4 <ESPRxDecoder+0x110>
			 	bufferptr=7;
 8000aec:	4b5d      	ldr	r3, [pc, #372]	; (8000c64 <ESPRxDecoder+0x280>)
 8000aee:	2207      	movs	r2, #7
 8000af0:	701a      	strb	r2, [r3, #0]
 8000af2:	e020      	b.n	8000b36 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	2b67      	cmp	r3, #103	; 0x67
 8000af8:	d107      	bne.n	8000b0a <ESPRxDecoder+0x126>
 8000afa:	4b5a      	ldr	r3, [pc, #360]	; (8000c64 <ESPRxDecoder+0x280>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	2b07      	cmp	r3, #7
 8000b00:	d103      	bne.n	8000b0a <ESPRxDecoder+0x126>
			 	bufferptr=8;
 8000b02:	4b58      	ldr	r3, [pc, #352]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b04:	2208      	movs	r2, #8
 8000b06:	701a      	strb	r2, [r3, #0]
 8000b08:	e015      	b.n	8000b36 <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b65      	cmp	r3, #101	; 0x65
 8000b0e:	f041 811e 	bne.w	8001d4e <ESPRxDecoder+0x136a>
 8000b12:	4b54      	ldr	r3, [pc, #336]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b08      	cmp	r3, #8
 8000b18:	f041 8119 	bne.w	8001d4e <ESPRxDecoder+0x136a>
			 	bufferptr=0;
 8000b1c:	4b51      	ldr	r3, [pc, #324]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 8000b26:	4b50      	ldr	r3, [pc, #320]	; (8000c68 <ESPRxDecoder+0x284>)
 8000b28:	221e      	movs	r2, #30
 8000b2a:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 8000b2c:	4b4f      	ldr	r3, [pc, #316]	; (8000c6c <ESPRxDecoder+0x288>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	701a      	strb	r2, [r3, #0]
		break;
 8000b32:	f001 b90c 	b.w	8001d4e <ESPRxDecoder+0x136a>
 8000b36:	f001 b90a 	b.w	8001d4e <ESPRxDecoder+0x136a>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	2b4f      	cmp	r3, #79	; 0x4f
 8000b3e:	d108      	bne.n	8000b52 <ESPRxDecoder+0x16e>
 8000b40:	4b48      	ldr	r3, [pc, #288]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d104      	bne.n	8000b52 <ESPRxDecoder+0x16e>
			 {
			 	bufferptr=1;
 8000b48:	4b46      	ldr	r3, [pc, #280]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=49;
			 }
		break;
 8000b4e:	f001 b900 	b.w	8001d52 <ESPRxDecoder+0x136e>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b4b      	cmp	r3, #75	; 0x4b
 8000b56:	f041 80fc 	bne.w	8001d52 <ESPRxDecoder+0x136e>
 8000b5a:	4b42      	ldr	r3, [pc, #264]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	f041 80f7 	bne.w	8001d52 <ESPRxDecoder+0x136e>
			 	bufferptr=0;
 8000b64:	4b3f      	ldr	r3, [pc, #252]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	71bb      	strb	r3, [r7, #6]
				wifi_command=49;
 8000b6e:	4b3e      	ldr	r3, [pc, #248]	; (8000c68 <ESPRxDecoder+0x284>)
 8000b70:	2231      	movs	r2, #49	; 0x31
 8000b72:	701a      	strb	r2, [r3, #0]
		break;
 8000b74:	f001 b8ed 	b.w	8001d52 <ESPRxDecoder+0x136e>
		case 3:
			//wifiusernamecheck[15] "define the username at top"
			//
			if((Rxwifi_data== wifiusernamecheck[0])&&(bufferptr==0))
 8000b78:	4b3d      	ldr	r3, [pc, #244]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	79fa      	ldrb	r2, [r7, #7]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d107      	bne.n	8000b92 <ESPRxDecoder+0x1ae>
 8000b82:	4b38      	ldr	r3, [pc, #224]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d103      	bne.n	8000b92 <ESPRxDecoder+0x1ae>
			 {
				bufferptr=1;
 8000b8a:	4b36      	ldr	r3, [pc, #216]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	701a      	strb	r2, [r3, #0]
 8000b90:	e0d6      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[1])&&(bufferptr==1))
 8000b92:	4b37      	ldr	r3, [pc, #220]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000b94:	785b      	ldrb	r3, [r3, #1]
 8000b96:	79fa      	ldrb	r2, [r7, #7]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d107      	bne.n	8000bac <ESPRxDecoder+0x1c8>
 8000b9c:	4b31      	ldr	r3, [pc, #196]	; (8000c64 <ESPRxDecoder+0x280>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d103      	bne.n	8000bac <ESPRxDecoder+0x1c8>
			 {
				bufferptr=2;
 8000ba4:	4b2f      	ldr	r3, [pc, #188]	; (8000c64 <ESPRxDecoder+0x280>)
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	701a      	strb	r2, [r3, #0]
 8000baa:	e0c9      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[2])&&(bufferptr==2))
 8000bac:	4b30      	ldr	r3, [pc, #192]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000bae:	789b      	ldrb	r3, [r3, #2]
 8000bb0:	79fa      	ldrb	r2, [r7, #7]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d107      	bne.n	8000bc6 <ESPRxDecoder+0x1e2>
 8000bb6:	4b2b      	ldr	r3, [pc, #172]	; (8000c64 <ESPRxDecoder+0x280>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b02      	cmp	r3, #2
 8000bbc:	d103      	bne.n	8000bc6 <ESPRxDecoder+0x1e2>
			 {
				bufferptr=3;
 8000bbe:	4b29      	ldr	r3, [pc, #164]	; (8000c64 <ESPRxDecoder+0x280>)
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	e0bc      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }

			 else if((Rxwifi_data== wifiusernamecheck[3])&&(bufferptr==3))
 8000bc6:	4b2a      	ldr	r3, [pc, #168]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000bc8:	78db      	ldrb	r3, [r3, #3]
 8000bca:	79fa      	ldrb	r2, [r7, #7]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d107      	bne.n	8000be0 <ESPRxDecoder+0x1fc>
 8000bd0:	4b24      	ldr	r3, [pc, #144]	; (8000c64 <ESPRxDecoder+0x280>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b03      	cmp	r3, #3
 8000bd6:	d103      	bne.n	8000be0 <ESPRxDecoder+0x1fc>
			 {
				bufferptr=4;
 8000bd8:	4b22      	ldr	r3, [pc, #136]	; (8000c64 <ESPRxDecoder+0x280>)
 8000bda:	2204      	movs	r2, #4
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	e0af      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[4])&&(bufferptr==4))
 8000be0:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000be2:	791b      	ldrb	r3, [r3, #4]
 8000be4:	79fa      	ldrb	r2, [r7, #7]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d107      	bne.n	8000bfa <ESPRxDecoder+0x216>
 8000bea:	4b1e      	ldr	r3, [pc, #120]	; (8000c64 <ESPRxDecoder+0x280>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d103      	bne.n	8000bfa <ESPRxDecoder+0x216>
			 {
				bufferptr=5;
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <ESPRxDecoder+0x280>)
 8000bf4:	2205      	movs	r2, #5
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	e0a2      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[5])&&(bufferptr==5))
 8000bfa:	4b1d      	ldr	r3, [pc, #116]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000bfc:	795b      	ldrb	r3, [r3, #5]
 8000bfe:	79fa      	ldrb	r2, [r7, #7]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d107      	bne.n	8000c14 <ESPRxDecoder+0x230>
 8000c04:	4b17      	ldr	r3, [pc, #92]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b05      	cmp	r3, #5
 8000c0a:	d103      	bne.n	8000c14 <ESPRxDecoder+0x230>
			 {
				bufferptr=6;
 8000c0c:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c0e:	2206      	movs	r2, #6
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e095      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[6])&&(bufferptr==6))
 8000c14:	4b16      	ldr	r3, [pc, #88]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000c16:	799b      	ldrb	r3, [r3, #6]
 8000c18:	79fa      	ldrb	r2, [r7, #7]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d107      	bne.n	8000c2e <ESPRxDecoder+0x24a>
 8000c1e:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b06      	cmp	r3, #6
 8000c24:	d103      	bne.n	8000c2e <ESPRxDecoder+0x24a>
			 {
				bufferptr=7;
 8000c26:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	701a      	strb	r2, [r3, #0]
 8000c2c:	e088      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[7])&&(bufferptr==7))
 8000c2e:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000c30:	79db      	ldrb	r3, [r3, #7]
 8000c32:	79fa      	ldrb	r2, [r7, #7]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d107      	bne.n	8000c48 <ESPRxDecoder+0x264>
 8000c38:	4b0a      	ldr	r3, [pc, #40]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b07      	cmp	r3, #7
 8000c3e:	d103      	bne.n	8000c48 <ESPRxDecoder+0x264>
			 {
				bufferptr=8;
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c42:	2208      	movs	r2, #8
 8000c44:	701a      	strb	r2, [r3, #0]
 8000c46:	e07b      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[8])&&(bufferptr==8))
 8000c48:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <ESPRxDecoder+0x28c>)
 8000c4a:	7a1b      	ldrb	r3, [r3, #8]
 8000c4c:	79fa      	ldrb	r2, [r7, #7]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d110      	bne.n	8000c74 <ESPRxDecoder+0x290>
 8000c52:	4b04      	ldr	r3, [pc, #16]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b08      	cmp	r3, #8
 8000c58:	d10c      	bne.n	8000c74 <ESPRxDecoder+0x290>
			 {
				bufferptr=9;
 8000c5a:	4b02      	ldr	r3, [pc, #8]	; (8000c64 <ESPRxDecoder+0x280>)
 8000c5c:	2209      	movs	r2, #9
 8000c5e:	701a      	strb	r2, [r3, #0]
 8000c60:	e06e      	b.n	8000d40 <ESPRxDecoder+0x35c>
 8000c62:	bf00      	nop
 8000c64:	20000bd4 	.word	0x20000bd4
 8000c68:	20000a0d 	.word	0x20000a0d
 8000c6c:	20000bd6 	.word	0x20000bd6
 8000c70:	20000004 	.word	0x20000004
			 }
			 else if((Rxwifi_data== wifiusernamecheck[9])&&(bufferptr==9))
 8000c74:	4b8a      	ldr	r3, [pc, #552]	; (8000ea0 <ESPRxDecoder+0x4bc>)
 8000c76:	7a5b      	ldrb	r3, [r3, #9]
 8000c78:	79fa      	ldrb	r2, [r7, #7]
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d115      	bne.n	8000caa <ESPRxDecoder+0x2c6>
 8000c7e:	4b89      	ldr	r3, [pc, #548]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b09      	cmp	r3, #9
 8000c84:	d111      	bne.n	8000caa <ESPRxDecoder+0x2c6>
			 {
				 bufferptr=0;
 8000c86:	4b87      	ldr	r3, [pc, #540]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000c8c:	4b86      	ldr	r3, [pc, #536]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000c96:	4b85      	ldr	r3, [pc, #532]	; (8000eac <ESPRxDecoder+0x4c8>)
 8000c98:	2246      	movs	r2, #70	; 0x46
 8000c9a:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000c9c:	4b84      	ldr	r3, [pc, #528]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000ca2:	4b84      	ldr	r3, [pc, #528]	; (8000eb4 <ESPRxDecoder+0x4d0>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	e04a      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[10])&&(bufferptr==10))
 8000caa:	4b7d      	ldr	r3, [pc, #500]	; (8000ea0 <ESPRxDecoder+0x4bc>)
 8000cac:	7a9b      	ldrb	r3, [r3, #10]
 8000cae:	79fa      	ldrb	r2, [r7, #7]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d107      	bne.n	8000cc4 <ESPRxDecoder+0x2e0>
 8000cb4:	4b7b      	ldr	r3, [pc, #492]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b0a      	cmp	r3, #10
 8000cba:	d103      	bne.n	8000cc4 <ESPRxDecoder+0x2e0>
			 {
				bufferptr=11;
 8000cbc:	4b79      	ldr	r3, [pc, #484]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000cbe:	220b      	movs	r2, #11
 8000cc0:	701a      	strb	r2, [r3, #0]
 8000cc2:	e03d      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data== wifiusernamecheck[11])&&(bufferptr==11))
 8000cc4:	4b76      	ldr	r3, [pc, #472]	; (8000ea0 <ESPRxDecoder+0x4bc>)
 8000cc6:	7adb      	ldrb	r3, [r3, #11]
 8000cc8:	79fa      	ldrb	r2, [r7, #7]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d115      	bne.n	8000cfa <ESPRxDecoder+0x316>
 8000cce:	4b75      	ldr	r3, [pc, #468]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b0b      	cmp	r3, #11
 8000cd4:	d111      	bne.n	8000cfa <ESPRxDecoder+0x316>
			 {
				//bufferptr=12;
				bufferptr=0;
 8000cd6:	4b73      	ldr	r3, [pc, #460]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000cdc:	4b72      	ldr	r3, [pc, #456]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000ce6:	4b71      	ldr	r3, [pc, #452]	; (8000eac <ESPRxDecoder+0x4c8>)
 8000ce8:	2246      	movs	r2, #70	; 0x46
 8000cea:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000cec:	4b70      	ldr	r3, [pc, #448]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000cf2:	4b70      	ldr	r3, [pc, #448]	; (8000eb4 <ESPRxDecoder+0x4d0>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e022      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data=='A')&&(bufferptr==12))
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b41      	cmp	r3, #65	; 0x41
 8000cfe:	d107      	bne.n	8000d10 <ESPRxDecoder+0x32c>
 8000d00:	4b68      	ldr	r3, [pc, #416]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b0c      	cmp	r3, #12
 8000d06:	d103      	bne.n	8000d10 <ESPRxDecoder+0x32c>
			 {
				bufferptr=13;
 8000d08:	4b66      	ldr	r3, [pc, #408]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000d0a:	220d      	movs	r2, #13
 8000d0c:	701a      	strb	r2, [r3, #0]
 8000d0e:	e017      	b.n	8000d40 <ESPRxDecoder+0x35c>
			 }
			 else if((Rxwifi_data=='X')&&(bufferptr==13))
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	2b58      	cmp	r3, #88	; 0x58
 8000d14:	d114      	bne.n	8000d40 <ESPRxDecoder+0x35c>
 8000d16:	4b63      	ldr	r3, [pc, #396]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b0d      	cmp	r3, #13
 8000d1c:	d110      	bne.n	8000d40 <ESPRxDecoder+0x35c>
				 {
				bufferptr=0;
 8000d1e:	4b61      	ldr	r3, [pc, #388]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000d24:	4b60      	ldr	r3, [pc, #384]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000d2e:	4b5f      	ldr	r3, [pc, #380]	; (8000eac <ESPRxDecoder+0x4c8>)
 8000d30:	2246      	movs	r2, #70	; 0x46
 8000d32:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000d34:	4b5e      	ldr	r3, [pc, #376]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000d3a:	4b5e      	ldr	r3, [pc, #376]	; (8000eb4 <ESPRxDecoder+0x4d0>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 2;
			 }



			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	2b4e      	cmp	r3, #78	; 0x4e
 8000d44:	d107      	bne.n	8000d56 <ESPRxDecoder+0x372>
 8000d46:	4b58      	ldr	r3, [pc, #352]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d103      	bne.n	8000d56 <ESPRxDecoder+0x372>
			 {
			 	Err_bufferptr=1;
 8000d4e:	4b56      	ldr	r3, [pc, #344]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	e040      	b.n	8000dd8 <ESPRxDecoder+0x3f4>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2b6f      	cmp	r3, #111	; 0x6f
 8000d5a:	d107      	bne.n	8000d6c <ESPRxDecoder+0x388>
 8000d5c:	4b52      	ldr	r3, [pc, #328]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d103      	bne.n	8000d6c <ESPRxDecoder+0x388>
			 {
			 	Err_bufferptr=2;
 8000d64:	4b50      	ldr	r3, [pc, #320]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d66:	2202      	movs	r2, #2
 8000d68:	701a      	strb	r2, [r3, #0]
 8000d6a:	e035      	b.n	8000dd8 <ESPRxDecoder+0x3f4>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2b41      	cmp	r3, #65	; 0x41
 8000d70:	d107      	bne.n	8000d82 <ESPRxDecoder+0x39e>
 8000d72:	4b4d      	ldr	r3, [pc, #308]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d103      	bne.n	8000d82 <ESPRxDecoder+0x39e>
			 {
			 	Err_bufferptr=3;
 8000d7a:	4b4b      	ldr	r3, [pc, #300]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	701a      	strb	r2, [r3, #0]
 8000d80:	e02a      	b.n	8000dd8 <ESPRxDecoder+0x3f4>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2b50      	cmp	r3, #80	; 0x50
 8000d86:	f040 87e6 	bne.w	8001d56 <ESPRxDecoder+0x1372>
 8000d8a:	4b47      	ldr	r3, [pc, #284]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	f040 87e1 	bne.w	8001d56 <ESPRxDecoder+0x1372>
			 {
			 	Err_bufferptr=0;
 8000d94:	4b44      	ldr	r3, [pc, #272]	; (8000ea8 <ESPRxDecoder+0x4c4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000d9a:	4b42      	ldr	r3, [pc, #264]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 8000da4:	4b43      	ldr	r3, [pc, #268]	; (8000eb4 <ESPRxDecoder+0x4d0>)
 8000da6:	2203      	movs	r2, #3
 8000da8:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000daa:	4b41      	ldr	r3, [pc, #260]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	3301      	adds	r3, #1
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b3f      	ldr	r3, [pc, #252]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000db4:	701a      	strb	r2, [r3, #0]
 8000db6:	4b3e      	ldr	r3, [pc, #248]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d804      	bhi.n	8000dc8 <ESPRxDecoder+0x3e4>
				{
				   wifi_command=50;
 8000dbe:	4b3b      	ldr	r3, [pc, #236]	; (8000eac <ESPRxDecoder+0x4c8>)
 8000dc0:	2232      	movs	r2, #50	; 0x32
 8000dc2:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 8000dc4:	f000 bfc7 	b.w	8001d56 <ESPRxDecoder+0x1372>
				   wifi_command=10;
 8000dc8:	4b38      	ldr	r3, [pc, #224]	; (8000eac <ESPRxDecoder+0x4c8>)
 8000dca:	220a      	movs	r2, #10
 8000dcc:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000dce:	4b38      	ldr	r3, [pc, #224]	; (8000eb0 <ESPRxDecoder+0x4cc>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
		break;
 8000dd4:	f000 bfbf 	b.w	8001d56 <ESPRxDecoder+0x1372>
 8000dd8:	f000 bfbd 	b.w	8001d56 <ESPRxDecoder+0x1372>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	2b4f      	cmp	r3, #79	; 0x4f
 8000de0:	d108      	bne.n	8000df4 <ESPRxDecoder+0x410>
 8000de2:	4b30      	ldr	r3, [pc, #192]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d104      	bne.n	8000df4 <ESPRxDecoder+0x410>
			 {
			 	bufferptr=1;
 8000dea:	4b2e      	ldr	r3, [pc, #184]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000df0:	f000 bfb3 	b.w	8001d5a <ESPRxDecoder+0x1376>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	2b4b      	cmp	r3, #75	; 0x4b
 8000df8:	f040 87af 	bne.w	8001d5a <ESPRxDecoder+0x1376>
 8000dfc:	4b29      	ldr	r3, [pc, #164]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	f040 87aa 	bne.w	8001d5a <ESPRxDecoder+0x1376>
			 	bufferptr=0;
 8000e06:	4b27      	ldr	r3, [pc, #156]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000e10:	4b26      	ldr	r3, [pc, #152]	; (8000eac <ESPRxDecoder+0x4c8>)
 8000e12:	2250      	movs	r2, #80	; 0x50
 8000e14:	701a      	strb	r2, [r3, #0]
		break;
 8000e16:	f000 bfa0 	b.w	8001d5a <ESPRxDecoder+0x1376>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b43      	cmp	r3, #67	; 0x43
 8000e1e:	d107      	bne.n	8000e30 <ESPRxDecoder+0x44c>
 8000e20:	4b20      	ldr	r3, [pc, #128]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d103      	bne.n	8000e30 <ESPRxDecoder+0x44c>
			 {
			 	bufferptr=1;
 8000e28:	4b1e      	ldr	r3, [pc, #120]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	e05b      	b.n	8000ee8 <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	2b4f      	cmp	r3, #79	; 0x4f
 8000e34:	d107      	bne.n	8000e46 <ESPRxDecoder+0x462>
 8000e36:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d103      	bne.n	8000e46 <ESPRxDecoder+0x462>
			 {
			 	bufferptr=2;
 8000e3e:	4b19      	ldr	r3, [pc, #100]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e40:	2202      	movs	r2, #2
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	e050      	b.n	8000ee8 <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	2b4e      	cmp	r3, #78	; 0x4e
 8000e4a:	d107      	bne.n	8000e5c <ESPRxDecoder+0x478>
 8000e4c:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d103      	bne.n	8000e5c <ESPRxDecoder+0x478>
			 {
			 	bufferptr=3;
 8000e54:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e56:	2203      	movs	r2, #3
 8000e58:	701a      	strb	r2, [r3, #0]
 8000e5a:	e045      	b.n	8000ee8 <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	2b4e      	cmp	r3, #78	; 0x4e
 8000e60:	d107      	bne.n	8000e72 <ESPRxDecoder+0x48e>
 8000e62:	4b10      	ldr	r3, [pc, #64]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b03      	cmp	r3, #3
 8000e68:	d103      	bne.n	8000e72 <ESPRxDecoder+0x48e>
			 {
			 	bufferptr=4;
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e6c:	2204      	movs	r2, #4
 8000e6e:	701a      	strb	r2, [r3, #0]
 8000e70:	e03a      	b.n	8000ee8 <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b45      	cmp	r3, #69	; 0x45
 8000e76:	d107      	bne.n	8000e88 <ESPRxDecoder+0x4a4>
 8000e78:	4b0a      	ldr	r3, [pc, #40]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b04      	cmp	r3, #4
 8000e7e:	d103      	bne.n	8000e88 <ESPRxDecoder+0x4a4>
			 {
			 	bufferptr=5;
 8000e80:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e82:	2205      	movs	r2, #5
 8000e84:	701a      	strb	r2, [r3, #0]
 8000e86:	e02f      	b.n	8000ee8 <ESPRxDecoder+0x504>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	2b43      	cmp	r3, #67	; 0x43
 8000e8c:	d114      	bne.n	8000eb8 <ESPRxDecoder+0x4d4>
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b05      	cmp	r3, #5
 8000e94:	d110      	bne.n	8000eb8 <ESPRxDecoder+0x4d4>
			 {
			 	bufferptr=6;
 8000e96:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <ESPRxDecoder+0x4c0>)
 8000e98:	2206      	movs	r2, #6
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	e024      	b.n	8000ee8 <ESPRxDecoder+0x504>
 8000e9e:	bf00      	nop
 8000ea0:	20000004 	.word	0x20000004
 8000ea4:	20000bd4 	.word	0x20000bd4
 8000ea8:	200000eb 	.word	0x200000eb
 8000eac:	20000a0d 	.word	0x20000a0d
 8000eb0:	20000112 	.word	0x20000112
 8000eb4:	200000ec 	.word	0x200000ec
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b54      	cmp	r3, #84	; 0x54
 8000ebc:	d114      	bne.n	8000ee8 <ESPRxDecoder+0x504>
 8000ebe:	4b9a      	ldr	r3, [pc, #616]	; (8001128 <ESPRxDecoder+0x744>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b06      	cmp	r3, #6
 8000ec4:	d110      	bne.n	8000ee8 <ESPRxDecoder+0x504>
			 {
			 	Rxseqdecoder=0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000eca:	4b98      	ldr	r3, [pc, #608]	; (800112c <ESPRxDecoder+0x748>)
 8000ecc:	225a      	movs	r2, #90	; 0x5a
 8000ece:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000ed0:	4b95      	ldr	r3, [pc, #596]	; (8001128 <ESPRxDecoder+0x744>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000ed6:	4b96      	ldr	r3, [pc, #600]	; (8001130 <ESPRxDecoder+0x74c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 8000edc:	4b95      	ldr	r3, [pc, #596]	; (8001134 <ESPRxDecoder+0x750>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 8000ee2:	4b95      	ldr	r3, [pc, #596]	; (8001138 <ESPRxDecoder+0x754>)
 8000ee4:	2202      	movs	r2, #2
 8000ee6:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	2b4c      	cmp	r3, #76	; 0x4c
 8000eec:	d107      	bne.n	8000efe <ESPRxDecoder+0x51a>
 8000eee:	4b8e      	ldr	r3, [pc, #568]	; (8001128 <ESPRxDecoder+0x744>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d103      	bne.n	8000efe <ESPRxDecoder+0x51a>
			 {
			 	bufferptr=1;
 8000ef6:	4b8c      	ldr	r3, [pc, #560]	; (8001128 <ESPRxDecoder+0x744>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	e040      	b.n	8000f80 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b69      	cmp	r3, #105	; 0x69
 8000f02:	d107      	bne.n	8000f14 <ESPRxDecoder+0x530>
 8000f04:	4b88      	ldr	r3, [pc, #544]	; (8001128 <ESPRxDecoder+0x744>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d103      	bne.n	8000f14 <ESPRxDecoder+0x530>
			 {
			 	bufferptr=2;
 8000f0c:	4b86      	ldr	r3, [pc, #536]	; (8001128 <ESPRxDecoder+0x744>)
 8000f0e:	2202      	movs	r2, #2
 8000f10:	701a      	strb	r2, [r3, #0]
 8000f12:	e035      	b.n	8000f80 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	2b6e      	cmp	r3, #110	; 0x6e
 8000f18:	d107      	bne.n	8000f2a <ESPRxDecoder+0x546>
 8000f1a:	4b83      	ldr	r3, [pc, #524]	; (8001128 <ESPRxDecoder+0x744>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d103      	bne.n	8000f2a <ESPRxDecoder+0x546>
			 {
			 	bufferptr=3;
 8000f22:	4b81      	ldr	r3, [pc, #516]	; (8001128 <ESPRxDecoder+0x744>)
 8000f24:	2203      	movs	r2, #3
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e02a      	b.n	8000f80 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	2b6b      	cmp	r3, #107	; 0x6b
 8000f2e:	d107      	bne.n	8000f40 <ESPRxDecoder+0x55c>
 8000f30:	4b7d      	ldr	r3, [pc, #500]	; (8001128 <ESPRxDecoder+0x744>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b03      	cmp	r3, #3
 8000f36:	d103      	bne.n	8000f40 <ESPRxDecoder+0x55c>
			 {
			 	bufferptr=4;
 8000f38:	4b7b      	ldr	r3, [pc, #492]	; (8001128 <ESPRxDecoder+0x744>)
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	701a      	strb	r2, [r3, #0]
 8000f3e:	e01f      	b.n	8000f80 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	2b65      	cmp	r3, #101	; 0x65
 8000f44:	d107      	bne.n	8000f56 <ESPRxDecoder+0x572>
 8000f46:	4b78      	ldr	r3, [pc, #480]	; (8001128 <ESPRxDecoder+0x744>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d103      	bne.n	8000f56 <ESPRxDecoder+0x572>
			 {
			 	bufferptr=5;
 8000f4e:	4b76      	ldr	r3, [pc, #472]	; (8001128 <ESPRxDecoder+0x744>)
 8000f50:	2205      	movs	r2, #5
 8000f52:	701a      	strb	r2, [r3, #0]
 8000f54:	e014      	b.n	8000f80 <ESPRxDecoder+0x59c>
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b64      	cmp	r3, #100	; 0x64
 8000f5a:	d111      	bne.n	8000f80 <ESPRxDecoder+0x59c>
 8000f5c:	4b72      	ldr	r3, [pc, #456]	; (8001128 <ESPRxDecoder+0x744>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b05      	cmp	r3, #5
 8000f62:	d10d      	bne.n	8000f80 <ESPRxDecoder+0x59c>
			 {
			 	Rxseqdecoder=0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000f68:	4b70      	ldr	r3, [pc, #448]	; (800112c <ESPRxDecoder+0x748>)
 8000f6a:	225a      	movs	r2, #90	; 0x5a
 8000f6c:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000f6e:	4b6e      	ldr	r3, [pc, #440]	; (8001128 <ESPRxDecoder+0x744>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000f74:	4b6e      	ldr	r3, [pc, #440]	; (8001130 <ESPRxDecoder+0x74c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000f7a:	4b6e      	ldr	r3, [pc, #440]	; (8001134 <ESPRxDecoder+0x750>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	2b45      	cmp	r3, #69	; 0x45
 8000f84:	d107      	bne.n	8000f96 <ESPRxDecoder+0x5b2>
 8000f86:	4b6b      	ldr	r3, [pc, #428]	; (8001134 <ESPRxDecoder+0x750>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d103      	bne.n	8000f96 <ESPRxDecoder+0x5b2>
			 {
			 	Err_bufferptr=1;
 8000f8e:	4b69      	ldr	r3, [pc, #420]	; (8001134 <ESPRxDecoder+0x750>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	701a      	strb	r2, [r3, #0]
 8000f94:	e04b      	b.n	800102e <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	2b52      	cmp	r3, #82	; 0x52
 8000f9a:	d107      	bne.n	8000fac <ESPRxDecoder+0x5c8>
 8000f9c:	4b65      	ldr	r3, [pc, #404]	; (8001134 <ESPRxDecoder+0x750>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d103      	bne.n	8000fac <ESPRxDecoder+0x5c8>
			 {
			 	Err_bufferptr=2;
 8000fa4:	4b63      	ldr	r3, [pc, #396]	; (8001134 <ESPRxDecoder+0x750>)
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	701a      	strb	r2, [r3, #0]
 8000faa:	e040      	b.n	800102e <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	2b52      	cmp	r3, #82	; 0x52
 8000fb0:	d107      	bne.n	8000fc2 <ESPRxDecoder+0x5de>
 8000fb2:	4b60      	ldr	r3, [pc, #384]	; (8001134 <ESPRxDecoder+0x750>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d103      	bne.n	8000fc2 <ESPRxDecoder+0x5de>
			 {
			 	Err_bufferptr=3;
 8000fba:	4b5e      	ldr	r3, [pc, #376]	; (8001134 <ESPRxDecoder+0x750>)
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	701a      	strb	r2, [r3, #0]
 8000fc0:	e035      	b.n	800102e <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	2b4f      	cmp	r3, #79	; 0x4f
 8000fc6:	d107      	bne.n	8000fd8 <ESPRxDecoder+0x5f4>
 8000fc8:	4b5a      	ldr	r3, [pc, #360]	; (8001134 <ESPRxDecoder+0x750>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d103      	bne.n	8000fd8 <ESPRxDecoder+0x5f4>
			 {
			 	Err_bufferptr=4;
 8000fd0:	4b58      	ldr	r3, [pc, #352]	; (8001134 <ESPRxDecoder+0x750>)
 8000fd2:	2204      	movs	r2, #4
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	e02a      	b.n	800102e <ESPRxDecoder+0x64a>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b52      	cmp	r3, #82	; 0x52
 8000fdc:	f040 86bf 	bne.w	8001d5e <ESPRxDecoder+0x137a>
 8000fe0:	4b54      	ldr	r3, [pc, #336]	; (8001134 <ESPRxDecoder+0x750>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b04      	cmp	r3, #4
 8000fe6:	f040 86ba 	bne.w	8001d5e <ESPRxDecoder+0x137a>
			 {
			   	Err_bufferptr=0;
 8000fea:	4b52      	ldr	r3, [pc, #328]	; (8001134 <ESPRxDecoder+0x750>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000ff0:	4b4d      	ldr	r3, [pc, #308]	; (8001128 <ESPRxDecoder+0x744>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 8000ffa:	4b4f      	ldr	r3, [pc, #316]	; (8001138 <ESPRxDecoder+0x754>)
 8000ffc:	2204      	movs	r2, #4
 8000ffe:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8001000:	4b4b      	ldr	r3, [pc, #300]	; (8001130 <ESPRxDecoder+0x74c>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	b2da      	uxtb	r2, r3
 8001008:	4b49      	ldr	r3, [pc, #292]	; (8001130 <ESPRxDecoder+0x74c>)
 800100a:	701a      	strb	r2, [r3, #0]
 800100c:	4b48      	ldr	r3, [pc, #288]	; (8001130 <ESPRxDecoder+0x74c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b02      	cmp	r3, #2
 8001012:	d804      	bhi.n	800101e <ESPRxDecoder+0x63a>
				{
				   wifi_command=80;
 8001014:	4b45      	ldr	r3, [pc, #276]	; (800112c <ESPRxDecoder+0x748>)
 8001016:	2250      	movs	r2, #80	; 0x50
 8001018:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 800101a:	f000 bea0 	b.w	8001d5e <ESPRxDecoder+0x137a>
				   wifi_command=50;	 // modified by satheesh
 800101e:	4b43      	ldr	r3, [pc, #268]	; (800112c <ESPRxDecoder+0x748>)
 8001020:	2232      	movs	r2, #50	; 0x32
 8001022:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8001024:	4b42      	ldr	r3, [pc, #264]	; (8001130 <ESPRxDecoder+0x74c>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
		break;
 800102a:	f000 be98 	b.w	8001d5e <ESPRxDecoder+0x137a>
 800102e:	f000 be96 	b.w	8001d5e <ESPRxDecoder+0x137a>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b3e      	cmp	r3, #62	; 0x3e
 8001036:	f040 8694 	bne.w	8001d62 <ESPRxDecoder+0x137e>
 800103a:	4b3b      	ldr	r3, [pc, #236]	; (8001128 <ESPRxDecoder+0x744>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	f040 868f 	bne.w	8001d62 <ESPRxDecoder+0x137e>
			 {
			 	bufferptr=0;
 8001044:	4b38      	ldr	r3, [pc, #224]	; (8001128 <ESPRxDecoder+0x744>)
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800104a:	2300      	movs	r3, #0
 800104c:	71bb      	strb	r3, [r7, #6]
				wifi_command=100;
 800104e:	4b37      	ldr	r3, [pc, #220]	; (800112c <ESPRxDecoder+0x748>)
 8001050:	2264      	movs	r2, #100	; 0x64
 8001052:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8001054:	f000 be85 	b.w	8001d62 <ESPRxDecoder+0x137e>
		case 7:
			checkbuff[refinc]= Rxwifi_data;
 8001058:	4b38      	ldr	r3, [pc, #224]	; (800113c <ESPRxDecoder+0x758>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	4a38      	ldr	r2, [pc, #224]	; (8001140 <ESPRxDecoder+0x75c>)
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	5453      	strb	r3, [r2, r1]
			refinc++;
 8001064:	4b35      	ldr	r3, [pc, #212]	; (800113c <ESPRxDecoder+0x758>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	b2da      	uxtb	r2, r3
 800106c:	4b33      	ldr	r3, [pc, #204]	; (800113c <ESPRxDecoder+0x758>)
 800106e:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b24      	cmp	r3, #36	; 0x24
 8001074:	d10b      	bne.n	800108e <ESPRxDecoder+0x6aa>
 8001076:	4b33      	ldr	r3, [pc, #204]	; (8001144 <ESPRxDecoder+0x760>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d107      	bne.n	800108e <ESPRxDecoder+0x6aa>
			{
				 Data_bufferptr=1;
 800107e:	4b31      	ldr	r3, [pc, #196]	; (8001144 <ESPRxDecoder+0x760>)
 8001080:	2201      	movs	r2, #1
 8001082:	701a      	strb	r2, [r3, #0]
				 Valid_DataWifi1= 1;
 8001084:	4b30      	ldr	r3, [pc, #192]	; (8001148 <ESPRxDecoder+0x764>)
 8001086:	2201      	movs	r2, #1
 8001088:	701a      	strb	r2, [r3, #0]
 800108a:	f000 bce8 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==1)
 800108e:	4b2d      	ldr	r3, [pc, #180]	; (8001144 <ESPRxDecoder+0x760>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d10c      	bne.n	80010b0 <ESPRxDecoder+0x6cc>
			 {
				Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f000 fe73 	bl	8001d84 <DecToASCIIFun>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b2a      	ldr	r3, [pc, #168]	; (800114c <ESPRxDecoder+0x768>)
 80010a4:	701a      	strb	r2, [r3, #0]
				Data_bufferptr=2;
 80010a6:	4b27      	ldr	r3, [pc, #156]	; (8001144 <ESPRxDecoder+0x760>)
 80010a8:	2202      	movs	r2, #2
 80010aa:	701a      	strb	r2, [r3, #0]
 80010ac:	f000 bcd7 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==2)
 80010b0:	4b24      	ldr	r3, [pc, #144]	; (8001144 <ESPRxDecoder+0x760>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d10c      	bne.n	80010d2 <ESPRxDecoder+0x6ee>
			{
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 fe62 	bl	8001d84 <DecToASCIIFun>
 80010c0:	4603      	mov	r3, r0
 80010c2:	461a      	mov	r2, r3
 80010c4:	4b21      	ldr	r3, [pc, #132]	; (800114c <ESPRxDecoder+0x768>)
 80010c6:	705a      	strb	r2, [r3, #1]
				 Data_bufferptr=3;
 80010c8:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <ESPRxDecoder+0x760>)
 80010ca:	2203      	movs	r2, #3
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	f000 bcc6 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==3)//,
 80010d2:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <ESPRxDecoder+0x760>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b03      	cmp	r3, #3
 80010d8:	d10c      	bne.n	80010f4 <ESPRxDecoder+0x710>
			{
				 Data_bufferptr=4;
 80010da:	4b1a      	ldr	r3, [pc, #104]	; (8001144 <ESPRxDecoder+0x760>)
 80010dc:	2204      	movs	r2, #4
 80010de:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);//cyclic time
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fe4e 	bl	8001d84 <DecToASCIIFun>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	4b17      	ldr	r3, [pc, #92]	; (800114c <ESPRxDecoder+0x768>)
 80010ee:	709a      	strb	r2, [r3, #2]
 80010f0:	f000 bcb5 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==4)
 80010f4:	4b13      	ldr	r3, [pc, #76]	; (8001144 <ESPRxDecoder+0x760>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b04      	cmp	r3, #4
 80010fa:	d104      	bne.n	8001106 <ESPRxDecoder+0x722>
			{
				 Data_bufferptr=5;
 80010fc:	4b11      	ldr	r3, [pc, #68]	; (8001144 <ESPRxDecoder+0x760>)
 80010fe:	2205      	movs	r2, #5
 8001100:	701a      	strb	r2, [r3, #0]
 8001102:	f000 bcac 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==5)
 8001106:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <ESPRxDecoder+0x760>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b05      	cmp	r3, #5
 800110c:	d120      	bne.n	8001150 <ESPRxDecoder+0x76c>
			{
				Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fe37 	bl	8001d84 <DecToASCIIFun>
 8001116:	4603      	mov	r3, r0
 8001118:	461a      	mov	r2, r3
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <ESPRxDecoder+0x768>)
 800111c:	70da      	strb	r2, [r3, #3]
				 Data_bufferptr=6;
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <ESPRxDecoder+0x760>)
 8001120:	2206      	movs	r2, #6
 8001122:	701a      	strb	r2, [r3, #0]
 8001124:	f000 bc9b 	b.w	8001a5e <ESPRxDecoder+0x107a>
 8001128:	20000bd4 	.word	0x20000bd4
 800112c:	20000a0d 	.word	0x20000a0d
 8001130:	20000112 	.word	0x20000112
 8001134:	200000eb 	.word	0x200000eb
 8001138:	200000ec 	.word	0x200000ec
 800113c:	200001e4 	.word	0x200001e4
 8001140:	2000011c 	.word	0x2000011c
 8001144:	200000ea 	.word	0x200000ea
 8001148:	200000f0 	.word	0x200000f0
 800114c:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==6)
 8001150:	4ba8      	ldr	r3, [pc, #672]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b06      	cmp	r3, #6
 8001156:	d10c      	bne.n	8001172 <ESPRxDecoder+0x78e>
			{
				Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);//date
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	4618      	mov	r0, r3
 800115c:	f000 fe12 	bl	8001d84 <DecToASCIIFun>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	4ba4      	ldr	r3, [pc, #656]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001166:	711a      	strb	r2, [r3, #4]
				Data_bufferptr=7;
 8001168:	4ba2      	ldr	r3, [pc, #648]	; (80013f4 <ESPRxDecoder+0xa10>)
 800116a:	2207      	movs	r2, #7
 800116c:	701a      	strb	r2, [r3, #0]
 800116e:	f000 bc76 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==7)// '/'
 8001172:	4ba0      	ldr	r3, [pc, #640]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b07      	cmp	r3, #7
 8001178:	d104      	bne.n	8001184 <ESPRxDecoder+0x7a0>
			{
				 Data_bufferptr=8;
 800117a:	4b9e      	ldr	r3, [pc, #632]	; (80013f4 <ESPRxDecoder+0xa10>)
 800117c:	2208      	movs	r2, #8
 800117e:	701a      	strb	r2, [r3, #0]
 8001180:	f000 bc6d 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==8)
 8001184:	4b9b      	ldr	r3, [pc, #620]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b08      	cmp	r3, #8
 800118a:	d10c      	bne.n	80011a6 <ESPRxDecoder+0x7c2>
			{
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	4618      	mov	r0, r3
 8001190:	f000 fdf8 	bl	8001d84 <DecToASCIIFun>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	4b97      	ldr	r3, [pc, #604]	; (80013f8 <ESPRxDecoder+0xa14>)
 800119a:	715a      	strb	r2, [r3, #5]
				 Data_bufferptr=9;
 800119c:	4b95      	ldr	r3, [pc, #596]	; (80013f4 <ESPRxDecoder+0xa10>)
 800119e:	2209      	movs	r2, #9
 80011a0:	701a      	strb	r2, [r3, #0]
 80011a2:	f000 bc5c 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==9)
 80011a6:	4b93      	ldr	r3, [pc, #588]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b09      	cmp	r3, #9
 80011ac:	d10c      	bne.n	80011c8 <ESPRxDecoder+0x7e4>
			{
				Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fde7 	bl	8001d84 <DecToASCIIFun>
 80011b6:	4603      	mov	r3, r0
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b8f      	ldr	r3, [pc, #572]	; (80013f8 <ESPRxDecoder+0xa14>)
 80011bc:	719a      	strb	r2, [r3, #6]
				 Data_bufferptr=10;//month
 80011be:	4b8d      	ldr	r3, [pc, #564]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011c0:	220a      	movs	r2, #10
 80011c2:	701a      	strb	r2, [r3, #0]
 80011c4:	f000 bc4b 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==10)
 80011c8:	4b8a      	ldr	r3, [pc, #552]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b0a      	cmp	r3, #10
 80011ce:	d104      	bne.n	80011da <ESPRxDecoder+0x7f6>
			{
				 Data_bufferptr=11;//month
 80011d0:	4b88      	ldr	r3, [pc, #544]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011d2:	220b      	movs	r2, #11
 80011d4:	701a      	strb	r2, [r3, #0]
 80011d6:	f000 bc42 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}

			else if(Data_bufferptr==11)// '/'
 80011da:	4b86      	ldr	r3, [pc, #536]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b0b      	cmp	r3, #11
 80011e0:	d10c      	bne.n	80011fc <ESPRxDecoder+0x818>
			 {
				Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 fdcd 	bl	8001d84 <DecToASCIIFun>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b82      	ldr	r3, [pc, #520]	; (80013f8 <ESPRxDecoder+0xa14>)
 80011f0:	71da      	strb	r2, [r3, #7]
				Data_bufferptr=12;
 80011f2:	4b80      	ldr	r3, [pc, #512]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011f4:	220c      	movs	r2, #12
 80011f6:	701a      	strb	r2, [r3, #0]
 80011f8:	f000 bc31 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==12)////year
 80011fc:	4b7d      	ldr	r3, [pc, #500]	; (80013f4 <ESPRxDecoder+0xa10>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b0c      	cmp	r3, #12
 8001202:	d10c      	bne.n	800121e <ESPRxDecoder+0x83a>
			{
				Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 fdbc 	bl	8001d84 <DecToASCIIFun>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	4b79      	ldr	r3, [pc, #484]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001212:	721a      	strb	r2, [r3, #8]
				 Data_bufferptr=13;
 8001214:	4b77      	ldr	r3, [pc, #476]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001216:	220d      	movs	r2, #13
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	f000 bc20 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==13)//_
 800121e:	4b75      	ldr	r3, [pc, #468]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b0d      	cmp	r3, #13
 8001224:	d104      	bne.n	8001230 <ESPRxDecoder+0x84c>
			{

				 Data_bufferptr=14;
 8001226:	4b73      	ldr	r3, [pc, #460]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001228:	220e      	movs	r2, #14
 800122a:	701a      	strb	r2, [r3, #0]
 800122c:	f000 bc17 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==14)//
 8001230:	4b70      	ldr	r3, [pc, #448]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b0e      	cmp	r3, #14
 8001236:	d10c      	bne.n	8001252 <ESPRxDecoder+0x86e>
			{
				Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4618      	mov	r0, r3
 800123c:	f000 fda2 	bl	8001d84 <DecToASCIIFun>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	4b6c      	ldr	r3, [pc, #432]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001246:	725a      	strb	r2, [r3, #9]
				Data_bufferptr=15;
 8001248:	4b6a      	ldr	r3, [pc, #424]	; (80013f4 <ESPRxDecoder+0xa10>)
 800124a:	220f      	movs	r2, #15
 800124c:	701a      	strb	r2, [r3, #0]
 800124e:	f000 bc06 	b.w	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==15)
 8001252:	4b68      	ldr	r3, [pc, #416]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b0f      	cmp	r3, #15
 8001258:	d10b      	bne.n	8001272 <ESPRxDecoder+0x88e>
			{
				Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	4618      	mov	r0, r3
 800125e:	f000 fd91 	bl	8001d84 <DecToASCIIFun>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	4b64      	ldr	r3, [pc, #400]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001268:	729a      	strb	r2, [r3, #10]
				Data_bufferptr=16;
 800126a:	4b62      	ldr	r3, [pc, #392]	; (80013f4 <ESPRxDecoder+0xa10>)
 800126c:	2210      	movs	r2, #16
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	e3f5      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}

			else if(Data_bufferptr==16)
 8001272:	4b60      	ldr	r3, [pc, #384]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b10      	cmp	r3, #16
 8001278:	d103      	bne.n	8001282 <ESPRxDecoder+0x89e>
			 {

				Data_bufferptr=17;//hour
 800127a:	4b5e      	ldr	r3, [pc, #376]	; (80013f4 <ESPRxDecoder+0xa10>)
 800127c:	2211      	movs	r2, #17
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e3ed      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==17)//:
 8001282:	4b5c      	ldr	r3, [pc, #368]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b11      	cmp	r3, #17
 8001288:	d10b      	bne.n	80012a2 <ESPRxDecoder+0x8be>
			{
				Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	4618      	mov	r0, r3
 800128e:	f000 fd79 	bl	8001d84 <DecToASCIIFun>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b58      	ldr	r3, [pc, #352]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001298:	72da      	strb	r2, [r3, #11]
				 Data_bufferptr=18;//minute
 800129a:	4b56      	ldr	r3, [pc, #344]	; (80013f4 <ESPRxDecoder+0xa10>)
 800129c:	2212      	movs	r2, #18
 800129e:	701a      	strb	r2, [r3, #0]
 80012a0:	e3dd      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==18)
 80012a2:	4b54      	ldr	r3, [pc, #336]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b12      	cmp	r3, #18
 80012a8:	d10b      	bne.n	80012c2 <ESPRxDecoder+0x8de>
			{
				Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 fd69 	bl	8001d84 <DecToASCIIFun>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b50      	ldr	r3, [pc, #320]	; (80013f8 <ESPRxDecoder+0xa14>)
 80012b8:	731a      	strb	r2, [r3, #12]
				Data_bufferptr=19;
 80012ba:	4b4e      	ldr	r3, [pc, #312]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012bc:	2213      	movs	r2, #19
 80012be:	701a      	strb	r2, [r3, #0]
 80012c0:	e3cd      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==19)
 80012c2:	4b4c      	ldr	r3, [pc, #304]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b13      	cmp	r3, #19
 80012c8:	d103      	bne.n	80012d2 <ESPRxDecoder+0x8ee>
			{

				 Data_bufferptr=20;
 80012ca:	4b4a      	ldr	r3, [pc, #296]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012cc:	2214      	movs	r2, #20
 80012ce:	701a      	strb	r2, [r3, #0]
 80012d0:	e3c5      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==20)//:
 80012d2:	4b48      	ldr	r3, [pc, #288]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b14      	cmp	r3, #20
 80012d8:	d10b      	bne.n	80012f2 <ESPRxDecoder+0x90e>
			{
				Data_bufferptr=21;
 80012da:	4b46      	ldr	r3, [pc, #280]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012dc:	2215      	movs	r2, #21
 80012de:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 fd4e 	bl	8001d84 <DecToASCIIFun>
 80012e8:	4603      	mov	r3, r0
 80012ea:	461a      	mov	r2, r3
 80012ec:	4b42      	ldr	r3, [pc, #264]	; (80013f8 <ESPRxDecoder+0xa14>)
 80012ee:	735a      	strb	r2, [r3, #13]
 80012f0:	e3b5      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}

			else if(Data_bufferptr==21)       	//seconds
 80012f2:	4b40      	ldr	r3, [pc, #256]	; (80013f4 <ESPRxDecoder+0xa10>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b15      	cmp	r3, #21
 80012f8:	d10b      	bne.n	8001312 <ESPRxDecoder+0x92e>
			 {
				Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 fd41 	bl	8001d84 <DecToASCIIFun>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	4b3c      	ldr	r3, [pc, #240]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001308:	739a      	strb	r2, [r3, #14]
				Data_bufferptr=22;
 800130a:	4b3a      	ldr	r3, [pc, #232]	; (80013f4 <ESPRxDecoder+0xa10>)
 800130c:	2216      	movs	r2, #22
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e3a5      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==22)
 8001312:	4b38      	ldr	r3, [pc, #224]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b16      	cmp	r3, #22
 8001318:	d103      	bne.n	8001322 <ESPRxDecoder+0x93e>
			{

				 Data_bufferptr=23;
 800131a:	4b36      	ldr	r3, [pc, #216]	; (80013f4 <ESPRxDecoder+0xa10>)
 800131c:	2217      	movs	r2, #23
 800131e:	701a      	strb	r2, [r3, #0]
 8001320:	e39d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==23)      //,(to seperate data)
 8001322:	4b34      	ldr	r3, [pc, #208]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b17      	cmp	r3, #23
 8001328:	d10b      	bne.n	8001342 <ESPRxDecoder+0x95e>
			{
				 Data_bufferptr=24;
 800132a:	4b32      	ldr	r3, [pc, #200]	; (80013f4 <ESPRxDecoder+0xa10>)
 800132c:	2218      	movs	r2, #24
 800132e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	4618      	mov	r0, r3
 8001334:	f000 fd26 	bl	8001d84 <DecToASCIIFun>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <ESPRxDecoder+0xa14>)
 800133e:	73da      	strb	r2, [r3, #15]
 8001340:	e38d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==24)
 8001342:	4b2c      	ldr	r3, [pc, #176]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b18      	cmp	r3, #24
 8001348:	d10b      	bne.n	8001362 <ESPRxDecoder+0x97e>
			{
				Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fd19 	bl	8001d84 <DecToASCIIFun>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b28      	ldr	r3, [pc, #160]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001358:	741a      	strb	r2, [r3, #16]
				 Data_bufferptr=25;
 800135a:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <ESPRxDecoder+0xa10>)
 800135c:	2219      	movs	r2, #25
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	e37d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==25)
 8001362:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b19      	cmp	r3, #25
 8001368:	d10b      	bne.n	8001382 <ESPRxDecoder+0x99e>
			{
				Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fd09 	bl	8001d84 <DecToASCIIFun>
 8001372:	4603      	mov	r3, r0
 8001374:	461a      	mov	r2, r3
 8001376:	4b20      	ldr	r3, [pc, #128]	; (80013f8 <ESPRxDecoder+0xa14>)
 8001378:	745a      	strb	r2, [r3, #17]
				 Data_bufferptr=26;
 800137a:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <ESPRxDecoder+0xa10>)
 800137c:	221a      	movs	r2, #26
 800137e:	701a      	strb	r2, [r3, #0]
 8001380:	e36d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==26)
 8001382:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <ESPRxDecoder+0xa10>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b1a      	cmp	r3, #26
 8001388:	d10b      	bne.n	80013a2 <ESPRxDecoder+0x9be>
			{
				 Data_bufferptr=27;
 800138a:	4b1a      	ldr	r3, [pc, #104]	; (80013f4 <ESPRxDecoder+0xa10>)
 800138c:	221b      	movs	r2, #27
 800138e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	4618      	mov	r0, r3
 8001394:	f000 fcf6 	bl	8001d84 <DecToASCIIFun>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <ESPRxDecoder+0xa14>)
 800139e:	749a      	strb	r2, [r3, #18]
 80013a0:	e35d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==27)
 80013a2:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <ESPRxDecoder+0xa10>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b1b      	cmp	r3, #27
 80013a8:	d10b      	bne.n	80013c2 <ESPRxDecoder+0x9de>
			 {
				Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fce9 	bl	8001d84 <DecToASCIIFun>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <ESPRxDecoder+0xa14>)
 80013b8:	74da      	strb	r2, [r3, #19]
				Data_bufferptr=28;//production
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <ESPRxDecoder+0xa10>)
 80013bc:	221c      	movs	r2, #28
 80013be:	701a      	strb	r2, [r3, #0]
 80013c0:	e34d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==28)//,
 80013c2:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <ESPRxDecoder+0xa10>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b1c      	cmp	r3, #28
 80013c8:	d103      	bne.n	80013d2 <ESPRxDecoder+0x9ee>
			{

				 Data_bufferptr=29;
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <ESPRxDecoder+0xa10>)
 80013cc:	221d      	movs	r2, #29
 80013ce:	701a      	strb	r2, [r3, #0]
 80013d0:	e345      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==29)//rejection
 80013d2:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <ESPRxDecoder+0xa10>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b1d      	cmp	r3, #29
 80013d8:	d110      	bne.n	80013fc <ESPRxDecoder+0xa18>
			{
				 Data_bufferptr=30;
 80013da:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <ESPRxDecoder+0xa10>)
 80013dc:	221e      	movs	r2, #30
 80013de:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fcce 	bl	8001d84 <DecToASCIIFun>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461a      	mov	r2, r3
 80013ec:	4b02      	ldr	r3, [pc, #8]	; (80013f8 <ESPRxDecoder+0xa14>)
 80013ee:	751a      	strb	r2, [r3, #20]
 80013f0:	e335      	b.n	8001a5e <ESPRxDecoder+0x107a>
 80013f2:	bf00      	nop
 80013f4:	200000ea 	.word	0x200000ea
 80013f8:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==30)
 80013fc:	4ba3      	ldr	r3, [pc, #652]	; (800168c <ESPRxDecoder+0xca8>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b1e      	cmp	r3, #30
 8001402:	d10b      	bne.n	800141c <ESPRxDecoder+0xa38>
			{
				Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	4618      	mov	r0, r3
 8001408:	f000 fcbc 	bl	8001d84 <DecToASCIIFun>
 800140c:	4603      	mov	r3, r0
 800140e:	461a      	mov	r2, r3
 8001410:	4b9f      	ldr	r3, [pc, #636]	; (8001690 <ESPRxDecoder+0xcac>)
 8001412:	755a      	strb	r2, [r3, #21]
				 Data_bufferptr=31;
 8001414:	4b9d      	ldr	r3, [pc, #628]	; (800168c <ESPRxDecoder+0xca8>)
 8001416:	221f      	movs	r2, #31
 8001418:	701a      	strb	r2, [r3, #0]
 800141a:	e320      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==31)
 800141c:	4b9b      	ldr	r3, [pc, #620]	; (800168c <ESPRxDecoder+0xca8>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b1f      	cmp	r3, #31
 8001422:	d10b      	bne.n	800143c <ESPRxDecoder+0xa58>
			{
				 Data_bufferptr=32;
 8001424:	4b99      	ldr	r3, [pc, #612]	; (800168c <ESPRxDecoder+0xca8>)
 8001426:	2220      	movs	r2, #32
 8001428:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4618      	mov	r0, r3
 800142e:	f000 fca9 	bl	8001d84 <DecToASCIIFun>
 8001432:	4603      	mov	r3, r0
 8001434:	461a      	mov	r2, r3
 8001436:	4b96      	ldr	r3, [pc, #600]	; (8001690 <ESPRxDecoder+0xcac>)
 8001438:	759a      	strb	r2, [r3, #22]
 800143a:	e310      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==32)
 800143c:	4b93      	ldr	r3, [pc, #588]	; (800168c <ESPRxDecoder+0xca8>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b20      	cmp	r3, #32
 8001442:	d10b      	bne.n	800145c <ESPRxDecoder+0xa78>
			{
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fc9c 	bl	8001d84 <DecToASCIIFun>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	4b8f      	ldr	r3, [pc, #572]	; (8001690 <ESPRxDecoder+0xcac>)
 8001452:	75da      	strb	r2, [r3, #23]
				 Data_bufferptr=33;
 8001454:	4b8d      	ldr	r3, [pc, #564]	; (800168c <ESPRxDecoder+0xca8>)
 8001456:	2221      	movs	r2, #33	; 0x21
 8001458:	701a      	strb	r2, [r3, #0]
 800145a:	e300      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==33)//rejection calculated in software
 800145c:	4b8b      	ldr	r3, [pc, #556]	; (800168c <ESPRxDecoder+0xca8>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b21      	cmp	r3, #33	; 0x21
 8001462:	d10b      	bne.n	800147c <ESPRxDecoder+0xa98>
			{
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	4618      	mov	r0, r3
 8001468:	f000 fc8c 	bl	8001d84 <DecToASCIIFun>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	4b87      	ldr	r3, [pc, #540]	; (8001690 <ESPRxDecoder+0xcac>)
 8001472:	761a      	strb	r2, [r3, #24]
				 Data_bufferptr=34;
 8001474:	4b85      	ldr	r3, [pc, #532]	; (800168c <ESPRxDecoder+0xca8>)
 8001476:	2222      	movs	r2, #34	; 0x22
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	e2f0      	b.n	8001a5e <ESPRxDecoder+0x107a>
		/*		RefreshBlockInfo = 0;
				RxCompleteU2C1WIFI=1;
				Updatetimeinfo=1;*/
			}
			else if(Data_bufferptr==34)      //,
 800147c:	4b83      	ldr	r3, [pc, #524]	; (800168c <ESPRxDecoder+0xca8>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b22      	cmp	r3, #34	; 0x22
 8001482:	d103      	bne.n	800148c <ESPRxDecoder+0xaa8>
			{
				Data_bufferptr=35;
 8001484:	4b81      	ldr	r3, [pc, #516]	; (800168c <ESPRxDecoder+0xca8>)
 8001486:	2223      	movs	r2, #35	; 0x23
 8001488:	701a      	strb	r2, [r3, #0]
 800148a:	e2e8      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==35)      //batchTargetquantity
 800148c:	4b7f      	ldr	r3, [pc, #508]	; (800168c <ESPRxDecoder+0xca8>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b23      	cmp	r3, #35	; 0x23
 8001492:	d10b      	bne.n	80014ac <ESPRxDecoder+0xac8>
			 {
				Data_bufferptr=36;
 8001494:	4b7d      	ldr	r3, [pc, #500]	; (800168c <ESPRxDecoder+0xca8>)
 8001496:	2224      	movs	r2, #36	; 0x24
 8001498:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[25] = DecToASCIIFun(Rxwifi_data);
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	4618      	mov	r0, r3
 800149e:	f000 fc71 	bl	8001d84 <DecToASCIIFun>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	4b7a      	ldr	r3, [pc, #488]	; (8001690 <ESPRxDecoder+0xcac>)
 80014a8:	765a      	strb	r2, [r3, #25]
 80014aa:	e2d8      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==36)
 80014ac:	4b77      	ldr	r3, [pc, #476]	; (800168c <ESPRxDecoder+0xca8>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b24      	cmp	r3, #36	; 0x24
 80014b2:	d10b      	bne.n	80014cc <ESPRxDecoder+0xae8>
			 {
				Uart_rx_buffer[26] = DecToASCIIFun(Rxwifi_data);
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fc64 	bl	8001d84 <DecToASCIIFun>
 80014bc:	4603      	mov	r3, r0
 80014be:	461a      	mov	r2, r3
 80014c0:	4b73      	ldr	r3, [pc, #460]	; (8001690 <ESPRxDecoder+0xcac>)
 80014c2:	769a      	strb	r2, [r3, #26]
				Data_bufferptr=37;
 80014c4:	4b71      	ldr	r3, [pc, #452]	; (800168c <ESPRxDecoder+0xca8>)
 80014c6:	2225      	movs	r2, #37	; 0x25
 80014c8:	701a      	strb	r2, [r3, #0]
 80014ca:	e2c8      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==37)
 80014cc:	4b6f      	ldr	r3, [pc, #444]	; (800168c <ESPRxDecoder+0xca8>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b25      	cmp	r3, #37	; 0x25
 80014d2:	d10b      	bne.n	80014ec <ESPRxDecoder+0xb08>
			{
				Uart_rx_buffer[27] = DecToASCIIFun(Rxwifi_data);
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 fc54 	bl	8001d84 <DecToASCIIFun>
 80014dc:	4603      	mov	r3, r0
 80014de:	461a      	mov	r2, r3
 80014e0:	4b6b      	ldr	r3, [pc, #428]	; (8001690 <ESPRxDecoder+0xcac>)
 80014e2:	76da      	strb	r2, [r3, #27]
				Data_bufferptr=38;
 80014e4:	4b69      	ldr	r3, [pc, #420]	; (800168c <ESPRxDecoder+0xca8>)
 80014e6:	2226      	movs	r2, #38	; 0x26
 80014e8:	701a      	strb	r2, [r3, #0]
 80014ea:	e2b8      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==38)
 80014ec:	4b67      	ldr	r3, [pc, #412]	; (800168c <ESPRxDecoder+0xca8>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b26      	cmp	r3, #38	; 0x26
 80014f2:	d10b      	bne.n	800150c <ESPRxDecoder+0xb28>
			{
				Uart_rx_buffer[28] = DecToASCIIFun(Rxwifi_data);
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fc44 	bl	8001d84 <DecToASCIIFun>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b63      	ldr	r3, [pc, #396]	; (8001690 <ESPRxDecoder+0xcac>)
 8001502:	771a      	strb	r2, [r3, #28]
				Data_bufferptr=39;
 8001504:	4b61      	ldr	r3, [pc, #388]	; (800168c <ESPRxDecoder+0xca8>)
 8001506:	2227      	movs	r2, #39	; 0x27
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	e2a8      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==39)
 800150c:	4b5f      	ldr	r3, [pc, #380]	; (800168c <ESPRxDecoder+0xca8>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b27      	cmp	r3, #39	; 0x27
 8001512:	d10b      	bne.n	800152c <ESPRxDecoder+0xb48>
			{
				Uart_rx_buffer[29] = DecToASCIIFun(Rxwifi_data);
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	4618      	mov	r0, r3
 8001518:	f000 fc34 	bl	8001d84 <DecToASCIIFun>
 800151c:	4603      	mov	r3, r0
 800151e:	461a      	mov	r2, r3
 8001520:	4b5b      	ldr	r3, [pc, #364]	; (8001690 <ESPRxDecoder+0xcac>)
 8001522:	775a      	strb	r2, [r3, #29]
				Data_bufferptr=40;
 8001524:	4b59      	ldr	r3, [pc, #356]	; (800168c <ESPRxDecoder+0xca8>)
 8001526:	2228      	movs	r2, #40	; 0x28
 8001528:	701a      	strb	r2, [r3, #0]
 800152a:	e298      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==40)//,
 800152c:	4b57      	ldr	r3, [pc, #348]	; (800168c <ESPRxDecoder+0xca8>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b28      	cmp	r3, #40	; 0x28
 8001532:	d103      	bne.n	800153c <ESPRxDecoder+0xb58>
			{
				Data_bufferptr=41;
 8001534:	4b55      	ldr	r3, [pc, #340]	; (800168c <ESPRxDecoder+0xca8>)
 8001536:	2229      	movs	r2, #41	; 0x29
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	e290      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==41)//temperateSet
 800153c:	4b53      	ldr	r3, [pc, #332]	; (800168c <ESPRxDecoder+0xca8>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b29      	cmp	r3, #41	; 0x29
 8001542:	d10b      	bne.n	800155c <ESPRxDecoder+0xb78>
			{
				Uart_rx_buffer[30] = DecToASCIIFun(Rxwifi_data);
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fc1c 	bl	8001d84 <DecToASCIIFun>
 800154c:	4603      	mov	r3, r0
 800154e:	461a      	mov	r2, r3
 8001550:	4b4f      	ldr	r3, [pc, #316]	; (8001690 <ESPRxDecoder+0xcac>)
 8001552:	779a      	strb	r2, [r3, #30]
				Data_bufferptr=42;
 8001554:	4b4d      	ldr	r3, [pc, #308]	; (800168c <ESPRxDecoder+0xca8>)
 8001556:	222a      	movs	r2, #42	; 0x2a
 8001558:	701a      	strb	r2, [r3, #0]
 800155a:	e280      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==42)
 800155c:	4b4b      	ldr	r3, [pc, #300]	; (800168c <ESPRxDecoder+0xca8>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b2a      	cmp	r3, #42	; 0x2a
 8001562:	d10b      	bne.n	800157c <ESPRxDecoder+0xb98>
			{
				Uart_rx_buffer[31] = DecToASCIIFun(Rxwifi_data);
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	4618      	mov	r0, r3
 8001568:	f000 fc0c 	bl	8001d84 <DecToASCIIFun>
 800156c:	4603      	mov	r3, r0
 800156e:	461a      	mov	r2, r3
 8001570:	4b47      	ldr	r3, [pc, #284]	; (8001690 <ESPRxDecoder+0xcac>)
 8001572:	77da      	strb	r2, [r3, #31]
				Data_bufferptr=43;
 8001574:	4b45      	ldr	r3, [pc, #276]	; (800168c <ESPRxDecoder+0xca8>)
 8001576:	222b      	movs	r2, #43	; 0x2b
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	e270      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==43)
 800157c:	4b43      	ldr	r3, [pc, #268]	; (800168c <ESPRxDecoder+0xca8>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b2b      	cmp	r3, #43	; 0x2b
 8001582:	d10c      	bne.n	800159e <ESPRxDecoder+0xbba>
			{
				Uart_rx_buffer[32] = DecToASCIIFun(Rxwifi_data);
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	4618      	mov	r0, r3
 8001588:	f000 fbfc 	bl	8001d84 <DecToASCIIFun>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	4b3f      	ldr	r3, [pc, #252]	; (8001690 <ESPRxDecoder+0xcac>)
 8001592:	f883 2020 	strb.w	r2, [r3, #32]
				Data_bufferptr=44;
 8001596:	4b3d      	ldr	r3, [pc, #244]	; (800168c <ESPRxDecoder+0xca8>)
 8001598:	222c      	movs	r2, #44	; 0x2c
 800159a:	701a      	strb	r2, [r3, #0]
 800159c:	e25f      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==44)//,
 800159e:	4b3b      	ldr	r3, [pc, #236]	; (800168c <ESPRxDecoder+0xca8>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b2c      	cmp	r3, #44	; 0x2c
 80015a4:	d103      	bne.n	80015ae <ESPRxDecoder+0xbca>
			{
				Data_bufferptr=45;
 80015a6:	4b39      	ldr	r3, [pc, #228]	; (800168c <ESPRxDecoder+0xca8>)
 80015a8:	222d      	movs	r2, #45	; 0x2d
 80015aa:	701a      	strb	r2, [r3, #0]
 80015ac:	e257      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==45)//temperateSetHigh
 80015ae:	4b37      	ldr	r3, [pc, #220]	; (800168c <ESPRxDecoder+0xca8>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b2d      	cmp	r3, #45	; 0x2d
 80015b4:	d10c      	bne.n	80015d0 <ESPRxDecoder+0xbec>
			{
				Uart_rx_buffer[33] = DecToASCIIFun(Rxwifi_data);
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 fbe3 	bl	8001d84 <DecToASCIIFun>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b33      	ldr	r3, [pc, #204]	; (8001690 <ESPRxDecoder+0xcac>)
 80015c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				Data_bufferptr=46;
 80015c8:	4b30      	ldr	r3, [pc, #192]	; (800168c <ESPRxDecoder+0xca8>)
 80015ca:	222e      	movs	r2, #46	; 0x2e
 80015cc:	701a      	strb	r2, [r3, #0]
 80015ce:	e246      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==46)
 80015d0:	4b2e      	ldr	r3, [pc, #184]	; (800168c <ESPRxDecoder+0xca8>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b2e      	cmp	r3, #46	; 0x2e
 80015d6:	d10c      	bne.n	80015f2 <ESPRxDecoder+0xc0e>
			{
				Uart_rx_buffer[34] = DecToASCIIFun(Rxwifi_data);
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 fbd2 	bl	8001d84 <DecToASCIIFun>
 80015e0:	4603      	mov	r3, r0
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b2a      	ldr	r3, [pc, #168]	; (8001690 <ESPRxDecoder+0xcac>)
 80015e6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				Data_bufferptr=47;
 80015ea:	4b28      	ldr	r3, [pc, #160]	; (800168c <ESPRxDecoder+0xca8>)
 80015ec:	222f      	movs	r2, #47	; 0x2f
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	e235      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==47)
 80015f2:	4b26      	ldr	r3, [pc, #152]	; (800168c <ESPRxDecoder+0xca8>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b2f      	cmp	r3, #47	; 0x2f
 80015f8:	d10c      	bne.n	8001614 <ESPRxDecoder+0xc30>
			{
				Uart_rx_buffer[35] = DecToASCIIFun(Rxwifi_data);
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fbc1 	bl	8001d84 <DecToASCIIFun>
 8001602:	4603      	mov	r3, r0
 8001604:	461a      	mov	r2, r3
 8001606:	4b22      	ldr	r3, [pc, #136]	; (8001690 <ESPRxDecoder+0xcac>)
 8001608:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				Data_bufferptr=48;
 800160c:	4b1f      	ldr	r3, [pc, #124]	; (800168c <ESPRxDecoder+0xca8>)
 800160e:	2230      	movs	r2, #48	; 0x30
 8001610:	701a      	strb	r2, [r3, #0]
 8001612:	e224      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==48)//,
 8001614:	4b1d      	ldr	r3, [pc, #116]	; (800168c <ESPRxDecoder+0xca8>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b30      	cmp	r3, #48	; 0x30
 800161a:	d103      	bne.n	8001624 <ESPRxDecoder+0xc40>
			{
				Data_bufferptr=49;
 800161c:	4b1b      	ldr	r3, [pc, #108]	; (800168c <ESPRxDecoder+0xca8>)
 800161e:	2231      	movs	r2, #49	; 0x31
 8001620:	701a      	strb	r2, [r3, #0]
 8001622:	e21c      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==49)//temperateSetLow
 8001624:	4b19      	ldr	r3, [pc, #100]	; (800168c <ESPRxDecoder+0xca8>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b31      	cmp	r3, #49	; 0x31
 800162a:	d10c      	bne.n	8001646 <ESPRxDecoder+0xc62>
			{
				Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	4618      	mov	r0, r3
 8001630:	f000 fba8 	bl	8001d84 <DecToASCIIFun>
 8001634:	4603      	mov	r3, r0
 8001636:	461a      	mov	r2, r3
 8001638:	4b15      	ldr	r3, [pc, #84]	; (8001690 <ESPRxDecoder+0xcac>)
 800163a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				Data_bufferptr=50;
 800163e:	4b13      	ldr	r3, [pc, #76]	; (800168c <ESPRxDecoder+0xca8>)
 8001640:	2232      	movs	r2, #50	; 0x32
 8001642:	701a      	strb	r2, [r3, #0]
 8001644:	e20b      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==50)
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <ESPRxDecoder+0xca8>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b32      	cmp	r3, #50	; 0x32
 800164c:	d10c      	bne.n	8001668 <ESPRxDecoder+0xc84>
			{
				Uart_rx_buffer[37] = DecToASCIIFun(Rxwifi_data);
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fb97 	bl	8001d84 <DecToASCIIFun>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	4b0d      	ldr	r3, [pc, #52]	; (8001690 <ESPRxDecoder+0xcac>)
 800165c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				Data_bufferptr=51;
 8001660:	4b0a      	ldr	r3, [pc, #40]	; (800168c <ESPRxDecoder+0xca8>)
 8001662:	2233      	movs	r2, #51	; 0x33
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	e1fa      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==51)
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <ESPRxDecoder+0xca8>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b33      	cmp	r3, #51	; 0x33
 800166e:	d111      	bne.n	8001694 <ESPRxDecoder+0xcb0>
			{
				Uart_rx_buffer[38] = DecToASCIIFun(Rxwifi_data);
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	4618      	mov	r0, r3
 8001674:	f000 fb86 	bl	8001d84 <DecToASCIIFun>
 8001678:	4603      	mov	r3, r0
 800167a:	461a      	mov	r2, r3
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <ESPRxDecoder+0xcac>)
 800167e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				Data_bufferptr=52;
 8001682:	4b02      	ldr	r3, [pc, #8]	; (800168c <ESPRxDecoder+0xca8>)
 8001684:	2234      	movs	r2, #52	; 0x34
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	e1e9      	b.n	8001a5e <ESPRxDecoder+0x107a>
 800168a:	bf00      	nop
 800168c:	200000ea 	.word	0x200000ea
 8001690:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==52)//,
 8001694:	4ba4      	ldr	r3, [pc, #656]	; (8001928 <ESPRxDecoder+0xf44>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b34      	cmp	r3, #52	; 0x34
 800169a:	d103      	bne.n	80016a4 <ESPRxDecoder+0xcc0>
			{
				Data_bufferptr=53;
 800169c:	4ba2      	ldr	r3, [pc, #648]	; (8001928 <ESPRxDecoder+0xf44>)
 800169e:	2235      	movs	r2, #53	; 0x35
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	e1dc      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==53)//requirementId
 80016a4:	4ba0      	ldr	r3, [pc, #640]	; (8001928 <ESPRxDecoder+0xf44>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b35      	cmp	r3, #53	; 0x35
 80016aa:	d10c      	bne.n	80016c6 <ESPRxDecoder+0xce2>
			{
				Uart_rx_buffer[39] = DecToASCIIFun(Rxwifi_data);
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 fb68 	bl	8001d84 <DecToASCIIFun>
 80016b4:	4603      	mov	r3, r0
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b9c      	ldr	r3, [pc, #624]	; (800192c <ESPRxDecoder+0xf48>)
 80016ba:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				Data_bufferptr=54;
 80016be:	4b9a      	ldr	r3, [pc, #616]	; (8001928 <ESPRxDecoder+0xf44>)
 80016c0:	2236      	movs	r2, #54	; 0x36
 80016c2:	701a      	strb	r2, [r3, #0]
 80016c4:	e1cb      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==54)
 80016c6:	4b98      	ldr	r3, [pc, #608]	; (8001928 <ESPRxDecoder+0xf44>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b36      	cmp	r3, #54	; 0x36
 80016cc:	d10c      	bne.n	80016e8 <ESPRxDecoder+0xd04>
			{
				Uart_rx_buffer[40] = DecToASCIIFun(Rxwifi_data);
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 fb57 	bl	8001d84 <DecToASCIIFun>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461a      	mov	r2, r3
 80016da:	4b94      	ldr	r3, [pc, #592]	; (800192c <ESPRxDecoder+0xf48>)
 80016dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				Data_bufferptr=55;
 80016e0:	4b91      	ldr	r3, [pc, #580]	; (8001928 <ESPRxDecoder+0xf44>)
 80016e2:	2237      	movs	r2, #55	; 0x37
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	e1ba      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==55)
 80016e8:	4b8f      	ldr	r3, [pc, #572]	; (8001928 <ESPRxDecoder+0xf44>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b37      	cmp	r3, #55	; 0x37
 80016ee:	d10c      	bne.n	800170a <ESPRxDecoder+0xd26>
			{
				Uart_rx_buffer[41] = DecToASCIIFun(Rxwifi_data);
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 fb46 	bl	8001d84 <DecToASCIIFun>
 80016f8:	4603      	mov	r3, r0
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b8b      	ldr	r3, [pc, #556]	; (800192c <ESPRxDecoder+0xf48>)
 80016fe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				Data_bufferptr=56;
 8001702:	4b89      	ldr	r3, [pc, #548]	; (8001928 <ESPRxDecoder+0xf44>)
 8001704:	2238      	movs	r2, #56	; 0x38
 8001706:	701a      	strb	r2, [r3, #0]
 8001708:	e1a9      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==56)
 800170a:	4b87      	ldr	r3, [pc, #540]	; (8001928 <ESPRxDecoder+0xf44>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b38      	cmp	r3, #56	; 0x38
 8001710:	d10c      	bne.n	800172c <ESPRxDecoder+0xd48>
			{
				Uart_rx_buffer[42] = DecToASCIIFun(Rxwifi_data);
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	4618      	mov	r0, r3
 8001716:	f000 fb35 	bl	8001d84 <DecToASCIIFun>
 800171a:	4603      	mov	r3, r0
 800171c:	461a      	mov	r2, r3
 800171e:	4b83      	ldr	r3, [pc, #524]	; (800192c <ESPRxDecoder+0xf48>)
 8001720:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				Data_bufferptr=57;
 8001724:	4b80      	ldr	r3, [pc, #512]	; (8001928 <ESPRxDecoder+0xf44>)
 8001726:	2239      	movs	r2, #57	; 0x39
 8001728:	701a      	strb	r2, [r3, #0]
 800172a:	e198      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==57)
 800172c:	4b7e      	ldr	r3, [pc, #504]	; (8001928 <ESPRxDecoder+0xf44>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b39      	cmp	r3, #57	; 0x39
 8001732:	d10c      	bne.n	800174e <ESPRxDecoder+0xd6a>
			{
				Uart_rx_buffer[43] = DecToASCIIFun(Rxwifi_data);
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	4618      	mov	r0, r3
 8001738:	f000 fb24 	bl	8001d84 <DecToASCIIFun>
 800173c:	4603      	mov	r3, r0
 800173e:	461a      	mov	r2, r3
 8001740:	4b7a      	ldr	r3, [pc, #488]	; (800192c <ESPRxDecoder+0xf48>)
 8001742:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				Data_bufferptr=58;
 8001746:	4b78      	ldr	r3, [pc, #480]	; (8001928 <ESPRxDecoder+0xf44>)
 8001748:	223a      	movs	r2, #58	; 0x3a
 800174a:	701a      	strb	r2, [r3, #0]
 800174c:	e187      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==58)
 800174e:	4b76      	ldr	r3, [pc, #472]	; (8001928 <ESPRxDecoder+0xf44>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b3a      	cmp	r3, #58	; 0x3a
 8001754:	d10c      	bne.n	8001770 <ESPRxDecoder+0xd8c>
			{
				Uart_rx_buffer[44] = DecToASCIIFun(Rxwifi_data);
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	4618      	mov	r0, r3
 800175a:	f000 fb13 	bl	8001d84 <DecToASCIIFun>
 800175e:	4603      	mov	r3, r0
 8001760:	461a      	mov	r2, r3
 8001762:	4b72      	ldr	r3, [pc, #456]	; (800192c <ESPRxDecoder+0xf48>)
 8001764:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
				Data_bufferptr=59;
 8001768:	4b6f      	ldr	r3, [pc, #444]	; (8001928 <ESPRxDecoder+0xf44>)
 800176a:	223b      	movs	r2, #59	; 0x3b
 800176c:	701a      	strb	r2, [r3, #0]
 800176e:	e176      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==59)//,
 8001770:	4b6d      	ldr	r3, [pc, #436]	; (8001928 <ESPRxDecoder+0xf44>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b3b      	cmp	r3, #59	; 0x3b
 8001776:	d103      	bne.n	8001780 <ESPRxDecoder+0xd9c>
			{
				Data_bufferptr=60;
 8001778:	4b6b      	ldr	r3, [pc, #428]	; (8001928 <ESPRxDecoder+0xf44>)
 800177a:	223c      	movs	r2, #60	; 0x3c
 800177c:	701a      	strb	r2, [r3, #0]
 800177e:	e16e      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==60)//itemNumber
 8001780:	4b69      	ldr	r3, [pc, #420]	; (8001928 <ESPRxDecoder+0xf44>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b3c      	cmp	r3, #60	; 0x3c
 8001786:	d10c      	bne.n	80017a2 <ESPRxDecoder+0xdbe>
			{
				Uart_rx_buffer[45] = DecToASCIIFun(Rxwifi_data);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	4618      	mov	r0, r3
 800178c:	f000 fafa 	bl	8001d84 <DecToASCIIFun>
 8001790:	4603      	mov	r3, r0
 8001792:	461a      	mov	r2, r3
 8001794:	4b65      	ldr	r3, [pc, #404]	; (800192c <ESPRxDecoder+0xf48>)
 8001796:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
				Data_bufferptr=61;
 800179a:	4b63      	ldr	r3, [pc, #396]	; (8001928 <ESPRxDecoder+0xf44>)
 800179c:	223d      	movs	r2, #61	; 0x3d
 800179e:	701a      	strb	r2, [r3, #0]
 80017a0:	e15d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==61)
 80017a2:	4b61      	ldr	r3, [pc, #388]	; (8001928 <ESPRxDecoder+0xf44>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b3d      	cmp	r3, #61	; 0x3d
 80017a8:	d10c      	bne.n	80017c4 <ESPRxDecoder+0xde0>
			{
				Uart_rx_buffer[46] = DecToASCIIFun(Rxwifi_data);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fae9 	bl	8001d84 <DecToASCIIFun>
 80017b2:	4603      	mov	r3, r0
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b5d      	ldr	r3, [pc, #372]	; (800192c <ESPRxDecoder+0xf48>)
 80017b8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				Data_bufferptr=62;
 80017bc:	4b5a      	ldr	r3, [pc, #360]	; (8001928 <ESPRxDecoder+0xf44>)
 80017be:	223e      	movs	r2, #62	; 0x3e
 80017c0:	701a      	strb	r2, [r3, #0]
 80017c2:	e14c      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==62)
 80017c4:	4b58      	ldr	r3, [pc, #352]	; (8001928 <ESPRxDecoder+0xf44>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b3e      	cmp	r3, #62	; 0x3e
 80017ca:	d10c      	bne.n	80017e6 <ESPRxDecoder+0xe02>
			{
				Uart_rx_buffer[47] = DecToASCIIFun(Rxwifi_data);
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 fad8 	bl	8001d84 <DecToASCIIFun>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	4b54      	ldr	r3, [pc, #336]	; (800192c <ESPRxDecoder+0xf48>)
 80017da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				Data_bufferptr=63;
 80017de:	4b52      	ldr	r3, [pc, #328]	; (8001928 <ESPRxDecoder+0xf44>)
 80017e0:	223f      	movs	r2, #63	; 0x3f
 80017e2:	701a      	strb	r2, [r3, #0]
 80017e4:	e13b      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==63)
 80017e6:	4b50      	ldr	r3, [pc, #320]	; (8001928 <ESPRxDecoder+0xf44>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b3f      	cmp	r3, #63	; 0x3f
 80017ec:	d10c      	bne.n	8001808 <ESPRxDecoder+0xe24>
			{
				Uart_rx_buffer[48] = DecToASCIIFun(Rxwifi_data);
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 fac7 	bl	8001d84 <DecToASCIIFun>
 80017f6:	4603      	mov	r3, r0
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b4c      	ldr	r3, [pc, #304]	; (800192c <ESPRxDecoder+0xf48>)
 80017fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				Data_bufferptr=64;
 8001800:	4b49      	ldr	r3, [pc, #292]	; (8001928 <ESPRxDecoder+0xf44>)
 8001802:	2240      	movs	r2, #64	; 0x40
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	e12a      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==64)
 8001808:	4b47      	ldr	r3, [pc, #284]	; (8001928 <ESPRxDecoder+0xf44>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b40      	cmp	r3, #64	; 0x40
 800180e:	d10c      	bne.n	800182a <ESPRxDecoder+0xe46>
			{
				Uart_rx_buffer[49] = DecToASCIIFun(Rxwifi_data);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	4618      	mov	r0, r3
 8001814:	f000 fab6 	bl	8001d84 <DecToASCIIFun>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	4b43      	ldr	r3, [pc, #268]	; (800192c <ESPRxDecoder+0xf48>)
 800181e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				Data_bufferptr=65;
 8001822:	4b41      	ldr	r3, [pc, #260]	; (8001928 <ESPRxDecoder+0xf44>)
 8001824:	2241      	movs	r2, #65	; 0x41
 8001826:	701a      	strb	r2, [r3, #0]
 8001828:	e119      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==65)
 800182a:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <ESPRxDecoder+0xf44>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b41      	cmp	r3, #65	; 0x41
 8001830:	d10c      	bne.n	800184c <ESPRxDecoder+0xe68>
			{
				Uart_rx_buffer[50] = DecToASCIIFun(Rxwifi_data);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	4618      	mov	r0, r3
 8001836:	f000 faa5 	bl	8001d84 <DecToASCIIFun>
 800183a:	4603      	mov	r3, r0
 800183c:	461a      	mov	r2, r3
 800183e:	4b3b      	ldr	r3, [pc, #236]	; (800192c <ESPRxDecoder+0xf48>)
 8001840:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
				Data_bufferptr=66;
 8001844:	4b38      	ldr	r3, [pc, #224]	; (8001928 <ESPRxDecoder+0xf44>)
 8001846:	2242      	movs	r2, #66	; 0x42
 8001848:	701a      	strb	r2, [r3, #0]
 800184a:	e108      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==66)
 800184c:	4b36      	ldr	r3, [pc, #216]	; (8001928 <ESPRxDecoder+0xf44>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b42      	cmp	r3, #66	; 0x42
 8001852:	d10c      	bne.n	800186e <ESPRxDecoder+0xe8a>
			{
				Uart_rx_buffer[51] = DecToASCIIFun(Rxwifi_data);
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	4618      	mov	r0, r3
 8001858:	f000 fa94 	bl	8001d84 <DecToASCIIFun>
 800185c:	4603      	mov	r3, r0
 800185e:	461a      	mov	r2, r3
 8001860:	4b32      	ldr	r3, [pc, #200]	; (800192c <ESPRxDecoder+0xf48>)
 8001862:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
				Data_bufferptr=67;
 8001866:	4b30      	ldr	r3, [pc, #192]	; (8001928 <ESPRxDecoder+0xf44>)
 8001868:	2243      	movs	r2, #67	; 0x43
 800186a:	701a      	strb	r2, [r3, #0]
 800186c:	e0f7      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==67)
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <ESPRxDecoder+0xf44>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b43      	cmp	r3, #67	; 0x43
 8001874:	d10c      	bne.n	8001890 <ESPRxDecoder+0xeac>
			{
				Uart_rx_buffer[52] = DecToASCIIFun(Rxwifi_data);
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	4618      	mov	r0, r3
 800187a:	f000 fa83 	bl	8001d84 <DecToASCIIFun>
 800187e:	4603      	mov	r3, r0
 8001880:	461a      	mov	r2, r3
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <ESPRxDecoder+0xf48>)
 8001884:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				Data_bufferptr=68;
 8001888:	4b27      	ldr	r3, [pc, #156]	; (8001928 <ESPRxDecoder+0xf44>)
 800188a:	2244      	movs	r2, #68	; 0x44
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e0e6      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==68)
 8001890:	4b25      	ldr	r3, [pc, #148]	; (8001928 <ESPRxDecoder+0xf44>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b44      	cmp	r3, #68	; 0x44
 8001896:	d10c      	bne.n	80018b2 <ESPRxDecoder+0xece>
			{
				Uart_rx_buffer[53] = DecToASCIIFun(Rxwifi_data);
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 fa72 	bl	8001d84 <DecToASCIIFun>
 80018a0:	4603      	mov	r3, r0
 80018a2:	461a      	mov	r2, r3
 80018a4:	4b21      	ldr	r3, [pc, #132]	; (800192c <ESPRxDecoder+0xf48>)
 80018a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				Data_bufferptr=69;
 80018aa:	4b1f      	ldr	r3, [pc, #124]	; (8001928 <ESPRxDecoder+0xf44>)
 80018ac:	2245      	movs	r2, #69	; 0x45
 80018ae:	701a      	strb	r2, [r3, #0]
 80018b0:	e0d5      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==69)
 80018b2:	4b1d      	ldr	r3, [pc, #116]	; (8001928 <ESPRxDecoder+0xf44>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b45      	cmp	r3, #69	; 0x45
 80018b8:	d10c      	bne.n	80018d4 <ESPRxDecoder+0xef0>
			{
				Uart_rx_buffer[54] = DecToASCIIFun(Rxwifi_data);
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	4618      	mov	r0, r3
 80018be:	f000 fa61 	bl	8001d84 <DecToASCIIFun>
 80018c2:	4603      	mov	r3, r0
 80018c4:	461a      	mov	r2, r3
 80018c6:	4b19      	ldr	r3, [pc, #100]	; (800192c <ESPRxDecoder+0xf48>)
 80018c8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				Data_bufferptr=70;
 80018cc:	4b16      	ldr	r3, [pc, #88]	; (8001928 <ESPRxDecoder+0xf44>)
 80018ce:	2246      	movs	r2, #70	; 0x46
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	e0c4      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==70)//,
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <ESPRxDecoder+0xf44>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b46      	cmp	r3, #70	; 0x46
 80018da:	d103      	bne.n	80018e4 <ESPRxDecoder+0xf00>
			{
				Data_bufferptr=71;
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <ESPRxDecoder+0xf44>)
 80018de:	2247      	movs	r2, #71	; 0x47
 80018e0:	701a      	strb	r2, [r3, #0]
 80018e2:	e0bc      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==71)//batchNumber
 80018e4:	4b10      	ldr	r3, [pc, #64]	; (8001928 <ESPRxDecoder+0xf44>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b47      	cmp	r3, #71	; 0x47
 80018ea:	d10c      	bne.n	8001906 <ESPRxDecoder+0xf22>
			{
				Uart_rx_buffer[55] = DecToASCIIFun(Rxwifi_data);
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fa48 	bl	8001d84 <DecToASCIIFun>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <ESPRxDecoder+0xf48>)
 80018fa:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
				Data_bufferptr=72;
 80018fe:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <ESPRxDecoder+0xf44>)
 8001900:	2248      	movs	r2, #72	; 0x48
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e0ab      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==72)
 8001906:	4b08      	ldr	r3, [pc, #32]	; (8001928 <ESPRxDecoder+0xf44>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b48      	cmp	r3, #72	; 0x48
 800190c:	d110      	bne.n	8001930 <ESPRxDecoder+0xf4c>
			{
				Uart_rx_buffer[56] = DecToASCIIFun(Rxwifi_data);
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	4618      	mov	r0, r3
 8001912:	f000 fa37 	bl	8001d84 <DecToASCIIFun>
 8001916:	4603      	mov	r3, r0
 8001918:	461a      	mov	r2, r3
 800191a:	4b04      	ldr	r3, [pc, #16]	; (800192c <ESPRxDecoder+0xf48>)
 800191c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
				Data_bufferptr=73;
 8001920:	4b01      	ldr	r3, [pc, #4]	; (8001928 <ESPRxDecoder+0xf44>)
 8001922:	2249      	movs	r2, #73	; 0x49
 8001924:	701a      	strb	r2, [r3, #0]
 8001926:	e09a      	b.n	8001a5e <ESPRxDecoder+0x107a>
 8001928:	200000ea 	.word	0x200000ea
 800192c:	200000a4 	.word	0x200000a4
			}
			else if(Data_bufferptr==73)
 8001930:	4b9b      	ldr	r3, [pc, #620]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b49      	cmp	r3, #73	; 0x49
 8001936:	d10c      	bne.n	8001952 <ESPRxDecoder+0xf6e>
			{
				Uart_rx_buffer[57] = DecToASCIIFun(Rxwifi_data);
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fa22 	bl	8001d84 <DecToASCIIFun>
 8001940:	4603      	mov	r3, r0
 8001942:	461a      	mov	r2, r3
 8001944:	4b97      	ldr	r3, [pc, #604]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 8001946:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
				Data_bufferptr=74;
 800194a:	4b95      	ldr	r3, [pc, #596]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 800194c:	224a      	movs	r2, #74	; 0x4a
 800194e:	701a      	strb	r2, [r3, #0]
 8001950:	e085      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==74)//,
 8001952:	4b93      	ldr	r3, [pc, #588]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b4a      	cmp	r3, #74	; 0x4a
 8001958:	d103      	bne.n	8001962 <ESPRxDecoder+0xf7e>
			{
				Data_bufferptr=75;
 800195a:	4b91      	ldr	r3, [pc, #580]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 800195c:	224b      	movs	r2, #75	; 0x4b
 800195e:	701a      	strb	r2, [r3, #0]
 8001960:	e07d      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==75)//resetStatus
 8001962:	4b8f      	ldr	r3, [pc, #572]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b4b      	cmp	r3, #75	; 0x4b
 8001968:	d10c      	bne.n	8001984 <ESPRxDecoder+0xfa0>
			{
				Uart_rx_buffer[58] = DecToASCIIFun(Rxwifi_data);
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	4618      	mov	r0, r3
 800196e:	f000 fa09 	bl	8001d84 <DecToASCIIFun>
 8001972:	4603      	mov	r3, r0
 8001974:	461a      	mov	r2, r3
 8001976:	4b8b      	ldr	r3, [pc, #556]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 8001978:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
				Data_bufferptr=76;
 800197c:	4b88      	ldr	r3, [pc, #544]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 800197e:	224c      	movs	r2, #76	; 0x4c
 8001980:	701a      	strb	r2, [r3, #0]
 8001982:	e06c      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==76)
 8001984:	4b86      	ldr	r3, [pc, #536]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b4c      	cmp	r3, #76	; 0x4c
 800198a:	d10c      	bne.n	80019a6 <ESPRxDecoder+0xfc2>
			{
				Uart_rx_buffer[59] = DecToASCIIFun(Rxwifi_data);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f9f8 	bl	8001d84 <DecToASCIIFun>
 8001994:	4603      	mov	r3, r0
 8001996:	461a      	mov	r2, r3
 8001998:	4b82      	ldr	r3, [pc, #520]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 800199a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
				Data_bufferptr=77;
 800199e:	4b80      	ldr	r3, [pc, #512]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019a0:	224d      	movs	r2, #77	; 0x4d
 80019a2:	701a      	strb	r2, [r3, #0]
 80019a4:	e05b      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==77)//,
 80019a6:	4b7e      	ldr	r3, [pc, #504]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b4d      	cmp	r3, #77	; 0x4d
 80019ac:	d103      	bne.n	80019b6 <ESPRxDecoder+0xfd2>
			{
				Data_bufferptr=78;
 80019ae:	4b7c      	ldr	r3, [pc, #496]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019b0:	224e      	movs	r2, #78	; 0x4e
 80019b2:	701a      	strb	r2, [r3, #0]
 80019b4:	e053      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==78)//Reset status
 80019b6:	4b7a      	ldr	r3, [pc, #488]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b4e      	cmp	r3, #78	; 0x4e
 80019bc:	d10c      	bne.n	80019d8 <ESPRxDecoder+0xff4>
			{
				Uart_rx_buffer[60] = DecToASCIIFun(Rxwifi_data);
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 f9df 	bl	8001d84 <DecToASCIIFun>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b76      	ldr	r3, [pc, #472]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 80019cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				Data_bufferptr=79;
 80019d0:	4b73      	ldr	r3, [pc, #460]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019d2:	224f      	movs	r2, #79	; 0x4f
 80019d4:	701a      	strb	r2, [r3, #0]
 80019d6:	e042      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==79)
 80019d8:	4b71      	ldr	r3, [pc, #452]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b4f      	cmp	r3, #79	; 0x4f
 80019de:	d10c      	bne.n	80019fa <ESPRxDecoder+0x1016>
			{
				Uart_rx_buffer[61] = DecToASCIIFun(Rxwifi_data);
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 f9ce 	bl	8001d84 <DecToASCIIFun>
 80019e8:	4603      	mov	r3, r0
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b6d      	ldr	r3, [pc, #436]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 80019ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
				Data_bufferptr=80;
 80019f2:	4b6b      	ldr	r3, [pc, #428]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019f4:	2250      	movs	r2, #80	; 0x50
 80019f6:	701a      	strb	r2, [r3, #0]
 80019f8:	e031      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==80)//,
 80019fa:	4b69      	ldr	r3, [pc, #420]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b50      	cmp	r3, #80	; 0x50
 8001a00:	d103      	bne.n	8001a0a <ESPRxDecoder+0x1026>
			{
				Data_bufferptr=81;
 8001a02:	4b67      	ldr	r3, [pc, #412]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001a04:	2251      	movs	r2, #81	; 0x51
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	e029      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==81)//Reason entry status
 8001a0a:	4b65      	ldr	r3, [pc, #404]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b51      	cmp	r3, #81	; 0x51
 8001a10:	d10c      	bne.n	8001a2c <ESPRxDecoder+0x1048>
			{
				Uart_rx_buffer[62] = DecToASCIIFun(Rxwifi_data);
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 f9b5 	bl	8001d84 <DecToASCIIFun>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b61      	ldr	r3, [pc, #388]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 8001a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
				Data_bufferptr=82;
 8001a24:	4b5e      	ldr	r3, [pc, #376]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001a26:	2252      	movs	r2, #82	; 0x52
 8001a28:	701a      	strb	r2, [r3, #0]
 8001a2a:	e018      	b.n	8001a5e <ESPRxDecoder+0x107a>
			}
			else if(Data_bufferptr==82)
 8001a2c:	4b5c      	ldr	r3, [pc, #368]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b52      	cmp	r3, #82	; 0x52
 8001a32:	d114      	bne.n	8001a5e <ESPRxDecoder+0x107a>
			{
				Uart_rx_buffer[63] = DecToASCIIFun(Rxwifi_data);
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f9a4 	bl	8001d84 <DecToASCIIFun>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4b58      	ldr	r3, [pc, #352]	; (8001ba4 <ESPRxDecoder+0x11c0>)
 8001a42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
				Data_bufferptr=0;
 8001a46:	4b56      	ldr	r3, [pc, #344]	; (8001ba0 <ESPRxDecoder+0x11bc>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 8001a4c:	4b56      	ldr	r3, [pc, #344]	; (8001ba8 <ESPRxDecoder+0x11c4>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 8001a52:	4b56      	ldr	r3, [pc, #344]	; (8001bac <ESPRxDecoder+0x11c8>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 8001a58:	4b55      	ldr	r3, [pc, #340]	; (8001bb0 <ESPRxDecoder+0x11cc>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	701a      	strb	r2, [r3, #0]
			}


		   if(Valid_DataWifi1)
 8001a5e:	4b55      	ldr	r3, [pc, #340]	; (8001bb4 <ESPRxDecoder+0x11d0>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 80ae 	beq.w	8001bc4 <ESPRxDecoder+0x11e0>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	2b55      	cmp	r3, #85	; 0x55
 8001a6c:	d107      	bne.n	8001a7e <ESPRxDecoder+0x109a>
 8001a6e:	4b52      	ldr	r3, [pc, #328]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d103      	bne.n	8001a7e <ESPRxDecoder+0x109a>
			 {
			 	bufferptr=1;
 8001a76:	4b50      	ldr	r3, [pc, #320]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	e040      	b.n	8001b00 <ESPRxDecoder+0x111c>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	2b6e      	cmp	r3, #110	; 0x6e
 8001a82:	d107      	bne.n	8001a94 <ESPRxDecoder+0x10b0>
 8001a84:	4b4c      	ldr	r3, [pc, #304]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d103      	bne.n	8001a94 <ESPRxDecoder+0x10b0>
			 {
			 	bufferptr=2;
 8001a8c:	4b4a      	ldr	r3, [pc, #296]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001a8e:	2202      	movs	r2, #2
 8001a90:	701a      	strb	r2, [r3, #0]
 8001a92:	e035      	b.n	8001b00 <ESPRxDecoder+0x111c>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	2b6c      	cmp	r3, #108	; 0x6c
 8001a98:	d107      	bne.n	8001aaa <ESPRxDecoder+0x10c6>
 8001a9a:	4b47      	ldr	r3, [pc, #284]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d103      	bne.n	8001aaa <ESPRxDecoder+0x10c6>
			 {
			    bufferptr=3;
 8001aa2:	4b45      	ldr	r3, [pc, #276]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001aa4:	2203      	movs	r2, #3
 8001aa6:	701a      	strb	r2, [r3, #0]
 8001aa8:	e02a      	b.n	8001b00 <ESPRxDecoder+0x111c>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	2b69      	cmp	r3, #105	; 0x69
 8001aae:	d107      	bne.n	8001ac0 <ESPRxDecoder+0x10dc>
 8001ab0:	4b41      	ldr	r3, [pc, #260]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d103      	bne.n	8001ac0 <ESPRxDecoder+0x10dc>
			 {
			    bufferptr=4;
 8001ab8:	4b3f      	ldr	r3, [pc, #252]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001aba:	2204      	movs	r2, #4
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	e01f      	b.n	8001b00 <ESPRxDecoder+0x111c>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	2b6e      	cmp	r3, #110	; 0x6e
 8001ac4:	d107      	bne.n	8001ad6 <ESPRxDecoder+0x10f2>
 8001ac6:	4b3c      	ldr	r3, [pc, #240]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	d103      	bne.n	8001ad6 <ESPRxDecoder+0x10f2>
			 {
			    bufferptr=5;
 8001ace:	4b3a      	ldr	r3, [pc, #232]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001ad0:	2205      	movs	r2, #5
 8001ad2:	701a      	strb	r2, [r3, #0]
 8001ad4:	e014      	b.n	8001b00 <ESPRxDecoder+0x111c>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	2b6b      	cmp	r3, #107	; 0x6b
 8001ada:	d111      	bne.n	8001b00 <ESPRxDecoder+0x111c>
 8001adc:	4b36      	ldr	r3, [pc, #216]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b05      	cmp	r3, #5
 8001ae2:	d10d      	bne.n	8001b00 <ESPRxDecoder+0x111c>
			 {
			    bufferptr=0;
 8001ae4:	4b34      	ldr	r3, [pc, #208]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001aee:	4b33      	ldr	r3, [pc, #204]	; (8001bbc <ESPRxDecoder+0x11d8>)
 8001af0:	2266      	movs	r2, #102	; 0x66
 8001af2:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001af4:	4b32      	ldr	r3, [pc, #200]	; (8001bc0 <ESPRxDecoder+0x11dc>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001afa:	4b2e      	ldr	r3, [pc, #184]	; (8001bb4 <ESPRxDecoder+0x11d0>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	2b43      	cmp	r3, #67	; 0x43
 8001b04:	d107      	bne.n	8001b16 <ESPRxDecoder+0x1132>
 8001b06:	4b2c      	ldr	r3, [pc, #176]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d103      	bne.n	8001b16 <ESPRxDecoder+0x1132>
			 {
			 	bufferptr=1;
 8001b0e:	4b2a      	ldr	r3, [pc, #168]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
 8001b14:	e0fd      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	2b4c      	cmp	r3, #76	; 0x4c
 8001b1a:	d107      	bne.n	8001b2c <ESPRxDecoder+0x1148>
 8001b1c:	4b26      	ldr	r3, [pc, #152]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d103      	bne.n	8001b2c <ESPRxDecoder+0x1148>
			 {
			 	bufferptr=2;
 8001b24:	4b24      	ldr	r3, [pc, #144]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b26:	2202      	movs	r2, #2
 8001b28:	701a      	strb	r2, [r3, #0]
 8001b2a:	e0f2      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	2b4f      	cmp	r3, #79	; 0x4f
 8001b30:	d107      	bne.n	8001b42 <ESPRxDecoder+0x115e>
 8001b32:	4b21      	ldr	r3, [pc, #132]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d103      	bne.n	8001b42 <ESPRxDecoder+0x115e>
			 {
			    bufferptr=3;
 8001b3a:	4b1f      	ldr	r3, [pc, #124]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	701a      	strb	r2, [r3, #0]
 8001b40:	e0e7      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b53      	cmp	r3, #83	; 0x53
 8001b46:	d107      	bne.n	8001b58 <ESPRxDecoder+0x1174>
 8001b48:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b03      	cmp	r3, #3
 8001b4e:	d103      	bne.n	8001b58 <ESPRxDecoder+0x1174>
			 {
			    bufferptr=4;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b52:	2204      	movs	r2, #4
 8001b54:	701a      	strb	r2, [r3, #0]
 8001b56:	e0dc      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	2b45      	cmp	r3, #69	; 0x45
 8001b5c:	d107      	bne.n	8001b6e <ESPRxDecoder+0x118a>
 8001b5e:	4b16      	ldr	r3, [pc, #88]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d103      	bne.n	8001b6e <ESPRxDecoder+0x118a>
			 {
			    bufferptr=5;
 8001b66:	4b14      	ldr	r3, [pc, #80]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b68:	2205      	movs	r2, #5
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	e0d1      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	2b44      	cmp	r3, #68	; 0x44
 8001b72:	f040 80f8 	bne.w	8001d66 <ESPRxDecoder+0x1382>
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b05      	cmp	r3, #5
 8001b7c:	f040 80f3 	bne.w	8001d66 <ESPRxDecoder+0x1382>
			 {
			    bufferptr=0;
 8001b80:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <ESPRxDecoder+0x11d4>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <ESPRxDecoder+0x11d8>)
 8001b8c:	2266      	movs	r2, #102	; 0x66
 8001b8e:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <ESPRxDecoder+0x11dc>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <ESPRxDecoder+0x11d0>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 8001b9c:	e0e3      	b.n	8001d66 <ESPRxDecoder+0x1382>
 8001b9e:	bf00      	nop
 8001ba0:	200000ea 	.word	0x200000ea
 8001ba4:	200000a4 	.word	0x200000a4
 8001ba8:	20000bde 	.word	0x20000bde
 8001bac:	200000ef 	.word	0x200000ef
 8001bb0:	200000ee 	.word	0x200000ee
 8001bb4:	200000f0 	.word	0x200000f0
 8001bb8:	20000bd4 	.word	0x20000bd4
 8001bbc:	20000a0d 	.word	0x20000a0d
 8001bc0:	200000ed 	.word	0x200000ed
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	2b55      	cmp	r3, #85	; 0x55
 8001bc8:	d107      	bne.n	8001bda <ESPRxDecoder+0x11f6>
 8001bca:	4b6a      	ldr	r3, [pc, #424]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d103      	bne.n	8001bda <ESPRxDecoder+0x11f6>
			 	bufferptr=1;
 8001bd2:	4b68      	ldr	r3, [pc, #416]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	701a      	strb	r2, [r3, #0]
 8001bd8:	e040      	b.n	8001c5c <ESPRxDecoder+0x1278>
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	2b6e      	cmp	r3, #110	; 0x6e
 8001bde:	d107      	bne.n	8001bf0 <ESPRxDecoder+0x120c>
 8001be0:	4b64      	ldr	r3, [pc, #400]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d103      	bne.n	8001bf0 <ESPRxDecoder+0x120c>
			 	bufferptr=2;
 8001be8:	4b62      	ldr	r3, [pc, #392]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001bea:	2202      	movs	r2, #2
 8001bec:	701a      	strb	r2, [r3, #0]
 8001bee:	e035      	b.n	8001c5c <ESPRxDecoder+0x1278>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	2b6c      	cmp	r3, #108	; 0x6c
 8001bf4:	d107      	bne.n	8001c06 <ESPRxDecoder+0x1222>
 8001bf6:	4b5f      	ldr	r3, [pc, #380]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d103      	bne.n	8001c06 <ESPRxDecoder+0x1222>
			    bufferptr=3;
 8001bfe:	4b5d      	ldr	r3, [pc, #372]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c00:	2203      	movs	r2, #3
 8001c02:	701a      	strb	r2, [r3, #0]
 8001c04:	e02a      	b.n	8001c5c <ESPRxDecoder+0x1278>
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2b69      	cmp	r3, #105	; 0x69
 8001c0a:	d107      	bne.n	8001c1c <ESPRxDecoder+0x1238>
 8001c0c:	4b59      	ldr	r3, [pc, #356]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b03      	cmp	r3, #3
 8001c12:	d103      	bne.n	8001c1c <ESPRxDecoder+0x1238>
			    bufferptr=4;
 8001c14:	4b57      	ldr	r3, [pc, #348]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c16:	2204      	movs	r2, #4
 8001c18:	701a      	strb	r2, [r3, #0]
 8001c1a:	e01f      	b.n	8001c5c <ESPRxDecoder+0x1278>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	2b6e      	cmp	r3, #110	; 0x6e
 8001c20:	d107      	bne.n	8001c32 <ESPRxDecoder+0x124e>
 8001c22:	4b54      	ldr	r3, [pc, #336]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d103      	bne.n	8001c32 <ESPRxDecoder+0x124e>
			    bufferptr=5;
 8001c2a:	4b52      	ldr	r3, [pc, #328]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c2c:	2205      	movs	r2, #5
 8001c2e:	701a      	strb	r2, [r3, #0]
 8001c30:	e014      	b.n	8001c5c <ESPRxDecoder+0x1278>
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	2b6b      	cmp	r3, #107	; 0x6b
 8001c36:	d111      	bne.n	8001c5c <ESPRxDecoder+0x1278>
 8001c38:	4b4e      	ldr	r3, [pc, #312]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b05      	cmp	r3, #5
 8001c3e:	d10d      	bne.n	8001c5c <ESPRxDecoder+0x1278>
			    bufferptr=0;
 8001c40:	4b4c      	ldr	r3, [pc, #304]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001c4a:	4b4b      	ldr	r3, [pc, #300]	; (8001d78 <ESPRxDecoder+0x1394>)
 8001c4c:	2266      	movs	r2, #102	; 0x66
 8001c4e:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 8001c50:	4b4a      	ldr	r3, [pc, #296]	; (8001d7c <ESPRxDecoder+0x1398>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001c56:	4b4a      	ldr	r3, [pc, #296]	; (8001d80 <ESPRxDecoder+0x139c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	2b43      	cmp	r3, #67	; 0x43
 8001c60:	d107      	bne.n	8001c72 <ESPRxDecoder+0x128e>
 8001c62:	4b44      	ldr	r3, [pc, #272]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d103      	bne.n	8001c72 <ESPRxDecoder+0x128e>
			 	bufferptr=1;
 8001c6a:	4b42      	ldr	r3, [pc, #264]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
 8001c70:	e04f      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	2b4c      	cmp	r3, #76	; 0x4c
 8001c76:	d107      	bne.n	8001c88 <ESPRxDecoder+0x12a4>
 8001c78:	4b3e      	ldr	r3, [pc, #248]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d103      	bne.n	8001c88 <ESPRxDecoder+0x12a4>
			 	bufferptr=2;
 8001c80:	4b3c      	ldr	r3, [pc, #240]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c82:	2202      	movs	r2, #2
 8001c84:	701a      	strb	r2, [r3, #0]
 8001c86:	e044      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	2b4f      	cmp	r3, #79	; 0x4f
 8001c8c:	d107      	bne.n	8001c9e <ESPRxDecoder+0x12ba>
 8001c8e:	4b39      	ldr	r3, [pc, #228]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d103      	bne.n	8001c9e <ESPRxDecoder+0x12ba>
			    bufferptr=3;
 8001c96:	4b37      	ldr	r3, [pc, #220]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001c98:	2203      	movs	r2, #3
 8001c9a:	701a      	strb	r2, [r3, #0]
 8001c9c:	e039      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	2b53      	cmp	r3, #83	; 0x53
 8001ca2:	d107      	bne.n	8001cb4 <ESPRxDecoder+0x12d0>
 8001ca4:	4b33      	ldr	r3, [pc, #204]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	d103      	bne.n	8001cb4 <ESPRxDecoder+0x12d0>
			    bufferptr=4;
 8001cac:	4b31      	ldr	r3, [pc, #196]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001cae:	2204      	movs	r2, #4
 8001cb0:	701a      	strb	r2, [r3, #0]
 8001cb2:	e02e      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	2b45      	cmp	r3, #69	; 0x45
 8001cb8:	d107      	bne.n	8001cca <ESPRxDecoder+0x12e6>
 8001cba:	4b2e      	ldr	r3, [pc, #184]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d103      	bne.n	8001cca <ESPRxDecoder+0x12e6>
			    bufferptr=5;
 8001cc2:	4b2c      	ldr	r3, [pc, #176]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001cc4:	2205      	movs	r2, #5
 8001cc6:	701a      	strb	r2, [r3, #0]
 8001cc8:	e023      	b.n	8001d12 <ESPRxDecoder+0x132e>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	2b44      	cmp	r3, #68	; 0x44
 8001cce:	d14a      	bne.n	8001d66 <ESPRxDecoder+0x1382>
 8001cd0:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b05      	cmp	r3, #5
 8001cd6:	d146      	bne.n	8001d66 <ESPRxDecoder+0x1382>
			    bufferptr=0;
 8001cd8:	4b26      	ldr	r3, [pc, #152]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 8001ce2:	4b26      	ldr	r3, [pc, #152]	; (8001d7c <ESPRxDecoder+0x1398>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <ESPRxDecoder+0x1398>)
 8001cec:	701a      	strb	r2, [r3, #0]
 8001cee:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <ESPRxDecoder+0x1398>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d906      	bls.n	8001d04 <ESPRxDecoder+0x1320>
 8001cf6:	4b20      	ldr	r3, [pc, #128]	; (8001d78 <ESPRxDecoder+0x1394>)
 8001cf8:	220a      	movs	r2, #10
 8001cfa:	701a      	strb	r2, [r3, #0]
 8001cfc:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <ESPRxDecoder+0x1398>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	701a      	strb	r2, [r3, #0]
 8001d02:	e002      	b.n	8001d0a <ESPRxDecoder+0x1326>
					wifi_command=102;}
 8001d04:	4b1c      	ldr	r3, [pc, #112]	; (8001d78 <ESPRxDecoder+0x1394>)
 8001d06:	2266      	movs	r2, #102	; 0x66
 8001d08:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <ESPRxDecoder+0x139c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]
		break;
 8001d10:	e029      	b.n	8001d66 <ESPRxDecoder+0x1382>
 8001d12:	e028      	b.n	8001d66 <ESPRxDecoder+0x1382>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	2b4f      	cmp	r3, #79	; 0x4f
 8001d18:	d107      	bne.n	8001d2a <ESPRxDecoder+0x1346>
 8001d1a:	4b16      	ldr	r3, [pc, #88]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d103      	bne.n	8001d2a <ESPRxDecoder+0x1346>
			 {
			 	bufferptr=1;
 8001d22:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 8001d28:	e01f      	b.n	8001d6a <ESPRxDecoder+0x1386>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	2b4b      	cmp	r3, #75	; 0x4b
 8001d2e:	d11c      	bne.n	8001d6a <ESPRxDecoder+0x1386>
 8001d30:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d118      	bne.n	8001d6a <ESPRxDecoder+0x1386>
			 	bufferptr=0;
 8001d38:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <ESPRxDecoder+0x1390>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 8001d42:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <ESPRxDecoder+0x1394>)
 8001d44:	2214      	movs	r2, #20
 8001d46:	701a      	strb	r2, [r3, #0]
		break;
 8001d48:	e00f      	b.n	8001d6a <ESPRxDecoder+0x1386>
	   	default:
		break;
 8001d4a:	bf00      	nop
 8001d4c:	e00e      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d4e:	bf00      	nop
 8001d50:	e00c      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d52:	bf00      	nop
 8001d54:	e00a      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d56:	bf00      	nop
 8001d58:	e008      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d5a:	bf00      	nop
 8001d5c:	e006      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d5e:	bf00      	nop
 8001d60:	e004      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d62:	bf00      	nop
 8001d64:	e002      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d66:	bf00      	nop
 8001d68:	e000      	b.n	8001d6c <ESPRxDecoder+0x1388>
		break;
 8001d6a:	bf00      	nop
		}
}
 8001d6c:	bf00      	nop
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	20000bd4 	.word	0x20000bd4
 8001d78:	20000a0d 	.word	0x20000a0d
 8001d7c:	200000ed 	.word	0x200000ed
 8001d80:	200000f0 	.word	0x200000f0

08001d84 <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	3b30      	subs	r3, #48	; 0x30
 8001d92:	2b16      	cmp	r3, #22
 8001d94:	d860      	bhi.n	8001e58 <DecToASCIIFun+0xd4>
 8001d96:	a201      	add	r2, pc, #4	; (adr r2, 8001d9c <DecToASCIIFun+0x18>)
 8001d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d9c:	08001df9 	.word	0x08001df9
 8001da0:	08001dff 	.word	0x08001dff
 8001da4:	08001e05 	.word	0x08001e05
 8001da8:	08001e0b 	.word	0x08001e0b
 8001dac:	08001e11 	.word	0x08001e11
 8001db0:	08001e17 	.word	0x08001e17
 8001db4:	08001e1d 	.word	0x08001e1d
 8001db8:	08001e23 	.word	0x08001e23
 8001dbc:	08001e29 	.word	0x08001e29
 8001dc0:	08001e2f 	.word	0x08001e2f
 8001dc4:	08001e59 	.word	0x08001e59
 8001dc8:	08001e59 	.word	0x08001e59
 8001dcc:	08001e59 	.word	0x08001e59
 8001dd0:	08001e59 	.word	0x08001e59
 8001dd4:	08001e59 	.word	0x08001e59
 8001dd8:	08001e59 	.word	0x08001e59
 8001ddc:	08001e59 	.word	0x08001e59
 8001de0:	08001e35 	.word	0x08001e35
 8001de4:	08001e3b 	.word	0x08001e3b
 8001de8:	08001e41 	.word	0x08001e41
 8001dec:	08001e47 	.word	0x08001e47
 8001df0:	08001e4d 	.word	0x08001e4d
 8001df4:	08001e53 	.word	0x08001e53
	{
	case 48:
			ASCIIHex = 0x00;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
			break;
 8001dfc:	e02c      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73fb      	strb	r3, [r7, #15]
			break;
 8001e02:	e029      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 8001e04:	2302      	movs	r3, #2
 8001e06:	73fb      	strb	r3, [r7, #15]
			break;
 8001e08:	e026      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	73fb      	strb	r3, [r7, #15]
			break;
 8001e0e:	e023      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 8001e10:	2304      	movs	r3, #4
 8001e12:	73fb      	strb	r3, [r7, #15]
			break;
 8001e14:	e020      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 8001e16:	2305      	movs	r3, #5
 8001e18:	73fb      	strb	r3, [r7, #15]
			break;
 8001e1a:	e01d      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001e1c:	2306      	movs	r3, #6
 8001e1e:	73fb      	strb	r3, [r7, #15]
			break;
 8001e20:	e01a      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 8001e22:	2307      	movs	r3, #7
 8001e24:	73fb      	strb	r3, [r7, #15]
			break;
 8001e26:	e017      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 8001e28:	2308      	movs	r3, #8
 8001e2a:	73fb      	strb	r3, [r7, #15]
			break;
 8001e2c:	e014      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 8001e2e:	2309      	movs	r3, #9
 8001e30:	73fb      	strb	r3, [r7, #15]
			break;
 8001e32:	e011      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 8001e34:	230a      	movs	r3, #10
 8001e36:	73fb      	strb	r3, [r7, #15]
			break;
 8001e38:	e00e      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 8001e3a:	230b      	movs	r3, #11
 8001e3c:	73fb      	strb	r3, [r7, #15]
			break;
 8001e3e:	e00b      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 8001e40:	230c      	movs	r3, #12
 8001e42:	73fb      	strb	r3, [r7, #15]
			break;
 8001e44:	e008      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 8001e46:	230d      	movs	r3, #13
 8001e48:	73fb      	strb	r3, [r7, #15]
			break;
 8001e4a:	e005      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 8001e4c:	230e      	movs	r3, #14
 8001e4e:	73fb      	strb	r3, [r7, #15]
			break;
 8001e50:	e002      	b.n	8001e58 <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 8001e52:	230f      	movs	r3, #15
 8001e54:	73fb      	strb	r3, [r7, #15]
			break;
 8001e56:	bf00      	nop
	}
	return (ASCIIHex);
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop

08001e68 <HAL_TIM_PeriodElapsedCallback>:
 extern uint8_t MAC_A_Prod_Input1_StartTimer;
 extern uint16_t MAC_A_Prod_Input1_CountBase;
 extern GPIO_PinState Sim_Trigger;
 
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a2e      	ldr	r2, [pc, #184]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d102      	bne.n	8001e7e <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 8001e78:	4b2d      	ldr	r3, [pc, #180]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a2c      	ldr	r2, [pc, #176]	; (8001f34 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d14e      	bne.n	8001f24 <HAL_TIM_PeriodElapsedCallback+0xbc>
	{
 		Flag100milliSeconds=1;
 8001e86:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 8001e8c:	4b2b      	ldr	r3, [pc, #172]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	4b29      	ldr	r3, [pc, #164]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b09      	cmp	r3, #9
 8001e9e:	d937      	bls.n	8001f10 <HAL_TIM_PeriodElapsedCallback+0xa8>
		{
			LocCount1S=0;
 8001ea0:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 8001ea6:	4b26      	ldr	r3, [pc, #152]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001eb0:	701a      	strb	r2, [r3, #0]
 8001eb2:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b13      	cmp	r3, #19
 8001eb8:	d909      	bls.n	8001ece <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				SimCount=0;
 8001eba:	4b21      	ldr	r3, [pc, #132]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 8001ec0:	2120      	movs	r1, #32
 8001ec2:	4820      	ldr	r0, [pc, #128]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001ec4:	f009 fc28 	bl	800b718 <HAL_GPIO_TogglePin>
				Sim_Trigger = GPIO_PIN_RESET;
 8001ec8:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
			}
			Flag1Second =1;
 8001ece:	4b1f      	ldr	r3, [pc, #124]	; (8001f4c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	701a      	strb	r2, [r3, #0]
			if(commFeedbackFlag==1){
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d109      	bne.n	8001ef0 <HAL_TIM_PeriodElapsedCallback+0x88>
				commFeedbackFlag=0;
 8001edc:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	701a      	strb	r2, [r3, #0]
				wifiConnection = 1;
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	; (8001f54 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	701a      	strb	r2, [r3, #0]
				commFeedbackcount=0;
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	701a      	strb	r2, [r3, #0]
 8001eee:	e00f      	b.n	8001f10 <HAL_TIM_PeriodElapsedCallback+0xa8>
			}
			else
			{
				if(++commFeedbackcount > 50){
 8001ef0:	4b19      	ldr	r3, [pc, #100]	; (8001f58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	4b17      	ldr	r3, [pc, #92]	; (8001f58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001efa:	701a      	strb	r2, [r3, #0]
 8001efc:	4b16      	ldr	r3, [pc, #88]	; (8001f58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b32      	cmp	r3, #50	; 0x32
 8001f02:	d905      	bls.n	8001f10 <HAL_TIM_PeriodElapsedCallback+0xa8>
					wifiConnection=0;
 8001f04:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
					commFeedbackcount=81;
 8001f0a:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001f0c:	2251      	movs	r2, #81	; 0x51
 8001f0e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		if(MAC_A_Prod_Input1_StartTimer)
 8001f10:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <HAL_TIM_PeriodElapsedCallback+0xbc>
		{
		   ++MAC_A_Prod_Input1_CountBase;
 8001f18:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001f22:	801a      	strh	r2, [r3, #0]
		}
	}
 }
 8001f24:	bf00      	nop
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000704 	.word	0x20000704
 8001f30:	20000113 	.word	0x20000113
 8001f34:	200006b8 	.word	0x200006b8
 8001f38:	20000115 	.word	0x20000115
 8001f3c:	20000117 	.word	0x20000117
 8001f40:	20000116 	.word	0x20000116
 8001f44:	48000800 	.word	0x48000800
 8001f48:	2000078f 	.word	0x2000078f
 8001f4c:	20000114 	.word	0x20000114
 8001f50:	20000111 	.word	0x20000111
 8001f54:	20000118 	.word	0x20000118
 8001f58:	20000119 	.word	0x20000119
 8001f5c:	20000790 	.word	0x20000790
 8001f60:	20000792 	.word	0x20000792

08001f64 <HAL_UART_RxCpltCallback>:
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);
void DwinFrameDecode(uint8_t Dwindatarx);


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4a3e      	ldr	r2, [pc, #248]	; (8002068 <HAL_UART_RxCpltCallback+0x104>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d10c      	bne.n	8001f8e <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 8001f74:	4b3d      	ldr	r3, [pc, #244]	; (800206c <HAL_UART_RxCpltCallback+0x108>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	4a3d      	ldr	r2, [pc, #244]	; (8002070 <HAL_UART_RxCpltCallback+0x10c>)
 8001f7a:	7812      	ldrb	r2, [r2, #0]
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe fd30 	bl	80009e4 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8001f84:	2201      	movs	r2, #1
 8001f86:	4939      	ldr	r1, [pc, #228]	; (800206c <HAL_UART_RxCpltCallback+0x108>)
 8001f88:	4837      	ldr	r0, [pc, #220]	; (8002068 <HAL_UART_RxCpltCallback+0x104>)
 8001f8a:	f00d f809 	bl	800efa0 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a38      	ldr	r2, [pc, #224]	; (8002074 <HAL_UART_RxCpltCallback+0x110>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d141      	bne.n	800201a <HAL_UART_RxCpltCallback+0xb6>
	{
		if((u8rxbuf[0]==1)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8001f96:	4b38      	ldr	r3, [pc, #224]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d11c      	bne.n	8001fd8 <HAL_UART_RxCpltCallback+0x74>
 8001f9e:	4b36      	ldr	r3, [pc, #216]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fa0:	785b      	ldrb	r3, [r3, #1]
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d118      	bne.n	8001fd8 <HAL_UART_RxCpltCallback+0x74>
 8001fa6:	4b34      	ldr	r3, [pc, #208]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fa8:	789b      	ldrb	r3, [r3, #2]
 8001faa:	2b08      	cmp	r3, #8
 8001fac:	d114      	bne.n	8001fd8 <HAL_UART_RxCpltCallback+0x74>
		{
			Dye_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 8001fae:	4b32      	ldr	r3, [pc, #200]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fb0:	78db      	ldrb	r3, [r3, #3]
 8001fb2:	021b      	lsls	r3, r3, #8
 8001fb4:	b21a      	sxth	r2, r3
 8001fb6:	4b30      	ldr	r3, [pc, #192]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fb8:	791b      	ldrb	r3, [r3, #4]
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	b21b      	sxth	r3, r3
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	4b2e      	ldr	r3, [pc, #184]	; (800207c <HAL_UART_RxCpltCallback+0x118>)
 8001fc4:	801a      	strh	r2, [r3, #0]
			Dye_Temperature = Dye_Temperature/10;
 8001fc6:	4b2d      	ldr	r3, [pc, #180]	; (800207c <HAL_UART_RxCpltCallback+0x118>)
 8001fc8:	881b      	ldrh	r3, [r3, #0]
 8001fca:	4a2d      	ldr	r2, [pc, #180]	; (8002080 <HAL_UART_RxCpltCallback+0x11c>)
 8001fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd0:	08db      	lsrs	r3, r3, #3
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	4b29      	ldr	r3, [pc, #164]	; (800207c <HAL_UART_RxCpltCallback+0x118>)
 8001fd6:	801a      	strh	r2, [r3, #0]
		}
		if((u8rxbuf[0]==2)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8001fd8:	4b27      	ldr	r3, [pc, #156]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d11c      	bne.n	800201a <HAL_UART_RxCpltCallback+0xb6>
 8001fe0:	4b25      	ldr	r3, [pc, #148]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fe2:	785b      	ldrb	r3, [r3, #1]
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	d118      	bne.n	800201a <HAL_UART_RxCpltCallback+0xb6>
 8001fe8:	4b23      	ldr	r3, [pc, #140]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001fea:	789b      	ldrb	r3, [r3, #2]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d114      	bne.n	800201a <HAL_UART_RxCpltCallback+0xb6>
		{
			Connector_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 8001ff0:	4b21      	ldr	r3, [pc, #132]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001ff2:	78db      	ldrb	r3, [r3, #3]
 8001ff4:	021b      	lsls	r3, r3, #8
 8001ff6:	b21a      	sxth	r2, r3
 8001ff8:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <HAL_UART_RxCpltCallback+0x114>)
 8001ffa:	791b      	ldrb	r3, [r3, #4]
 8001ffc:	b21b      	sxth	r3, r3
 8001ffe:	4313      	orrs	r3, r2
 8002000:	b21b      	sxth	r3, r3
 8002002:	b29a      	uxth	r2, r3
 8002004:	4b1f      	ldr	r3, [pc, #124]	; (8002084 <HAL_UART_RxCpltCallback+0x120>)
 8002006:	801a      	strh	r2, [r3, #0]
			Connector_Temperature = Connector_Temperature/10;
 8002008:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <HAL_UART_RxCpltCallback+0x120>)
 800200a:	881b      	ldrh	r3, [r3, #0]
 800200c:	4a1c      	ldr	r2, [pc, #112]	; (8002080 <HAL_UART_RxCpltCallback+0x11c>)
 800200e:	fba2 2303 	umull	r2, r3, r2, r3
 8002012:	08db      	lsrs	r3, r3, #3
 8002014:	b29a      	uxth	r2, r3
 8002016:	4b1b      	ldr	r3, [pc, #108]	; (8002084 <HAL_UART_RxCpltCallback+0x120>)
 8002018:	801a      	strh	r2, [r3, #0]
		}
	}

	if(huart == &huart2)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a1a      	ldr	r2, [pc, #104]	; (8002088 <HAL_UART_RxCpltCallback+0x124>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d11d      	bne.n	800205e <HAL_UART_RxCpltCallback+0xfa>
	{
		DwinFrameDecode(rxDwinBuff[0]);
 8002022:	4b1a      	ldr	r3, [pc, #104]	; (800208c <HAL_UART_RxCpltCallback+0x128>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f000 f836 	bl	8002098 <DwinFrameDecode>
		check[trackpoint]=rxDwinBuff[0];
 800202c:	4b18      	ldr	r3, [pc, #96]	; (8002090 <HAL_UART_RxCpltCallback+0x12c>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	4b16      	ldr	r3, [pc, #88]	; (800208c <HAL_UART_RxCpltCallback+0x128>)
 8002034:	7819      	ldrb	r1, [r3, #0]
 8002036:	4b17      	ldr	r3, [pc, #92]	; (8002094 <HAL_UART_RxCpltCallback+0x130>)
 8002038:	5499      	strb	r1, [r3, r2]
		if(++trackpoint>200){trackpoint=0;}
 800203a:	4b15      	ldr	r3, [pc, #84]	; (8002090 <HAL_UART_RxCpltCallback+0x12c>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	3301      	adds	r3, #1
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4b13      	ldr	r3, [pc, #76]	; (8002090 <HAL_UART_RxCpltCallback+0x12c>)
 8002044:	701a      	strb	r2, [r3, #0]
 8002046:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_UART_RxCpltCallback+0x12c>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2bc8      	cmp	r3, #200	; 0xc8
 800204c:	d902      	bls.n	8002054 <HAL_UART_RxCpltCallback+0xf0>
 800204e:	4b10      	ldr	r3, [pc, #64]	; (8002090 <HAL_UART_RxCpltCallback+0x12c>)
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 8002054:	2201      	movs	r2, #1
 8002056:	490d      	ldr	r1, [pc, #52]	; (800208c <HAL_UART_RxCpltCallback+0x128>)
 8002058:	480b      	ldr	r0, [pc, #44]	; (8002088 <HAL_UART_RxCpltCallback+0x124>)
 800205a:	f00c ffa1 	bl	800efa0 <HAL_UART_Receive_IT>
	}
}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000418 	.word	0x20000418
 800206c:	20000750 	.word	0x20000750
 8002070:	20000bd5 	.word	0x20000bd5
 8002074:	2000049c 	.word	0x2000049c
 8002078:	20000808 	.word	0x20000808
 800207c:	200001e6 	.word	0x200001e6
 8002080:	cccccccd 	.word	0xcccccccd
 8002084:	200001e8 	.word	0x200001e8
 8002088:	20000520 	.word	0x20000520
 800208c:	20000758 	.word	0x20000758
 8002090:	200002be 	.word	0x200002be
 8002094:	200001ec 	.word	0x200001ec

08002098 <DwinFrameDecode>:

void DwinFrameDecode(uint8_t Dwindatarx){
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]

	switch(Dwinseq)
 80020a2:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <DwinFrameDecode+0x108>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b06      	cmp	r3, #6
 80020a8:	d870      	bhi.n	800218c <DwinFrameDecode+0xf4>
 80020aa:	a201      	add	r2, pc, #4	; (adr r2, 80020b0 <DwinFrameDecode+0x18>)
 80020ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b0:	080020cd 	.word	0x080020cd
 80020b4:	080020e3 	.word	0x080020e3
 80020b8:	080020f9 	.word	0x080020f9
 80020bc:	0800210b 	.word	0x0800210b
 80020c0:	08002121 	.word	0x08002121
 80020c4:	08002137 	.word	0x08002137
 80020c8:	08002153 	.word	0x08002153
	{
		case 0:
			if(Dwindatarx == 0x5A){
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	2b5a      	cmp	r3, #90	; 0x5a
 80020d0:	d103      	bne.n	80020da <DwinFrameDecode+0x42>
				Dwinseq=1;
 80020d2:	4b33      	ldr	r3, [pc, #204]	; (80021a0 <DwinFrameDecode+0x108>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 80020d8:	e05b      	b.n	8002192 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 80020da:	4b31      	ldr	r3, [pc, #196]	; (80021a0 <DwinFrameDecode+0x108>)
 80020dc:	2200      	movs	r2, #0
 80020de:	701a      	strb	r2, [r3, #0]
		break;
 80020e0:	e057      	b.n	8002192 <DwinFrameDecode+0xfa>
		case 1:
			if(Dwindatarx == 0xA5){
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	2ba5      	cmp	r3, #165	; 0xa5
 80020e6:	d103      	bne.n	80020f0 <DwinFrameDecode+0x58>
				Dwinseq=2;
 80020e8:	4b2d      	ldr	r3, [pc, #180]	; (80021a0 <DwinFrameDecode+0x108>)
 80020ea:	2202      	movs	r2, #2
 80020ec:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 80020ee:	e050      	b.n	8002192 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 80020f0:	4b2b      	ldr	r3, [pc, #172]	; (80021a0 <DwinFrameDecode+0x108>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	701a      	strb	r2, [r3, #0]
		break;
 80020f6:	e04c      	b.n	8002192 <DwinFrameDecode+0xfa>
		case 2:
			NoOfDwinRxdata = Dwindatarx-3;
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	3b03      	subs	r3, #3
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <DwinFrameDecode+0x10c>)
 8002100:	701a      	strb	r2, [r3, #0]
			Dwinseq=3;
 8002102:	4b27      	ldr	r3, [pc, #156]	; (80021a0 <DwinFrameDecode+0x108>)
 8002104:	2203      	movs	r2, #3
 8002106:	701a      	strb	r2, [r3, #0]
		break;
 8002108:	e043      	b.n	8002192 <DwinFrameDecode+0xfa>
		case 3:
			if(Dwindatarx == 0x83){
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	2b83      	cmp	r3, #131	; 0x83
 800210e:	d103      	bne.n	8002118 <DwinFrameDecode+0x80>
			Dwinseq=4;}
 8002110:	4b23      	ldr	r3, [pc, #140]	; (80021a0 <DwinFrameDecode+0x108>)
 8002112:	2204      	movs	r2, #4
 8002114:	701a      	strb	r2, [r3, #0]
			else{
				Dwinseq=0;
			}
		break;
 8002116:	e03c      	b.n	8002192 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 8002118:	4b21      	ldr	r3, [pc, #132]	; (80021a0 <DwinFrameDecode+0x108>)
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
		break;
 800211e:	e038      	b.n	8002192 <DwinFrameDecode+0xfa>
		case 4:
			if(Dwindatarx == 0x30){
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	2b30      	cmp	r3, #48	; 0x30
 8002124:	d103      	bne.n	800212e <DwinFrameDecode+0x96>
				Dwinseq=5;
 8002126:	4b1e      	ldr	r3, [pc, #120]	; (80021a0 <DwinFrameDecode+0x108>)
 8002128:	2205      	movs	r2, #5
 800212a:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 800212c:	e031      	b.n	8002192 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 800212e:	4b1c      	ldr	r3, [pc, #112]	; (80021a0 <DwinFrameDecode+0x108>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
		break;
 8002134:	e02d      	b.n	8002192 <DwinFrameDecode+0xfa>
		case 5:
			if(Dwindatarx == 0x00){
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d106      	bne.n	800214a <DwinFrameDecode+0xb2>
				Dwinseq=6;
 800213c:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <DwinFrameDecode+0x108>)
 800213e:	2206      	movs	r2, #6
 8002140:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point=0;
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <DwinFrameDecode+0x110>)
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8002148:	e023      	b.n	8002192 <DwinFrameDecode+0xfa>
				Dwinseq=0;
 800214a:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <DwinFrameDecode+0x108>)
 800214c:	2200      	movs	r2, #0
 800214e:	701a      	strb	r2, [r3, #0]
		break;
 8002150:	e01f      	b.n	8002192 <DwinFrameDecode+0xfa>
		case 6:
				DwinDatabuffer[Rx_Dwin_Data_Buff_Point]=Dwindatarx;
 8002152:	4b15      	ldr	r3, [pc, #84]	; (80021a8 <DwinFrameDecode+0x110>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	4619      	mov	r1, r3
 8002158:	4a14      	ldr	r2, [pc, #80]	; (80021ac <DwinFrameDecode+0x114>)
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	5453      	strb	r3, [r2, r1]
				NoOfDwinRxdata= NoOfDwinRxdata-1;
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <DwinFrameDecode+0x10c>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	3b01      	subs	r3, #1
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <DwinFrameDecode+0x10c>)
 8002168:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point = Rx_Dwin_Data_Buff_Point+1;
 800216a:	4b0f      	ldr	r3, [pc, #60]	; (80021a8 <DwinFrameDecode+0x110>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	3301      	adds	r3, #1
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <DwinFrameDecode+0x110>)
 8002174:	701a      	strb	r2, [r3, #0]
				if(NoOfDwinRxdata == 0){
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <DwinFrameDecode+0x10c>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d108      	bne.n	8002190 <DwinFrameDecode+0xf8>
					Dwinseq=0;
 800217e:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <DwinFrameDecode+0x108>)
 8002180:	2200      	movs	r2, #0
 8002182:	701a      	strb	r2, [r3, #0]
					Rx_Dwin_Complete=1;
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <DwinFrameDecode+0x118>)
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
				}
		break;
 800218a:	e001      	b.n	8002190 <DwinFrameDecode+0xf8>
		default:
		break;
 800218c:	bf00      	nop
 800218e:	e000      	b.n	8002192 <DwinFrameDecode+0xfa>
		break;
 8002190:	bf00      	nop
	}
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	20000800 	.word	0x20000800
 80021a4:	200002bf 	.word	0x200002bf
 80021a8:	200002c0 	.word	0x200002c0
 80021ac:	200002c4 	.word	0x200002c4
 80021b0:	200002c1 	.word	0x200002c1

080021b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021b8:	f008 fedc 	bl	800af74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021bc:	f000 f84c 	bl	8002258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021c0:	f000 faba 	bl	8002738 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80021c4:	f000 f936 	bl	8002434 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80021c8:	f000 f898 	bl	80022fc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80021cc:	f000 f902 	bl	80023d4 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80021d0:	f000 fa44 	bl	800265c <MX_TIM6_Init>
  MX_SPI2_Init();
 80021d4:	f000 f9a6 	bl	8002524 <MX_SPI2_Init>
  MX_TIM1_Init();
 80021d8:	f000 f9ec 	bl	80025b4 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80021dc:	f000 f8ce 	bl	800237c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80021e0:	f000 f958 	bl	8002494 <MX_SPI1_Init>
  MX_TIM7_Init();
 80021e4:	f000 fa70 	bl	80026c8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80021e8:	4814      	ldr	r0, [pc, #80]	; (800223c <main+0x88>)
 80021ea:	f00c fa37 	bl	800e65c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80021ee:	4814      	ldr	r0, [pc, #80]	; (8002240 <main+0x8c>)
 80021f0:	f00c fa34 	bl	800e65c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 80021f4:	4813      	ldr	r0, [pc, #76]	; (8002244 <main+0x90>)
 80021f6:	f00c f9e5 	bl	800e5c4 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80021fa:	2200      	movs	r2, #0
 80021fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002204:	f009 fa70 	bl	800b6e8 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8002208:	2002      	movs	r0, #2
 800220a:	f008 ff27 	bl	800b05c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800220e:	2201      	movs	r2, #1
 8002210:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002214:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002218:	f009 fa66 	bl	800b6e8 <HAL_GPIO_WritePin>
  {
	  while(1);
  }
#endif
 // HAL_UART_Transmit_IT(&huart1,data,sizeof(data));
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 800221c:	2201      	movs	r2, #1
 800221e:	490a      	ldr	r1, [pc, #40]	; (8002248 <main+0x94>)
 8002220:	480a      	ldr	r0, [pc, #40]	; (800224c <main+0x98>)
 8002222:	f00c febd 	bl	800efa0 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 8002226:	2201      	movs	r2, #1
 8002228:	4909      	ldr	r1, [pc, #36]	; (8002250 <main+0x9c>)
 800222a:	480a      	ldr	r0, [pc, #40]	; (8002254 <main+0xa0>)
 800222c:	f00c feb8 	bl	800efa0 <HAL_UART_Receive_IT>
  W25qxx_Init();
 8002230:	f001 f884 	bl	800333c <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 8002234:	f008 fdde 	bl	800adf4 <cppMain>
 8002238:	e7fc      	b.n	8002234 <main+0x80>
 800223a:	bf00      	nop
 800223c:	200006b8 	.word	0x200006b8
 8002240:	20000704 	.word	0x20000704
 8002244:	2000066c 	.word	0x2000066c
 8002248:	20000750 	.word	0x20000750
 800224c:	20000418 	.word	0x20000418
 8002250:	20000758 	.word	0x20000758
 8002254:	20000520 	.word	0x20000520

08002258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b096      	sub	sp, #88	; 0x58
 800225c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	2244      	movs	r2, #68	; 0x44
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f00e f9ca 	bl	8010600 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800226c:	463b      	mov	r3, r7
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	609a      	str	r2, [r3, #8]
 8002276:	60da      	str	r2, [r3, #12]
 8002278:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800227a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800227e:	f00a f86f 	bl	800c360 <HAL_PWREx_ControlVoltageScaling>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002288:	f000 fb48 	bl	800291c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800228c:	2310      	movs	r3, #16
 800228e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002290:	2301      	movs	r3, #1
 8002292:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002294:	2300      	movs	r3, #0
 8002296:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002298:	2360      	movs	r3, #96	; 0x60
 800229a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800229c:	2302      	movs	r3, #2
 800229e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80022a0:	2301      	movs	r3, #1
 80022a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80022a4:	2301      	movs	r3, #1
 80022a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80022a8:	2356      	movs	r3, #86	; 0x56
 80022aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80022ac:	2307      	movs	r3, #7
 80022ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80022b0:	2302      	movs	r3, #2
 80022b2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80022b4:	2308      	movs	r3, #8
 80022b6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022b8:	f107 0314 	add.w	r3, r7, #20
 80022bc:	4618      	mov	r0, r3
 80022be:	f00a f8a5 	bl	800c40c <HAL_RCC_OscConfig>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80022c8:	f000 fb28 	bl	800291c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022cc:	230f      	movs	r3, #15
 80022ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022d0:	2303      	movs	r3, #3
 80022d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022d4:	2300      	movs	r3, #0
 80022d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022dc:	2300      	movs	r3, #0
 80022de:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022e0:	463b      	mov	r3, r7
 80022e2:	2102      	movs	r1, #2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f00a fca5 	bl	800cc34 <HAL_RCC_ClockConfig>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80022f0:	f000 fb14 	bl	800291c <Error_Handler>
  }
}
 80022f4:	bf00      	nop
 80022f6:	3758      	adds	r7, #88	; 0x58
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <MX_I2C1_Init+0x74>)
 8002302:	4a1c      	ldr	r2, [pc, #112]	; (8002374 <MX_I2C1_Init+0x78>)
 8002304:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <MX_I2C1_Init+0x74>)
 8002308:	4a1b      	ldr	r2, [pc, #108]	; (8002378 <MX_I2C1_Init+0x7c>)
 800230a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800230c:	4b18      	ldr	r3, [pc, #96]	; (8002370 <MX_I2C1_Init+0x74>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <MX_I2C1_Init+0x74>)
 8002314:	2201      	movs	r2, #1
 8002316:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002318:	4b15      	ldr	r3, [pc, #84]	; (8002370 <MX_I2C1_Init+0x74>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800231e:	4b14      	ldr	r3, [pc, #80]	; (8002370 <MX_I2C1_Init+0x74>)
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002324:	4b12      	ldr	r3, [pc, #72]	; (8002370 <MX_I2C1_Init+0x74>)
 8002326:	2200      	movs	r2, #0
 8002328:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800232a:	4b11      	ldr	r3, [pc, #68]	; (8002370 <MX_I2C1_Init+0x74>)
 800232c:	2200      	movs	r2, #0
 800232e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002330:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <MX_I2C1_Init+0x74>)
 8002332:	2200      	movs	r2, #0
 8002334:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002336:	480e      	ldr	r0, [pc, #56]	; (8002370 <MX_I2C1_Init+0x74>)
 8002338:	f009 fa08 	bl	800b74c <HAL_I2C_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002342:	f000 faeb 	bl	800291c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002346:	2100      	movs	r1, #0
 8002348:	4809      	ldr	r0, [pc, #36]	; (8002370 <MX_I2C1_Init+0x74>)
 800234a:	f009 ff63 	bl	800c214 <HAL_I2CEx_ConfigAnalogFilter>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002354:	f000 fae2 	bl	800291c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002358:	2100      	movs	r1, #0
 800235a:	4805      	ldr	r0, [pc, #20]	; (8002370 <MX_I2C1_Init+0x74>)
 800235c:	f009 ffa5 	bl	800c2aa <HAL_I2CEx_ConfigDigitalFilter>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002366:	f000 fad9 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200003c4 	.word	0x200003c4
 8002374:	40005400 	.word	0x40005400
 8002378:	00a0a7fd 	.word	0x00a0a7fd

0800237c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002380:	4b12      	ldr	r3, [pc, #72]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 8002382:	4a13      	ldr	r2, [pc, #76]	; (80023d0 <MX_LPUART1_UART_Init+0x54>)
 8002384:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002386:	4b11      	ldr	r3, [pc, #68]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 8002388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800238c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800238e:	4b0f      	ldr	r3, [pc, #60]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002394:	4b0d      	ldr	r3, [pc, #52]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 8002396:	2200      	movs	r2, #0
 8002398:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800239a:	4b0c      	ldr	r3, [pc, #48]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 800239c:	2200      	movs	r2, #0
 800239e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80023a0:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 80023a2:	220c      	movs	r2, #12
 80023a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023a6:	4b09      	ldr	r3, [pc, #36]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ac:	4b07      	ldr	r3, [pc, #28]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80023b8:	4804      	ldr	r0, [pc, #16]	; (80023cc <MX_LPUART1_UART_Init+0x50>)
 80023ba:	f00c fd35 	bl	800ee28 <HAL_UART_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80023c4:	f000 faaa 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000418 	.word	0x20000418
 80023d0:	40008000 	.word	0x40008000

080023d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023d8:	4b14      	ldr	r3, [pc, #80]	; (800242c <MX_USART1_UART_Init+0x58>)
 80023da:	4a15      	ldr	r2, [pc, #84]	; (8002430 <MX_USART1_UART_Init+0x5c>)
 80023dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80023de:	4b13      	ldr	r3, [pc, #76]	; (800242c <MX_USART1_UART_Init+0x58>)
 80023e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023e6:	4b11      	ldr	r3, [pc, #68]	; (800242c <MX_USART1_UART_Init+0x58>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023ec:	4b0f      	ldr	r3, [pc, #60]	; (800242c <MX_USART1_UART_Init+0x58>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023f2:	4b0e      	ldr	r3, [pc, #56]	; (800242c <MX_USART1_UART_Init+0x58>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023f8:	4b0c      	ldr	r3, [pc, #48]	; (800242c <MX_USART1_UART_Init+0x58>)
 80023fa:	220c      	movs	r2, #12
 80023fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023fe:	4b0b      	ldr	r3, [pc, #44]	; (800242c <MX_USART1_UART_Init+0x58>)
 8002400:	2200      	movs	r2, #0
 8002402:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002404:	4b09      	ldr	r3, [pc, #36]	; (800242c <MX_USART1_UART_Init+0x58>)
 8002406:	2200      	movs	r2, #0
 8002408:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800240a:	4b08      	ldr	r3, [pc, #32]	; (800242c <MX_USART1_UART_Init+0x58>)
 800240c:	2200      	movs	r2, #0
 800240e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002410:	4b06      	ldr	r3, [pc, #24]	; (800242c <MX_USART1_UART_Init+0x58>)
 8002412:	2200      	movs	r2, #0
 8002414:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002416:	4805      	ldr	r0, [pc, #20]	; (800242c <MX_USART1_UART_Init+0x58>)
 8002418:	f00c fd06 	bl	800ee28 <HAL_UART_Init>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002422:	f000 fa7b 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	2000049c 	.word	0x2000049c
 8002430:	40013800 	.word	0x40013800

08002434 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002438:	4b14      	ldr	r3, [pc, #80]	; (800248c <MX_USART2_UART_Init+0x58>)
 800243a:	4a15      	ldr	r2, [pc, #84]	; (8002490 <MX_USART2_UART_Init+0x5c>)
 800243c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800243e:	4b13      	ldr	r3, [pc, #76]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002440:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002446:	4b11      	ldr	r3, [pc, #68]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002448:	2200      	movs	r2, #0
 800244a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800244c:	4b0f      	ldr	r3, [pc, #60]	; (800248c <MX_USART2_UART_Init+0x58>)
 800244e:	2200      	movs	r2, #0
 8002450:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002452:	4b0e      	ldr	r3, [pc, #56]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002454:	2200      	movs	r2, #0
 8002456:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002458:	4b0c      	ldr	r3, [pc, #48]	; (800248c <MX_USART2_UART_Init+0x58>)
 800245a:	220c      	movs	r2, #12
 800245c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800245e:	4b0b      	ldr	r3, [pc, #44]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002460:	2200      	movs	r2, #0
 8002462:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002464:	4b09      	ldr	r3, [pc, #36]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002466:	2200      	movs	r2, #0
 8002468:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246a:	4b08      	ldr	r3, [pc, #32]	; (800248c <MX_USART2_UART_Init+0x58>)
 800246c:	2200      	movs	r2, #0
 800246e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002470:	4b06      	ldr	r3, [pc, #24]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002472:	2200      	movs	r2, #0
 8002474:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002476:	4805      	ldr	r0, [pc, #20]	; (800248c <MX_USART2_UART_Init+0x58>)
 8002478:	f00c fcd6 	bl	800ee28 <HAL_UART_Init>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002482:	f000 fa4b 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000520 	.word	0x20000520
 8002490:	40004400 	.word	0x40004400

08002494 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002498:	4b1f      	ldr	r3, [pc, #124]	; (8002518 <MX_SPI1_Init+0x84>)
 800249a:	4a20      	ldr	r2, [pc, #128]	; (800251c <MX_SPI1_Init+0x88>)
 800249c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800249e:	4b1e      	ldr	r3, [pc, #120]	; (8002518 <MX_SPI1_Init+0x84>)
 80024a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80024a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024a6:	4b1c      	ldr	r3, [pc, #112]	; (8002518 <MX_SPI1_Init+0x84>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024ac:	4b1a      	ldr	r3, [pc, #104]	; (8002518 <MX_SPI1_Init+0x84>)
 80024ae:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80024b2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024b4:	4b18      	ldr	r3, [pc, #96]	; (8002518 <MX_SPI1_Init+0x84>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024ba:	4b17      	ldr	r3, [pc, #92]	; (8002518 <MX_SPI1_Init+0x84>)
 80024bc:	2200      	movs	r2, #0
 80024be:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024c0:	4b15      	ldr	r3, [pc, #84]	; (8002518 <MX_SPI1_Init+0x84>)
 80024c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024c6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80024c8:	4b13      	ldr	r3, [pc, #76]	; (8002518 <MX_SPI1_Init+0x84>)
 80024ca:	2210      	movs	r2, #16
 80024cc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024ce:	4b12      	ldr	r3, [pc, #72]	; (8002518 <MX_SPI1_Init+0x84>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024d4:	4b10      	ldr	r3, [pc, #64]	; (8002518 <MX_SPI1_Init+0x84>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024da:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <MX_SPI1_Init+0x84>)
 80024dc:	2200      	movs	r2, #0
 80024de:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80024e0:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <MX_SPI1_Init+0x84>)
 80024e2:	2207      	movs	r2, #7
 80024e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024e6:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <MX_SPI1_Init+0x84>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024ec:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <MX_SPI1_Init+0x84>)
 80024ee:	2208      	movs	r2, #8
 80024f0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024f2:	4809      	ldr	r0, [pc, #36]	; (8002518 <MX_SPI1_Init+0x84>)
 80024f4:	f00b f8fe 	bl	800d6f4 <HAL_SPI_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024fe:	f000 fa0d 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 8002502:	4b07      	ldr	r3, [pc, #28]	; (8002520 <MX_SPI1_Init+0x8c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b05      	ldr	r3, [pc, #20]	; (8002520 <MX_SPI1_Init+0x8c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002510:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	200005a4 	.word	0x200005a4
 800251c:	40013000 	.word	0x40013000
 8002520:	20000608 	.word	0x20000608

08002524 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002528:	4b1f      	ldr	r3, [pc, #124]	; (80025a8 <MX_SPI2_Init+0x84>)
 800252a:	4a20      	ldr	r2, [pc, #128]	; (80025ac <MX_SPI2_Init+0x88>)
 800252c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800252e:	4b1e      	ldr	r3, [pc, #120]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002530:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002534:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002536:	4b1c      	ldr	r3, [pc, #112]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002538:	2200      	movs	r2, #0
 800253a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800253c:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <MX_SPI2_Init+0x84>)
 800253e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002542:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002544:	4b18      	ldr	r3, [pc, #96]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002546:	2200      	movs	r2, #0
 8002548:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800254a:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <MX_SPI2_Init+0x84>)
 800254c:	2200      	movs	r2, #0
 800254e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002550:	4b15      	ldr	r3, [pc, #84]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002556:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002558:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <MX_SPI2_Init+0x84>)
 800255a:	2208      	movs	r2, #8
 800255c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002560:	2200      	movs	r2, #0
 8002562:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002564:	4b10      	ldr	r3, [pc, #64]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002566:	2200      	movs	r2, #0
 8002568:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800256a:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <MX_SPI2_Init+0x84>)
 800256c:	2200      	movs	r2, #0
 800256e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002570:	4b0d      	ldr	r3, [pc, #52]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002572:	2207      	movs	r2, #7
 8002574:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002576:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002578:	2200      	movs	r2, #0
 800257a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800257c:	4b0a      	ldr	r3, [pc, #40]	; (80025a8 <MX_SPI2_Init+0x84>)
 800257e:	2208      	movs	r2, #8
 8002580:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002582:	4809      	ldr	r0, [pc, #36]	; (80025a8 <MX_SPI2_Init+0x84>)
 8002584:	f00b f8b6 	bl	800d6f4 <HAL_SPI_Init>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800258e:	f000 f9c5 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8002592:	4b07      	ldr	r3, [pc, #28]	; (80025b0 <MX_SPI2_Init+0x8c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b05      	ldr	r3, [pc, #20]	; (80025b0 <MX_SPI2_Init+0x8c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025a0:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000608 	.word	0x20000608
 80025ac:	40003800 	.word	0x40003800
 80025b0:	200005a4 	.word	0x200005a4

080025b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ba:	f107 0310 	add.w	r3, r7, #16
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c8:	1d3b      	adds	r3, r7, #4
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80025d2:	4b20      	ldr	r3, [pc, #128]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025d4:	4a20      	ldr	r2, [pc, #128]	; (8002658 <MX_TIM1_Init+0xa4>)
 80025d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80025d8:	4b1e      	ldr	r3, [pc, #120]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025da:	2200      	movs	r2, #0
 80025dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025de:	4b1d      	ldr	r3, [pc, #116]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80025e4:	4b1b      	ldr	r3, [pc, #108]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ec:	4b19      	ldr	r3, [pc, #100]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025f2:	4b18      	ldr	r3, [pc, #96]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f8:	4b16      	ldr	r3, [pc, #88]	; (8002654 <MX_TIM1_Init+0xa0>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025fe:	4815      	ldr	r0, [pc, #84]	; (8002654 <MX_TIM1_Init+0xa0>)
 8002600:	f00b ff88 	bl	800e514 <HAL_TIM_Base_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800260a:	f000 f987 	bl	800291c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800260e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002612:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002614:	f107 0310 	add.w	r3, r7, #16
 8002618:	4619      	mov	r1, r3
 800261a:	480e      	ldr	r0, [pc, #56]	; (8002654 <MX_TIM1_Init+0xa0>)
 800261c:	f00c f991 	bl	800e942 <HAL_TIM_ConfigClockSource>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002626:	f000 f979 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800262a:	2300      	movs	r3, #0
 800262c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002632:	2300      	movs	r3, #0
 8002634:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	4619      	mov	r1, r3
 800263a:	4806      	ldr	r0, [pc, #24]	; (8002654 <MX_TIM1_Init+0xa0>)
 800263c:	f00c fb70 	bl	800ed20 <HAL_TIMEx_MasterConfigSynchronization>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002646:	f000 f969 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800264a:	bf00      	nop
 800264c:	3720      	adds	r7, #32
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	2000066c 	.word	0x2000066c
 8002658:	40012c00 	.word	0x40012c00

0800265c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002662:	1d3b      	adds	r3, r7, #4
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <MX_TIM6_Init+0x64>)
 800266e:	4a15      	ldr	r2, [pc, #84]	; (80026c4 <MX_TIM6_Init+0x68>)
 8002670:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 8002672:	4b13      	ldr	r3, [pc, #76]	; (80026c0 <MX_TIM6_Init+0x64>)
 8002674:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8002678:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800267a:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <MX_TIM6_Init+0x64>)
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <MX_TIM6_Init+0x64>)
 8002682:	2264      	movs	r2, #100	; 0x64
 8002684:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002686:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <MX_TIM6_Init+0x64>)
 8002688:	2200      	movs	r2, #0
 800268a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800268c:	480c      	ldr	r0, [pc, #48]	; (80026c0 <MX_TIM6_Init+0x64>)
 800268e:	f00b ff41 	bl	800e514 <HAL_TIM_Base_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002698:	f000 f940 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800269c:	2300      	movs	r3, #0
 800269e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80026a4:	1d3b      	adds	r3, r7, #4
 80026a6:	4619      	mov	r1, r3
 80026a8:	4805      	ldr	r0, [pc, #20]	; (80026c0 <MX_TIM6_Init+0x64>)
 80026aa:	f00c fb39 	bl	800ed20 <HAL_TIMEx_MasterConfigSynchronization>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80026b4:	f000 f932 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80026b8:	bf00      	nop
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	200006b8 	.word	0x200006b8
 80026c4:	40001000 	.word	0x40001000

080026c8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ce:	1d3b      	adds	r3, r7, #4
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80026d8:	4b15      	ldr	r3, [pc, #84]	; (8002730 <MX_TIM7_Init+0x68>)
 80026da:	4a16      	ldr	r2, [pc, #88]	; (8002734 <MX_TIM7_Init+0x6c>)
 80026dc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 80026de:	4b14      	ldr	r3, [pc, #80]	; (8002730 <MX_TIM7_Init+0x68>)
 80026e0:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 80026e4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e6:	4b12      	ldr	r3, [pc, #72]	; (8002730 <MX_TIM7_Init+0x68>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80026ec:	4b10      	ldr	r3, [pc, #64]	; (8002730 <MX_TIM7_Init+0x68>)
 80026ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026f2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f4:	4b0e      	ldr	r3, [pc, #56]	; (8002730 <MX_TIM7_Init+0x68>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80026fa:	480d      	ldr	r0, [pc, #52]	; (8002730 <MX_TIM7_Init+0x68>)
 80026fc:	f00b ff0a 	bl	800e514 <HAL_TIM_Base_Init>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002706:	f000 f909 	bl	800291c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800270a:	2300      	movs	r3, #0
 800270c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002712:	1d3b      	adds	r3, r7, #4
 8002714:	4619      	mov	r1, r3
 8002716:	4806      	ldr	r0, [pc, #24]	; (8002730 <MX_TIM7_Init+0x68>)
 8002718:	f00c fb02 	bl	800ed20 <HAL_TIMEx_MasterConfigSynchronization>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002722:	f000 f8fb 	bl	800291c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000704 	.word	0x20000704
 8002734:	40001400 	.word	0x40001400

08002738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b08a      	sub	sp, #40	; 0x28
 800273c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800273e:	f107 0314 	add.w	r3, r7, #20
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	605a      	str	r2, [r3, #4]
 8002748:	609a      	str	r2, [r3, #8]
 800274a:	60da      	str	r2, [r3, #12]
 800274c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800274e:	4b6f      	ldr	r3, [pc, #444]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002752:	4a6e      	ldr	r2, [pc, #440]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002754:	f043 0304 	orr.w	r3, r3, #4
 8002758:	64d3      	str	r3, [r2, #76]	; 0x4c
 800275a:	4b6c      	ldr	r3, [pc, #432]	; (800290c <MX_GPIO_Init+0x1d4>)
 800275c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800275e:	f003 0304 	and.w	r3, r3, #4
 8002762:	613b      	str	r3, [r7, #16]
 8002764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b69      	ldr	r3, [pc, #420]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276a:	4a68      	ldr	r2, [pc, #416]	; (800290c <MX_GPIO_Init+0x1d4>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002772:	4b66      	ldr	r3, [pc, #408]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800277e:	4b63      	ldr	r3, [pc, #396]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002782:	4a62      	ldr	r2, [pc, #392]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002784:	f043 0302 	orr.w	r3, r3, #2
 8002788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800278a:	4b60      	ldr	r3, [pc, #384]	; (800290c <MX_GPIO_Init+0x1d4>)
 800278c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	60bb      	str	r3, [r7, #8]
 8002794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002796:	4b5d      	ldr	r3, [pc, #372]	; (800290c <MX_GPIO_Init+0x1d4>)
 8002798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279a:	4a5c      	ldr	r2, [pc, #368]	; (800290c <MX_GPIO_Init+0x1d4>)
 800279c:	f043 0308 	orr.w	r3, r3, #8
 80027a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027a2:	4b5a      	ldr	r3, [pc, #360]	; (800290c <MX_GPIO_Init+0x1d4>)
 80027a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	607b      	str	r3, [r7, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 80027ae:	2200      	movs	r2, #0
 80027b0:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 80027b4:	4856      	ldr	r0, [pc, #344]	; (8002910 <MX_GPIO_Init+0x1d8>)
 80027b6:	f008 ff97 	bl	800b6e8 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2112      	movs	r1, #18
 80027be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027c2:	f008 ff91 	bl	800b6e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2125      	movs	r1, #37	; 0x25
 80027ca:	4852      	ldr	r0, [pc, #328]	; (8002914 <MX_GPIO_Init+0x1dc>)
 80027cc:	f008 ff8c 	bl	800b6e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 80027d0:	2201      	movs	r2, #1
 80027d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027d6:	484f      	ldr	r0, [pc, #316]	; (8002914 <MX_GPIO_Init+0x1dc>)
 80027d8:	f008 ff86 	bl	800b6e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 80027dc:	2201      	movs	r2, #1
 80027de:	2180      	movs	r1, #128	; 0x80
 80027e0:	484b      	ldr	r0, [pc, #300]	; (8002910 <MX_GPIO_Init+0x1d8>)
 80027e2:	f008 ff81 	bl	800b6e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 80027e6:	2201      	movs	r2, #1
 80027e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f0:	f008 ff7a 	bl	800b6e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 80027f4:	2200      	movs	r2, #0
 80027f6:	2104      	movs	r1, #4
 80027f8:	4847      	ldr	r0, [pc, #284]	; (8002918 <MX_GPIO_Init+0x1e0>)
 80027fa:	f008 ff75 	bl	800b6e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 80027fe:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8002802:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002804:	2301      	movs	r3, #1
 8002806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280c:	2300      	movs	r3, #0
 800280e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	4619      	mov	r1, r3
 8002816:	483e      	ldr	r0, [pc, #248]	; (8002910 <MX_GPIO_Init+0x1d8>)
 8002818:	f008 fdd4 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 800281c:	f241 0302 	movw	r3, #4098	; 0x1002
 8002820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002822:	2301      	movs	r3, #1
 8002824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282a:	2300      	movs	r3, #0
 800282c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	4619      	mov	r1, r3
 8002834:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002838:	f008 fdc4 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 800283c:	2310      	movs	r3, #16
 800283e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002840:	2301      	movs	r3, #1
 8002842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002844:	2301      	movs	r3, #1
 8002846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002848:	2300      	movs	r3, #0
 800284a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002856:	f008 fdb5 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 800285a:	2325      	movs	r3, #37	; 0x25
 800285c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285e:	2301      	movs	r3, #1
 8002860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002862:	2300      	movs	r3, #0
 8002864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286a:	f107 0314 	add.w	r3, r7, #20
 800286e:	4619      	mov	r1, r3
 8002870:	4828      	ldr	r0, [pc, #160]	; (8002914 <MX_GPIO_Init+0x1dc>)
 8002872:	f008 fda7 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 8002876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800287a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287c:	2301      	movs	r3, #1
 800287e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002884:	2302      	movs	r3, #2
 8002886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	4619      	mov	r1, r3
 800288e:	4821      	ldr	r0, [pc, #132]	; (8002914 <MX_GPIO_Init+0x1dc>)
 8002890:	f008 fd98 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 8002894:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a2:	f107 0314 	add.w	r3, r7, #20
 80028a6:	4619      	mov	r1, r3
 80028a8:	4819      	ldr	r0, [pc, #100]	; (8002910 <MX_GPIO_Init+0x1d8>)
 80028aa:	f008 fd8b 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 80028ae:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80028b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028bc:	f107 0314 	add.w	r3, r7, #20
 80028c0:	4619      	mov	r1, r3
 80028c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c6:	f008 fd7d 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 80028ca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80028ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028d0:	2301      	movs	r3, #1
 80028d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028d4:	2301      	movs	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d8:	2300      	movs	r3, #0
 80028da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028dc:	f107 0314 	add.w	r3, r7, #20
 80028e0:	4619      	mov	r1, r3
 80028e2:	480b      	ldr	r0, [pc, #44]	; (8002910 <MX_GPIO_Init+0x1d8>)
 80028e4:	f008 fd6e 	bl	800b3c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 80028e8:	2304      	movs	r3, #4
 80028ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ec:	2301      	movs	r3, #1
 80028ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028f0:	2301      	movs	r3, #1
 80028f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	4619      	mov	r1, r3
 80028fe:	4806      	ldr	r0, [pc, #24]	; (8002918 <MX_GPIO_Init+0x1e0>)
 8002900:	f008 fd60 	bl	800b3c4 <HAL_GPIO_Init>

}
 8002904:	bf00      	nop
 8002906:	3728      	adds	r7, #40	; 0x28
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40021000 	.word	0x40021000
 8002910:	48000800 	.word	0x48000800
 8002914:	48000400 	.word	0x48000400
 8002918:	48000c00 	.word	0x48000c00

0800291c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002920:	b672      	cpsid	i
}
 8002922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002924:	e7fe      	b.n	8002924 <Error_Handler+0x8>
	...

08002928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800292e:	4b0f      	ldr	r3, [pc, #60]	; (800296c <HAL_MspInit+0x44>)
 8002930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002932:	4a0e      	ldr	r2, [pc, #56]	; (800296c <HAL_MspInit+0x44>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	6613      	str	r3, [r2, #96]	; 0x60
 800293a:	4b0c      	ldr	r3, [pc, #48]	; (800296c <HAL_MspInit+0x44>)
 800293c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	607b      	str	r3, [r7, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002946:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_MspInit+0x44>)
 8002948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294a:	4a08      	ldr	r2, [pc, #32]	; (800296c <HAL_MspInit+0x44>)
 800294c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002950:	6593      	str	r3, [r2, #88]	; 0x58
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <HAL_MspInit+0x44>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40021000 	.word	0x40021000

08002970 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b0a2      	sub	sp, #136	; 0x88
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002988:	f107 0314 	add.w	r3, r7, #20
 800298c:	2260      	movs	r2, #96	; 0x60
 800298e:	2100      	movs	r1, #0
 8002990:	4618      	mov	r0, r3
 8002992:	f00d fe35 	bl	8010600 <memset>
  if(hi2c->Instance==I2C1)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a20      	ldr	r2, [pc, #128]	; (8002a1c <HAL_I2C_MspInit+0xac>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d138      	bne.n	8002a12 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80029a0:	2340      	movs	r3, #64	; 0x40
 80029a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80029a4:	2300      	movs	r3, #0
 80029a6:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	4618      	mov	r0, r3
 80029ae:	f00a fb65 	bl	800d07c <HAL_RCCEx_PeriphCLKConfig>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80029b8:	f7ff ffb0 	bl	800291c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029bc:	4b18      	ldr	r3, [pc, #96]	; (8002a20 <HAL_I2C_MspInit+0xb0>)
 80029be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c0:	4a17      	ldr	r2, [pc, #92]	; (8002a20 <HAL_I2C_MspInit+0xb0>)
 80029c2:	f043 0302 	orr.w	r3, r3, #2
 80029c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c8:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <HAL_I2C_MspInit+0xb0>)
 80029ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029d4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029d8:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029da:	2312      	movs	r3, #18
 80029dc:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e2:	2303      	movs	r3, #3
 80029e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029e8:	2304      	movs	r3, #4
 80029ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ee:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029f2:	4619      	mov	r1, r3
 80029f4:	480b      	ldr	r0, [pc, #44]	; (8002a24 <HAL_I2C_MspInit+0xb4>)
 80029f6:	f008 fce5 	bl	800b3c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <HAL_I2C_MspInit+0xb0>)
 80029fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fe:	4a08      	ldr	r2, [pc, #32]	; (8002a20 <HAL_I2C_MspInit+0xb0>)
 8002a00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a04:	6593      	str	r3, [r2, #88]	; 0x58
 8002a06:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_I2C_MspInit+0xb0>)
 8002a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a12:	bf00      	nop
 8002a14:	3788      	adds	r7, #136	; 0x88
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40005400 	.word	0x40005400
 8002a20:	40021000 	.word	0x40021000
 8002a24:	48000400 	.word	0x48000400

08002a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b0a6      	sub	sp, #152	; 0x98
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a30:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a44:	2260      	movs	r2, #96	; 0x60
 8002a46:	2100      	movs	r1, #0
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f00d fdd9 	bl	8010600 <memset>
  if(huart->Instance==LPUART1)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a6f      	ldr	r2, [pc, #444]	; (8002c10 <HAL_UART_MspInit+0x1e8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d144      	bne.n	8002ae2 <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002a58:	2320      	movs	r3, #32
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a64:	4618      	mov	r0, r3
 8002a66:	f00a fb09 	bl	800d07c <HAL_RCCEx_PeriphCLKConfig>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a70:	f7ff ff54 	bl	800291c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002a74:	4b67      	ldr	r3, [pc, #412]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a78:	4a66      	ldr	r2, [pc, #408]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002a80:	4b64      	ldr	r3, [pc, #400]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	623b      	str	r3, [r7, #32]
 8002a8a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a8c:	4b61      	ldr	r3, [pc, #388]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a90:	4a60      	ldr	r2, [pc, #384]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002a92:	f043 0302 	orr.w	r3, r3, #2
 8002a96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a98:	4b5e      	ldr	r3, [pc, #376]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	61fb      	str	r3, [r7, #28]
 8002aa2:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002aa4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002aa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002abe:	2308      	movs	r3, #8
 8002ac0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4853      	ldr	r0, [pc, #332]	; (8002c18 <HAL_UART_MspInit+0x1f0>)
 8002acc:	f008 fc7a 	bl	800b3c4 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	2046      	movs	r0, #70	; 0x46
 8002ad6:	f008 fbc0 	bl	800b25a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002ada:	2046      	movs	r0, #70	; 0x46
 8002adc:	f008 fbd9 	bl	800b292 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ae0:	e091      	b.n	8002c06 <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a4d      	ldr	r2, [pc, #308]	; (8002c1c <HAL_UART_MspInit+0x1f4>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d143      	bne.n	8002b74 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002aec:	2301      	movs	r3, #1
 8002aee:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002af0:	2300      	movs	r3, #0
 8002af2:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002af8:	4618      	mov	r0, r3
 8002afa:	f00a fabf 	bl	800d07c <HAL_RCCEx_PeriphCLKConfig>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002b04:	f7ff ff0a 	bl	800291c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b08:	4b42      	ldr	r3, [pc, #264]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b0c:	4a41      	ldr	r2, [pc, #260]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b12:	6613      	str	r3, [r2, #96]	; 0x60
 8002b14:	4b3f      	ldr	r3, [pc, #252]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b20:	4b3c      	ldr	r3, [pc, #240]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b24:	4a3b      	ldr	r2, [pc, #236]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b26:	f043 0302 	orr.w	r3, r3, #2
 8002b2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b2c:	4b39      	ldr	r3, [pc, #228]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b38:	23c0      	movs	r3, #192	; 0xc0
 8002b3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b50:	2307      	movs	r3, #7
 8002b52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b56:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	482e      	ldr	r0, [pc, #184]	; (8002c18 <HAL_UART_MspInit+0x1f0>)
 8002b5e:	f008 fc31 	bl	800b3c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2100      	movs	r1, #0
 8002b66:	2025      	movs	r0, #37	; 0x25
 8002b68:	f008 fb77 	bl	800b25a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b6c:	2025      	movs	r0, #37	; 0x25
 8002b6e:	f008 fb90 	bl	800b292 <HAL_NVIC_EnableIRQ>
}
 8002b72:	e048      	b.n	8002c06 <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a29      	ldr	r2, [pc, #164]	; (8002c20 <HAL_UART_MspInit+0x1f8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d143      	bne.n	8002c06 <HAL_UART_MspInit+0x1de>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b82:	2300      	movs	r3, #0
 8002b84:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f00a fa76 	bl	800d07c <HAL_RCCEx_PeriphCLKConfig>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_UART_MspInit+0x172>
      Error_Handler();
 8002b96:	f7ff fec1 	bl	800291c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b9a:	4b1e      	ldr	r3, [pc, #120]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9e:	4a1d      	ldr	r2, [pc, #116]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba4:	6593      	str	r3, [r2, #88]	; 0x58
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bae:	613b      	str	r3, [r7, #16]
 8002bb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb2:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb6:	4a17      	ldr	r2, [pc, #92]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002bb8:	f043 0301 	orr.w	r3, r3, #1
 8002bbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bbe:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <HAL_UART_MspInit+0x1ec>)
 8002bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002bca:	230c      	movs	r3, #12
 8002bcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002be2:	2307      	movs	r3, #7
 8002be4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002bec:	4619      	mov	r1, r3
 8002bee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bf2:	f008 fbe7 	bl	800b3c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	2026      	movs	r0, #38	; 0x26
 8002bfc:	f008 fb2d 	bl	800b25a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c00:	2026      	movs	r0, #38	; 0x26
 8002c02:	f008 fb46 	bl	800b292 <HAL_NVIC_EnableIRQ>
}
 8002c06:	bf00      	nop
 8002c08:	3798      	adds	r7, #152	; 0x98
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40008000 	.word	0x40008000
 8002c14:	40021000 	.word	0x40021000
 8002c18:	48000400 	.word	0x48000400
 8002c1c:	40013800 	.word	0x40013800
 8002c20:	40004400 	.word	0x40004400

08002c24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08c      	sub	sp, #48	; 0x30
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	f107 031c 	add.w	r3, r7, #28
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a2f      	ldr	r2, [pc, #188]	; (8002d00 <HAL_SPI_MspInit+0xdc>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d129      	bne.n	8002c9a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c46:	4b2f      	ldr	r3, [pc, #188]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002c48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c4a:	4a2e      	ldr	r2, [pc, #184]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002c4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c50:	6613      	str	r3, [r2, #96]	; 0x60
 8002c52:	4b2c      	ldr	r3, [pc, #176]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002c54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c5a:	61bb      	str	r3, [r7, #24]
 8002c5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5e:	4b29      	ldr	r3, [pc, #164]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c62:	4a28      	ldr	r2, [pc, #160]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c6a:	4b26      	ldr	r3, [pc, #152]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	617b      	str	r3, [r7, #20]
 8002c74:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002c76:	23e0      	movs	r3, #224	; 0xe0
 8002c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c82:	2303      	movs	r3, #3
 8002c84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c86:	2305      	movs	r3, #5
 8002c88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8a:	f107 031c 	add.w	r3, r7, #28
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c94:	f008 fb96 	bl	800b3c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c98:	e02d      	b.n	8002cf6 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a1a      	ldr	r2, [pc, #104]	; (8002d08 <HAL_SPI_MspInit+0xe4>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d128      	bne.n	8002cf6 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ca4:	4b17      	ldr	r3, [pc, #92]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca8:	4a16      	ldr	r2, [pc, #88]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002caa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cae:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb0:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cbc:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc0:	4a10      	ldr	r2, [pc, #64]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002cc2:	f043 0302 	orr.w	r3, r3, #2
 8002cc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cc8:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <HAL_SPI_MspInit+0xe0>)
 8002cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002cd4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ce6:	2305      	movs	r3, #5
 8002ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cea:	f107 031c 	add.w	r3, r7, #28
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4806      	ldr	r0, [pc, #24]	; (8002d0c <HAL_SPI_MspInit+0xe8>)
 8002cf2:	f008 fb67 	bl	800b3c4 <HAL_GPIO_Init>
}
 8002cf6:	bf00      	nop
 8002cf8:	3730      	adds	r7, #48	; 0x30
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40013000 	.word	0x40013000
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40003800 	.word	0x40003800
 8002d0c:	48000400 	.word	0x48000400

08002d10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a23      	ldr	r2, [pc, #140]	; (8002dac <HAL_TIM_Base_MspInit+0x9c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d10c      	bne.n	8002d3c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d22:	4b23      	ldr	r3, [pc, #140]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d26:	4a22      	ldr	r2, [pc, #136]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d2c:	6613      	str	r3, [r2, #96]	; 0x60
 8002d2e:	4b20      	ldr	r3, [pc, #128]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002d3a:	e032      	b.n	8002da2 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a1c      	ldr	r2, [pc, #112]	; (8002db4 <HAL_TIM_Base_MspInit+0xa4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d114      	bne.n	8002d70 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d46:	4b1a      	ldr	r3, [pc, #104]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4a:	4a19      	ldr	r2, [pc, #100]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d4c:	f043 0310 	orr.w	r3, r3, #16
 8002d50:	6593      	str	r3, [r2, #88]	; 0x58
 8002d52:	4b17      	ldr	r3, [pc, #92]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d56:	f003 0310 	and.w	r3, r3, #16
 8002d5a:	613b      	str	r3, [r7, #16]
 8002d5c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2100      	movs	r1, #0
 8002d62:	2036      	movs	r0, #54	; 0x36
 8002d64:	f008 fa79 	bl	800b25a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d68:	2036      	movs	r0, #54	; 0x36
 8002d6a:	f008 fa92 	bl	800b292 <HAL_NVIC_EnableIRQ>
}
 8002d6e:	e018      	b.n	8002da2 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a10      	ldr	r2, [pc, #64]	; (8002db8 <HAL_TIM_Base_MspInit+0xa8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d113      	bne.n	8002da2 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002d7a:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7e:	4a0c      	ldr	r2, [pc, #48]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d80:	f043 0320 	orr.w	r3, r3, #32
 8002d84:	6593      	str	r3, [r2, #88]	; 0x58
 8002d86:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <HAL_TIM_Base_MspInit+0xa0>)
 8002d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8a:	f003 0320 	and.w	r3, r3, #32
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002d92:	2200      	movs	r2, #0
 8002d94:	2100      	movs	r1, #0
 8002d96:	2037      	movs	r0, #55	; 0x37
 8002d98:	f008 fa5f 	bl	800b25a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002d9c:	2037      	movs	r0, #55	; 0x37
 8002d9e:	f008 fa78 	bl	800b292 <HAL_NVIC_EnableIRQ>
}
 8002da2:	bf00      	nop
 8002da4:	3718      	adds	r7, #24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40012c00 	.word	0x40012c00
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40001000 	.word	0x40001000
 8002db8:	40001400 	.word	0x40001400

08002dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dc0:	e7fe      	b.n	8002dc0 <NMI_Handler+0x4>

08002dc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dc6:	e7fe      	b.n	8002dc6 <HardFault_Handler+0x4>

08002dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dcc:	e7fe      	b.n	8002dcc <MemManage_Handler+0x4>

08002dce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dd2:	e7fe      	b.n	8002dd2 <BusFault_Handler+0x4>

08002dd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dd8:	e7fe      	b.n	8002dd8 <UsageFault_Handler+0x4>

08002dda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dde:	bf00      	nop
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dec:	bf00      	nop
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002df6:	b480      	push	{r7}
 8002df8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e08:	f008 f908 	bl	800b01c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e0c:	bf00      	nop
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <USART1_IRQHandler+0x10>)
 8002e16:	f00c f919 	bl	800f04c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	2000049c 	.word	0x2000049c

08002e24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <USART2_IRQHandler+0x10>)
 8002e2a:	f00c f90f 	bl	800f04c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000520 	.word	0x20000520

08002e38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e3c:	4802      	ldr	r0, [pc, #8]	; (8002e48 <TIM6_DAC_IRQHandler+0x10>)
 8002e3e:	f00b fc61 	bl	800e704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200006b8 	.word	0x200006b8

08002e4c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002e50:	4802      	ldr	r0, [pc, #8]	; (8002e5c <TIM7_IRQHandler+0x10>)
 8002e52:	f00b fc57 	bl	800e704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000704 	.word	0x20000704

08002e60 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002e64:	4802      	ldr	r0, [pc, #8]	; (8002e70 <LPUART1_IRQHandler+0x10>)
 8002e66:	f00c f8f1 	bl	800f04c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000418 	.word	0x20000418

08002e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e7c:	4a14      	ldr	r2, [pc, #80]	; (8002ed0 <_sbrk+0x5c>)
 8002e7e:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <_sbrk+0x60>)
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e88:	4b13      	ldr	r3, [pc, #76]	; (8002ed8 <_sbrk+0x64>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d102      	bne.n	8002e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e90:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <_sbrk+0x64>)
 8002e92:	4a12      	ldr	r2, [pc, #72]	; (8002edc <_sbrk+0x68>)
 8002e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e96:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <_sbrk+0x64>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d207      	bcs.n	8002eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ea4:	f00d fb6c 	bl	8010580 <__errno>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	220c      	movs	r2, #12
 8002eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eae:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb2:	e009      	b.n	8002ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eb4:	4b08      	ldr	r3, [pc, #32]	; (8002ed8 <_sbrk+0x64>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eba:	4b07      	ldr	r3, [pc, #28]	; (8002ed8 <_sbrk+0x64>)
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	4a05      	ldr	r2, [pc, #20]	; (8002ed8 <_sbrk+0x64>)
 8002ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	20010000 	.word	0x20010000
 8002ed4:	00000400 	.word	0x00000400
 8002ed8:	20000760 	.word	0x20000760
 8002edc:	20000f50 	.word	0x20000f50

08002ee0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002ee4:	4b06      	ldr	r3, [pc, #24]	; (8002f00 <SystemInit+0x20>)
 8002ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eea:	4a05      	ldr	r2, [pc, #20]	; (8002f00 <SystemInit+0x20>)
 8002eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002ef4:	bf00      	nop
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <bcd2bin>:
#include "ds1307.h"

extern I2C_HandleTypeDef hi2c1;


uint8_t bcd2bin(uint8_t data){
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	71fb      	strb	r3, [r7, #7]
 return ((data>>4)*10)+(data&0x0F);
 8002f0e:	79fb      	ldrb	r3, [r7, #7]
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	461a      	mov	r2, r3
 8002f16:	0092      	lsls	r2, r2, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	f003 030f 	and.w	r3, r3, #15
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	4413      	add	r3, r2
 8002f28:	b2db      	uxtb	r3, r3
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <bin2bcd>:

uint8_t bin2bcd(uint8_t data){
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	71fb      	strb	r3, [r7, #7]
	return ((data/10)<<4)|(data%10);
 8002f42:	79fb      	ldrb	r3, [r7, #7]
 8002f44:	4a0d      	ldr	r2, [pc, #52]	; (8002f7c <bin2bcd+0x44>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	08db      	lsrs	r3, r3, #3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	b258      	sxtb	r0, r3
 8002f52:	79fa      	ldrb	r2, [r7, #7]
 8002f54:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <bin2bcd+0x44>)
 8002f56:	fba3 1302 	umull	r1, r3, r3, r2
 8002f5a:	08d9      	lsrs	r1, r3, #3
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	b25b      	sxtb	r3, r3
 8002f6a:	4303      	orrs	r3, r0
 8002f6c:	b25b      	sxtb	r3, r3
 8002f6e:	b2db      	uxtb	r3, r3
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	cccccccd 	.word	0xcccccccd

08002f80 <rtc_get_time>:

	rtc_write(0x07,rs);
}

void rtc_get_time(uint8_t *hour,uint8_t *min,uint8_t *sec)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b08a      	sub	sp, #40	; 0x28
 8002f84:	af04      	add	r7, sp, #16
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
	uint8_t data[3];
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 8002f8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f90:	9302      	str	r3, [sp, #8]
 8002f92:	2303      	movs	r3, #3
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	f107 0314 	add.w	r3, r7, #20
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8002fa4:	480f      	ldr	r0, [pc, #60]	; (8002fe4 <rtc_get_time+0x64>)
 8002fa6:	f008 fd75 	bl	800ba94 <HAL_I2C_Mem_Read>
		//_Error_Handler(__FILE__,__LINE__);
	}

	*sec=bcd2bin(data[0]);
 8002faa:	7d3b      	ldrb	r3, [r7, #20]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff ffa9 	bl	8002f04 <bcd2bin>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	701a      	strb	r2, [r3, #0]
	*min=bcd2bin(data[1]);
 8002fba:	7d7b      	ldrb	r3, [r7, #21]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ffa1 	bl	8002f04 <bcd2bin>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	701a      	strb	r2, [r3, #0]
	*hour=bcd2bin(data[2]);
 8002fca:	7dbb      	ldrb	r3, [r7, #22]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff99 	bl	8002f04 <bcd2bin>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	701a      	strb	r2, [r3, #0]
}
 8002fda:	bf00      	nop
 8002fdc:	3718      	adds	r7, #24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	200003c4 	.word	0x200003c4

08002fe8 <rtc_set_time>:

void rtc_set_time(uint8_t hour,uint8_t min,uint8_t sec)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b088      	sub	sp, #32
 8002fec:	af04      	add	r7, sp, #16
 8002fee:	4603      	mov	r3, r0
 8002ff0:	71fb      	strb	r3, [r7, #7]
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	71bb      	strb	r3, [r7, #6]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	717b      	strb	r3, [r7, #5]
	uint8_t data[3]={bin2bcd(sec),bin2bcd(min),bin2bcd(hour)};
 8002ffa:	797b      	ldrb	r3, [r7, #5]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff ff9b 	bl	8002f38 <bin2bcd>
 8003002:	4603      	mov	r3, r0
 8003004:	733b      	strb	r3, [r7, #12]
 8003006:	79bb      	ldrb	r3, [r7, #6]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff95 	bl	8002f38 <bin2bcd>
 800300e:	4603      	mov	r3, r0
 8003010:	737b      	strb	r3, [r7, #13]
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff8f 	bl	8002f38 <bin2bcd>
 800301a:	4603      	mov	r3, r0
 800301c:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 800301e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003022:	9302      	str	r3, [sp, #8]
 8003024:	2303      	movs	r3, #3
 8003026:	9301      	str	r3, [sp, #4]
 8003028:	f107 030c 	add.w	r3, r7, #12
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	2301      	movs	r3, #1
 8003030:	2200      	movs	r2, #0
 8003032:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8003036:	4803      	ldr	r0, [pc, #12]	; (8003044 <rtc_set_time+0x5c>)
 8003038:	f008 fc18 	bl	800b86c <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	200003c4 	.word	0x200003c4

08003048 <rtc_get_date>:

void rtc_get_date(uint8_t *week_day,uint8_t *day,uint8_t *month,uint8_t *year)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	; 0x28
 800304c:	af04      	add	r7, sp, #16
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
 8003054:	603b      	str	r3, [r7, #0]
	uint8_t data[4]={0,0,0,0};
 8003056:	2300      	movs	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 800305a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800305e:	9302      	str	r3, [sp, #8]
 8003060:	2304      	movs	r3, #4
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	f107 0314 	add.w	r3, r7, #20
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	2301      	movs	r3, #1
 800306c:	2203      	movs	r2, #3
 800306e:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8003072:	4811      	ldr	r0, [pc, #68]	; (80030b8 <rtc_get_date+0x70>)
 8003074:	f008 fd0e 	bl	800ba94 <HAL_I2C_Mem_Read>
	//	_Error_Handler(__FILE__,__LINE__);
	}

	*week_day=data[0];
 8003078:	7d3a      	ldrb	r2, [r7, #20]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	701a      	strb	r2, [r3, #0]
	*day=bcd2bin(data[1]);
 800307e:	7d7b      	ldrb	r3, [r7, #21]
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff ff3f 	bl	8002f04 <bcd2bin>
 8003086:	4603      	mov	r3, r0
 8003088:	461a      	mov	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	701a      	strb	r2, [r3, #0]
	*month=bcd2bin(data[2]);
 800308e:	7dbb      	ldrb	r3, [r7, #22]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff ff37 	bl	8002f04 <bcd2bin>
 8003096:	4603      	mov	r3, r0
 8003098:	461a      	mov	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	701a      	strb	r2, [r3, #0]
	*year=bcd2bin(data[3]);
 800309e:	7dfb      	ldrb	r3, [r7, #23]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff2f 	bl	8002f04 <bcd2bin>
 80030a6:	4603      	mov	r3, r0
 80030a8:	461a      	mov	r2, r3
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	701a      	strb	r2, [r3, #0]
}
 80030ae:	bf00      	nop
 80030b0:	3718      	adds	r7, #24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	200003c4 	.word	0x200003c4

080030bc <rtc_set_date>:

void rtc_set_date(uint8_t week_day,uint8_t day,uint8_t month,uint8_t year)
{
 80030bc:	b590      	push	{r4, r7, lr}
 80030be:	b089      	sub	sp, #36	; 0x24
 80030c0:	af04      	add	r7, sp, #16
 80030c2:	4604      	mov	r4, r0
 80030c4:	4608      	mov	r0, r1
 80030c6:	4611      	mov	r1, r2
 80030c8:	461a      	mov	r2, r3
 80030ca:	4623      	mov	r3, r4
 80030cc:	71fb      	strb	r3, [r7, #7]
 80030ce:	4603      	mov	r3, r0
 80030d0:	71bb      	strb	r3, [r7, #6]
 80030d2:	460b      	mov	r3, r1
 80030d4:	717b      	strb	r3, [r7, #5]
 80030d6:	4613      	mov	r3, r2
 80030d8:	713b      	strb	r3, [r7, #4]
	uint8_t data[4]={week_day,bin2bcd(day),bin2bcd(month),bin2bcd(year)};
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	733b      	strb	r3, [r7, #12]
 80030de:	79bb      	ldrb	r3, [r7, #6]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff29 	bl	8002f38 <bin2bcd>
 80030e6:	4603      	mov	r3, r0
 80030e8:	737b      	strb	r3, [r7, #13]
 80030ea:	797b      	ldrb	r3, [r7, #5]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff ff23 	bl	8002f38 <bin2bcd>
 80030f2:	4603      	mov	r3, r0
 80030f4:	73bb      	strb	r3, [r7, #14]
 80030f6:	793b      	ldrb	r3, [r7, #4]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff ff1d 	bl	8002f38 <bin2bcd>
 80030fe:	4603      	mov	r3, r0
 8003100:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 8003102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003106:	9302      	str	r3, [sp, #8]
 8003108:	2304      	movs	r3, #4
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	f107 030c 	add.w	r3, r7, #12
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	2301      	movs	r3, #1
 8003114:	2203      	movs	r2, #3
 8003116:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 800311a:	4803      	ldr	r0, [pc, #12]	; (8003128 <rtc_set_date+0x6c>)
 800311c:	f008 fba6 	bl	800b86c <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 8003120:	bf00      	nop
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	bd90      	pop	{r4, r7, pc}
 8003128:	200003c4 	.word	0x200003c4

0800312c <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af02      	add	r7, sp, #8
 8003132:	4603      	mov	r3, r0
 8003134:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8003136:	f107 020f 	add.w	r2, r7, #15
 800313a:	1df9      	adds	r1, r7, #7
 800313c:	2364      	movs	r3, #100	; 0x64
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	2301      	movs	r3, #1
 8003142:	4804      	ldr	r0, [pc, #16]	; (8003154 <W25qxx_Spi+0x28>)
 8003144:	f00a fe17 	bl	800dd76 <HAL_SPI_TransmitReceive>
	return ret;
 8003148:	7bfb      	ldrb	r3, [r7, #15]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	200005a4 	.word	0x200005a4

08003158 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	2300      	movs	r3, #0
 8003168:	607b      	str	r3, [r7, #4]
 800316a:	2300      	movs	r3, #0
 800316c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800316e:	2200      	movs	r2, #0
 8003170:	2101      	movs	r1, #1
 8003172:	4813      	ldr	r0, [pc, #76]	; (80031c0 <W25qxx_ReadID+0x68>)
 8003174:	f008 fab8 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8003178:	209f      	movs	r0, #159	; 0x9f
 800317a:	f7ff ffd7 	bl	800312c <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800317e:	20a5      	movs	r0, #165	; 0xa5
 8003180:	f7ff ffd4 	bl	800312c <W25qxx_Spi>
 8003184:	4603      	mov	r3, r0
 8003186:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003188:	20a5      	movs	r0, #165	; 0xa5
 800318a:	f7ff ffcf 	bl	800312c <W25qxx_Spi>
 800318e:	4603      	mov	r3, r0
 8003190:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003192:	20a5      	movs	r0, #165	; 0xa5
 8003194:	f7ff ffca 	bl	800312c <W25qxx_Spi>
 8003198:	4603      	mov	r3, r0
 800319a:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800319c:	2201      	movs	r2, #1
 800319e:	2101      	movs	r1, #1
 80031a0:	4807      	ldr	r0, [pc, #28]	; (80031c0 <W25qxx_ReadID+0x68>)
 80031a2:	f008 faa1 	bl	800b6e8 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	041a      	lsls	r2, r3, #16
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	021b      	lsls	r3, r3, #8
 80031ae:	4313      	orrs	r3, r2
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
	return Temp;
 80031b6:	68fb      	ldr	r3, [r7, #12]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	48000400 	.word	0x48000400

080031c4 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80031c4:	b590      	push	{r4, r7, lr}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80031ca:	2200      	movs	r2, #0
 80031cc:	2101      	movs	r1, #1
 80031ce:	4816      	ldr	r0, [pc, #88]	; (8003228 <W25qxx_ReadUniqID+0x64>)
 80031d0:	f008 fa8a 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80031d4:	204b      	movs	r0, #75	; 0x4b
 80031d6:	f7ff ffa9 	bl	800312c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80031da:	2300      	movs	r3, #0
 80031dc:	71fb      	strb	r3, [r7, #7]
 80031de:	e005      	b.n	80031ec <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80031e0:	20a5      	movs	r0, #165	; 0xa5
 80031e2:	f7ff ffa3 	bl	800312c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80031e6:	79fb      	ldrb	r3, [r7, #7]
 80031e8:	3301      	adds	r3, #1
 80031ea:	71fb      	strb	r3, [r7, #7]
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d9f6      	bls.n	80031e0 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80031f2:	2300      	movs	r3, #0
 80031f4:	71bb      	strb	r3, [r7, #6]
 80031f6:	e00b      	b.n	8003210 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80031f8:	79bc      	ldrb	r4, [r7, #6]
 80031fa:	20a5      	movs	r0, #165	; 0xa5
 80031fc:	f7ff ff96 	bl	800312c <W25qxx_Spi>
 8003200:	4603      	mov	r3, r0
 8003202:	461a      	mov	r2, r3
 8003204:	4b09      	ldr	r3, [pc, #36]	; (800322c <W25qxx_ReadUniqID+0x68>)
 8003206:	4423      	add	r3, r4
 8003208:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800320a:	79bb      	ldrb	r3, [r7, #6]
 800320c:	3301      	adds	r3, #1
 800320e:	71bb      	strb	r3, [r7, #6]
 8003210:	79bb      	ldrb	r3, [r7, #6]
 8003212:	2b07      	cmp	r3, #7
 8003214:	d9f0      	bls.n	80031f8 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003216:	2201      	movs	r2, #1
 8003218:	2101      	movs	r1, #1
 800321a:	4803      	ldr	r0, [pc, #12]	; (8003228 <W25qxx_ReadUniqID+0x64>)
 800321c:	f008 fa64 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	bd90      	pop	{r4, r7, pc}
 8003228:	48000400 	.word	0x48000400
 800322c:	20000764 	.word	0x20000764

08003230 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003234:	2200      	movs	r2, #0
 8003236:	2101      	movs	r1, #1
 8003238:	4807      	ldr	r0, [pc, #28]	; (8003258 <W25qxx_WriteEnable+0x28>)
 800323a:	f008 fa55 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 800323e:	2006      	movs	r0, #6
 8003240:	f7ff ff74 	bl	800312c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003244:	2201      	movs	r2, #1
 8003246:	2101      	movs	r1, #1
 8003248:	4803      	ldr	r0, [pc, #12]	; (8003258 <W25qxx_WriteEnable+0x28>)
 800324a:	f008 fa4d 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800324e:	2001      	movs	r0, #1
 8003250:	f007 ff04 	bl	800b05c <HAL_Delay>
}
 8003254:	bf00      	nop
 8003256:	bd80      	pop	{r7, pc}
 8003258:	48000400 	.word	0x48000400

0800325c <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800326a:	2200      	movs	r2, #0
 800326c:	2101      	movs	r1, #1
 800326e:	481c      	ldr	r0, [pc, #112]	; (80032e0 <W25qxx_ReadStatusRegister+0x84>)
 8003270:	f008 fa3a 	bl	800b6e8 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d10c      	bne.n	8003294 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800327a:	2005      	movs	r0, #5
 800327c:	f7ff ff56 	bl	800312c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003280:	20a5      	movs	r0, #165	; 0xa5
 8003282:	f7ff ff53 	bl	800312c <W25qxx_Spi>
 8003286:	4603      	mov	r3, r0
 8003288:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800328a:	4a16      	ldr	r2, [pc, #88]	; (80032e4 <W25qxx_ReadStatusRegister+0x88>)
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8003292:	e01b      	b.n	80032cc <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d10c      	bne.n	80032b4 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 800329a:	2035      	movs	r0, #53	; 0x35
 800329c:	f7ff ff46 	bl	800312c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80032a0:	20a5      	movs	r0, #165	; 0xa5
 80032a2:	f7ff ff43 	bl	800312c <W25qxx_Spi>
 80032a6:	4603      	mov	r3, r0
 80032a8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80032aa:	4a0e      	ldr	r2, [pc, #56]	; (80032e4 <W25qxx_ReadStatusRegister+0x88>)
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
 80032ae:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80032b2:	e00b      	b.n	80032cc <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80032b4:	2015      	movs	r0, #21
 80032b6:	f7ff ff39 	bl	800312c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80032ba:	20a5      	movs	r0, #165	; 0xa5
 80032bc:	f7ff ff36 	bl	800312c <W25qxx_Spi>
 80032c0:	4603      	mov	r3, r0
 80032c2:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80032c4:	4a07      	ldr	r2, [pc, #28]	; (80032e4 <W25qxx_ReadStatusRegister+0x88>)
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80032cc:	2201      	movs	r2, #1
 80032ce:	2101      	movs	r1, #1
 80032d0:	4803      	ldr	r0, [pc, #12]	; (80032e0 <W25qxx_ReadStatusRegister+0x84>)
 80032d2:	f008 fa09 	bl	800b6e8 <HAL_GPIO_WritePin>
	return status;
 80032d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	48000400 	.word	0x48000400
 80032e4:	20000764 	.word	0x20000764

080032e8 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80032ec:	2001      	movs	r0, #1
 80032ee:	f007 feb5 	bl	800b05c <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80032f2:	2200      	movs	r2, #0
 80032f4:	2101      	movs	r1, #1
 80032f6:	480f      	ldr	r0, [pc, #60]	; (8003334 <W25qxx_WaitForWriteEnd+0x4c>)
 80032f8:	f008 f9f6 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80032fc:	2005      	movs	r0, #5
 80032fe:	f7ff ff15 	bl	800312c <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003302:	20a5      	movs	r0, #165	; 0xa5
 8003304:	f7ff ff12 	bl	800312c <W25qxx_Spi>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <W25qxx_WaitForWriteEnd+0x50>)
 800330e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8003312:	2001      	movs	r0, #1
 8003314:	f007 fea2 	bl	800b05c <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003318:	4b07      	ldr	r3, [pc, #28]	; (8003338 <W25qxx_WaitForWriteEnd+0x50>)
 800331a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1ed      	bne.n	8003302 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003326:	2201      	movs	r2, #1
 8003328:	2101      	movs	r1, #1
 800332a:	4802      	ldr	r0, [pc, #8]	; (8003334 <W25qxx_WaitForWriteEnd+0x4c>)
 800332c:	f008 f9dc 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 8003330:	bf00      	nop
 8003332:	bd80      	pop	{r7, pc}
 8003334:	48000400 	.word	0x48000400
 8003338:	20000764 	.word	0x20000764

0800333c <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8003342:	4b65      	ldr	r3, [pc, #404]	; (80034d8 <W25qxx_Init+0x19c>)
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800334a:	e002      	b.n	8003352 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800334c:	2001      	movs	r0, #1
 800334e:	f007 fe85 	bl	800b05c <HAL_Delay>
	while (HAL_GetTick() < 100)
 8003352:	f007 fe77 	bl	800b044 <HAL_GetTick>
 8003356:	4603      	mov	r3, r0
 8003358:	2b63      	cmp	r3, #99	; 0x63
 800335a:	d9f7      	bls.n	800334c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800335c:	2201      	movs	r2, #1
 800335e:	2101      	movs	r1, #1
 8003360:	485e      	ldr	r0, [pc, #376]	; (80034dc <W25qxx_Init+0x1a0>)
 8003362:	f008 f9c1 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8003366:	2064      	movs	r0, #100	; 0x64
 8003368:	f007 fe78 	bl	800b05c <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 800336c:	f7ff fef4 	bl	8003158 <W25qxx_ReadID>
 8003370:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	3b11      	subs	r3, #17
 8003378:	2b0f      	cmp	r3, #15
 800337a:	d86c      	bhi.n	8003456 <W25qxx_Init+0x11a>
 800337c:	a201      	add	r2, pc, #4	; (adr r2, 8003384 <W25qxx_Init+0x48>)
 800337e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003382:	bf00      	nop
 8003384:	08003449 	.word	0x08003449
 8003388:	0800343b 	.word	0x0800343b
 800338c:	0800342d 	.word	0x0800342d
 8003390:	0800341f 	.word	0x0800341f
 8003394:	08003411 	.word	0x08003411
 8003398:	08003403 	.word	0x08003403
 800339c:	080033f5 	.word	0x080033f5
 80033a0:	080033e5 	.word	0x080033e5
 80033a4:	080033d5 	.word	0x080033d5
 80033a8:	08003457 	.word	0x08003457
 80033ac:	08003457 	.word	0x08003457
 80033b0:	08003457 	.word	0x08003457
 80033b4:	08003457 	.word	0x08003457
 80033b8:	08003457 	.word	0x08003457
 80033bc:	08003457 	.word	0x08003457
 80033c0:	080033c5 	.word	0x080033c5
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80033c4:	4b44      	ldr	r3, [pc, #272]	; (80034d8 <W25qxx_Init+0x19c>)
 80033c6:	220a      	movs	r2, #10
 80033c8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80033ca:	4b43      	ldr	r3, [pc, #268]	; (80034d8 <W25qxx_Init+0x19c>)
 80033cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033d0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80033d2:	e046      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80033d4:	4b40      	ldr	r3, [pc, #256]	; (80034d8 <W25qxx_Init+0x19c>)
 80033d6:	2209      	movs	r2, #9
 80033d8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80033da:	4b3f      	ldr	r3, [pc, #252]	; (80034d8 <W25qxx_Init+0x19c>)
 80033dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033e0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 80033e2:	e03e      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80033e4:	4b3c      	ldr	r3, [pc, #240]	; (80034d8 <W25qxx_Init+0x19c>)
 80033e6:	2208      	movs	r2, #8
 80033e8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80033ea:	4b3b      	ldr	r3, [pc, #236]	; (80034d8 <W25qxx_Init+0x19c>)
 80033ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033f0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 80033f2:	e036      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80033f4:	4b38      	ldr	r3, [pc, #224]	; (80034d8 <W25qxx_Init+0x19c>)
 80033f6:	2207      	movs	r2, #7
 80033f8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80033fa:	4b37      	ldr	r3, [pc, #220]	; (80034d8 <W25qxx_Init+0x19c>)
 80033fc:	2280      	movs	r2, #128	; 0x80
 80033fe:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8003400:	e02f      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8003402:	4b35      	ldr	r3, [pc, #212]	; (80034d8 <W25qxx_Init+0x19c>)
 8003404:	2206      	movs	r2, #6
 8003406:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003408:	4b33      	ldr	r3, [pc, #204]	; (80034d8 <W25qxx_Init+0x19c>)
 800340a:	2240      	movs	r2, #64	; 0x40
 800340c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800340e:	e028      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003410:	4b31      	ldr	r3, [pc, #196]	; (80034d8 <W25qxx_Init+0x19c>)
 8003412:	2205      	movs	r2, #5
 8003414:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8003416:	4b30      	ldr	r3, [pc, #192]	; (80034d8 <W25qxx_Init+0x19c>)
 8003418:	2220      	movs	r2, #32
 800341a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 800341c:	e021      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800341e:	4b2e      	ldr	r3, [pc, #184]	; (80034d8 <W25qxx_Init+0x19c>)
 8003420:	2204      	movs	r2, #4
 8003422:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8003424:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <W25qxx_Init+0x19c>)
 8003426:	2210      	movs	r2, #16
 8003428:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800342a:	e01a      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 800342c:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <W25qxx_Init+0x19c>)
 800342e:	2203      	movs	r2, #3
 8003430:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8003432:	4b29      	ldr	r3, [pc, #164]	; (80034d8 <W25qxx_Init+0x19c>)
 8003434:	2208      	movs	r2, #8
 8003436:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8003438:	e013      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800343a:	4b27      	ldr	r3, [pc, #156]	; (80034d8 <W25qxx_Init+0x19c>)
 800343c:	2202      	movs	r2, #2
 800343e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003440:	4b25      	ldr	r3, [pc, #148]	; (80034d8 <W25qxx_Init+0x19c>)
 8003442:	2204      	movs	r2, #4
 8003444:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8003446:	e00c      	b.n	8003462 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003448:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <W25qxx_Init+0x19c>)
 800344a:	2201      	movs	r2, #1
 800344c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 800344e:	4b22      	ldr	r3, [pc, #136]	; (80034d8 <W25qxx_Init+0x19c>)
 8003450:	2202      	movs	r2, #2
 8003452:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8003454:	e005      	b.n	8003462 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <W25qxx_Init+0x19c>)
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 800345e:	2300      	movs	r3, #0
 8003460:	e036      	b.n	80034d0 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8003462:	4b1d      	ldr	r3, [pc, #116]	; (80034d8 <W25qxx_Init+0x19c>)
 8003464:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003468:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800346a:	4b1b      	ldr	r3, [pc, #108]	; (80034d8 <W25qxx_Init+0x19c>)
 800346c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003470:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003472:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <W25qxx_Init+0x19c>)
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	4a17      	ldr	r2, [pc, #92]	; (80034d8 <W25qxx_Init+0x19c>)
 800347a:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800347c:	4b16      	ldr	r3, [pc, #88]	; (80034d8 <W25qxx_Init+0x19c>)
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	4a15      	ldr	r2, [pc, #84]	; (80034d8 <W25qxx_Init+0x19c>)
 8003482:	6912      	ldr	r2, [r2, #16]
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	4a13      	ldr	r2, [pc, #76]	; (80034d8 <W25qxx_Init+0x19c>)
 800348a:	8952      	ldrh	r2, [r2, #10]
 800348c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003490:	4a11      	ldr	r2, [pc, #68]	; (80034d8 <W25qxx_Init+0x19c>)
 8003492:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003494:	4b10      	ldr	r3, [pc, #64]	; (80034d8 <W25qxx_Init+0x19c>)
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	011b      	lsls	r3, r3, #4
 800349a:	4a0f      	ldr	r2, [pc, #60]	; (80034d8 <W25qxx_Init+0x19c>)
 800349c:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800349e:	4b0e      	ldr	r3, [pc, #56]	; (80034d8 <W25qxx_Init+0x19c>)
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	4a0d      	ldr	r2, [pc, #52]	; (80034d8 <W25qxx_Init+0x19c>)
 80034a4:	6912      	ldr	r2, [r2, #16]
 80034a6:	fb02 f303 	mul.w	r3, r2, r3
 80034aa:	0a9b      	lsrs	r3, r3, #10
 80034ac:	4a0a      	ldr	r2, [pc, #40]	; (80034d8 <W25qxx_Init+0x19c>)
 80034ae:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80034b0:	f7ff fe88 	bl	80031c4 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80034b4:	2001      	movs	r0, #1
 80034b6:	f7ff fed1 	bl	800325c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80034ba:	2002      	movs	r0, #2
 80034bc:	f7ff fece 	bl	800325c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80034c0:	2003      	movs	r0, #3
 80034c2:	f7ff fecb 	bl	800325c <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80034c6:	4b04      	ldr	r3, [pc, #16]	; (80034d8 <W25qxx_Init+0x19c>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80034ce:	2301      	movs	r3, #1
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	20000764 	.word	0x20000764
 80034dc:	48000400 	.word	0x48000400

080034e0 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 80034e8:	e002      	b.n	80034f0 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 80034ea:	2001      	movs	r0, #1
 80034ec:	f007 fdb6 	bl	800b05c <HAL_Delay>
	while (w25qxx.Lock == 1)
 80034f0:	4b25      	ldr	r3, [pc, #148]	; (8003588 <W25qxx_EraseSector+0xa8>)
 80034f2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d0f7      	beq.n	80034ea <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 80034fa:	4b23      	ldr	r3, [pc, #140]	; (8003588 <W25qxx_EraseSector+0xa8>)
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8003502:	f7ff fef1 	bl	80032e8 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8003506:	4b20      	ldr	r3, [pc, #128]	; (8003588 <W25qxx_EraseSector+0xa8>)
 8003508:	691a      	ldr	r2, [r3, #16]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	fb02 f303 	mul.w	r3, r2, r3
 8003510:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8003512:	f7ff fe8d 	bl	8003230 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003516:	2200      	movs	r2, #0
 8003518:	2101      	movs	r1, #1
 800351a:	481c      	ldr	r0, [pc, #112]	; (800358c <W25qxx_EraseSector+0xac>)
 800351c:	f008 f8e4 	bl	800b6e8 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003520:	4b19      	ldr	r3, [pc, #100]	; (8003588 <W25qxx_EraseSector+0xa8>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b08      	cmp	r3, #8
 8003526:	d909      	bls.n	800353c <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8003528:	2021      	movs	r0, #33	; 0x21
 800352a:	f7ff fdff 	bl	800312c <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	0e1b      	lsrs	r3, r3, #24
 8003532:	b2db      	uxtb	r3, r3
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fdf9 	bl	800312c <W25qxx_Spi>
 800353a:	e002      	b.n	8003542 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 800353c:	2020      	movs	r0, #32
 800353e:	f7ff fdf5 	bl	800312c <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0c1b      	lsrs	r3, r3, #16
 8003546:	b2db      	uxtb	r3, r3
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff fdef 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	0a1b      	lsrs	r3, r3, #8
 8003552:	b2db      	uxtb	r3, r3
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff fde9 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	b2db      	uxtb	r3, r3
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fde4 	bl	800312c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003564:	2201      	movs	r2, #1
 8003566:	2101      	movs	r1, #1
 8003568:	4808      	ldr	r0, [pc, #32]	; (800358c <W25qxx_EraseSector+0xac>)
 800356a:	f008 f8bd 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800356e:	f7ff febb 	bl	80032e8 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8003572:	2001      	movs	r0, #1
 8003574:	f007 fd72 	bl	800b05c <HAL_Delay>
	w25qxx.Lock = 0;
 8003578:	4b03      	ldr	r3, [pc, #12]	; (8003588 <W25qxx_EraseSector+0xa8>)
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000764 	.word	0x20000764
 800358c:	48000400 	.word	0x48000400

08003590 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003598:	4b07      	ldr	r3, [pc, #28]	; (80035b8 <W25qxx_SectorToPage+0x28>)
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	fb02 f303 	mul.w	r3, r2, r3
 80035a2:	4a05      	ldr	r2, [pc, #20]	; (80035b8 <W25qxx_SectorToPage+0x28>)
 80035a4:	8952      	ldrh	r2, [r2, #10]
 80035a6:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000764 	.word	0x20000764

080035bc <W25qxx_IsEmptySector>:
	w25qxx.Lock = 0;
	return false;
}
//###################################################################################################################
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b090      	sub	sp, #64	; 0x40
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
	while (w25qxx.Lock == 1)
 80035c8:	e002      	b.n	80035d0 <W25qxx_IsEmptySector+0x14>
		W25qxx_Delay(1);
 80035ca:	2001      	movs	r0, #1
 80035cc:	f007 fd46 	bl	800b05c <HAL_Delay>
	while (w25qxx.Lock == 1)
 80035d0:	4b6c      	ldr	r3, [pc, #432]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80035d2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d0f7      	beq.n	80035ca <W25qxx_IsEmptySector+0xe>
	w25qxx.Lock = 1;
 80035da:	4b6a      	ldr	r3, [pc, #424]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToCheck_up_to_SectorSize == 0))
 80035e2:	4b68      	ldr	r3, [pc, #416]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d802      	bhi.n	80035f2 <W25qxx_IsEmptySector+0x36>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d102      	bne.n	80035f8 <W25qxx_IsEmptySector+0x3c>
		NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 80035f2:	4b64      	ldr	r3, [pc, #400]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	607b      	str	r3, [r7, #4]
	uint32_t StartTime = HAL_GetTick();
#endif
	uint8_t pBuffer[32];
	uint32_t WorkAddress;
	uint32_t i;
	for (i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035fc:	e055      	b.n	80036aa <W25qxx_IsEmptySector+0xee>
	{
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80035fe:	2200      	movs	r2, #0
 8003600:	2101      	movs	r1, #1
 8003602:	4861      	ldr	r0, [pc, #388]	; (8003788 <W25qxx_IsEmptySector+0x1cc>)
 8003604:	f008 f870 	bl	800b6e8 <HAL_GPIO_WritePin>
		WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8003608:	4b5e      	ldr	r3, [pc, #376]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	fb02 f303 	mul.w	r3, r2, r3
 8003612:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003614:	4413      	add	r3, r2
 8003616:	637b      	str	r3, [r7, #52]	; 0x34
		if (w25qxx.ID >= W25Q256)
 8003618:	4b5a      	ldr	r3, [pc, #360]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	2b08      	cmp	r3, #8
 800361e:	d909      	bls.n	8003634 <W25qxx_IsEmptySector+0x78>
		{
			W25qxx_Spi(0x0C);
 8003620:	200c      	movs	r0, #12
 8003622:	f7ff fd83 	bl	800312c <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 8003626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003628:	0e1b      	lsrs	r3, r3, #24
 800362a:	b2db      	uxtb	r3, r3
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fd7d 	bl	800312c <W25qxx_Spi>
 8003632:	e002      	b.n	800363a <W25qxx_IsEmptySector+0x7e>
		}
		else
		{
			W25qxx_Spi(0x0B);
 8003634:	200b      	movs	r0, #11
 8003636:	f7ff fd79 	bl	800312c <W25qxx_Spi>
		}
		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 800363a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800363c:	0c1b      	lsrs	r3, r3, #16
 800363e:	b2db      	uxtb	r3, r3
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff fd73 	bl	800312c <W25qxx_Spi>
		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8003646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003648:	0a1b      	lsrs	r3, r3, #8
 800364a:	b2db      	uxtb	r3, r3
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fd6d 	bl	800312c <W25qxx_Spi>
		W25qxx_Spi(WorkAddress & 0xFF);
 8003652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003654:	b2db      	uxtb	r3, r3
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff fd68 	bl	800312c <W25qxx_Spi>
		W25qxx_Spi(0);
 800365c:	2000      	movs	r0, #0
 800365e:	f7ff fd65 	bl	800312c <W25qxx_Spi>
		HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, sizeof(pBuffer), 100);
 8003662:	f107 0114 	add.w	r1, r7, #20
 8003666:	2364      	movs	r3, #100	; 0x64
 8003668:	2220      	movs	r2, #32
 800366a:	4848      	ldr	r0, [pc, #288]	; (800378c <W25qxx_IsEmptySector+0x1d0>)
 800366c:	f00a fa53 	bl	800db16 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003670:	2201      	movs	r2, #1
 8003672:	2101      	movs	r1, #1
 8003674:	4844      	ldr	r0, [pc, #272]	; (8003788 <W25qxx_IsEmptySector+0x1cc>)
 8003676:	f008 f837 	bl	800b6e8 <HAL_GPIO_WritePin>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 800367a:	2300      	movs	r3, #0
 800367c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003680:	e00c      	b.n	800369c <W25qxx_IsEmptySector+0xe0>
		{
			if (pBuffer[x] != 0xFF)
 8003682:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003686:	3340      	adds	r3, #64	; 0x40
 8003688:	443b      	add	r3, r7
 800368a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800368e:	2bff      	cmp	r3, #255	; 0xff
 8003690:	d16b      	bne.n	800376a <W25qxx_IsEmptySector+0x1ae>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 8003692:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003696:	3301      	adds	r3, #1
 8003698:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800369c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80036a0:	2b1f      	cmp	r3, #31
 80036a2:	d9ee      	bls.n	8003682 <W25qxx_IsEmptySector+0xc6>
	for (i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer))
 80036a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036a6:	3320      	adds	r3, #32
 80036a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036aa:	4b36      	ldr	r3, [pc, #216]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d3a4      	bcc.n	80035fe <W25qxx_IsEmptySector+0x42>
				goto NOT_EMPTY;
		}
	}
	if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0)
 80036b4:	4b33      	ldr	r3, [pc, #204]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4413      	add	r3, r2
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d04c      	beq.n	800375e <W25qxx_IsEmptySector+0x1a2>
	{
		i -= sizeof(pBuffer);
 80036c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036c6:	3b20      	subs	r3, #32
 80036c8:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (; i < w25qxx.SectorSize; i++)
 80036ca:	e043      	b.n	8003754 <W25qxx_IsEmptySector+0x198>
		{
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80036cc:	2200      	movs	r2, #0
 80036ce:	2101      	movs	r1, #1
 80036d0:	482d      	ldr	r0, [pc, #180]	; (8003788 <W25qxx_IsEmptySector+0x1cc>)
 80036d2:	f008 f809 	bl	800b6e8 <HAL_GPIO_WritePin>
			WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80036d6:	4b2b      	ldr	r3, [pc, #172]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	fb02 f303 	mul.w	r3, r2, r3
 80036e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036e2:	4413      	add	r3, r2
 80036e4:	637b      	str	r3, [r7, #52]	; 0x34
			if (w25qxx.ID >= W25Q256)
 80036e6:	4b27      	ldr	r3, [pc, #156]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d909      	bls.n	8003702 <W25qxx_IsEmptySector+0x146>
			{
				W25qxx_Spi(0x0C);
 80036ee:	200c      	movs	r0, #12
 80036f0:	f7ff fd1c 	bl	800312c <W25qxx_Spi>
				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 80036f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036f6:	0e1b      	lsrs	r3, r3, #24
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff fd16 	bl	800312c <W25qxx_Spi>
 8003700:	e002      	b.n	8003708 <W25qxx_IsEmptySector+0x14c>
			}
			else
			{
				W25qxx_Spi(0x0B);
 8003702:	200b      	movs	r0, #11
 8003704:	f7ff fd12 	bl	800312c <W25qxx_Spi>
			}
			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8003708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800370a:	0c1b      	lsrs	r3, r3, #16
 800370c:	b2db      	uxtb	r3, r3
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff fd0c 	bl	800312c <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8003714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003716:	0a1b      	lsrs	r3, r3, #8
 8003718:	b2db      	uxtb	r3, r3
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff fd06 	bl	800312c <W25qxx_Spi>
			W25qxx_Spi(WorkAddress & 0xFF);
 8003720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003722:	b2db      	uxtb	r3, r3
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff fd01 	bl	800312c <W25qxx_Spi>
			W25qxx_Spi(0);
 800372a:	2000      	movs	r0, #0
 800372c:	f7ff fcfe 	bl	800312c <W25qxx_Spi>
			HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, 1, 100);
 8003730:	f107 0114 	add.w	r1, r7, #20
 8003734:	2364      	movs	r3, #100	; 0x64
 8003736:	2201      	movs	r2, #1
 8003738:	4814      	ldr	r0, [pc, #80]	; (800378c <W25qxx_IsEmptySector+0x1d0>)
 800373a:	f00a f9ec 	bl	800db16 <HAL_SPI_Receive>
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800373e:	2201      	movs	r2, #1
 8003740:	2101      	movs	r1, #1
 8003742:	4811      	ldr	r0, [pc, #68]	; (8003788 <W25qxx_IsEmptySector+0x1cc>)
 8003744:	f007 ffd0 	bl	800b6e8 <HAL_GPIO_WritePin>
			if (pBuffer[0] != 0xFF)
 8003748:	7d3b      	ldrb	r3, [r7, #20]
 800374a:	2bff      	cmp	r3, #255	; 0xff
 800374c:	d10f      	bne.n	800376e <W25qxx_IsEmptySector+0x1b2>
		for (; i < w25qxx.SectorSize; i++)
 800374e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003750:	3301      	adds	r3, #1
 8003752:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800375a:	429a      	cmp	r2, r3
 800375c:	d3b6      	bcc.n	80036cc <W25qxx_IsEmptySector+0x110>
	}
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckSector is Empty in %d ms\r\n", HAL_GetTick() - StartTime);
	W25qxx_Delay(100);
#endif
	w25qxx.Lock = 0;
 800375e:	4b09      	ldr	r3, [pc, #36]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8003766:	2301      	movs	r3, #1
 8003768:	e007      	b.n	800377a <W25qxx_IsEmptySector+0x1be>
				goto NOT_EMPTY;
 800376a:	bf00      	nop
 800376c:	e000      	b.n	8003770 <W25qxx_IsEmptySector+0x1b4>
				goto NOT_EMPTY;
 800376e:	bf00      	nop
NOT_EMPTY:
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckSector is Not Empty in %d ms\r\n", HAL_GetTick() - StartTime);
	W25qxx_Delay(100);
#endif
	w25qxx.Lock = 0;
 8003770:	4b04      	ldr	r3, [pc, #16]	; (8003784 <W25qxx_IsEmptySector+0x1c8>)
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return false;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3740      	adds	r7, #64	; 0x40
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	20000764 	.word	0x20000764
 8003788:	48000400 	.word	0x48000400
 800378c:	200005a4 	.word	0x200005a4

08003790 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
 800379c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800379e:	e002      	b.n	80037a6 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80037a0:	2001      	movs	r0, #1
 80037a2:	f007 fc5b 	bl	800b05c <HAL_Delay>
	while (w25qxx.Lock == 1)
 80037a6:	4b39      	ldr	r3, [pc, #228]	; (800388c <W25qxx_WritePage+0xfc>)
 80037a8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d0f7      	beq.n	80037a0 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80037b0:	4b36      	ldr	r3, [pc, #216]	; (800388c <W25qxx_WritePage+0xfc>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4413      	add	r3, r2
 80037be:	4a33      	ldr	r2, [pc, #204]	; (800388c <W25qxx_WritePage+0xfc>)
 80037c0:	8952      	ldrh	r2, [r2, #10]
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d802      	bhi.n	80037cc <W25qxx_WritePage+0x3c>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80037cc:	4b2f      	ldr	r3, [pc, #188]	; (800388c <W25qxx_WritePage+0xfc>)
 80037ce:	895b      	ldrh	r3, [r3, #10]
 80037d0:	461a      	mov	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	4413      	add	r3, r2
 80037de:	4a2b      	ldr	r2, [pc, #172]	; (800388c <W25qxx_WritePage+0xfc>)
 80037e0:	8952      	ldrh	r2, [r2, #10]
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d905      	bls.n	80037f2 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80037e6:	4b29      	ldr	r3, [pc, #164]	; (800388c <W25qxx_WritePage+0xfc>)
 80037e8:	895b      	ldrh	r3, [r3, #10]
 80037ea:	461a      	mov	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 80037f2:	f7ff fd79 	bl	80032e8 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 80037f6:	f7ff fd1b 	bl	8003230 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80037fa:	2200      	movs	r2, #0
 80037fc:	2101      	movs	r1, #1
 80037fe:	4824      	ldr	r0, [pc, #144]	; (8003890 <W25qxx_WritePage+0x100>)
 8003800:	f007 ff72 	bl	800b6e8 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003804:	4b21      	ldr	r3, [pc, #132]	; (800388c <W25qxx_WritePage+0xfc>)
 8003806:	895b      	ldrh	r3, [r3, #10]
 8003808:	461a      	mov	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	fb02 f303 	mul.w	r3, r2, r3
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	4413      	add	r3, r2
 8003814:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8003816:	4b1d      	ldr	r3, [pc, #116]	; (800388c <W25qxx_WritePage+0xfc>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b08      	cmp	r3, #8
 800381c:	d909      	bls.n	8003832 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 800381e:	2012      	movs	r0, #18
 8003820:	f7ff fc84 	bl	800312c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	0e1b      	lsrs	r3, r3, #24
 8003828:	b2db      	uxtb	r3, r3
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff fc7e 	bl	800312c <W25qxx_Spi>
 8003830:	e002      	b.n	8003838 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8003832:	2002      	movs	r0, #2
 8003834:	f7ff fc7a 	bl	800312c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	0c1b      	lsrs	r3, r3, #16
 800383c:	b2db      	uxtb	r3, r3
 800383e:	4618      	mov	r0, r3
 8003840:	f7ff fc74 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	0a1b      	lsrs	r3, r3, #8
 8003848:	b2db      	uxtb	r3, r3
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff fc6e 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	b2db      	uxtb	r3, r3
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff fc69 	bl	800312c <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	b29a      	uxth	r2, r3
 800385e:	2364      	movs	r3, #100	; 0x64
 8003860:	68f9      	ldr	r1, [r7, #12]
 8003862:	480c      	ldr	r0, [pc, #48]	; (8003894 <W25qxx_WritePage+0x104>)
 8003864:	f009 ffe9 	bl	800d83a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003868:	2201      	movs	r2, #1
 800386a:	2101      	movs	r1, #1
 800386c:	4808      	ldr	r0, [pc, #32]	; (8003890 <W25qxx_WritePage+0x100>)
 800386e:	f007 ff3b 	bl	800b6e8 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003872:	f7ff fd39 	bl	80032e8 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003876:	2001      	movs	r0, #1
 8003878:	f007 fbf0 	bl	800b05c <HAL_Delay>
	w25qxx.Lock = 0;
 800387c:	4b03      	ldr	r3, [pc, #12]	; (800388c <W25qxx_WritePage+0xfc>)
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003884:	bf00      	nop
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	20000764 	.word	0x20000764
 8003890:	48000400 	.word	0x48000400
 8003894:	200005a4 	.word	0x200005a4

08003898 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 80038a6:	4b2c      	ldr	r3, [pc, #176]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d802      	bhi.n	80038b6 <W25qxx_WriteSector+0x1e>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d102      	bne.n	80038bc <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80038b6:	4b28      	ldr	r3, [pc, #160]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80038bc:	4b26      	ldr	r3, [pc, #152]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d243      	bcs.n	800394e <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	441a      	add	r2, r3
 80038cc:	4b22      	ldr	r3, [pc, #136]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d905      	bls.n	80038e0 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80038d4:	4b20      	ldr	r3, [pc, #128]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038d6:	691a      	ldr	r2, [r3, #16]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	61bb      	str	r3, [r7, #24]
 80038de:	e001      	b.n	80038e4 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80038e4:	68b8      	ldr	r0, [r7, #8]
 80038e6:	f7ff fe53 	bl	8003590 <W25qxx_SectorToPage>
 80038ea:	4602      	mov	r2, r0
 80038ec:	4b1a      	ldr	r3, [pc, #104]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038ee:	895b      	ldrh	r3, [r3, #10]
 80038f0:	4619      	mov	r1, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	fbb3 f3f1 	udiv	r3, r3, r1
 80038f8:	4413      	add	r3, r2
 80038fa:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80038fc:	4b16      	ldr	r3, [pc, #88]	; (8003958 <W25qxx_WriteSector+0xc0>)
 80038fe:	895b      	ldrh	r3, [r3, #10]
 8003900:	461a      	mov	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	fbb3 f1f2 	udiv	r1, r3, r2
 8003908:	fb01 f202 	mul.w	r2, r1, r2
 800390c:	1a9b      	subs	r3, r3, r2
 800390e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	69f9      	ldr	r1, [r7, #28]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f7ff ff3a 	bl	8003790 <W25qxx_WritePage>
		StartPage++;
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	3301      	adds	r3, #1
 8003920:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8003922:	4b0d      	ldr	r3, [pc, #52]	; (8003958 <W25qxx_WriteSector+0xc0>)
 8003924:	895b      	ldrh	r3, [r3, #10]
 8003926:	461a      	mov	r2, r3
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	1a9a      	subs	r2, r3, r2
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	4413      	add	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003932:	4b09      	ldr	r3, [pc, #36]	; (8003958 <W25qxx_WriteSector+0xc0>)
 8003934:	895b      	ldrh	r3, [r3, #10]
 8003936:	461a      	mov	r2, r3
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	4413      	add	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	2b00      	cmp	r3, #0
 800394a:	dce1      	bgt.n	8003910 <W25qxx_WriteSector+0x78>
 800394c:	e000      	b.n	8003950 <W25qxx_WriteSector+0xb8>
		return;
 800394e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003950:	3720      	adds	r7, #32
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000764 	.word	0x20000764

0800395c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
 8003968:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800396a:	e002      	b.n	8003972 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 800396c:	2001      	movs	r0, #1
 800396e:	f007 fb75 	bl	800b05c <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003972:	4b36      	ldr	r3, [pc, #216]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 8003974:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003978:	2b01      	cmp	r3, #1
 800397a:	d0f7      	beq.n	800396c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 800397c:	4b33      	ldr	r3, [pc, #204]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8003984:	4b31      	ldr	r3, [pc, #196]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 8003986:	895b      	ldrh	r3, [r3, #10]
 8003988:	461a      	mov	r2, r3
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	4293      	cmp	r3, r2
 800398e:	d802      	bhi.n	8003996 <W25qxx_ReadPage+0x3a>
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d102      	bne.n	800399c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8003996:	4b2d      	ldr	r3, [pc, #180]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 8003998:	895b      	ldrh	r3, [r3, #10]
 800399a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	4413      	add	r3, r2
 80039a2:	4a2a      	ldr	r2, [pc, #168]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 80039a4:	8952      	ldrh	r2, [r2, #10]
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d905      	bls.n	80039b6 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80039aa:	4b28      	ldr	r3, [pc, #160]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 80039ac:	895b      	ldrh	r3, [r3, #10]
 80039ae:	461a      	mov	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80039b6:	4b25      	ldr	r3, [pc, #148]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 80039b8:	895b      	ldrh	r3, [r3, #10]
 80039ba:	461a      	mov	r2, r3
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	fb02 f303 	mul.w	r3, r2, r3
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	4413      	add	r3, r2
 80039c6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80039c8:	2200      	movs	r2, #0
 80039ca:	2101      	movs	r1, #1
 80039cc:	4820      	ldr	r0, [pc, #128]	; (8003a50 <W25qxx_ReadPage+0xf4>)
 80039ce:	f007 fe8b 	bl	800b6e8 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80039d2:	4b1e      	ldr	r3, [pc, #120]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d909      	bls.n	80039ee <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 80039da:	200c      	movs	r0, #12
 80039dc:	f7ff fba6 	bl	800312c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	0e1b      	lsrs	r3, r3, #24
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff fba0 	bl	800312c <W25qxx_Spi>
 80039ec:	e002      	b.n	80039f4 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80039ee:	200b      	movs	r0, #11
 80039f0:	f7ff fb9c 	bl	800312c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	0c1b      	lsrs	r3, r3, #16
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fb96 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	0a1b      	lsrs	r3, r3, #8
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7ff fb90 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fb8b 	bl	800312c <W25qxx_Spi>
	W25qxx_Spi(0);
 8003a16:	2000      	movs	r0, #0
 8003a18:	f7ff fb88 	bl	800312c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	2364      	movs	r3, #100	; 0x64
 8003a22:	68f9      	ldr	r1, [r7, #12]
 8003a24:	480b      	ldr	r0, [pc, #44]	; (8003a54 <W25qxx_ReadPage+0xf8>)
 8003a26:	f00a f876 	bl	800db16 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	4808      	ldr	r0, [pc, #32]	; (8003a50 <W25qxx_ReadPage+0xf4>)
 8003a30:	f007 fe5a 	bl	800b6e8 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003a34:	2001      	movs	r0, #1
 8003a36:	f007 fb11 	bl	800b05c <HAL_Delay>
	w25qxx.Lock = 0;
 8003a3a:	4b04      	ldr	r3, [pc, #16]	; (8003a4c <W25qxx_ReadPage+0xf0>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003a42:	bf00      	nop
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	20000764 	.word	0x20000764
 8003a50:	48000400 	.word	0x48000400
 8003a54:	200005a4 	.word	0x200005a4

08003a58 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b088      	sub	sp, #32
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
 8003a64:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8003a66:	4b2c      	ldr	r3, [pc, #176]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d802      	bhi.n	8003a76 <W25qxx_ReadSector+0x1e>
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d102      	bne.n	8003a7c <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8003a76:	4b28      	ldr	r3, [pc, #160]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003a7c:	4b26      	ldr	r3, [pc, #152]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d243      	bcs.n	8003b0e <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	441a      	add	r2, r3
 8003a8c:	4b22      	ldr	r3, [pc, #136]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d905      	bls.n	8003aa0 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8003a94:	4b20      	ldr	r3, [pc, #128]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	61bb      	str	r3, [r7, #24]
 8003a9e:	e001      	b.n	8003aa4 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003aa4:	68b8      	ldr	r0, [r7, #8]
 8003aa6:	f7ff fd73 	bl	8003590 <W25qxx_SectorToPage>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	4b1a      	ldr	r3, [pc, #104]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003aae:	895b      	ldrh	r3, [r3, #10]
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ab8:	4413      	add	r3, r2
 8003aba:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003abc:	4b16      	ldr	r3, [pc, #88]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003abe:	895b      	ldrh	r3, [r3, #10]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	fbb3 f1f2 	udiv	r1, r3, r2
 8003ac8:	fb01 f202 	mul.w	r2, r1, r2
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	69f9      	ldr	r1, [r7, #28]
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f7ff ff40 	bl	800395c <W25qxx_ReadPage>
		StartPage++;
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8003ae2:	4b0d      	ldr	r3, [pc, #52]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003ae4:	895b      	ldrh	r3, [r3, #10]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	1a9a      	subs	r2, r3, r2
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	4413      	add	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003af2:	4b09      	ldr	r3, [pc, #36]	; (8003b18 <W25qxx_ReadSector+0xc0>)
 8003af4:	895b      	ldrh	r3, [r3, #10]
 8003af6:	461a      	mov	r2, r3
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	4413      	add	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	dce1      	bgt.n	8003ad0 <W25qxx_ReadSector+0x78>
 8003b0c:	e000      	b.n	8003b10 <W25qxx_ReadSector+0xb8>
		return;
 8003b0e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003b10:	3720      	adds	r7, #32
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000764 	.word	0x20000764

08003b1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003b1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b54 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b20:	f7ff f9de 	bl	8002ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b24:	480c      	ldr	r0, [pc, #48]	; (8003b58 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b26:	490d      	ldr	r1, [pc, #52]	; (8003b5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b28:	4a0d      	ldr	r2, [pc, #52]	; (8003b60 <LoopForever+0xe>)
  movs r3, #0
 8003b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b2c:	e002      	b.n	8003b34 <LoopCopyDataInit>

08003b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b32:	3304      	adds	r3, #4

08003b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b38:	d3f9      	bcc.n	8003b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b3a:	4a0a      	ldr	r2, [pc, #40]	; (8003b64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b3c:	4c0a      	ldr	r4, [pc, #40]	; (8003b68 <LoopForever+0x16>)
  movs r3, #0
 8003b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b40:	e001      	b.n	8003b46 <LoopFillZerobss>

08003b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b44:	3204      	adds	r2, #4

08003b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b48:	d3fb      	bcc.n	8003b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b4a:	f00c fd1f 	bl	801058c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b4e:	f7fe fb31 	bl	80021b4 <main>

08003b52 <LoopForever>:

LoopForever:
    b LoopForever
 8003b52:	e7fe      	b.n	8003b52 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003b54:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b5c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8003b60:	08011404 	.word	0x08011404
  ldr r2, =_sbss
 8003b64:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003b68:	20000f4c 	.word	0x20000f4c

08003b6c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b6c:	e7fe      	b.n	8003b6c <ADC1_IRQHandler>
	...

08003b70 <_ZN9LpdcLogicC1Ev>:
uint16_t requirementIdK1;
uint16_t productionTarget;
uint8_t triggerStartForReq;


LpdcLogic::LpdcLogic() {
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	4a06      	ldr	r2, [pc, #24]	; (8003b94 <_ZN9LpdcLogicC1Ev+0x24>)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2201      	movs	r2, #1
 8003b82:	721a      	strb	r2, [r3, #8]
	// TODO Auto-generated constructor stub

}
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4618      	mov	r0, r3
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	08011320 	.word	0x08011320

08003b98 <_ZN9LpdcLogicD1Ev>:

LpdcLogic::~LpdcLogic() {
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	4a04      	ldr	r2, [pc, #16]	; (8003bb4 <_ZN9LpdcLogicD1Ev+0x1c>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	08011320 	.word	0x08011320

08003bb8 <_ZN9LpdcLogicD0Ev>:
LpdcLogic::~LpdcLogic() {
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
}
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7ff ffe9 	bl	8003b98 <_ZN9LpdcLogicD1Ev>
 8003bc6:	210c      	movs	r1, #12
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f00c fcd4 	bl	8010576 <_ZdlPvj>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <_ZN9LpdcLogic3runEv>:

void LpdcLogic::run()
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
	shiftChange();
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f813 	bl	8003c0c <_ZN9LpdcLogic11shiftChangeEv>
	machineControl();
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f91c 	bl	8003e24 <_ZN9LpdcLogic14machineControlEv>
	productChange();
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 f84d 	bl	8003c8c <_ZN9LpdcLogic13productChangeEv>
	production();
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f882 	bl	8003cfc <_ZN9LpdcLogic10productionEv>
	manualRejection();
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f8cb 	bl	8003d94 <_ZN9LpdcLogic15manualRejectionEv>
	mAlarmControl();
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f906 	bl	8003e10 <_ZN9LpdcLogic13mAlarmControlEv>
}
 8003c04:	bf00      	nop
 8003c06:	3708      	adds	r7, #8
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <_ZN9LpdcLogic11shiftChangeEv>:

void LpdcLogic::shiftChange()
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
	if((CurrentShift != CurrentShift_K1)&&(UpdateShiftInfo==1))
 8003c14:	4b14      	ldr	r3, [pc, #80]	; (8003c68 <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 8003c16:	781a      	ldrb	r2, [r3, #0]
 8003c18:	4b14      	ldr	r3, [pc, #80]	; (8003c6c <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d01c      	beq.n	8003c5a <_ZN9LpdcLogic11shiftChangeEv+0x4e>
 8003c20:	4b13      	ldr	r3, [pc, #76]	; (8003c70 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d118      	bne.n	8003c5a <_ZN9LpdcLogic11shiftChangeEv+0x4e>
	{
		MAC_Gen_Prod_Input1_Production=0;
 8003c28:	4b12      	ldr	r3, [pc, #72]	; (8003c74 <_ZN9LpdcLogic11shiftChangeEv+0x68>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 8003c2e:	4b12      	ldr	r3, [pc, #72]	; (8003c78 <_ZN9LpdcLogic11shiftChangeEv+0x6c>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 8003c34:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <_ZN9LpdcLogic11shiftChangeEv+0x70>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 8003c3a:	4b11      	ldr	r3, [pc, #68]	; (8003c80 <_ZN9LpdcLogic11shiftChangeEv+0x74>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003c40:	4b10      	ldr	r3, [pc, #64]	; (8003c84 <_ZN9LpdcLogic11shiftChangeEv+0x78>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	801a      	strh	r2, [r3, #0]
		UpdateShiftInfo=0;
 8003c46:	4b0a      	ldr	r3, [pc, #40]	; (8003c70 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	701a      	strb	r2, [r3, #0]
		CurrentShift_K1= CurrentShift;
 8003c4c:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 8003c4e:	781a      	ldrb	r2, [r3, #0]
 8003c50:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 8003c52:	701a      	strb	r2, [r3, #0]
		IsCurrentShiftUpdated=1;
 8003c54:	4b0c      	ldr	r3, [pc, #48]	; (8003c88 <_ZN9LpdcLogic11shiftChangeEv+0x7c>)
 8003c56:	2201      	movs	r2, #1
 8003c58:	701a      	strb	r2, [r3, #0]
	}
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	20000a0b 	.word	0x20000a0b
 8003c6c:	2000079e 	.word	0x2000079e
 8003c70:	20000a0c 	.word	0x20000a0c
 8003c74:	20000794 	.word	0x20000794
 8003c78:	20000798 	.word	0x20000798
 8003c7c:	2000079c 	.word	0x2000079c
 8003c80:	20000796 	.word	0x20000796
 8003c84:	2000079a 	.word	0x2000079a
 8003c88:	2000079f 	.word	0x2000079f

08003c8c <_ZN9LpdcLogic13productChangeEv>:

void LpdcLogic::productChange()
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
	if((productChangeOL ==1)&&(Debounce_productChangeOL ==1))	  /*reset due to product change*/
 8003c94:	4b13      	ldr	r3, [pc, #76]	; (8003ce4 <_ZN9LpdcLogic13productChangeEv+0x58>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d116      	bne.n	8003cca <_ZN9LpdcLogic13productChangeEv+0x3e>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	7a1b      	ldrb	r3, [r3, #8]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d112      	bne.n	8003cca <_ZN9LpdcLogic13productChangeEv+0x3e>
	  {
		MAC_Gen_Prod_Input1_Production=0;
 8003ca4:	4b10      	ldr	r3, [pc, #64]	; (8003ce8 <_ZN9LpdcLogic13productChangeEv+0x5c>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 8003caa:	4b10      	ldr	r3, [pc, #64]	; (8003cec <_ZN9LpdcLogic13productChangeEv+0x60>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	; (8003cf0 <_ZN9LpdcLogic13productChangeEv+0x64>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 8003cb6:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <_ZN9LpdcLogic13productChangeEv+0x68>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <_ZN9LpdcLogic13productChangeEv+0x6c>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	801a      	strh	r2, [r3, #0]
		Debounce_productChangeOL=0;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	721a      	strb	r2, [r3, #8]
	  }
	  else if(productChangeOL==0)
	  {
	  	Debounce_productChangeOL=1;
	  }
}
 8003cc8:	e006      	b.n	8003cd8 <_ZN9LpdcLogic13productChangeEv+0x4c>
	  else if(productChangeOL==0)
 8003cca:	4b06      	ldr	r3, [pc, #24]	; (8003ce4 <_ZN9LpdcLogic13productChangeEv+0x58>)
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <_ZN9LpdcLogic13productChangeEv+0x4c>
	  	Debounce_productChangeOL=1;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	721a      	strb	r2, [r3, #8]
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	200000fc 	.word	0x200000fc
 8003ce8:	20000794 	.word	0x20000794
 8003cec:	20000798 	.word	0x20000798
 8003cf0:	2000079c 	.word	0x2000079c
 8003cf4:	20000796 	.word	0x20000796
 8003cf8:	2000079a 	.word	0x2000079a

08003cfc <_ZN9LpdcLogic10productionEv>:

void LpdcLogic::production()
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]

GPIO_PinStateMac = GPIO_PIN_RESET;//HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
 8003d04:	4b1c      	ldr	r3, [pc, #112]	; (8003d78 <_ZN9LpdcLogic10productionEv+0x7c>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	701a      	strb	r2, [r3, #0]
GPIO_PinStateEjection = Sim_Trigger;//HAL_GPIO_ReadPin(GPIOC,InputMachine2_Pin);
 8003d0a:	4b1c      	ldr	r3, [pc, #112]	; (8003d7c <_ZN9LpdcLogic10productionEv+0x80>)
 8003d0c:	781a      	ldrb	r2, [r3, #0]
 8003d0e:	4b1c      	ldr	r3, [pc, #112]	; (8003d80 <_ZN9LpdcLogic10productionEv+0x84>)
 8003d10:	701a      	strb	r2, [r3, #0]
if(GPIO_PinStateMac == GPIO_PIN_RESET){
 8003d12:	4b19      	ldr	r3, [pc, #100]	; (8003d78 <_ZN9LpdcLogic10productionEv+0x7c>)
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d128      	bne.n	8003d6c <_ZN9LpdcLogic10productionEv+0x70>
	if((GPIO_PinStateEjection ==GPIO_PIN_RESET)&&(MAC_A_Prod_Input1_DeBounce))
 8003d1a:	4b19      	ldr	r3, [pc, #100]	; (8003d80 <_ZN9LpdcLogic10productionEv+0x84>)
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d119      	bne.n	8003d56 <_ZN9LpdcLogic10productionEv+0x5a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	791b      	ldrb	r3, [r3, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d015      	beq.n	8003d56 <_ZN9LpdcLogic10productionEv+0x5a>
	{
		Sim_Trigger= GPIO_PIN_SET;
 8003d2a:	4b14      	ldr	r3, [pc, #80]	; (8003d7c <_ZN9LpdcLogic10productionEv+0x80>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	701a      	strb	r2, [r3, #0]
		  MAC_A_Prod_Input1_DeBounce	= 0;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	711a      	strb	r2, [r3, #4]
		  MAC_Gen_Prod_Input1_Production =1;
 8003d36:	4b13      	ldr	r3, [pc, #76]	; (8003d84 <_ZN9LpdcLogic10productionEv+0x88>)
 8003d38:	2201      	movs	r2, #1
 8003d3a:	801a      	strh	r2, [r3, #0]
		  productionInc = productionInc+1;
 8003d3c:	4b12      	ldr	r3, [pc, #72]	; (8003d88 <_ZN9LpdcLogic10productionEv+0x8c>)
 8003d3e:	881b      	ldrh	r3, [r3, #0]
 8003d40:	3301      	adds	r3, #1
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	4b10      	ldr	r3, [pc, #64]	; (8003d88 <_ZN9LpdcLogic10productionEv+0x8c>)
 8003d46:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 0;
 8003d48:	4b10      	ldr	r3, [pc, #64]	; (8003d8c <_ZN9LpdcLogic10productionEv+0x90>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 8003d4e:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <_ZN9LpdcLogic10productionEv+0x94>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	701a      	strb	r2, [r3, #0]

	}
	else{}
}

}
 8003d54:	e00a      	b.n	8003d6c <_ZN9LpdcLogic10productionEv+0x70>
	else if((GPIO_PinStateEjection==GPIO_PIN_SET)&&(!MAC_A_Prod_Input1_DeBounce))
 8003d56:	4b0a      	ldr	r3, [pc, #40]	; (8003d80 <_ZN9LpdcLogic10productionEv+0x84>)
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d106      	bne.n	8003d6c <_ZN9LpdcLogic10productionEv+0x70>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	791b      	ldrb	r3, [r3, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d102      	bne.n	8003d6c <_ZN9LpdcLogic10productionEv+0x70>
		   MAC_A_Prod_Input1_DeBounce	 =1;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	711a      	strb	r2, [r3, #4]
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	2000078c 	.word	0x2000078c
 8003d7c:	2000078f 	.word	0x2000078f
 8003d80:	2000078d 	.word	0x2000078d
 8003d84:	20000794 	.word	0x20000794
 8003d88:	200007a2 	.word	0x200007a2
 8003d8c:	20000798 	.word	0x20000798
 8003d90:	200007a0 	.word	0x200007a0

08003d94 <_ZN9LpdcLogic15manualRejectionEv>:

void LpdcLogic::manualRejection()
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
	GPIO_PinStateRej = HAL_GPIO_ReadPin(GPIOA,InputMachine3_Pin);
 8003d9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003da0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003da4:	f007 fc88 	bl	800b6b8 <HAL_GPIO_ReadPin>
 8003da8:	4603      	mov	r3, r0
 8003daa:	461a      	mov	r2, r3
 8003dac:	4b13      	ldr	r3, [pc, #76]	; (8003dfc <_ZN9LpdcLogic15manualRejectionEv+0x68>)
 8003dae:	701a      	strb	r2, [r3, #0]
	if((GPIO_PinStateRej ==GPIO_PIN_RESET)&&(DebounceMACA_Rej))
 8003db0:	4b12      	ldr	r3, [pc, #72]	; (8003dfc <_ZN9LpdcLogic15manualRejectionEv+0x68>)
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d116      	bne.n	8003de6 <_ZN9LpdcLogic15manualRejectionEv+0x52>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	795b      	ldrb	r3, [r3, #5]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d012      	beq.n	8003de6 <_ZN9LpdcLogic15manualRejectionEv+0x52>
	 {
		  DebounceMACA_Rej=0;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	715a      	strb	r2, [r3, #5]
		  //Manual_RejectionCount	=  Manual_RejectionCount+1;
		  MAC_Gen_Prod_Input1_Production =0;
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	; (8003e00 <_ZN9LpdcLogic15manualRejectionEv+0x6c>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 1;
 8003dcc:	4b0d      	ldr	r3, [pc, #52]	; (8003e04 <_ZN9LpdcLogic15manualRejectionEv+0x70>)
 8003dce:	2201      	movs	r2, #1
 8003dd0:	801a      	strh	r2, [r3, #0]
		  productionInc = productionInc+1;
 8003dd2:	4b0d      	ldr	r3, [pc, #52]	; (8003e08 <_ZN9LpdcLogic15manualRejectionEv+0x74>)
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	4b0b      	ldr	r3, [pc, #44]	; (8003e08 <_ZN9LpdcLogic15manualRejectionEv+0x74>)
 8003ddc:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 8003dde:	4b0b      	ldr	r3, [pc, #44]	; (8003e0c <_ZN9LpdcLogic15manualRejectionEv+0x78>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	701a      	strb	r2, [r3, #0]
	 }
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
	 {
		 DebounceMACA_Rej=1;
	 }
}
 8003de4:	e006      	b.n	8003df4 <_ZN9LpdcLogic15manualRejectionEv+0x60>
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
 8003de6:	4b05      	ldr	r3, [pc, #20]	; (8003dfc <_ZN9LpdcLogic15manualRejectionEv+0x68>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d102      	bne.n	8003df4 <_ZN9LpdcLogic15manualRejectionEv+0x60>
		 DebounceMACA_Rej=1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	715a      	strb	r2, [r3, #5]
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	2000078e 	.word	0x2000078e
 8003e00:	20000794 	.word	0x20000794
 8003e04:	20000798 	.word	0x20000798
 8003e08:	200007a2 	.word	0x200007a2
 8003e0c:	200007a0 	.word	0x200007a0

08003e10 <_ZN9LpdcLogic13mAlarmControlEv>:

void LpdcLogic::mAlarmControl(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
	}
	else
	{
	//	HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
	}
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <_ZN9LpdcLogic14machineControlEv>:

void LpdcLogic::machineControl(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	if(requirementId != requirementIdK1){
 8003e2c:	4b1f      	ldr	r3, [pc, #124]	; (8003eac <_ZN9LpdcLogic14machineControlEv+0x88>)
 8003e2e:	881a      	ldrh	r2, [r3, #0]
 8003e30:	4b1f      	ldr	r3, [pc, #124]	; (8003eb0 <_ZN9LpdcLogic14machineControlEv+0x8c>)
 8003e32:	881b      	ldrh	r3, [r3, #0]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d010      	beq.n	8003e5a <_ZN9LpdcLogic14machineControlEv+0x36>
		productionInc 		= 0;
 8003e38:	4b1e      	ldr	r3, [pc, #120]	; (8003eb4 <_ZN9LpdcLogic14machineControlEv+0x90>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	801a      	strh	r2, [r3, #0]
		requirementIdK1 	= requirementId;
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <_ZN9LpdcLogic14machineControlEv+0x88>)
 8003e40:	881a      	ldrh	r2, [r3, #0]
 8003e42:	4b1b      	ldr	r3, [pc, #108]	; (8003eb0 <_ZN9LpdcLogic14machineControlEv+0x8c>)
 8003e44:	801a      	strh	r2, [r3, #0]
		updateMemProcCtrl	= 1;
 8003e46:	4b1c      	ldr	r3, [pc, #112]	; (8003eb8 <_ZN9LpdcLogic14machineControlEv+0x94>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	701a      	strb	r2, [r3, #0]
		triggerStartForReq  = 1;
 8003e4c:	4b1b      	ldr	r3, [pc, #108]	; (8003ebc <_ZN9LpdcLogic14machineControlEv+0x98>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]
		productionTarget 	= batchTargetquantity;
 8003e52:	4b1b      	ldr	r3, [pc, #108]	; (8003ec0 <_ZN9LpdcLogic14machineControlEv+0x9c>)
 8003e54:	881a      	ldrh	r2, [r3, #0]
 8003e56:	4b1b      	ldr	r3, [pc, #108]	; (8003ec4 <_ZN9LpdcLogic14machineControlEv+0xa0>)
 8003e58:	801a      	strh	r2, [r3, #0]
	}

	if(triggerStartForReq==1){
 8003e5a:	4b18      	ldr	r3, [pc, #96]	; (8003ebc <_ZN9LpdcLogic14machineControlEv+0x98>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d107      	bne.n	8003e72 <_ZN9LpdcLogic14machineControlEv+0x4e>
		if(startStopStatus ==1){
 8003e62:	4b19      	ldr	r3, [pc, #100]	; (8003ec8 <_ZN9LpdcLogic14machineControlEv+0xa4>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d11c      	bne.n	8003ea4 <_ZN9LpdcLogic14machineControlEv+0x80>
			triggerStartForReq=2;
 8003e6a:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <_ZN9LpdcLogic14machineControlEv+0x98>)
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	701a      	strb	r2, [r3, #0]
		{
			HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
		}
	}

}
 8003e70:	e018      	b.n	8003ea4 <_ZN9LpdcLogic14machineControlEv+0x80>
	else if(triggerStartForReq==2){
 8003e72:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <_ZN9LpdcLogic14machineControlEv+0x98>)
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d114      	bne.n	8003ea4 <_ZN9LpdcLogic14machineControlEv+0x80>
		if((productionInc <= productionTarget)&&(startStopStatus!=2))
 8003e7a:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <_ZN9LpdcLogic14machineControlEv+0x90>)
 8003e7c:	881a      	ldrh	r2, [r3, #0]
 8003e7e:	4b11      	ldr	r3, [pc, #68]	; (8003ec4 <_ZN9LpdcLogic14machineControlEv+0xa0>)
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d809      	bhi.n	8003e9a <_ZN9LpdcLogic14machineControlEv+0x76>
 8003e86:	4b10      	ldr	r3, [pc, #64]	; (8003ec8 <_ZN9LpdcLogic14machineControlEv+0xa4>)
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d005      	beq.n	8003e9a <_ZN9LpdcLogic14machineControlEv+0x76>
			HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_SET);
 8003e8e:	2201      	movs	r2, #1
 8003e90:	2120      	movs	r1, #32
 8003e92:	480e      	ldr	r0, [pc, #56]	; (8003ecc <_ZN9LpdcLogic14machineControlEv+0xa8>)
 8003e94:	f007 fc28 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 8003e98:	e004      	b.n	8003ea4 <_ZN9LpdcLogic14machineControlEv+0x80>
			HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	2120      	movs	r1, #32
 8003e9e:	480b      	ldr	r0, [pc, #44]	; (8003ecc <_ZN9LpdcLogic14machineControlEv+0xa8>)
 8003ea0:	f007 fc22 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 8003ea4:	bf00      	nop
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	2000010a 	.word	0x2000010a
 8003eb0:	200007a4 	.word	0x200007a4
 8003eb4:	200007a2 	.word	0x200007a2
 8003eb8:	200007a1 	.word	0x200007a1
 8003ebc:	200007a8 	.word	0x200007a8
 8003ec0:	20000102 	.word	0x20000102
 8003ec4:	200007a6 	.word	0x200007a6
 8003ec8:	2000010f 	.word	0x2000010f
 8003ecc:	48000800 	.word	0x48000800

08003ed0 <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	4a04      	ldr	r2, [pc, #16]	; (8003eec <_ZN6commonC1Ev+0x1c>)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	08011330 	.word	0x08011330

08003ef0 <_ZN6commonD1Ev>:

common::~common() {
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	4a04      	ldr	r2, [pc, #16]	; (8003f0c <_ZN6commonD1Ev+0x1c>)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4618      	mov	r0, r3
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	08011330 	.word	0x08011330

08003f10 <_ZN6commonD0Ev>:
common::~common() {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
}
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff ffe9 	bl	8003ef0 <_ZN6commonD1Ev>
 8003f1e:	2104      	movs	r1, #4
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f00c fb28 	bl	8010576 <_ZdlPvj>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <_ZN14DisplayRoutineC1Ev>:
extern uint16_t productiontimeSetOL;

char GLCDNumericArray[2];
char gLCDNumericArraySize_4[4];

DisplayRoutine::DisplayRoutine() {
 8003f30:	b5b0      	push	{r4, r5, r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	4a26      	ldr	r2, [pc, #152]	; (8003fd4 <_ZN14DisplayRoutineC1Ev+0xa4>)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3304      	adds	r3, #4
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 fa2a 	bl	800439c <_ZN4GLCDC1Ev>
 8003f48:	687d      	ldr	r5, [r7, #4]
 8003f4a:	4b23      	ldr	r3, [pc, #140]	; (8003fd8 <_ZN14DisplayRoutineC1Ev+0xa8>)
 8003f4c:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 8003f50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f52:	c407      	stmia	r4!, {r0, r1, r2}
 8003f54:	8023      	strh	r3, [r4, #0]
 8003f56:	2300      	movs	r3, #0
 8003f58:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a1f      	ldr	r2, [pc, #124]	; (8003fdc <_ZN14DisplayRoutineC1Ev+0xac>)
 8003f60:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8003f64:	8812      	ldrh	r2, [r2, #0]
 8003f66:	801a      	strh	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	491d      	ldr	r1, [pc, #116]	; (8003fe0 <_ZN14DisplayRoutineC1Ev+0xb0>)
 8003f6c:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 8003f70:	8808      	ldrh	r0, [r1, #0]
 8003f72:	7889      	ldrb	r1, [r1, #2]
 8003f74:	8010      	strh	r0, [r2, #0]
 8003f76:	7091      	strb	r1, [r2, #2]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a18      	ldr	r2, [pc, #96]	; (8003fe4 <_ZN14DisplayRoutineC1Ev+0xb4>)
 8003f82:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 8003f86:	8812      	ldrh	r2, [r2, #0]
 8003f88:	801a      	strh	r2, [r3, #0]
 8003f8a:	687d      	ldr	r5, [r7, #4]
 8003f8c:	4b16      	ldr	r3, [pc, #88]	; (8003fe8 <_ZN14DisplayRoutineC1Ev+0xb8>)
 8003f8e:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 8003f92:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003f94:	6020      	str	r0, [r4, #0]
 8003f96:	6061      	str	r1, [r4, #4]
 8003f98:	60a2      	str	r2, [r4, #8]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a12      	ldr	r2, [pc, #72]	; (8003fec <_ZN14DisplayRoutineC1Ev+0xbc>)
 8003fa4:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 8003fa8:	ca07      	ldmia	r2, {r0, r1, r2}
 8003faa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 8003fb4:	687d      	ldr	r5, [r7, #4]
 8003fb6:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <_ZN14DisplayRoutineC1Ev+0xc0>)
 8003fb8:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 8003fbc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003fbe:	6020      	str	r0, [r4, #0]
 8003fc0:	6061      	str	r1, [r4, #4]
 8003fc2:	60a2      	str	r2, [r4, #8]
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bdb0      	pop	{r4, r5, r7, pc}
 8003fd4:	08011340 	.word	0x08011340
 8003fd8:	08010ee8 	.word	0x08010ee8
 8003fdc:	08010ef8 	.word	0x08010ef8
 8003fe0:	08010efc 	.word	0x08010efc
 8003fe4:	08010f00 	.word	0x08010f00
 8003fe8:	08010f04 	.word	0x08010f04
 8003fec:	08010f14 	.word	0x08010f14
 8003ff0:	08010f24 	.word	0x08010f24

08003ff4 <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	4a06      	ldr	r2, [pc, #24]	; (8004018 <_ZN14DisplayRoutineD1Ev+0x24>)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	601a      	str	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	3304      	adds	r3, #4
 8004006:	4618      	mov	r0, r3
 8004008:	f004 f944 	bl	8008294 <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	08011340 	.word	0x08011340

0800401c <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
}
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7ff ffe5 	bl	8003ff4 <_ZN14DisplayRoutineD1Ev>
 800402a:	f640 2148 	movw	r1, #2632	; 0xa48
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f00c faa1 	bl	8010576 <_ZdlPvj>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4618      	mov	r0, r3
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
	...

08004040 <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	1d18      	adds	r0, r3, #4
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 8004052:	2201      	movs	r2, #1
 8004054:	2100      	movs	r1, #0
 8004056:	f004 fbdd 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(hour_t,2,0);
 800405a:	4b51      	ldr	r3, [pc, #324]	; (80041a0 <_ZN14DisplayRoutine3runEv+0x160>)
 800405c:	7819      	ldrb	r1, [r3, #0]
 800405e:	2300      	movs	r3, #0
 8004060:	2202      	movs	r2, #2
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f8b2 	bl	80041cc <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(15,2,colon);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	1d18      	adds	r0, r3, #4
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8004072:	2202      	movs	r2, #2
 8004074:	210f      	movs	r1, #15
 8004076:	f004 fbcd 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(min_t,2,20);
 800407a:	4b4a      	ldr	r3, [pc, #296]	; (80041a4 <_ZN14DisplayRoutine3runEv+0x164>)
 800407c:	7819      	ldrb	r1, [r3, #0]
 800407e:	2314      	movs	r3, #20
 8004080:	2202      	movs	r2, #2
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f8a2 	bl	80041cc <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(35,2,colon);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	1d18      	adds	r0, r3, #4
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 8004092:	2202      	movs	r2, #2
 8004094:	2123      	movs	r1, #35	; 0x23
 8004096:	f004 fbbd 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(sec_t,2,40);
 800409a:	4b43      	ldr	r3, [pc, #268]	; (80041a8 <_ZN14DisplayRoutine3runEv+0x168>)
 800409c:	7819      	ldrb	r1, [r3, #0]
 800409e:	2328      	movs	r3, #40	; 0x28
 80040a0:	2202      	movs	r2, #2
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f892 	bl	80041cc <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(54,2,space);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	1d18      	adds	r0, r3, #4
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 80040b2:	2202      	movs	r2, #2
 80040b4:	2136      	movs	r1, #54	; 0x36
 80040b6:	f004 fbad 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(date_Rtc,2,65);
 80040ba:	4b3c      	ldr	r3, [pc, #240]	; (80041ac <_ZN14DisplayRoutine3runEv+0x16c>)
 80040bc:	7819      	ldrb	r1, [r3, #0]
 80040be:	2341      	movs	r3, #65	; 0x41
 80040c0:	2202      	movs	r2, #2
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f882 	bl	80041cc <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(81,2,backslash);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	1d18      	adds	r0, r3, #4
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80040d2:	2202      	movs	r2, #2
 80040d4:	2151      	movs	r1, #81	; 0x51
 80040d6:	f004 fb9d 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(month_Rtc,2,86);
 80040da:	4b35      	ldr	r3, [pc, #212]	; (80041b0 <_ZN14DisplayRoutine3runEv+0x170>)
 80040dc:	7819      	ldrb	r1, [r3, #0]
 80040de:	2356      	movs	r3, #86	; 0x56
 80040e0:	2202      	movs	r2, #2
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f872 	bl	80041cc <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(103,2,backslash);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	1d18      	adds	r0, r3, #4
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80040f2:	2202      	movs	r2, #2
 80040f4:	2167      	movs	r1, #103	; 0x67
 80040f6:	f004 fb8d 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(year_Rtc,2,110);
 80040fa:	4b2e      	ldr	r3, [pc, #184]	; (80041b4 <_ZN14DisplayRoutine3runEv+0x174>)
 80040fc:	7819      	ldrb	r1, [r3, #0]
 80040fe:	236e      	movs	r3, #110	; 0x6e
 8004100:	2202      	movs	r2, #2
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f862 	bl	80041cc <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(0,3,production);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	1d18      	adds	r0, r3, #4
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f603 231f 	addw	r3, r3, #2591	; 0xa1f
 8004112:	2203      	movs	r2, #3
 8004114:	2100      	movs	r1, #0
 8004116:	f004 fb7d 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Production_Total,3,85);
 800411a:	4b27      	ldr	r3, [pc, #156]	; (80041b8 <_ZN14DisplayRoutine3runEv+0x178>)
 800411c:	8819      	ldrh	r1, [r3, #0]
 800411e:	2355      	movs	r3, #85	; 0x55
 8004120:	2203      	movs	r2, #3
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 f892 	bl	800424c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	1d18      	adds	r0, r3, #4
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f603 232c 	addw	r3, r3, #2604	; 0xa2c
 8004132:	2204      	movs	r2, #4
 8004134:	2100      	movs	r1, #0
 8004136:	f004 fb6d 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Rejection_Total,4,85);
 800413a:	4b20      	ldr	r3, [pc, #128]	; (80041bc <_ZN14DisplayRoutine3runEv+0x17c>)
 800413c:	8819      	ldrh	r1, [r3, #0]
 800413e:	2355      	movs	r3, #85	; 0x55
 8004140:	2204      	movs	r2, #4
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f882 	bl	800424c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	1d18      	adds	r0, r3, #4
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f603 2339 	addw	r3, r3, #2617	; 0xa39
 8004152:	2205      	movs	r2, #5
 8004154:	2100      	movs	r1, #0
 8004156:	f004 fb5d 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(productiontimeSetOL,5,90);
 800415a:	4b19      	ldr	r3, [pc, #100]	; (80041c0 <_ZN14DisplayRoutine3runEv+0x180>)
 800415c:	8819      	ldrh	r1, [r3, #0]
 800415e:	235a      	movs	r3, #90	; 0x5a
 8004160:	2205      	movs	r2, #5
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f872 	bl	800424c <_ZN14DisplayRoutine11value4DigitEthh>
	value4Digit(wifi_command,6,0);
 8004168:	4b16      	ldr	r3, [pc, #88]	; (80041c4 <_ZN14DisplayRoutine3runEv+0x184>)
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	b299      	uxth	r1, r3
 800416e:	2300      	movs	r3, #0
 8004170:	2206      	movs	r2, #6
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f86a 	bl	800424c <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(40,6,space);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	1d18      	adds	r0, r3, #4
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 8004182:	2206      	movs	r2, #6
 8004184:	2128      	movs	r1, #40	; 0x28
 8004186:	f004 fb45 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(SectorPos,6,80);
 800418a:	4b0f      	ldr	r3, [pc, #60]	; (80041c8 <_ZN14DisplayRoutine3runEv+0x188>)
 800418c:	8819      	ldrh	r1, [r3, #0]
 800418e:	2350      	movs	r3, #80	; 0x50
 8004190:	2206      	movs	r2, #6
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f85a 	bl	800424c <_ZN14DisplayRoutine11value4DigitEthh>

}
 8004198:	bf00      	nop
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	20000a04 	.word	0x20000a04
 80041a4:	20000a05 	.word	0x20000a05
 80041a8:	20000a06 	.word	0x20000a06
 80041ac:	20000a08 	.word	0x20000a08
 80041b0:	20000a09 	.word	0x20000a09
 80041b4:	20000a0a 	.word	0x20000a0a
 80041b8:	200000fe 	.word	0x200000fe
 80041bc:	20000100 	.word	0x20000100
 80041c0:	20000000 	.word	0x20000000
 80041c4:	20000a0d 	.word	0x20000a0d
 80041c8:	200009d6 	.word	0x200009d6

080041cc <_ZN14DisplayRoutine11value2DigitEhhh>:

void DisplayRoutine::value2Digit(uint8_t value,uint8_t posLine,uint8_t posCol)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	461a      	mov	r2, r3
 80041da:	4603      	mov	r3, r0
 80041dc:	70fb      	strb	r3, [r7, #3]
 80041de:	460b      	mov	r3, r1
 80041e0:	70bb      	strb	r3, [r7, #2]
 80041e2:	4613      	mov	r3, r2
 80041e4:	707b      	strb	r3, [r7, #1]
	GLCDNumericArray[0] =(unsigned char)(((value%100)/10)+0x30);
 80041e6:	78fb      	ldrb	r3, [r7, #3]
 80041e8:	4a15      	ldr	r2, [pc, #84]	; (8004240 <_ZN14DisplayRoutine11value2DigitEhhh+0x74>)
 80041ea:	fba2 1203 	umull	r1, r2, r2, r3
 80041ee:	0952      	lsrs	r2, r2, #5
 80041f0:	2164      	movs	r1, #100	; 0x64
 80041f2:	fb01 f202 	mul.w	r2, r1, r2
 80041f6:	1a9b      	subs	r3, r3, r2
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	4a12      	ldr	r2, [pc, #72]	; (8004244 <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 80041fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004200:	08db      	lsrs	r3, r3, #3
 8004202:	b2db      	uxtb	r3, r3
 8004204:	3330      	adds	r3, #48	; 0x30
 8004206:	b2da      	uxtb	r2, r3
 8004208:	4b0f      	ldr	r3, [pc, #60]	; (8004248 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 800420a:	701a      	strb	r2, [r3, #0]
    GLCDNumericArray[1] =(unsigned char)((value%10)+0x30);
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	4b0d      	ldr	r3, [pc, #52]	; (8004244 <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8004210:	fba3 1302 	umull	r1, r3, r3, r2
 8004214:	08d9      	lsrs	r1, r3, #3
 8004216:	460b      	mov	r3, r1
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	440b      	add	r3, r1
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	b2db      	uxtb	r3, r3
 8004222:	3330      	adds	r3, #48	; 0x30
 8004224:	b2da      	uxtb	r2, r3
 8004226:	4b08      	ldr	r3, [pc, #32]	; (8004248 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8004228:	705a      	strb	r2, [r3, #1]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	1d18      	adds	r0, r3, #4
 800422e:	78ba      	ldrb	r2, [r7, #2]
 8004230:	7879      	ldrb	r1, [r7, #1]
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8004234:	f004 faee 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8004238:	bf00      	nop
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	51eb851f 	.word	0x51eb851f
 8004244:	cccccccd 	.word	0xcccccccd
 8004248:	200007ac 	.word	0x200007ac

0800424c <_ZN14DisplayRoutine11value4DigitEthh>:
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	4608      	mov	r0, r1
 8004256:	4611      	mov	r1, r2
 8004258:	461a      	mov	r2, r3
 800425a:	4603      	mov	r3, r0
 800425c:	807b      	strh	r3, [r7, #2]
 800425e:	460b      	mov	r3, r1
 8004260:	707b      	strb	r3, [r7, #1]
 8004262:	4613      	mov	r3, r2
 8004264:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 8004266:	887b      	ldrh	r3, [r7, #2]
 8004268:	4a2b      	ldr	r2, [pc, #172]	; (8004318 <_ZN14DisplayRoutine11value4DigitEthh+0xcc>)
 800426a:	fba2 1203 	umull	r1, r2, r2, r3
 800426e:	0b52      	lsrs	r2, r2, #13
 8004270:	f242 7110 	movw	r1, #10000	; 0x2710
 8004274:	fb01 f202 	mul.w	r2, r1, r2
 8004278:	1a9b      	subs	r3, r3, r2
 800427a:	b29b      	uxth	r3, r3
 800427c:	4a27      	ldr	r2, [pc, #156]	; (800431c <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	099b      	lsrs	r3, r3, #6
 8004284:	b29b      	uxth	r3, r3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	3330      	adds	r3, #48	; 0x30
 800428a:	b2da      	uxtb	r2, r3
 800428c:	4b24      	ldr	r3, [pc, #144]	; (8004320 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 800428e:	701a      	strb	r2, [r3, #0]
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 8004290:	887b      	ldrh	r3, [r7, #2]
 8004292:	4a22      	ldr	r2, [pc, #136]	; (800431c <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 8004294:	fba2 1203 	umull	r1, r2, r2, r3
 8004298:	0992      	lsrs	r2, r2, #6
 800429a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800429e:	fb01 f202 	mul.w	r2, r1, r2
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	4a1f      	ldr	r2, [pc, #124]	; (8004324 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 80042a8:	fba2 2303 	umull	r2, r3, r2, r3
 80042ac:	095b      	lsrs	r3, r3, #5
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	3330      	adds	r3, #48	; 0x30
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	4b1a      	ldr	r3, [pc, #104]	; (8004320 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 80042b8:	705a      	strb	r2, [r3, #1]
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 80042ba:	887b      	ldrh	r3, [r7, #2]
 80042bc:	4a19      	ldr	r2, [pc, #100]	; (8004324 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 80042be:	fba2 1203 	umull	r1, r2, r2, r3
 80042c2:	0952      	lsrs	r2, r2, #5
 80042c4:	2164      	movs	r1, #100	; 0x64
 80042c6:	fb01 f202 	mul.w	r2, r1, r2
 80042ca:	1a9b      	subs	r3, r3, r2
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	4a16      	ldr	r2, [pc, #88]	; (8004328 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 80042d0:	fba2 2303 	umull	r2, r3, r2, r3
 80042d4:	08db      	lsrs	r3, r3, #3
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	3330      	adds	r3, #48	; 0x30
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	4b10      	ldr	r3, [pc, #64]	; (8004320 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 80042e0:	709a      	strb	r2, [r3, #2]
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 80042e2:	887a      	ldrh	r2, [r7, #2]
 80042e4:	4b10      	ldr	r3, [pc, #64]	; (8004328 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 80042e6:	fba3 1302 	umull	r1, r3, r3, r2
 80042ea:	08d9      	lsrs	r1, r3, #3
 80042ec:	460b      	mov	r3, r1
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	3330      	adds	r3, #48	; 0x30
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	4b08      	ldr	r3, [pc, #32]	; (8004320 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8004300:	70da      	strb	r2, [r3, #3]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	1d18      	adds	r0, r3, #4
 8004306:	787a      	ldrb	r2, [r7, #1]
 8004308:	7839      	ldrb	r1, [r7, #0]
 800430a:	4b05      	ldr	r3, [pc, #20]	; (8004320 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 800430c:	f004 fa82 	bl	8008814 <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	d1b71759 	.word	0xd1b71759
 800431c:	10624dd3 	.word	0x10624dd3
 8004320:	200007b0 	.word	0x200007b0
 8004324:	51eb851f 	.word	0x51eb851f
 8004328:	cccccccd 	.word	0xcccccccd

0800432c <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3304      	adds	r3, #4
 8004338:	4618      	mov	r0, r3
 800433a:	f004 f88d 	bl	8008458 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	3304      	adds	r3, #4
 8004342:	2100      	movs	r1, #0
 8004344:	4618      	mov	r0, r3
 8004346:	f004 f989 	bl	800865c <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	3304      	adds	r3, #4
 800434e:	4618      	mov	r0, r3
 8004350:	f004 faa0 	bl	8008894 <_ZN4GLCD8m_clrlcdEv>


}
 8004354:	bf00      	nop
 8004356:	3708      	adds	r7, #8
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	70fb      	strb	r3, [r7, #3]
 8004368:	4613      	mov	r3, r2
 800436a:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 800436c:	78fb      	ldrb	r3, [r7, #3]
 800436e:	2201      	movs	r2, #1
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 8004376:	78fa      	ldrb	r2, [r7, #3]
 8004378:	78bb      	ldrb	r3, [r7, #2]
 800437a:	4013      	ands	r3, r2
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 8004382:	2301      	movs	r3, #1
 8004384:	73fb      	strb	r3, [r7, #15]
 8004386:	e001      	b.n	800438c <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 8004388:	2300      	movs	r3, #0
 800438a:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 800438c:	7bfb      	ldrb	r3, [r7, #15]
	}
 800438e:	4618      	mov	r0, r3
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
	...

0800439c <_ZN4GLCDC1Ev>:
#include "main.h"
#include <string.h>
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
uint8_t length;
GLCD::GLCD() {
 800439c:	b5b0      	push	{r4, r5, r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7ff fd92 	bl	8003ed0 <_ZN6commonC1Ev>
 80043ac:	4ac8      	ldr	r2, [pc, #800]	; (80046d0 <_ZN4GLCDC1Ev+0x334>)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	687d      	ldr	r5, [r7, #4]
 80043b4:	4bc7      	ldr	r3, [pc, #796]	; (80046d4 <_ZN4GLCDC1Ev+0x338>)
 80043b6:	1d2c      	adds	r4, r5, #4
 80043b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043ba:	c407      	stmia	r4!, {r0, r1, r2}
 80043bc:	8023      	strh	r3, [r4, #0]
 80043be:	2300      	movs	r3, #0
 80043c0:	74ab      	strb	r3, [r5, #18]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	615a      	str	r2, [r3, #20]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	619a      	str	r2, [r3, #24]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	775a      	strb	r2, [r3, #29]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	331e      	adds	r3, #30
 80043d8:	f640 0208 	movw	r2, #2056	; 0x808
 80043dc:	2100      	movs	r1, #0
 80043de:	4618      	mov	r0, r3
 80043e0:	f00c f90e 	bl	8010600 <memset>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	227e      	movs	r2, #126	; 0x7e
 80043e8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2281      	movs	r2, #129	; 0x81
 80043f0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2295      	movs	r2, #149	; 0x95
 80043f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	22b1      	movs	r2, #177	; 0xb1
 8004400:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	22b1      	movs	r2, #177	; 0xb1
 8004408:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2295      	movs	r2, #149	; 0x95
 8004410:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2281      	movs	r2, #129	; 0x81
 8004418:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	227e      	movs	r2, #126	; 0x7e
 8004420:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	227e      	movs	r2, #126	; 0x7e
 8004428:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	22ff      	movs	r2, #255	; 0xff
 8004430:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	22eb      	movs	r2, #235	; 0xeb
 8004438:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	22cf      	movs	r2, #207	; 0xcf
 8004440:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	22cf      	movs	r2, #207	; 0xcf
 8004448:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	22eb      	movs	r2, #235	; 0xeb
 8004450:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	22ff      	movs	r2, #255	; 0xff
 8004458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	227e      	movs	r2, #126	; 0x7e
 8004460:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	220e      	movs	r2, #14
 8004468:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	221f      	movs	r2, #31
 8004470:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	223f      	movs	r2, #63	; 0x3f
 8004478:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	227e      	movs	r2, #126	; 0x7e
 8004480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	223f      	movs	r2, #63	; 0x3f
 8004488:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	221f      	movs	r2, #31
 8004490:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	220e      	movs	r2, #14
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2208      	movs	r2, #8
 80044a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	221c      	movs	r2, #28
 80044a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	223e      	movs	r2, #62	; 0x3e
 80044b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	227f      	movs	r2, #127	; 0x7f
 80044b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	223e      	movs	r2, #62	; 0x3e
 80044c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	221c      	movs	r2, #28
 80044c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2208      	movs	r2, #8
 80044d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2218      	movs	r2, #24
 80044d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	22ba      	movs	r2, #186	; 0xba
 80044e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	22ff      	movs	r2, #255	; 0xff
 80044e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	22ff      	movs	r2, #255	; 0xff
 80044f0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	22ff      	movs	r2, #255	; 0xff
 80044f8:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	22ba      	movs	r2, #186	; 0xba
 8004500:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2218      	movs	r2, #24
 8004508:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2210      	movs	r2, #16
 8004510:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	22b8      	movs	r2, #184	; 0xb8
 8004518:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	22fc      	movs	r2, #252	; 0xfc
 8004520:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	22ff      	movs	r2, #255	; 0xff
 8004528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	22fc      	movs	r2, #252	; 0xfc
 8004530:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	22b8      	movs	r2, #184	; 0xb8
 8004538:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2210      	movs	r2, #16
 8004540:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2218      	movs	r2, #24
 8004548:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	223c      	movs	r2, #60	; 0x3c
 8004550:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	223c      	movs	r2, #60	; 0x3c
 8004558:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2218      	movs	r2, #24
 8004560:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	22ff      	movs	r2, #255	; 0xff
 8004568:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	22ff      	movs	r2, #255	; 0xff
 8004570:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	22e7      	movs	r2, #231	; 0xe7
 8004578:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	22c3      	movs	r2, #195	; 0xc3
 8004580:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	22c3      	movs	r2, #195	; 0xc3
 8004588:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	22e7      	movs	r2, #231	; 0xe7
 8004590:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	22ff      	movs	r2, #255	; 0xff
 8004598:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	22ff      	movs	r2, #255	; 0xff
 80045a0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	223c      	movs	r2, #60	; 0x3c
 80045a8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2266      	movs	r2, #102	; 0x66
 80045b0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2242      	movs	r2, #66	; 0x42
 80045b8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2242      	movs	r2, #66	; 0x42
 80045c0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2266      	movs	r2, #102	; 0x66
 80045c8:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	223c      	movs	r2, #60	; 0x3c
 80045d0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	22ff      	movs	r2, #255	; 0xff
 80045d8:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	22c3      	movs	r2, #195	; 0xc3
 80045e0:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2299      	movs	r2, #153	; 0x99
 80045e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	22bd      	movs	r2, #189	; 0xbd
 80045f0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	22bd      	movs	r2, #189	; 0xbd
 80045f8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2299      	movs	r2, #153	; 0x99
 8004600:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	22c3      	movs	r2, #195	; 0xc3
 8004608:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	22ff      	movs	r2, #255	; 0xff
 8004610:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2270      	movs	r2, #112	; 0x70
 8004618:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	22f8      	movs	r2, #248	; 0xf8
 8004620:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2288      	movs	r2, #136	; 0x88
 8004628:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2288      	movs	r2, #136	; 0x88
 8004630:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	22fd      	movs	r2, #253	; 0xfd
 8004638:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	227f      	movs	r2, #127	; 0x7f
 8004640:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2207      	movs	r2, #7
 8004648:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	220f      	movs	r2, #15
 8004650:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	224e      	movs	r2, #78	; 0x4e
 8004658:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	225f      	movs	r2, #95	; 0x5f
 8004660:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	22f1      	movs	r2, #241	; 0xf1
 8004668:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	22f1      	movs	r2, #241	; 0xf1
 8004670:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	225f      	movs	r2, #95	; 0x5f
 8004678:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	224e      	movs	r2, #78	; 0x4e
 8004680:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	22c0      	movs	r2, #192	; 0xc0
 8004688:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	22e0      	movs	r2, #224	; 0xe0
 8004690:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	22ff      	movs	r2, #255	; 0xff
 8004698:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	227f      	movs	r2, #127	; 0x7f
 80046a0:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2205      	movs	r2, #5
 80046a8:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2205      	movs	r2, #5
 80046b0:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2207      	movs	r2, #7
 80046b8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2207      	movs	r2, #7
 80046c0:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	22c0      	movs	r2, #192	; 0xc0
 80046c8:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 80046cc:	e004      	b.n	80046d8 <_ZN4GLCDC1Ev+0x33c>
 80046ce:	bf00      	nop
 80046d0:	08011350 	.word	0x08011350
 80046d4:	08010f34 	.word	0x08010f34
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	22ff      	movs	r2, #255	; 0xff
 80046dc:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	227f      	movs	r2, #127	; 0x7f
 80046e4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2205      	movs	r2, #5
 80046ec:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2205      	movs	r2, #5
 80046f4:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2265      	movs	r2, #101	; 0x65
 80046fc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	227f      	movs	r2, #127	; 0x7f
 8004704:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	223f      	movs	r2, #63	; 0x3f
 800470c:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2299      	movs	r2, #153	; 0x99
 8004714:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	225a      	movs	r2, #90	; 0x5a
 800471c:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	223c      	movs	r2, #60	; 0x3c
 8004724:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	22e7      	movs	r2, #231	; 0xe7
 800472c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	22e7      	movs	r2, #231	; 0xe7
 8004734:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	223c      	movs	r2, #60	; 0x3c
 800473c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	225a      	movs	r2, #90	; 0x5a
 8004744:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2299      	movs	r2, #153	; 0x99
 800474c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	227f      	movs	r2, #127	; 0x7f
 8004754:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	223e      	movs	r2, #62	; 0x3e
 800475c:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	223e      	movs	r2, #62	; 0x3e
 8004764:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	221c      	movs	r2, #28
 800476c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	221c      	movs	r2, #28
 8004774:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2208      	movs	r2, #8
 800477c:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2208      	movs	r2, #8
 8004784:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2208      	movs	r2, #8
 800478c:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2208      	movs	r2, #8
 8004794:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	221c      	movs	r2, #28
 800479c:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	221c      	movs	r2, #28
 80047a4:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	223e      	movs	r2, #62	; 0x3e
 80047ac:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	223e      	movs	r2, #62	; 0x3e
 80047b4:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	227f      	movs	r2, #127	; 0x7f
 80047bc:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2224      	movs	r2, #36	; 0x24
 80047c4:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2266      	movs	r2, #102	; 0x66
 80047cc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	22ff      	movs	r2, #255	; 0xff
 80047d4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	22ff      	movs	r2, #255	; 0xff
 80047dc:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2266      	movs	r2, #102	; 0x66
 80047e4:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2224      	movs	r2, #36	; 0x24
 80047ec:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	225f      	movs	r2, #95	; 0x5f
 80047f4:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	225f      	movs	r2, #95	; 0x5f
 80047fc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	225f      	movs	r2, #95	; 0x5f
 8004804:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	225f      	movs	r2, #95	; 0x5f
 800480c:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2206      	movs	r2, #6
 8004814:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	220f      	movs	r2, #15
 800481c:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2209      	movs	r2, #9
 8004824:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	227f      	movs	r2, #127	; 0x7f
 800482c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	227f      	movs	r2, #127	; 0x7f
 8004834:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	227f      	movs	r2, #127	; 0x7f
 8004844:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	227f      	movs	r2, #127	; 0x7f
 800484c:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2240      	movs	r2, #64	; 0x40
 8004854:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	22da      	movs	r2, #218	; 0xda
 800485c:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	22bf      	movs	r2, #191	; 0xbf
 8004864:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	22a5      	movs	r2, #165	; 0xa5
 800486c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	22fd      	movs	r2, #253	; 0xfd
 8004874:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2259      	movs	r2, #89	; 0x59
 800487c:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2203      	movs	r2, #3
 8004884:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2270      	movs	r2, #112	; 0x70
 8004894:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2270      	movs	r2, #112	; 0x70
 800489c:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2270      	movs	r2, #112	; 0x70
 80048a4:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2270      	movs	r2, #112	; 0x70
 80048ac:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2270      	movs	r2, #112	; 0x70
 80048b4:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2270      	movs	r2, #112	; 0x70
 80048bc:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2280      	movs	r2, #128	; 0x80
 80048c4:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2294      	movs	r2, #148	; 0x94
 80048cc:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	22b6      	movs	r2, #182	; 0xb6
 80048d4:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	22ff      	movs	r2, #255	; 0xff
 80048dc:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	22ff      	movs	r2, #255	; 0xff
 80048e4:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	22b6      	movs	r2, #182	; 0xb6
 80048ec:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2294      	movs	r2, #148	; 0x94
 80048f4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2280      	movs	r2, #128	; 0x80
 80048fc:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2204      	movs	r2, #4
 8004904:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2206      	movs	r2, #6
 800490c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	227f      	movs	r2, #127	; 0x7f
 8004914:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	227f      	movs	r2, #127	; 0x7f
 800491c:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2206      	movs	r2, #6
 8004924:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2204      	movs	r2, #4
 800492c:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2210      	movs	r2, #16
 8004934:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2230      	movs	r2, #48	; 0x30
 800493c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	227f      	movs	r2, #127	; 0x7f
 8004944:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	227f      	movs	r2, #127	; 0x7f
 800494c:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2230      	movs	r2, #48	; 0x30
 8004954:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2210      	movs	r2, #16
 800495c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2208      	movs	r2, #8
 8004964:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2208      	movs	r2, #8
 800496c:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2208      	movs	r2, #8
 8004974:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	222a      	movs	r2, #42	; 0x2a
 800497c:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	223e      	movs	r2, #62	; 0x3e
 8004984:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	221c      	movs	r2, #28
 800498c:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2208      	movs	r2, #8
 8004994:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2208      	movs	r2, #8
 800499c:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	221c      	movs	r2, #28
 80049a4:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	223e      	movs	r2, #62	; 0x3e
 80049ac:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	222a      	movs	r2, #42	; 0x2a
 80049b4:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2208      	movs	r2, #8
 80049bc:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2208      	movs	r2, #8
 80049c4:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2208      	movs	r2, #8
 80049cc:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	223c      	movs	r2, #60	; 0x3c
 80049d4:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	223c      	movs	r2, #60	; 0x3c
 80049dc:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2208      	movs	r2, #8
 8004a0c:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	221c      	movs	r2, #28
 8004a14:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	223e      	movs	r2, #62	; 0x3e
 8004a1c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2208      	movs	r2, #8
 8004a24:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2208      	movs	r2, #8
 8004a2c:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	223e      	movs	r2, #62	; 0x3e
 8004a34:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	221c      	movs	r2, #28
 8004a3c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2208      	movs	r2, #8
 8004a44:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2230      	movs	r2, #48	; 0x30
 8004a4c:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2238      	movs	r2, #56	; 0x38
 8004a54:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	223c      	movs	r2, #60	; 0x3c
 8004a5c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	223e      	movs	r2, #62	; 0x3e
 8004a64:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	223e      	movs	r2, #62	; 0x3e
 8004a6c:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	223c      	movs	r2, #60	; 0x3c
 8004a74:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2238      	movs	r2, #56	; 0x38
 8004a7c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2230      	movs	r2, #48	; 0x30
 8004a84:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2206      	movs	r2, #6
 8004a8c:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	220e      	movs	r2, #14
 8004a94:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	221e      	movs	r2, #30
 8004a9c:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	223e      	movs	r2, #62	; 0x3e
 8004aa4:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	223e      	movs	r2, #62	; 0x3e
 8004aac:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	221e      	movs	r2, #30
 8004ab4:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	220e      	movs	r2, #14
 8004abc:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2206      	movs	r2, #6
 8004ac4:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2206      	movs	r2, #6
 8004acc:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	225f      	movs	r2, #95	; 0x5f
 8004ad4:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	225f      	movs	r2, #95	; 0x5f
 8004adc:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2206      	movs	r2, #6
 8004ae4:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2207      	movs	r2, #7
 8004aec:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2207      	movs	r2, #7
 8004af4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2207      	movs	r2, #7
 8004afc:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2207      	movs	r2, #7
 8004b04:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2214      	movs	r2, #20
 8004b0c:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	227f      	movs	r2, #127	; 0x7f
 8004b14:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	227f      	movs	r2, #127	; 0x7f
 8004b1c:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2214      	movs	r2, #20
 8004b24:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	227f      	movs	r2, #127	; 0x7f
 8004b2c:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	227f      	movs	r2, #127	; 0x7f
 8004b34:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2214      	movs	r2, #20
 8004b3c:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2224      	movs	r2, #36	; 0x24
 8004b44:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	222e      	movs	r2, #46	; 0x2e
 8004b4c:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	226b      	movs	r2, #107	; 0x6b
 8004b54:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	226b      	movs	r2, #107	; 0x6b
 8004b5c:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	223a      	movs	r2, #58	; 0x3a
 8004b64:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2212      	movs	r2, #18
 8004b6c:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2246      	movs	r2, #70	; 0x46
 8004b74:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2266      	movs	r2, #102	; 0x66
 8004b7c:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2230      	movs	r2, #48	; 0x30
 8004b84:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2218      	movs	r2, #24
 8004b8c:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	220c      	movs	r2, #12
 8004b94:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2266      	movs	r2, #102	; 0x66
 8004b9c:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2262      	movs	r2, #98	; 0x62
 8004ba4:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2230      	movs	r2, #48	; 0x30
 8004bac:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	227a      	movs	r2, #122	; 0x7a
 8004bb4:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	224f      	movs	r2, #79	; 0x4f
 8004bbc:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	225d      	movs	r2, #93	; 0x5d
 8004bc4:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2237      	movs	r2, #55	; 0x37
 8004bcc:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	227a      	movs	r2, #122	; 0x7a
 8004bd4:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2248      	movs	r2, #72	; 0x48
 8004bdc:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2204      	movs	r2, #4
 8004be4:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2207      	movs	r2, #7
 8004bec:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2203      	movs	r2, #3
 8004bf4:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	221c      	movs	r2, #28
 8004bfc:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	223e      	movs	r2, #62	; 0x3e
 8004c04:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2263      	movs	r2, #99	; 0x63
 8004c0c:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2241      	movs	r2, #65	; 0x41
 8004c14:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2241      	movs	r2, #65	; 0x41
 8004c1c:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2263      	movs	r2, #99	; 0x63
 8004c24:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	223e      	movs	r2, #62	; 0x3e
 8004c2c:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	221c      	movs	r2, #28
 8004c34:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2208      	movs	r2, #8
 8004c3c:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	222a      	movs	r2, #42	; 0x2a
 8004c44:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	223e      	movs	r2, #62	; 0x3e
 8004c4c:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	221c      	movs	r2, #28
 8004c54:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	221c      	movs	r2, #28
 8004c5c:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	223e      	movs	r2, #62	; 0x3e
 8004c64:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	222a      	movs	r2, #42	; 0x2a
 8004c6c:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2208      	movs	r2, #8
 8004c74:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2208      	movs	r2, #8
 8004c7c:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2208      	movs	r2, #8
 8004c84:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	223e      	movs	r2, #62	; 0x3e
 8004c8c:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	223e      	movs	r2, #62	; 0x3e
 8004c94:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2208      	movs	r2, #8
 8004c9c:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2208      	movs	r2, #8
 8004ca4:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2280      	movs	r2, #128	; 0x80
 8004cac:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	22e0      	movs	r2, #224	; 0xe0
 8004cb4:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2260      	movs	r2, #96	; 0x60
 8004cbc:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2208      	movs	r2, #8
 8004cc4:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2208      	movs	r2, #8
 8004ccc:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2208      	movs	r2, #8
 8004cd4:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2208      	movs	r2, #8
 8004cdc:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2208      	movs	r2, #8
 8004ce4:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2208      	movs	r2, #8
 8004cec:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2260      	movs	r2, #96	; 0x60
 8004cf4:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2260      	movs	r2, #96	; 0x60
 8004cfc:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2260      	movs	r2, #96	; 0x60
 8004d04:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2230      	movs	r2, #48	; 0x30
 8004d0c:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2218      	movs	r2, #24
 8004d14:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	220c      	movs	r2, #12
 8004d1c:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2206      	movs	r2, #6
 8004d24:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2203      	movs	r2, #3
 8004d2c:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	223e      	movs	r2, #62	; 0x3e
 8004d3c:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	227f      	movs	r2, #127	; 0x7f
 8004d44:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2271      	movs	r2, #113	; 0x71
 8004d4c:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2259      	movs	r2, #89	; 0x59
 8004d54:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	224d      	movs	r2, #77	; 0x4d
 8004d5c:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	227f      	movs	r2, #127	; 0x7f
 8004d64:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	223e      	movs	r2, #62	; 0x3e
 8004d6c:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2240      	movs	r2, #64	; 0x40
 8004d74:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2242      	movs	r2, #66	; 0x42
 8004d7c:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	227f      	movs	r2, #127	; 0x7f
 8004d84:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	227f      	movs	r2, #127	; 0x7f
 8004d8c:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2240      	movs	r2, #64	; 0x40
 8004d94:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2240      	movs	r2, #64	; 0x40
 8004d9c:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2262      	movs	r2, #98	; 0x62
 8004da4:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2273      	movs	r2, #115	; 0x73
 8004dac:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2259      	movs	r2, #89	; 0x59
 8004db4:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2249      	movs	r2, #73	; 0x49
 8004dbc:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	226f      	movs	r2, #111	; 0x6f
 8004dc4:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2266      	movs	r2, #102	; 0x66
 8004dcc:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2222      	movs	r2, #34	; 0x22
 8004dd4:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2263      	movs	r2, #99	; 0x63
 8004ddc:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2249      	movs	r2, #73	; 0x49
 8004de4:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2249      	movs	r2, #73	; 0x49
 8004dec:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	227f      	movs	r2, #127	; 0x7f
 8004df4:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2236      	movs	r2, #54	; 0x36
 8004dfc:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2218      	movs	r2, #24
 8004e04:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	221c      	movs	r2, #28
 8004e0c:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2216      	movs	r2, #22
 8004e14:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2253      	movs	r2, #83	; 0x53
 8004e1c:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	227f      	movs	r2, #127	; 0x7f
 8004e24:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	227f      	movs	r2, #127	; 0x7f
 8004e2c:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2250      	movs	r2, #80	; 0x50
 8004e34:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2227      	movs	r2, #39	; 0x27
 8004e3c:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2267      	movs	r2, #103	; 0x67
 8004e44:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2245      	movs	r2, #69	; 0x45
 8004e4c:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2245      	movs	r2, #69	; 0x45
 8004e54:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	227d      	movs	r2, #125	; 0x7d
 8004e5c:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2239      	movs	r2, #57	; 0x39
 8004e64:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	223c      	movs	r2, #60	; 0x3c
 8004e6c:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	227e      	movs	r2, #126	; 0x7e
 8004e74:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	224b      	movs	r2, #75	; 0x4b
 8004e7c:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2249      	movs	r2, #73	; 0x49
 8004e84:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2279      	movs	r2, #121	; 0x79
 8004e8c:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2230      	movs	r2, #48	; 0x30
 8004e94:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2203      	movs	r2, #3
 8004e9c:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2203      	movs	r2, #3
 8004ea4:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2271      	movs	r2, #113	; 0x71
 8004eac:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2279      	movs	r2, #121	; 0x79
 8004eb4:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	220f      	movs	r2, #15
 8004ebc:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2207      	movs	r2, #7
 8004ec4:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2236      	movs	r2, #54	; 0x36
 8004ecc:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	227f      	movs	r2, #127	; 0x7f
 8004ed4:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2249      	movs	r2, #73	; 0x49
 8004edc:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2249      	movs	r2, #73	; 0x49
 8004ee4:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	227f      	movs	r2, #127	; 0x7f
 8004eec:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2236      	movs	r2, #54	; 0x36
 8004ef4:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2206      	movs	r2, #6
 8004efc:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	224f      	movs	r2, #79	; 0x4f
 8004f04:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2249      	movs	r2, #73	; 0x49
 8004f0c:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2269      	movs	r2, #105	; 0x69
 8004f14:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	223f      	movs	r2, #63	; 0x3f
 8004f1c:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	221e      	movs	r2, #30
 8004f24:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2266      	movs	r2, #102	; 0x66
 8004f2c:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2266      	movs	r2, #102	; 0x66
 8004f34:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2280      	movs	r2, #128	; 0x80
 8004f3c:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	22e6      	movs	r2, #230	; 0xe6
 8004f44:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2266      	movs	r2, #102	; 0x66
 8004f4c:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2208      	movs	r2, #8
 8004f54:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	221c      	movs	r2, #28
 8004f5c:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2236      	movs	r2, #54	; 0x36
 8004f64:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2263      	movs	r2, #99	; 0x63
 8004f6c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2241      	movs	r2, #65	; 0x41
 8004f74:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2224      	movs	r2, #36	; 0x24
 8004f7c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2224      	movs	r2, #36	; 0x24
 8004f84:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2224      	movs	r2, #36	; 0x24
 8004f8c:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2224      	movs	r2, #36	; 0x24
 8004f94:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2224      	movs	r2, #36	; 0x24
 8004f9c:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2224      	movs	r2, #36	; 0x24
 8004fa4:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2241      	movs	r2, #65	; 0x41
 8004fac:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2263      	movs	r2, #99	; 0x63
 8004fb4:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2236      	movs	r2, #54	; 0x36
 8004fbc:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	221c      	movs	r2, #28
 8004fc4:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2208      	movs	r2, #8
 8004fcc:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2203      	movs	r2, #3
 8004fdc:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2251      	movs	r2, #81	; 0x51
 8004fe4:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2259      	movs	r2, #89	; 0x59
 8004fec:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	220f      	movs	r2, #15
 8004ff4:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2206      	movs	r2, #6
 8004ffc:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	223e      	movs	r2, #62	; 0x3e
 8005004:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	227f      	movs	r2, #127	; 0x7f
 800500c:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2241      	movs	r2, #65	; 0x41
 8005014:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	225d      	movs	r2, #93	; 0x5d
 800501c:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	225d      	movs	r2, #93	; 0x5d
 8005024:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	221f      	movs	r2, #31
 800502c:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	221e      	movs	r2, #30
 8005034:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	227c      	movs	r2, #124	; 0x7c
 800503c:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	227e      	movs	r2, #126	; 0x7e
 8005044:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2213      	movs	r2, #19
 800504c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2213      	movs	r2, #19
 8005054:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	227e      	movs	r2, #126	; 0x7e
 800505c:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	227c      	movs	r2, #124	; 0x7c
 8005064:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2241      	movs	r2, #65	; 0x41
 800506c:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	227f      	movs	r2, #127	; 0x7f
 8005074:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	227f      	movs	r2, #127	; 0x7f
 800507c:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2249      	movs	r2, #73	; 0x49
 8005084:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2249      	movs	r2, #73	; 0x49
 800508c:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	227f      	movs	r2, #127	; 0x7f
 8005094:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2236      	movs	r2, #54	; 0x36
 800509c:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	221c      	movs	r2, #28
 80050a4:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	223e      	movs	r2, #62	; 0x3e
 80050ac:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2263      	movs	r2, #99	; 0x63
 80050b4:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2241      	movs	r2, #65	; 0x41
 80050bc:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2241      	movs	r2, #65	; 0x41
 80050c4:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2263      	movs	r2, #99	; 0x63
 80050cc:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2222      	movs	r2, #34	; 0x22
 80050d4:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2241      	movs	r2, #65	; 0x41
 80050dc:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	227f      	movs	r2, #127	; 0x7f
 80050e4:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	227f      	movs	r2, #127	; 0x7f
 80050ec:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2241      	movs	r2, #65	; 0x41
 80050f4:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2263      	movs	r2, #99	; 0x63
 80050fc:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	223e      	movs	r2, #62	; 0x3e
 8005104:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	221c      	movs	r2, #28
 800510c:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2241      	movs	r2, #65	; 0x41
 8005114:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	227f      	movs	r2, #127	; 0x7f
 800511c:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	227f      	movs	r2, #127	; 0x7f
 8005124:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2249      	movs	r2, #73	; 0x49
 800512c:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	225d      	movs	r2, #93	; 0x5d
 8005134:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2241      	movs	r2, #65	; 0x41
 800513c:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2263      	movs	r2, #99	; 0x63
 8005144:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2241      	movs	r2, #65	; 0x41
 800514c:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	227f      	movs	r2, #127	; 0x7f
 8005154:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	227f      	movs	r2, #127	; 0x7f
 800515c:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2249      	movs	r2, #73	; 0x49
 8005164:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	221d      	movs	r2, #29
 800516c:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2203      	movs	r2, #3
 800517c:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	221c      	movs	r2, #28
 8005184:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	223e      	movs	r2, #62	; 0x3e
 800518c:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2263      	movs	r2, #99	; 0x63
 8005194:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2241      	movs	r2, #65	; 0x41
 800519c:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2251      	movs	r2, #81	; 0x51
 80051a4:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2273      	movs	r2, #115	; 0x73
 80051ac:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2272      	movs	r2, #114	; 0x72
 80051b4:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	227f      	movs	r2, #127	; 0x7f
 80051bc:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	227f      	movs	r2, #127	; 0x7f
 80051c4:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2208      	movs	r2, #8
 80051cc:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2208      	movs	r2, #8
 80051d4:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	227f      	movs	r2, #127	; 0x7f
 80051dc:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	227f      	movs	r2, #127	; 0x7f
 80051e4:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2241      	movs	r2, #65	; 0x41
 80051ec:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	227f      	movs	r2, #127	; 0x7f
 80051f4:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	227f      	movs	r2, #127	; 0x7f
 80051fc:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2241      	movs	r2, #65	; 0x41
 8005204:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2230      	movs	r2, #48	; 0x30
 800520c:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2270      	movs	r2, #112	; 0x70
 8005214:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2240      	movs	r2, #64	; 0x40
 800521c:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2241      	movs	r2, #65	; 0x41
 8005224:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	227f      	movs	r2, #127	; 0x7f
 800522c:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	223f      	movs	r2, #63	; 0x3f
 8005234:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2241      	movs	r2, #65	; 0x41
 8005244:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	227f      	movs	r2, #127	; 0x7f
 800524c:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	227f      	movs	r2, #127	; 0x7f
 8005254:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2208      	movs	r2, #8
 800525c:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	221c      	movs	r2, #28
 8005264:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2277      	movs	r2, #119	; 0x77
 800526c:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2263      	movs	r2, #99	; 0x63
 8005274:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2241      	movs	r2, #65	; 0x41
 800527c:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	227f      	movs	r2, #127	; 0x7f
 8005284:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	227f      	movs	r2, #127	; 0x7f
 800528c:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2241      	movs	r2, #65	; 0x41
 8005294:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2240      	movs	r2, #64	; 0x40
 800529c:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2260      	movs	r2, #96	; 0x60
 80052a4:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2270      	movs	r2, #112	; 0x70
 80052ac:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	227f      	movs	r2, #127	; 0x7f
 80052b4:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	227f      	movs	r2, #127	; 0x7f
 80052bc:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	220e      	movs	r2, #14
 80052c4:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	221c      	movs	r2, #28
 80052cc:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	220e      	movs	r2, #14
 80052d4:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	227f      	movs	r2, #127	; 0x7f
 80052dc:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	227f      	movs	r2, #127	; 0x7f
 80052e4:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	227f      	movs	r2, #127	; 0x7f
 80052ec:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	227f      	movs	r2, #127	; 0x7f
 80052f4:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2206      	movs	r2, #6
 80052fc:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	220c      	movs	r2, #12
 8005304:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2218      	movs	r2, #24
 800530c:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	227f      	movs	r2, #127	; 0x7f
 8005314:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	227f      	movs	r2, #127	; 0x7f
 800531c:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	221c      	movs	r2, #28
 8005324:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	223e      	movs	r2, #62	; 0x3e
 800532c:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2263      	movs	r2, #99	; 0x63
 8005334:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2241      	movs	r2, #65	; 0x41
 800533c:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2263      	movs	r2, #99	; 0x63
 8005344:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	223e      	movs	r2, #62	; 0x3e
 800534c:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	221c      	movs	r2, #28
 8005354:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2241      	movs	r2, #65	; 0x41
 800535c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	227f      	movs	r2, #127	; 0x7f
 8005364:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	227f      	movs	r2, #127	; 0x7f
 800536c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2249      	movs	r2, #73	; 0x49
 8005374:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2209      	movs	r2, #9
 800537c:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	220f      	movs	r2, #15
 8005384:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2206      	movs	r2, #6
 800538c:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	221e      	movs	r2, #30
 8005394:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	223f      	movs	r2, #63	; 0x3f
 800539c:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2221      	movs	r2, #33	; 0x21
 80053a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2271      	movs	r2, #113	; 0x71
 80053ac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	227f      	movs	r2, #127	; 0x7f
 80053b4:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	225e      	movs	r2, #94	; 0x5e
 80053bc:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2241      	movs	r2, #65	; 0x41
 80053c4:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	227f      	movs	r2, #127	; 0x7f
 80053cc:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	227f      	movs	r2, #127	; 0x7f
 80053d4:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2209      	movs	r2, #9
 80053dc:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2219      	movs	r2, #25
 80053e4:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	227f      	movs	r2, #127	; 0x7f
 80053ec:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2266      	movs	r2, #102	; 0x66
 80053f4:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2226      	movs	r2, #38	; 0x26
 80053fc:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	226f      	movs	r2, #111	; 0x6f
 8005404:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	224d      	movs	r2, #77	; 0x4d
 800540c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2259      	movs	r2, #89	; 0x59
 8005414:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2273      	movs	r2, #115	; 0x73
 800541c:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2232      	movs	r2, #50	; 0x32
 8005424:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2203      	movs	r2, #3
 800542c:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2241      	movs	r2, #65	; 0x41
 8005434:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	227f      	movs	r2, #127	; 0x7f
 800543c:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	227f      	movs	r2, #127	; 0x7f
 8005444:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2241      	movs	r2, #65	; 0x41
 800544c:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2203      	movs	r2, #3
 8005454:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	227f      	movs	r2, #127	; 0x7f
 800545c:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	227f      	movs	r2, #127	; 0x7f
 8005464:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2240      	movs	r2, #64	; 0x40
 800546c:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2240      	movs	r2, #64	; 0x40
 8005474:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	227f      	movs	r2, #127	; 0x7f
 800547c:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	227f      	movs	r2, #127	; 0x7f
 8005484:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	221f      	movs	r2, #31
 800548c:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	223f      	movs	r2, #63	; 0x3f
 8005494:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2260      	movs	r2, #96	; 0x60
 800549c:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2260      	movs	r2, #96	; 0x60
 80054a4:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	223f      	movs	r2, #63	; 0x3f
 80054ac:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	221f      	movs	r2, #31
 80054b4:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	227f      	movs	r2, #127	; 0x7f
 80054bc:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	227f      	movs	r2, #127	; 0x7f
 80054c4:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2230      	movs	r2, #48	; 0x30
 80054cc:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2218      	movs	r2, #24
 80054d4:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2230      	movs	r2, #48	; 0x30
 80054dc:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	227f      	movs	r2, #127	; 0x7f
 80054e4:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	227f      	movs	r2, #127	; 0x7f
 80054ec:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2243      	movs	r2, #67	; 0x43
 80054f4:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2267      	movs	r2, #103	; 0x67
 80054fc:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	223c      	movs	r2, #60	; 0x3c
 8005504:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2218      	movs	r2, #24
 800550c:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	223c      	movs	r2, #60	; 0x3c
 8005514:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2267      	movs	r2, #103	; 0x67
 800551c:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2243      	movs	r2, #67	; 0x43
 8005524:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2207      	movs	r2, #7
 800552c:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	224f      	movs	r2, #79	; 0x4f
 8005534:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2278      	movs	r2, #120	; 0x78
 800553c:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2278      	movs	r2, #120	; 0x78
 8005544:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	224f      	movs	r2, #79	; 0x4f
 800554c:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2207      	movs	r2, #7
 8005554:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2247      	movs	r2, #71	; 0x47
 800555c:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2263      	movs	r2, #99	; 0x63
 8005564:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2271      	movs	r2, #113	; 0x71
 800556c:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2259      	movs	r2, #89	; 0x59
 8005574:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	224d      	movs	r2, #77	; 0x4d
 800557c:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2267      	movs	r2, #103	; 0x67
 8005584:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2273      	movs	r2, #115	; 0x73
 800558c:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	227f      	movs	r2, #127	; 0x7f
 8005594:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	227f      	movs	r2, #127	; 0x7f
 800559c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2241      	movs	r2, #65	; 0x41
 80055a4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2241      	movs	r2, #65	; 0x41
 80055ac:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2203      	movs	r2, #3
 80055bc:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2206      	movs	r2, #6
 80055c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	220c      	movs	r2, #12
 80055cc:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2218      	movs	r2, #24
 80055d4:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2230      	movs	r2, #48	; 0x30
 80055dc:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2260      	movs	r2, #96	; 0x60
 80055e4:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2241      	movs	r2, #65	; 0x41
 80055ec:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2241      	movs	r2, #65	; 0x41
 80055f4:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	227f      	movs	r2, #127	; 0x7f
 80055fc:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	227f      	movs	r2, #127	; 0x7f
 8005604:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2208      	movs	r2, #8
 800560c:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	220c      	movs	r2, #12
 8005614:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2206      	movs	r2, #6
 800561c:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2203      	movs	r2, #3
 8005624:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2206      	movs	r2, #6
 800562c:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	220c      	movs	r2, #12
 8005634:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2208      	movs	r2, #8
 800563c:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2280      	movs	r2, #128	; 0x80
 8005644:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2280      	movs	r2, #128	; 0x80
 800564c:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2280      	movs	r2, #128	; 0x80
 8005654:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2280      	movs	r2, #128	; 0x80
 800565c:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2280      	movs	r2, #128	; 0x80
 8005664:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2280      	movs	r2, #128	; 0x80
 800566c:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2280      	movs	r2, #128	; 0x80
 8005674:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2280      	movs	r2, #128	; 0x80
 800567c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2203      	movs	r2, #3
 8005684:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2207      	movs	r2, #7
 800568c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2204      	movs	r2, #4
 8005694:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2274      	movs	r2, #116	; 0x74
 80056a4:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2254      	movs	r2, #84	; 0x54
 80056ac:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2254      	movs	r2, #84	; 0x54
 80056b4:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	223c      	movs	r2, #60	; 0x3c
 80056bc:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2278      	movs	r2, #120	; 0x78
 80056c4:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2240      	movs	r2, #64	; 0x40
 80056cc:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2241      	movs	r2, #65	; 0x41
 80056d4:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	227f      	movs	r2, #127	; 0x7f
 80056dc:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	223f      	movs	r2, #63	; 0x3f
 80056e4:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2248      	movs	r2, #72	; 0x48
 80056ec:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2248      	movs	r2, #72	; 0x48
 80056f4:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2278      	movs	r2, #120	; 0x78
 80056fc:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2230      	movs	r2, #48	; 0x30
 8005704:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2238      	movs	r2, #56	; 0x38
 800570c:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	227c      	movs	r2, #124	; 0x7c
 8005714:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2244      	movs	r2, #68	; 0x44
 800571c:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2244      	movs	r2, #68	; 0x44
 8005724:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	226c      	movs	r2, #108	; 0x6c
 800572c:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2228      	movs	r2, #40	; 0x28
 8005734:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2230      	movs	r2, #48	; 0x30
 800573c:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2278      	movs	r2, #120	; 0x78
 8005744:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2248      	movs	r2, #72	; 0x48
 800574c:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2249      	movs	r2, #73	; 0x49
 8005754:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	223f      	movs	r2, #63	; 0x3f
 800575c:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	227f      	movs	r2, #127	; 0x7f
 8005764:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2240      	movs	r2, #64	; 0x40
 800576c:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2238      	movs	r2, #56	; 0x38
 8005774:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	227c      	movs	r2, #124	; 0x7c
 800577c:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2254      	movs	r2, #84	; 0x54
 8005784:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2254      	movs	r2, #84	; 0x54
 800578c:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	225c      	movs	r2, #92	; 0x5c
 8005794:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2218      	movs	r2, #24
 800579c:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2248      	movs	r2, #72	; 0x48
 80057a4:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	227e      	movs	r2, #126	; 0x7e
 80057ac:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	227f      	movs	r2, #127	; 0x7f
 80057b4:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2249      	movs	r2, #73	; 0x49
 80057bc:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2203      	movs	r2, #3
 80057c4:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2298      	movs	r2, #152	; 0x98
 80057d4:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	22bc      	movs	r2, #188	; 0xbc
 80057dc:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	22a4      	movs	r2, #164	; 0xa4
 80057e4:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	22a4      	movs	r2, #164	; 0xa4
 80057ec:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	22f8      	movs	r2, #248	; 0xf8
 80057f4:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	227c      	movs	r2, #124	; 0x7c
 80057fc:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2204      	movs	r2, #4
 8005804:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2241      	movs	r2, #65	; 0x41
 800580c:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	227f      	movs	r2, #127	; 0x7f
 8005814:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	227f      	movs	r2, #127	; 0x7f
 800581c:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2208      	movs	r2, #8
 8005824:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2204      	movs	r2, #4
 800582c:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	227c      	movs	r2, #124	; 0x7c
 8005834:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2278      	movs	r2, #120	; 0x78
 800583c:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2244      	movs	r2, #68	; 0x44
 8005844:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	227d      	movs	r2, #125	; 0x7d
 800584c:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	227d      	movs	r2, #125	; 0x7d
 8005854:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2240      	movs	r2, #64	; 0x40
 800585c:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2260      	movs	r2, #96	; 0x60
 8005864:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	22e0      	movs	r2, #224	; 0xe0
 800586c:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2280      	movs	r2, #128	; 0x80
 8005874:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2280      	movs	r2, #128	; 0x80
 800587c:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	22fd      	movs	r2, #253	; 0xfd
 8005884:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	227d      	movs	r2, #125	; 0x7d
 800588c:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2241      	movs	r2, #65	; 0x41
 8005894:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	227f      	movs	r2, #127	; 0x7f
 800589c:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	227f      	movs	r2, #127	; 0x7f
 80058a4:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2210      	movs	r2, #16
 80058ac:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2238      	movs	r2, #56	; 0x38
 80058b4:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	226c      	movs	r2, #108	; 0x6c
 80058bc:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2244      	movs	r2, #68	; 0x44
 80058c4:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2241      	movs	r2, #65	; 0x41
 80058cc:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	227f      	movs	r2, #127	; 0x7f
 80058d4:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	227f      	movs	r2, #127	; 0x7f
 80058dc:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2240      	movs	r2, #64	; 0x40
 80058e4:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	227c      	movs	r2, #124	; 0x7c
 80058ec:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	227c      	movs	r2, #124	; 0x7c
 80058f4:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2218      	movs	r2, #24
 80058fc:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2238      	movs	r2, #56	; 0x38
 8005904:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	221c      	movs	r2, #28
 800590c:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	227c      	movs	r2, #124	; 0x7c
 8005914:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2278      	movs	r2, #120	; 0x78
 800591c:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	227c      	movs	r2, #124	; 0x7c
 8005924:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	227c      	movs	r2, #124	; 0x7c
 800592c:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2204      	movs	r2, #4
 8005934:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2204      	movs	r2, #4
 800593c:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	227c      	movs	r2, #124	; 0x7c
 8005944:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2278      	movs	r2, #120	; 0x78
 800594c:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2238      	movs	r2, #56	; 0x38
 8005954:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	227c      	movs	r2, #124	; 0x7c
 800595c:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2244      	movs	r2, #68	; 0x44
 8005964:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2244      	movs	r2, #68	; 0x44
 800596c:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	227c      	movs	r2, #124	; 0x7c
 8005974:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2238      	movs	r2, #56	; 0x38
 800597c:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2284      	movs	r2, #132	; 0x84
 8005984:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	22fc      	movs	r2, #252	; 0xfc
 800598c:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	22f8      	movs	r2, #248	; 0xf8
 8005994:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	22a4      	movs	r2, #164	; 0xa4
 800599c:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2224      	movs	r2, #36	; 0x24
 80059a4:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	223c      	movs	r2, #60	; 0x3c
 80059ac:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2218      	movs	r2, #24
 80059b4:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2218      	movs	r2, #24
 80059bc:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	223c      	movs	r2, #60	; 0x3c
 80059c4:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2224      	movs	r2, #36	; 0x24
 80059cc:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	22a4      	movs	r2, #164	; 0xa4
 80059d4:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	22f8      	movs	r2, #248	; 0xf8
 80059dc:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	22fc      	movs	r2, #252	; 0xfc
 80059e4:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2284      	movs	r2, #132	; 0x84
 80059ec:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2244      	movs	r2, #68	; 0x44
 80059f4:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	227c      	movs	r2, #124	; 0x7c
 80059fc:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2278      	movs	r2, #120	; 0x78
 8005a04:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	224c      	movs	r2, #76	; 0x4c
 8005a0c:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2204      	movs	r2, #4
 8005a14:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	221c      	movs	r2, #28
 8005a1c:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2218      	movs	r2, #24
 8005a24:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2248      	movs	r2, #72	; 0x48
 8005a2c:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	225c      	movs	r2, #92	; 0x5c
 8005a34:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2254      	movs	r2, #84	; 0x54
 8005a3c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2254      	movs	r2, #84	; 0x54
 8005a44:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2274      	movs	r2, #116	; 0x74
 8005a4c:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2224      	movs	r2, #36	; 0x24
 8005a54:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2204      	movs	r2, #4
 8005a5c:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	223e      	movs	r2, #62	; 0x3e
 8005a64:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	227f      	movs	r2, #127	; 0x7f
 8005a6c:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2244      	movs	r2, #68	; 0x44
 8005a74:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2224      	movs	r2, #36	; 0x24
 8005a7c:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	223c      	movs	r2, #60	; 0x3c
 8005a84:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	227c      	movs	r2, #124	; 0x7c
 8005a8c:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2240      	movs	r2, #64	; 0x40
 8005a94:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2240      	movs	r2, #64	; 0x40
 8005a9c:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	223c      	movs	r2, #60	; 0x3c
 8005aa4:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	227c      	movs	r2, #124	; 0x7c
 8005aac:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2240      	movs	r2, #64	; 0x40
 8005ab4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	221c      	movs	r2, #28
 8005abc:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	223c      	movs	r2, #60	; 0x3c
 8005ac4:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2260      	movs	r2, #96	; 0x60
 8005acc:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2260      	movs	r2, #96	; 0x60
 8005ad4:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	223c      	movs	r2, #60	; 0x3c
 8005adc:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	221c      	movs	r2, #28
 8005ae4:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	223c      	movs	r2, #60	; 0x3c
 8005aec:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	227c      	movs	r2, #124	; 0x7c
 8005af4:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2270      	movs	r2, #112	; 0x70
 8005afc:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2238      	movs	r2, #56	; 0x38
 8005b04:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2270      	movs	r2, #112	; 0x70
 8005b0c:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	227c      	movs	r2, #124	; 0x7c
 8005b14:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	223c      	movs	r2, #60	; 0x3c
 8005b1c:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2244      	movs	r2, #68	; 0x44
 8005b24:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	226c      	movs	r2, #108	; 0x6c
 8005b2c:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2238      	movs	r2, #56	; 0x38
 8005b34:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2210      	movs	r2, #16
 8005b3c:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2238      	movs	r2, #56	; 0x38
 8005b44:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	226c      	movs	r2, #108	; 0x6c
 8005b4c:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2244      	movs	r2, #68	; 0x44
 8005b54:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	229c      	movs	r2, #156	; 0x9c
 8005b5c:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	22bc      	movs	r2, #188	; 0xbc
 8005b64:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	22a0      	movs	r2, #160	; 0xa0
 8005b6c:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	22a0      	movs	r2, #160	; 0xa0
 8005b74:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	22fc      	movs	r2, #252	; 0xfc
 8005b7c:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	227c      	movs	r2, #124	; 0x7c
 8005b84:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	224c      	movs	r2, #76	; 0x4c
 8005b8c:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2264      	movs	r2, #100	; 0x64
 8005b94:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2274      	movs	r2, #116	; 0x74
 8005b9c:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	225c      	movs	r2, #92	; 0x5c
 8005ba4:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	224c      	movs	r2, #76	; 0x4c
 8005bac:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2264      	movs	r2, #100	; 0x64
 8005bb4:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2208      	movs	r2, #8
 8005bbc:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2208      	movs	r2, #8
 8005bc4:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	223e      	movs	r2, #62	; 0x3e
 8005bcc:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2277      	movs	r2, #119	; 0x77
 8005bd4:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2241      	movs	r2, #65	; 0x41
 8005bdc:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2241      	movs	r2, #65	; 0x41
 8005be4:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2277      	movs	r2, #119	; 0x77
 8005bec:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2277      	movs	r2, #119	; 0x77
 8005bf4:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2241      	movs	r2, #65	; 0x41
 8005bfc:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2241      	movs	r2, #65	; 0x41
 8005c04:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2277      	movs	r2, #119	; 0x77
 8005c0c:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	223e      	movs	r2, #62	; 0x3e
 8005c14:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2208      	movs	r2, #8
 8005c1c:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2208      	movs	r2, #8
 8005c24:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2203      	movs	r2, #3
 8005c34:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2203      	movs	r2, #3
 8005c44:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2203      	movs	r2, #3
 8005c54:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2270      	movs	r2, #112	; 0x70
 8005c64:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2278      	movs	r2, #120	; 0x78
 8005c6c:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	224c      	movs	r2, #76	; 0x4c
 8005c74:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2246      	movs	r2, #70	; 0x46
 8005c7c:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	224c      	movs	r2, #76	; 0x4c
 8005c84:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2278      	movs	r2, #120	; 0x78
 8005c8c:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2270      	movs	r2, #112	; 0x70
 8005c94:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	220e      	movs	r2, #14
 8005c9c:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	229f      	movs	r2, #159	; 0x9f
 8005ca4:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2291      	movs	r2, #145	; 0x91
 8005cac:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	22b1      	movs	r2, #177	; 0xb1
 8005cb4:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	22fb      	movs	r2, #251	; 0xfb
 8005cbc:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	224a      	movs	r2, #74	; 0x4a
 8005cc4:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	223a      	movs	r2, #58	; 0x3a
 8005ccc:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	227a      	movs	r2, #122	; 0x7a
 8005cd4:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2240      	movs	r2, #64	; 0x40
 8005cdc:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2240      	movs	r2, #64	; 0x40
 8005ce4:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	227a      	movs	r2, #122	; 0x7a
 8005cec:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	227a      	movs	r2, #122	; 0x7a
 8005cf4:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2240      	movs	r2, #64	; 0x40
 8005cfc:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2238      	movs	r2, #56	; 0x38
 8005d04:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	227c      	movs	r2, #124	; 0x7c
 8005d0c:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2254      	movs	r2, #84	; 0x54
 8005d14:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2255      	movs	r2, #85	; 0x55
 8005d1c:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	225d      	movs	r2, #93	; 0x5d
 8005d24:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2219      	movs	r2, #25
 8005d2c:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2223      	movs	r2, #35	; 0x23
 8005d3c:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2275      	movs	r2, #117	; 0x75
 8005d44:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2255      	movs	r2, #85	; 0x55
 8005d4c:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2255      	movs	r2, #85	; 0x55
 8005d54:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	227d      	movs	r2, #125	; 0x7d
 8005d5c:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	227b      	movs	r2, #123	; 0x7b
 8005d64:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2242      	movs	r2, #66	; 0x42
 8005d6c:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2221      	movs	r2, #33	; 0x21
 8005d74:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2275      	movs	r2, #117	; 0x75
 8005d7c:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2254      	movs	r2, #84	; 0x54
 8005d84:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2254      	movs	r2, #84	; 0x54
 8005d8c:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	227d      	movs	r2, #125	; 0x7d
 8005d94:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2279      	movs	r2, #121	; 0x79
 8005d9c:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2240      	movs	r2, #64	; 0x40
 8005da4:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2221      	movs	r2, #33	; 0x21
 8005dac:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2275      	movs	r2, #117	; 0x75
 8005db4:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2255      	movs	r2, #85	; 0x55
 8005dbc:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2254      	movs	r2, #84	; 0x54
 8005dc4:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	227c      	movs	r2, #124	; 0x7c
 8005dcc:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2278      	movs	r2, #120	; 0x78
 8005dd4:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2240      	movs	r2, #64	; 0x40
 8005ddc:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2274      	movs	r2, #116	; 0x74
 8005dec:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2257      	movs	r2, #87	; 0x57
 8005df4:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2257      	movs	r2, #87	; 0x57
 8005dfc:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	227c      	movs	r2, #124	; 0x7c
 8005e04:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2278      	movs	r2, #120	; 0x78
 8005e0c:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2240      	movs	r2, #64	; 0x40
 8005e14:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2218      	movs	r2, #24
 8005e1c:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	223c      	movs	r2, #60	; 0x3c
 8005e24:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	22a4      	movs	r2, #164	; 0xa4
 8005e2c:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	22a4      	movs	r2, #164	; 0xa4
 8005e34:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	22e4      	movs	r2, #228	; 0xe4
 8005e3c:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2240      	movs	r2, #64	; 0x40
 8005e44:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	223b      	movs	r2, #59	; 0x3b
 8005e54:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	227d      	movs	r2, #125	; 0x7d
 8005e5c:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2255      	movs	r2, #85	; 0x55
 8005e64:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2255      	movs	r2, #85	; 0x55
 8005e6c:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	225d      	movs	r2, #93	; 0x5d
 8005e74:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	221b      	movs	r2, #27
 8005e7c:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2202      	movs	r2, #2
 8005e84:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2239      	movs	r2, #57	; 0x39
 8005e8c:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	227d      	movs	r2, #125	; 0x7d
 8005e94:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2254      	movs	r2, #84	; 0x54
 8005e9c:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2254      	movs	r2, #84	; 0x54
 8005ea4:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	225d      	movs	r2, #93	; 0x5d
 8005eac:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2219      	movs	r2, #25
 8005eb4:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2239      	movs	r2, #57	; 0x39
 8005ebc:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	227d      	movs	r2, #125	; 0x7d
 8005ec4:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2255      	movs	r2, #85	; 0x55
 8005ecc:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2254      	movs	r2, #84	; 0x54
 8005ed4:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	225c      	movs	r2, #92	; 0x5c
 8005edc:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2218      	movs	r2, #24
 8005ee4:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2245      	movs	r2, #69	; 0x45
 8005ef4:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	227c      	movs	r2, #124	; 0x7c
 8005efc:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	227c      	movs	r2, #124	; 0x7c
 8005f04:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2241      	movs	r2, #65	; 0x41
 8005f0c:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2203      	movs	r2, #3
 8005f24:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2245      	movs	r2, #69	; 0x45
 8005f2c:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	227d      	movs	r2, #125	; 0x7d
 8005f34:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	227d      	movs	r2, #125	; 0x7d
 8005f3c:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2243      	movs	r2, #67	; 0x43
 8005f44:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2245      	movs	r2, #69	; 0x45
 8005f5c:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	227d      	movs	r2, #125	; 0x7d
 8005f64:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	227c      	movs	r2, #124	; 0x7c
 8005f6c:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2240      	movs	r2, #64	; 0x40
 8005f74:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2279      	movs	r2, #121	; 0x79
 8005f7c:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	227d      	movs	r2, #125	; 0x7d
 8005f84:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2216      	movs	r2, #22
 8005f8c:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2212      	movs	r2, #18
 8005f94:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2216      	movs	r2, #22
 8005f9c:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	227d      	movs	r2, #125	; 0x7d
 8005fa4:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2279      	movs	r2, #121	; 0x79
 8005fac:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2270      	movs	r2, #112	; 0x70
 8005fb4:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2278      	movs	r2, #120	; 0x78
 8005fbc:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	222b      	movs	r2, #43	; 0x2b
 8005fc4:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	222b      	movs	r2, #43	; 0x2b
 8005fcc:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2278      	movs	r2, #120	; 0x78
 8005fd4:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2270      	movs	r2, #112	; 0x70
 8005fdc:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2244      	movs	r2, #68	; 0x44
 8005fe4:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	227c      	movs	r2, #124	; 0x7c
 8005fec:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	227c      	movs	r2, #124	; 0x7c
 8005ff4:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2255      	movs	r2, #85	; 0x55
 8005ffc:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2255      	movs	r2, #85	; 0x55
 8006004:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2245      	movs	r2, #69	; 0x45
 800600c:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2220      	movs	r2, #32
 8006014:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2274      	movs	r2, #116	; 0x74
 800601c:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2254      	movs	r2, #84	; 0x54
 8006024:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2254      	movs	r2, #84	; 0x54
 800602c:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	227c      	movs	r2, #124	; 0x7c
 8006034:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	227c      	movs	r2, #124	; 0x7c
 800603c:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2254      	movs	r2, #84	; 0x54
 8006044:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2254      	movs	r2, #84	; 0x54
 800604c:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	227c      	movs	r2, #124	; 0x7c
 8006054:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	227e      	movs	r2, #126	; 0x7e
 800605c:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	220b      	movs	r2, #11
 8006064:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2209      	movs	r2, #9
 800606c:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	227f      	movs	r2, #127	; 0x7f
 8006074:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	227f      	movs	r2, #127	; 0x7f
 800607c:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2249      	movs	r2, #73	; 0x49
 8006084:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2232      	movs	r2, #50	; 0x32
 800608c:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	227b      	movs	r2, #123	; 0x7b
 8006094:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2249      	movs	r2, #73	; 0x49
 800609c:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2249      	movs	r2, #73	; 0x49
 80060a4:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	227b      	movs	r2, #123	; 0x7b
 80060ac:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2232      	movs	r2, #50	; 0x32
 80060b4:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2232      	movs	r2, #50	; 0x32
 80060bc:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	227a      	movs	r2, #122	; 0x7a
 80060c4:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2248      	movs	r2, #72	; 0x48
 80060cc:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2248      	movs	r2, #72	; 0x48
 80060d4:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	227a      	movs	r2, #122	; 0x7a
 80060dc:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2232      	movs	r2, #50	; 0x32
 80060e4:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2232      	movs	r2, #50	; 0x32
 80060ec:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	227a      	movs	r2, #122	; 0x7a
 80060f4:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	224a      	movs	r2, #74	; 0x4a
 80060fc:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2248      	movs	r2, #72	; 0x48
 8006104:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2278      	movs	r2, #120	; 0x78
 800610c:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2230      	movs	r2, #48	; 0x30
 8006114:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	223a      	movs	r2, #58	; 0x3a
 800611c:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	227b      	movs	r2, #123	; 0x7b
 8006124:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2241      	movs	r2, #65	; 0x41
 800612c:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2241      	movs	r2, #65	; 0x41
 8006134:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	227b      	movs	r2, #123	; 0x7b
 800613c:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	227a      	movs	r2, #122	; 0x7a
 8006144:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2240      	movs	r2, #64	; 0x40
 800614c:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	223a      	movs	r2, #58	; 0x3a
 8006154:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	227a      	movs	r2, #122	; 0x7a
 800615c:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2242      	movs	r2, #66	; 0x42
 8006164:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2240      	movs	r2, #64	; 0x40
 800616c:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2278      	movs	r2, #120	; 0x78
 8006174:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2278      	movs	r2, #120	; 0x78
 800617c:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2240      	movs	r2, #64	; 0x40
 8006184:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	229a      	movs	r2, #154	; 0x9a
 800618c:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	22ba      	movs	r2, #186	; 0xba
 8006194:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	22a0      	movs	r2, #160	; 0xa0
 800619c:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	22a0      	movs	r2, #160	; 0xa0
 80061a4:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	22fa      	movs	r2, #250	; 0xfa
 80061ac:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	227a      	movs	r2, #122	; 0x7a
 80061b4:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2219      	movs	r2, #25
 80061c4:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	223c      	movs	r2, #60	; 0x3c
 80061cc:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2266      	movs	r2, #102	; 0x66
 80061d4:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2266      	movs	r2, #102	; 0x66
 80061dc:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	223c      	movs	r2, #60	; 0x3c
 80061e4:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2219      	movs	r2, #25
 80061ec:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	223d      	movs	r2, #61	; 0x3d
 80061fc:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	227d      	movs	r2, #125	; 0x7d
 8006204:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2240      	movs	r2, #64	; 0x40
 800620c:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2240      	movs	r2, #64	; 0x40
 8006214:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	227d      	movs	r2, #125	; 0x7d
 800621c:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	223d      	movs	r2, #61	; 0x3d
 8006224:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2218      	movs	r2, #24
 800622c:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	223c      	movs	r2, #60	; 0x3c
 8006234:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2224      	movs	r2, #36	; 0x24
 800623c:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	22e7      	movs	r2, #231	; 0xe7
 8006244:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	22e7      	movs	r2, #231	; 0xe7
 800624c:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2224      	movs	r2, #36	; 0x24
 8006254:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2224      	movs	r2, #36	; 0x24
 800625c:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2268      	movs	r2, #104	; 0x68
 8006264:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	227e      	movs	r2, #126	; 0x7e
 800626c:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	227f      	movs	r2, #127	; 0x7f
 8006274:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2249      	movs	r2, #73	; 0x49
 800627c:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2243      	movs	r2, #67	; 0x43
 8006284:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2266      	movs	r2, #102	; 0x66
 800628c:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2220      	movs	r2, #32
 8006294:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	222b      	movs	r2, #43	; 0x2b
 800629c:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	222f      	movs	r2, #47	; 0x2f
 80062a4:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	22fc      	movs	r2, #252	; 0xfc
 80062ac:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	22fc      	movs	r2, #252	; 0xfc
 80062b4:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	222f      	movs	r2, #47	; 0x2f
 80062bc:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	222b      	movs	r2, #43	; 0x2b
 80062c4:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	22ff      	movs	r2, #255	; 0xff
 80062cc:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	22ff      	movs	r2, #255	; 0xff
 80062d4:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2209      	movs	r2, #9
 80062dc:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2209      	movs	r2, #9
 80062e4:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	222f      	movs	r2, #47	; 0x2f
 80062ec:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	22f6      	movs	r2, #246	; 0xf6
 80062f4:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	22f8      	movs	r2, #248	; 0xf8
 80062fc:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	22a0      	movs	r2, #160	; 0xa0
 8006304:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2240      	movs	r2, #64	; 0x40
 800630c:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	22c0      	movs	r2, #192	; 0xc0
 8006314:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2288      	movs	r2, #136	; 0x88
 800631c:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	22fe      	movs	r2, #254	; 0xfe
 8006324:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	227f      	movs	r2, #127	; 0x7f
 800632c:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2209      	movs	r2, #9
 8006334:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2203      	movs	r2, #3
 800633c:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2220      	movs	r2, #32
 800634c:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2274      	movs	r2, #116	; 0x74
 8006354:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2254      	movs	r2, #84	; 0x54
 800635c:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2255      	movs	r2, #85	; 0x55
 8006364:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	227d      	movs	r2, #125	; 0x7d
 800636c:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2279      	movs	r2, #121	; 0x79
 8006374:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2240      	movs	r2, #64	; 0x40
 800637c:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2244      	movs	r2, #68	; 0x44
 8006384:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	227d      	movs	r2, #125	; 0x7d
 800638c:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	227d      	movs	r2, #125	; 0x7d
 8006394:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2241      	movs	r2, #65	; 0x41
 800639c:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2230      	movs	r2, #48	; 0x30
 80063a4:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2278      	movs	r2, #120	; 0x78
 80063ac:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2248      	movs	r2, #72	; 0x48
 80063b4:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	224a      	movs	r2, #74	; 0x4a
 80063bc:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	227a      	movs	r2, #122	; 0x7a
 80063c4:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2232      	movs	r2, #50	; 0x32
 80063cc:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2238      	movs	r2, #56	; 0x38
 80063d4:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2278      	movs	r2, #120	; 0x78
 80063dc:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2240      	movs	r2, #64	; 0x40
 80063e4:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2242      	movs	r2, #66	; 0x42
 80063ec:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	227a      	movs	r2, #122	; 0x7a
 80063f4:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	227a      	movs	r2, #122	; 0x7a
 80063fc:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2240      	movs	r2, #64	; 0x40
 8006404:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	227a      	movs	r2, #122	; 0x7a
 800640c:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	227a      	movs	r2, #122	; 0x7a
 8006414:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	220a      	movs	r2, #10
 800641c:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	220a      	movs	r2, #10
 8006424:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	227a      	movs	r2, #122	; 0x7a
 800642c:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2270      	movs	r2, #112	; 0x70
 8006434:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	227d      	movs	r2, #125	; 0x7d
 800643c:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	227d      	movs	r2, #125	; 0x7d
 8006444:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2219      	movs	r2, #25
 800644c:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2231      	movs	r2, #49	; 0x31
 8006454:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	227d      	movs	r2, #125	; 0x7d
 800645c:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	227d      	movs	r2, #125	; 0x7d
 8006464:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2226      	movs	r2, #38	; 0x26
 800646c:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	222f      	movs	r2, #47	; 0x2f
 8006474:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2229      	movs	r2, #41	; 0x29
 800647c:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	222f      	movs	r2, #47	; 0x2f
 8006484:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	222f      	movs	r2, #47	; 0x2f
 800648c:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2228      	movs	r2, #40	; 0x28
 8006494:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2226      	movs	r2, #38	; 0x26
 800649c:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	222f      	movs	r2, #47	; 0x2f
 80064a4:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2229      	movs	r2, #41	; 0x29
 80064ac:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	222f      	movs	r2, #47	; 0x2f
 80064b4:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2226      	movs	r2, #38	; 0x26
 80064bc:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2230      	movs	r2, #48	; 0x30
 80064c4:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2278      	movs	r2, #120	; 0x78
 80064cc:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	224d      	movs	r2, #77	; 0x4d
 80064d4:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2245      	movs	r2, #69	; 0x45
 80064dc:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2260      	movs	r2, #96	; 0x60
 80064e4:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2238      	movs	r2, #56	; 0x38
 80064f4:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2238      	movs	r2, #56	; 0x38
 80064fc:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2208      	movs	r2, #8
 8006504:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2208      	movs	r2, #8
 800650c:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2208      	movs	r2, #8
 8006514:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2208      	movs	r2, #8
 800651c:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2208      	movs	r2, #8
 8006524:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2208      	movs	r2, #8
 800652c:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2208      	movs	r2, #8
 8006534:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2208      	movs	r2, #8
 800653c:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2238      	movs	r2, #56	; 0x38
 8006544:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2238      	movs	r2, #56	; 0x38
 800654c:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	224f      	movs	r2, #79	; 0x4f
 8006554:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	226f      	movs	r2, #111	; 0x6f
 800655c:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2230      	movs	r2, #48	; 0x30
 8006564:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2218      	movs	r2, #24
 800656c:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	22cc      	movs	r2, #204	; 0xcc
 8006574:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	22ee      	movs	r2, #238	; 0xee
 800657c:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	22bb      	movs	r2, #187	; 0xbb
 8006584:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2291      	movs	r2, #145	; 0x91
 800658c:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	224f      	movs	r2, #79	; 0x4f
 8006594:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	226f      	movs	r2, #111	; 0x6f
 800659c:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2230      	movs	r2, #48	; 0x30
 80065a4:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2218      	movs	r2, #24
 80065ac:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	226c      	movs	r2, #108	; 0x6c
 80065b4:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2276      	movs	r2, #118	; 0x76
 80065bc:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	22fb      	movs	r2, #251	; 0xfb
 80065c4:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	22f9      	movs	r2, #249	; 0xf9
 80065cc:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	227b      	movs	r2, #123	; 0x7b
 80065d4:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	227b      	movs	r2, #123	; 0x7b
 80065dc:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2208      	movs	r2, #8
 80065e4:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	221c      	movs	r2, #28
 80065ec:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2236      	movs	r2, #54	; 0x36
 80065f4:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2222      	movs	r2, #34	; 0x22
 80065fc:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2208      	movs	r2, #8
 8006604:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	221c      	movs	r2, #28
 800660c:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2236      	movs	r2, #54	; 0x36
 8006614:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2222      	movs	r2, #34	; 0x22
 800661c:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2222      	movs	r2, #34	; 0x22
 8006624:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2236      	movs	r2, #54	; 0x36
 800662c:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	221c      	movs	r2, #28
 8006634:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2208      	movs	r2, #8
 800663c:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2222      	movs	r2, #34	; 0x22
 8006644:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2236      	movs	r2, #54	; 0x36
 800664c:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	221c      	movs	r2, #28
 8006654:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2208      	movs	r2, #8
 800665c:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	22aa      	movs	r2, #170	; 0xaa
 8006664:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2255      	movs	r2, #85	; 0x55
 800666c:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	22aa      	movs	r2, #170	; 0xaa
 8006674:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2255      	movs	r2, #85	; 0x55
 800667c:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	22aa      	movs	r2, #170	; 0xaa
 8006684:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2255      	movs	r2, #85	; 0x55
 800668c:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	22aa      	movs	r2, #170	; 0xaa
 8006694:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2255      	movs	r2, #85	; 0x55
 800669c:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	22aa      	movs	r2, #170	; 0xaa
 80066a4:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2255      	movs	r2, #85	; 0x55
 80066ac:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	22aa      	movs	r2, #170	; 0xaa
 80066b4:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2255      	movs	r2, #85	; 0x55
 80066bc:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	22dd      	movs	r2, #221	; 0xdd
 80066c4:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	22ff      	movs	r2, #255	; 0xff
 80066cc:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	22aa      	movs	r2, #170	; 0xaa
 80066d4:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2277      	movs	r2, #119	; 0x77
 80066dc:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	22dd      	movs	r2, #221	; 0xdd
 80066e4:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	22aa      	movs	r2, #170	; 0xaa
 80066ec:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	22ff      	movs	r2, #255	; 0xff
 80066f4:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2277      	movs	r2, #119	; 0x77
 80066fc:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	22ff      	movs	r2, #255	; 0xff
 8006704:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	22ff      	movs	r2, #255	; 0xff
 800670c:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2210      	movs	r2, #16
 8006714:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2210      	movs	r2, #16
 800671c:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2210      	movs	r2, #16
 8006724:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	22ff      	movs	r2, #255	; 0xff
 800672c:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	22ff      	movs	r2, #255	; 0xff
 8006734:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2214      	movs	r2, #20
 800673c:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2214      	movs	r2, #20
 8006744:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2214      	movs	r2, #20
 800674c:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	22ff      	movs	r2, #255	; 0xff
 8006754:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	22ff      	movs	r2, #255	; 0xff
 800675c:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2210      	movs	r2, #16
 8006764:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2210      	movs	r2, #16
 800676c:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	22ff      	movs	r2, #255	; 0xff
 8006774:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	22ff      	movs	r2, #255	; 0xff
 800677c:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	22ff      	movs	r2, #255	; 0xff
 8006784:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	22ff      	movs	r2, #255	; 0xff
 800678c:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2210      	movs	r2, #16
 8006794:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2210      	movs	r2, #16
 800679c:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	22f0      	movs	r2, #240	; 0xf0
 80067a4:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	22f0      	movs	r2, #240	; 0xf0
 80067ac:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2210      	movs	r2, #16
 80067b4:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	22f0      	movs	r2, #240	; 0xf0
 80067bc:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	22f0      	movs	r2, #240	; 0xf0
 80067c4:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2214      	movs	r2, #20
 80067cc:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2214      	movs	r2, #20
 80067d4:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2214      	movs	r2, #20
 80067dc:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	22fc      	movs	r2, #252	; 0xfc
 80067e4:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	22fc      	movs	r2, #252	; 0xfc
 80067ec:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2214      	movs	r2, #20
 80067f4:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2214      	movs	r2, #20
 80067fc:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	22f7      	movs	r2, #247	; 0xf7
 8006804:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	22f7      	movs	r2, #247	; 0xf7
 800680c:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	22ff      	movs	r2, #255	; 0xff
 8006814:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	22ff      	movs	r2, #255	; 0xff
 800681c:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	22ff      	movs	r2, #255	; 0xff
 8006824:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	22ff      	movs	r2, #255	; 0xff
 800682c:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	22ff      	movs	r2, #255	; 0xff
 8006834:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	22ff      	movs	r2, #255	; 0xff
 800683c:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2214      	movs	r2, #20
 8006844:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2214      	movs	r2, #20
 800684c:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	22f4      	movs	r2, #244	; 0xf4
 8006854:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	22f4      	movs	r2, #244	; 0xf4
 800685c:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2204      	movs	r2, #4
 8006864:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	22fc      	movs	r2, #252	; 0xfc
 800686c:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	22fc      	movs	r2, #252	; 0xfc
 8006874:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2214      	movs	r2, #20
 800687c:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2214      	movs	r2, #20
 8006884:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2217      	movs	r2, #23
 800688c:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2217      	movs	r2, #23
 8006894:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2210      	movs	r2, #16
 800689c:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	221f      	movs	r2, #31
 80068a4:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	221f      	movs	r2, #31
 80068ac:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2210      	movs	r2, #16
 80068b4:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2210      	movs	r2, #16
 80068bc:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	221f      	movs	r2, #31
 80068c4:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	221f      	movs	r2, #31
 80068cc:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2210      	movs	r2, #16
 80068d4:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	221f      	movs	r2, #31
 80068dc:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	221f      	movs	r2, #31
 80068e4:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2214      	movs	r2, #20
 80068ec:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2214      	movs	r2, #20
 80068f4:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2214      	movs	r2, #20
 80068fc:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	221f      	movs	r2, #31
 8006904:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	221f      	movs	r2, #31
 800690c:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2210      	movs	r2, #16
 8006914:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2210      	movs	r2, #16
 800691c:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2210      	movs	r2, #16
 8006924:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	22f0      	movs	r2, #240	; 0xf0
 800692c:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	22f0      	movs	r2, #240	; 0xf0
 8006934:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	221f      	movs	r2, #31
 800693c:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	221f      	movs	r2, #31
 8006944:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2210      	movs	r2, #16
 800694c:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2210      	movs	r2, #16
 8006954:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2210      	movs	r2, #16
 800695c:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2210      	movs	r2, #16
 8006964:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2210      	movs	r2, #16
 800696c:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2210      	movs	r2, #16
 8006974:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	221f      	movs	r2, #31
 800697c:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	221f      	movs	r2, #31
 8006984:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2210      	movs	r2, #16
 800698c:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2210      	movs	r2, #16
 8006994:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2210      	movs	r2, #16
 800699c:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2210      	movs	r2, #16
 80069a4:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2210      	movs	r2, #16
 80069ac:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2210      	movs	r2, #16
 80069b4:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	22f0      	movs	r2, #240	; 0xf0
 80069bc:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	22f0      	movs	r2, #240	; 0xf0
 80069c4:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2210      	movs	r2, #16
 80069cc:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2210      	movs	r2, #16
 80069d4:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2210      	movs	r2, #16
 80069dc:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	22ff      	movs	r2, #255	; 0xff
 80069e4:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	22ff      	movs	r2, #255	; 0xff
 80069ec:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2210      	movs	r2, #16
 80069f4:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2210      	movs	r2, #16
 80069fc:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2210      	movs	r2, #16
 8006a04:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2210      	movs	r2, #16
 8006a0c:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2210      	movs	r2, #16
 8006a14:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2210      	movs	r2, #16
 8006a1c:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2210      	movs	r2, #16
 8006a24:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2210      	movs	r2, #16
 8006a2c:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2210      	movs	r2, #16
 8006a34:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2210      	movs	r2, #16
 8006a3c:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2210      	movs	r2, #16
 8006a44:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2210      	movs	r2, #16
 8006a54:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2210      	movs	r2, #16
 8006a5c:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	22ff      	movs	r2, #255	; 0xff
 8006a64:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	22ff      	movs	r2, #255	; 0xff
 8006a6c:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2210      	movs	r2, #16
 8006a74:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2210      	movs	r2, #16
 8006a7c:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2210      	movs	r2, #16
 8006a84:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	22ff      	movs	r2, #255	; 0xff
 8006a8c:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	22ff      	movs	r2, #255	; 0xff
 8006a94:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2214      	movs	r2, #20
 8006a9c:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2214      	movs	r2, #20
 8006aa4:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2214      	movs	r2, #20
 8006aac:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	22ff      	movs	r2, #255	; 0xff
 8006ab4:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	22ff      	movs	r2, #255	; 0xff
 8006abc:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	22ff      	movs	r2, #255	; 0xff
 8006ac4:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	22ff      	movs	r2, #255	; 0xff
 8006acc:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2210      	movs	r2, #16
 8006ad4:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	221f      	movs	r2, #31
 8006adc:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	221f      	movs	r2, #31
 8006ae4:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2210      	movs	r2, #16
 8006aec:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2217      	movs	r2, #23
 8006af4:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2217      	movs	r2, #23
 8006afc:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2214      	movs	r2, #20
 8006b04:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	22fc      	movs	r2, #252	; 0xfc
 8006b0c:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	22fc      	movs	r2, #252	; 0xfc
 8006b14:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2204      	movs	r2, #4
 8006b1c:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	22f4      	movs	r2, #244	; 0xf4
 8006b24:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	22f4      	movs	r2, #244	; 0xf4
 8006b2c:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2214      	movs	r2, #20
 8006b34:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2214      	movs	r2, #20
 8006b3c:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2214      	movs	r2, #20
 8006b44:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2217      	movs	r2, #23
 8006b4c:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2217      	movs	r2, #23
 8006b54:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2210      	movs	r2, #16
 8006b5c:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2217      	movs	r2, #23
 8006b64:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2217      	movs	r2, #23
 8006b6c:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2214      	movs	r2, #20
 8006b74:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2214      	movs	r2, #20
 8006b7c:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2214      	movs	r2, #20
 8006b84:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	22f4      	movs	r2, #244	; 0xf4
 8006b8c:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	22f4      	movs	r2, #244	; 0xf4
 8006b94:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2204      	movs	r2, #4
 8006b9c:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	22f4      	movs	r2, #244	; 0xf4
 8006ba4:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	22f4      	movs	r2, #244	; 0xf4
 8006bac:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2214      	movs	r2, #20
 8006bb4:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	22ff      	movs	r2, #255	; 0xff
 8006bbc:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	22ff      	movs	r2, #255	; 0xff
 8006bc4:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	22f7      	movs	r2, #247	; 0xf7
 8006bcc:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	22f7      	movs	r2, #247	; 0xf7
 8006bd4:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2214      	movs	r2, #20
 8006bdc:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2214      	movs	r2, #20
 8006be4:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2214      	movs	r2, #20
 8006bec:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2214      	movs	r2, #20
 8006bf4:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2214      	movs	r2, #20
 8006bfc:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2214      	movs	r2, #20
 8006c04:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2214      	movs	r2, #20
 8006c0c:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2214      	movs	r2, #20
 8006c14:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2214      	movs	r2, #20
 8006c1c:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2214      	movs	r2, #20
 8006c24:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2214      	movs	r2, #20
 8006c2c:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	22f7      	movs	r2, #247	; 0xf7
 8006c34:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	22f7      	movs	r2, #247	; 0xf7
 8006c3c:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	22f7      	movs	r2, #247	; 0xf7
 8006c44:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	22f7      	movs	r2, #247	; 0xf7
 8006c4c:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2214      	movs	r2, #20
 8006c54:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2214      	movs	r2, #20
 8006c5c:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2214      	movs	r2, #20
 8006c64:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2214      	movs	r2, #20
 8006c6c:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2217      	movs	r2, #23
 8006c74:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2217      	movs	r2, #23
 8006c7c:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2214      	movs	r2, #20
 8006c84:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2214      	movs	r2, #20
 8006c8c:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2214      	movs	r2, #20
 8006c94:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2210      	movs	r2, #16
 8006c9c:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2210      	movs	r2, #16
 8006ca4:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	221f      	movs	r2, #31
 8006cac:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	221f      	movs	r2, #31
 8006cb4:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2210      	movs	r2, #16
 8006cbc:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	221f      	movs	r2, #31
 8006cc4:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	221f      	movs	r2, #31
 8006ccc:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2210      	movs	r2, #16
 8006cd4:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2214      	movs	r2, #20
 8006cdc:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2214      	movs	r2, #20
 8006ce4:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2214      	movs	r2, #20
 8006cec:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	22f4      	movs	r2, #244	; 0xf4
 8006cf4:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	22f4      	movs	r2, #244	; 0xf4
 8006cfc:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2214      	movs	r2, #20
 8006d04:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2214      	movs	r2, #20
 8006d0c:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2214      	movs	r2, #20
 8006d14:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2210      	movs	r2, #16
 8006d1c:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2210      	movs	r2, #16
 8006d24:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	22f0      	movs	r2, #240	; 0xf0
 8006d2c:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	22f0      	movs	r2, #240	; 0xf0
 8006d34:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2210      	movs	r2, #16
 8006d3c:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	22f0      	movs	r2, #240	; 0xf0
 8006d44:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	22f0      	movs	r2, #240	; 0xf0
 8006d4c:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2210      	movs	r2, #16
 8006d54:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	221f      	movs	r2, #31
 8006d5c:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	221f      	movs	r2, #31
 8006d64:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2210      	movs	r2, #16
 8006d6c:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	221f      	movs	r2, #31
 8006d74:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	221f      	movs	r2, #31
 8006d7c:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2210      	movs	r2, #16
 8006d84:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	221f      	movs	r2, #31
 8006d8c:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	221f      	movs	r2, #31
 8006d94:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2214      	movs	r2, #20
 8006d9c:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2214      	movs	r2, #20
 8006da4:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2214      	movs	r2, #20
 8006dac:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	22fc      	movs	r2, #252	; 0xfc
 8006db4:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	22fc      	movs	r2, #252	; 0xfc
 8006dbc:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2214      	movs	r2, #20
 8006dc4:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2214      	movs	r2, #20
 8006dcc:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2214      	movs	r2, #20
 8006dd4:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	22f0      	movs	r2, #240	; 0xf0
 8006ddc:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	22f0      	movs	r2, #240	; 0xf0
 8006de4:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2210      	movs	r2, #16
 8006dec:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	22f0      	movs	r2, #240	; 0xf0
 8006df4:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	22f0      	movs	r2, #240	; 0xf0
 8006dfc:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2210      	movs	r2, #16
 8006e04:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2210      	movs	r2, #16
 8006e0c:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2210      	movs	r2, #16
 8006e14:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	22ff      	movs	r2, #255	; 0xff
 8006e1c:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	22ff      	movs	r2, #255	; 0xff
 8006e24:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2210      	movs	r2, #16
 8006e2c:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	22ff      	movs	r2, #255	; 0xff
 8006e34:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	22ff      	movs	r2, #255	; 0xff
 8006e3c:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2210      	movs	r2, #16
 8006e44:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2214      	movs	r2, #20
 8006e4c:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2214      	movs	r2, #20
 8006e54:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2214      	movs	r2, #20
 8006e5c:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	22ff      	movs	r2, #255	; 0xff
 8006e64:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	22ff      	movs	r2, #255	; 0xff
 8006e6c:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2214      	movs	r2, #20
 8006e74:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2214      	movs	r2, #20
 8006e7c:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2214      	movs	r2, #20
 8006e84:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2210      	movs	r2, #16
 8006e8c:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2210      	movs	r2, #16
 8006e94:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2210      	movs	r2, #16
 8006e9c:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	221f      	movs	r2, #31
 8006ea4:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	221f      	movs	r2, #31
 8006eac:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	22f0      	movs	r2, #240	; 0xf0
 8006eb4:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	22f0      	movs	r2, #240	; 0xf0
 8006ebc:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2210      	movs	r2, #16
 8006ec4:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2210      	movs	r2, #16
 8006ecc:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2210      	movs	r2, #16
 8006ed4:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	22ff      	movs	r2, #255	; 0xff
 8006edc:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	22ff      	movs	r2, #255	; 0xff
 8006ee4:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	22ff      	movs	r2, #255	; 0xff
 8006eec:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	22ff      	movs	r2, #255	; 0xff
 8006ef4:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	22ff      	movs	r2, #255	; 0xff
 8006efc:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	22ff      	movs	r2, #255	; 0xff
 8006f04:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	22ff      	movs	r2, #255	; 0xff
 8006f0c:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	22ff      	movs	r2, #255	; 0xff
 8006f14:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	22f0      	movs	r2, #240	; 0xf0
 8006f1c:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	22f0      	movs	r2, #240	; 0xf0
 8006f24:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	22f0      	movs	r2, #240	; 0xf0
 8006f2c:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	22f0      	movs	r2, #240	; 0xf0
 8006f34:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	22f0      	movs	r2, #240	; 0xf0
 8006f3c:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	22f0      	movs	r2, #240	; 0xf0
 8006f44:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	22f0      	movs	r2, #240	; 0xf0
 8006f4c:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	22f0      	movs	r2, #240	; 0xf0
 8006f54:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	22ff      	movs	r2, #255	; 0xff
 8006f5c:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	22ff      	movs	r2, #255	; 0xff
 8006f64:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	22ff      	movs	r2, #255	; 0xff
 8006f6c:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	22ff      	movs	r2, #255	; 0xff
 8006f74:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	22ff      	movs	r2, #255	; 0xff
 8006f7c:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	22ff      	movs	r2, #255	; 0xff
 8006f84:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	22ff      	movs	r2, #255	; 0xff
 8006f8c:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	22ff      	movs	r2, #255	; 0xff
 8006f94:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	220f      	movs	r2, #15
 8006f9c:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	220f      	movs	r2, #15
 8006fa4:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	220f      	movs	r2, #15
 8006fac:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	220f      	movs	r2, #15
 8006fb4:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	220f      	movs	r2, #15
 8006fbc:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	220f      	movs	r2, #15
 8006fc4:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	220f      	movs	r2, #15
 8006fcc:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	220f      	movs	r2, #15
 8006fd4:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2238      	movs	r2, #56	; 0x38
 8006fdc:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	227c      	movs	r2, #124	; 0x7c
 8006fe4:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2244      	movs	r2, #68	; 0x44
 8006fec:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	226c      	movs	r2, #108	; 0x6c
 8006ff4:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2238      	movs	r2, #56	; 0x38
 8006ffc:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	226c      	movs	r2, #108	; 0x6c
 8007004:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2244      	movs	r2, #68	; 0x44
 800700c:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	22fc      	movs	r2, #252	; 0xfc
 8007014:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	22fe      	movs	r2, #254	; 0xfe
 800701c:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	222a      	movs	r2, #42	; 0x2a
 8007024:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	222a      	movs	r2, #42	; 0x2a
 800702c:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	223e      	movs	r2, #62	; 0x3e
 8007034:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2214      	movs	r2, #20
 800703c:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	227e      	movs	r2, #126	; 0x7e
 8007044:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	227e      	movs	r2, #126	; 0x7e
 800704c:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2206      	movs	r2, #6
 8007064:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2206      	movs	r2, #6
 800706c:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2202      	movs	r2, #2
 8007074:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	227e      	movs	r2, #126	; 0x7e
 800707c:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	227e      	movs	r2, #126	; 0x7e
 8007084:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2202      	movs	r2, #2
 800708c:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	227e      	movs	r2, #126	; 0x7e
 8007094:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	227e      	movs	r2, #126	; 0x7e
 800709c:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2202      	movs	r2, #2
 80070a4:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2263      	movs	r2, #99	; 0x63
 80070ac:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2277      	movs	r2, #119	; 0x77
 80070b4:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	225d      	movs	r2, #93	; 0x5d
 80070bc:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2249      	movs	r2, #73	; 0x49
 80070c4:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2263      	movs	r2, #99	; 0x63
 80070cc:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2263      	movs	r2, #99	; 0x63
 80070d4:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2238      	movs	r2, #56	; 0x38
 80070dc:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	227c      	movs	r2, #124	; 0x7c
 80070e4:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2244      	movs	r2, #68	; 0x44
 80070ec:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	227c      	movs	r2, #124	; 0x7c
 80070f4:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	223c      	movs	r2, #60	; 0x3c
 80070fc:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2204      	movs	r2, #4
 8007104:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2204      	movs	r2, #4
 800710c:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2280      	movs	r2, #128	; 0x80
 8007114:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	22fe      	movs	r2, #254	; 0xfe
 800711c:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	227e      	movs	r2, #126	; 0x7e
 8007124:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2220      	movs	r2, #32
 8007134:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	223e      	movs	r2, #62	; 0x3e
 800713c:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	221e      	movs	r2, #30
 8007144:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2204      	movs	r2, #4
 800714c:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2206      	movs	r2, #6
 8007154:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	227e      	movs	r2, #126	; 0x7e
 8007164:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	227c      	movs	r2, #124	; 0x7c
 800716c:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2206      	movs	r2, #6
 8007174:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2299      	movs	r2, #153	; 0x99
 8007184:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	22bd      	movs	r2, #189	; 0xbd
 800718c:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	22e7      	movs	r2, #231	; 0xe7
 8007194:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	22e7      	movs	r2, #231	; 0xe7
 800719c:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	22bd      	movs	r2, #189	; 0xbd
 80071a4:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2299      	movs	r2, #153	; 0x99
 80071ac:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	221c      	movs	r2, #28
 80071b4:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	223e      	movs	r2, #62	; 0x3e
 80071bc:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	226b      	movs	r2, #107	; 0x6b
 80071c4:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2249      	movs	r2, #73	; 0x49
 80071cc:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	226b      	movs	r2, #107	; 0x6b
 80071d4:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	223e      	movs	r2, #62	; 0x3e
 80071dc:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	221c      	movs	r2, #28
 80071e4:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	224c      	movs	r2, #76	; 0x4c
 80071ec:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	227e      	movs	r2, #126	; 0x7e
 80071f4:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2273      	movs	r2, #115	; 0x73
 80071fc:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2273      	movs	r2, #115	; 0x73
 800720c:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	227e      	movs	r2, #126	; 0x7e
 8007214:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	224c      	movs	r2, #76	; 0x4c
 800721c:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2230      	movs	r2, #48	; 0x30
 8007224:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2278      	movs	r2, #120	; 0x78
 800722c:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	224a      	movs	r2, #74	; 0x4a
 8007234:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	224f      	movs	r2, #79	; 0x4f
 800723c:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	227d      	movs	r2, #125	; 0x7d
 8007244:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2239      	movs	r2, #57	; 0x39
 800724c:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2218      	movs	r2, #24
 8007254:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	223c      	movs	r2, #60	; 0x3c
 800725c:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2224      	movs	r2, #36	; 0x24
 8007264:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	223c      	movs	r2, #60	; 0x3c
 800726c:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	223c      	movs	r2, #60	; 0x3c
 8007274:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2224      	movs	r2, #36	; 0x24
 800727c:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	223c      	movs	r2, #60	; 0x3c
 8007284:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2218      	movs	r2, #24
 800728c:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2298      	movs	r2, #152	; 0x98
 8007294:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	22fc      	movs	r2, #252	; 0xfc
 800729c:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2264      	movs	r2, #100	; 0x64
 80072a4:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	223c      	movs	r2, #60	; 0x3c
 80072ac:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	223e      	movs	r2, #62	; 0x3e
 80072b4:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2227      	movs	r2, #39	; 0x27
 80072bc:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	223d      	movs	r2, #61	; 0x3d
 80072c4:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2218      	movs	r2, #24
 80072cc:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	221c      	movs	r2, #28
 80072d4:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	223e      	movs	r2, #62	; 0x3e
 80072dc:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	226b      	movs	r2, #107	; 0x6b
 80072e4:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2249      	movs	r2, #73	; 0x49
 80072ec:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2249      	movs	r2, #73	; 0x49
 80072f4:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	227e      	movs	r2, #126	; 0x7e
 80072fc:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	227f      	movs	r2, #127	; 0x7f
 8007304:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	227f      	movs	r2, #127	; 0x7f
 800731c:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	227e      	movs	r2, #126	; 0x7e
 8007324:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	222a      	movs	r2, #42	; 0x2a
 800732c:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	222a      	movs	r2, #42	; 0x2a
 8007334:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	222a      	movs	r2, #42	; 0x2a
 800733c:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	222a      	movs	r2, #42	; 0x2a
 8007344:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	222a      	movs	r2, #42	; 0x2a
 800734c:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	222a      	movs	r2, #42	; 0x2a
 8007354:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2244      	movs	r2, #68	; 0x44
 800735c:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2244      	movs	r2, #68	; 0x44
 8007364:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	225f      	movs	r2, #95	; 0x5f
 800736c:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	225f      	movs	r2, #95	; 0x5f
 8007374:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2244      	movs	r2, #68	; 0x44
 800737c:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2244      	movs	r2, #68	; 0x44
 8007384:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2240      	movs	r2, #64	; 0x40
 800738c:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2251      	movs	r2, #81	; 0x51
 8007394:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	225b      	movs	r2, #91	; 0x5b
 800739c:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	224e      	movs	r2, #78	; 0x4e
 80073a4:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2244      	movs	r2, #68	; 0x44
 80073ac:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2240      	movs	r2, #64	; 0x40
 80073b4:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2240      	movs	r2, #64	; 0x40
 80073bc:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2244      	movs	r2, #68	; 0x44
 80073c4:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	224e      	movs	r2, #78	; 0x4e
 80073cc:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	225b      	movs	r2, #91	; 0x5b
 80073d4:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2251      	movs	r2, #81	; 0x51
 80073dc:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2240      	movs	r2, #64	; 0x40
 80073e4:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	22fe      	movs	r2, #254	; 0xfe
 80073ec:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	22ff      	movs	r2, #255	; 0xff
 80073f4:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2207      	movs	r2, #7
 8007404:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2206      	movs	r2, #6
 800740c:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2260      	movs	r2, #96	; 0x60
 8007414:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	22e0      	movs	r2, #224	; 0xe0
 800741c:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2280      	movs	r2, #128	; 0x80
 8007424:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	22ff      	movs	r2, #255	; 0xff
 800742c:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	227f      	movs	r2, #127	; 0x7f
 8007434:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2208      	movs	r2, #8
 800743c:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2208      	movs	r2, #8
 8007444:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	226b      	movs	r2, #107	; 0x6b
 800744c:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	226b      	movs	r2, #107	; 0x6b
 8007454:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2208      	movs	r2, #8
 800745c:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2208      	movs	r2, #8
 8007464:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2224      	movs	r2, #36	; 0x24
 800746c:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2236      	movs	r2, #54	; 0x36
 8007474:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2212      	movs	r2, #18
 800747c:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2236      	movs	r2, #54	; 0x36
 8007484:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2224      	movs	r2, #36	; 0x24
 800748c:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2236      	movs	r2, #54	; 0x36
 8007494:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2212      	movs	r2, #18
 800749c:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2206      	movs	r2, #6
 80074a4:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	220f      	movs	r2, #15
 80074ac:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2209      	movs	r2, #9
 80074b4:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	220f      	movs	r2, #15
 80074bc:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2206      	movs	r2, #6
 80074c4:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2218      	movs	r2, #24
 80074cc:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2218      	movs	r2, #24
 80074d4:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2210      	movs	r2, #16
 80074dc:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2210      	movs	r2, #16
 80074e4:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2210      	movs	r2, #16
 80074ec:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2230      	movs	r2, #48	; 0x30
 80074f4:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2270      	movs	r2, #112	; 0x70
 80074fc:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	22c0      	movs	r2, #192	; 0xc0
 8007504:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	22ff      	movs	r2, #255	; 0xff
 800750c:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	22ff      	movs	r2, #255	; 0xff
 8007514:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	221f      	movs	r2, #31
 800752c:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	221f      	movs	r2, #31
 8007534:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	221f      	movs	r2, #31
 8007544:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	221e      	movs	r2, #30
 800754c:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2219      	movs	r2, #25
 8007554:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	221d      	movs	r2, #29
 800755c:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2217      	movs	r2, #23
 8007564:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2212      	movs	r2, #18
 800756c:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	223c      	movs	r2, #60	; 0x3c
 8007574:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	223c      	movs	r2, #60	; 0x3c
 800757c:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	223c      	movs	r2, #60	; 0x3c
 8007584:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	223c      	movs	r2, #60	; 0x3c
 800758c:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f603 0326 	addw	r3, r3, #2086	; 0x826
 8007596:	f240 12db 	movw	r2, #475	; 0x1db
 800759a:	2100      	movs	r1, #0
 800759c:	4618      	mov	r0, r3
 800759e:	f009 f82f 	bl	8010600 <memset>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	225f      	movs	r2, #95	; 0x5f
 80075a6:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2207      	movs	r2, #7
 80075ae:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2207      	movs	r2, #7
 80075b6:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2214      	movs	r2, #20
 80075be:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	227f      	movs	r2, #127	; 0x7f
 80075c6:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2214      	movs	r2, #20
 80075ce:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	227f      	movs	r2, #127	; 0x7f
 80075d6:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2214      	movs	r2, #20
 80075de:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2224      	movs	r2, #36	; 0x24
 80075e6:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	222a      	movs	r2, #42	; 0x2a
 80075ee:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	227f      	movs	r2, #127	; 0x7f
 80075f6:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	222a      	movs	r2, #42	; 0x2a
 80075fe:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2212      	movs	r2, #18
 8007606:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2223      	movs	r2, #35	; 0x23
 800760e:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2213      	movs	r2, #19
 8007616:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2208      	movs	r2, #8
 800761e:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2264      	movs	r2, #100	; 0x64
 8007626:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2262      	movs	r2, #98	; 0x62
 800762e:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2236      	movs	r2, #54	; 0x36
 8007636:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2249      	movs	r2, #73	; 0x49
 800763e:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2255      	movs	r2, #85	; 0x55
 8007646:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2222      	movs	r2, #34	; 0x22
 800764e:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2250      	movs	r2, #80	; 0x50
 8007656:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2205      	movs	r2, #5
 800765e:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2203      	movs	r2, #3
 8007666:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	221c      	movs	r2, #28
 800766e:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2222      	movs	r2, #34	; 0x22
 8007676:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2241      	movs	r2, #65	; 0x41
 800767e:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2241      	movs	r2, #65	; 0x41
 8007686:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2222      	movs	r2, #34	; 0x22
 800768e:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	221c      	movs	r2, #28
 8007696:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2208      	movs	r2, #8
 800769e:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	222a      	movs	r2, #42	; 0x2a
 80076a6:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	221c      	movs	r2, #28
 80076ae:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	222a      	movs	r2, #42	; 0x2a
 80076b6:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2208      	movs	r2, #8
 80076be:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2208      	movs	r2, #8
 80076c6:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2208      	movs	r2, #8
 80076ce:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	223e      	movs	r2, #62	; 0x3e
 80076d6:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2208      	movs	r2, #8
 80076de:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2208      	movs	r2, #8
 80076e6:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2250      	movs	r2, #80	; 0x50
 80076ee:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2230      	movs	r2, #48	; 0x30
 80076f6:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2208      	movs	r2, #8
 80076fe:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2208      	movs	r2, #8
 8007706:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2208      	movs	r2, #8
 800770e:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2208      	movs	r2, #8
 8007716:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2208      	movs	r2, #8
 800771e:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2230      	movs	r2, #48	; 0x30
 8007726:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2230      	movs	r2, #48	; 0x30
 800772e:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2220      	movs	r2, #32
 8007736:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2210      	movs	r2, #16
 800773e:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2208      	movs	r2, #8
 8007746:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2204      	movs	r2, #4
 800774e:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2202      	movs	r2, #2
 8007756:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	223e      	movs	r2, #62	; 0x3e
 800775e:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2251      	movs	r2, #81	; 0x51
 8007766:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2249      	movs	r2, #73	; 0x49
 800776e:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2245      	movs	r2, #69	; 0x45
 8007776:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	223e      	movs	r2, #62	; 0x3e
 800777e:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2242      	movs	r2, #66	; 0x42
 8007786:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	227f      	movs	r2, #127	; 0x7f
 800778e:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2240      	movs	r2, #64	; 0x40
 8007796:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2242      	movs	r2, #66	; 0x42
 800779e:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2261      	movs	r2, #97	; 0x61
 80077a6:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2251      	movs	r2, #81	; 0x51
 80077ae:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2249      	movs	r2, #73	; 0x49
 80077b6:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2246      	movs	r2, #70	; 0x46
 80077be:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2221      	movs	r2, #33	; 0x21
 80077c6:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2241      	movs	r2, #65	; 0x41
 80077ce:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2245      	movs	r2, #69	; 0x45
 80077d6:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	224b      	movs	r2, #75	; 0x4b
 80077de:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2231      	movs	r2, #49	; 0x31
 80077e6:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2218      	movs	r2, #24
 80077ee:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2214      	movs	r2, #20
 80077f6:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2212      	movs	r2, #18
 80077fe:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	227f      	movs	r2, #127	; 0x7f
 8007806:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2210      	movs	r2, #16
 800780e:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2227      	movs	r2, #39	; 0x27
 8007816:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2245      	movs	r2, #69	; 0x45
 800781e:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2245      	movs	r2, #69	; 0x45
 8007826:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2245      	movs	r2, #69	; 0x45
 800782e:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2239      	movs	r2, #57	; 0x39
 8007836:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	223c      	movs	r2, #60	; 0x3c
 800783e:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	224a      	movs	r2, #74	; 0x4a
 8007846:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2249      	movs	r2, #73	; 0x49
 800784e:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2249      	movs	r2, #73	; 0x49
 8007856:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2230      	movs	r2, #48	; 0x30
 800785e:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2271      	movs	r2, #113	; 0x71
 800786e:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2209      	movs	r2, #9
 8007876:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2205      	movs	r2, #5
 800787e:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2203      	movs	r2, #3
 8007886:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2236      	movs	r2, #54	; 0x36
 800788e:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2249      	movs	r2, #73	; 0x49
 8007896:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2249      	movs	r2, #73	; 0x49
 800789e:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2249      	movs	r2, #73	; 0x49
 80078a6:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2236      	movs	r2, #54	; 0x36
 80078ae:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2206      	movs	r2, #6
 80078b6:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2249      	movs	r2, #73	; 0x49
 80078be:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2249      	movs	r2, #73	; 0x49
 80078c6:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2229      	movs	r2, #41	; 0x29
 80078ce:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	221e      	movs	r2, #30
 80078d6:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2236      	movs	r2, #54	; 0x36
 80078de:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2236      	movs	r2, #54	; 0x36
 80078e6:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2256      	movs	r2, #86	; 0x56
 80078ee:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2236      	movs	r2, #54	; 0x36
 80078f6:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2208      	movs	r2, #8
 80078fe:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2214      	movs	r2, #20
 8007906:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2222      	movs	r2, #34	; 0x22
 800790e:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2241      	movs	r2, #65	; 0x41
 8007916:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2214      	movs	r2, #20
 800791e:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2214      	movs	r2, #20
 8007926:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2214      	movs	r2, #20
 800792e:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2214      	movs	r2, #20
 8007936:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2214      	movs	r2, #20
 800793e:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2241      	movs	r2, #65	; 0x41
 8007946:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2222      	movs	r2, #34	; 0x22
 800794e:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2214      	movs	r2, #20
 8007956:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2208      	movs	r2, #8
 800795e:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2202      	movs	r2, #2
 8007966:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2201      	movs	r2, #1
 800796e:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2251      	movs	r2, #81	; 0x51
 8007976:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2209      	movs	r2, #9
 800797e:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2206      	movs	r2, #6
 8007986:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2232      	movs	r2, #50	; 0x32
 800798e:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2249      	movs	r2, #73	; 0x49
 8007996:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2279      	movs	r2, #121	; 0x79
 800799e:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2241      	movs	r2, #65	; 0x41
 80079a6:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	223e      	movs	r2, #62	; 0x3e
 80079ae:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	227e      	movs	r2, #126	; 0x7e
 80079b6:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2211      	movs	r2, #17
 80079be:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2211      	movs	r2, #17
 80079c6:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2211      	movs	r2, #17
 80079ce:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	227e      	movs	r2, #126	; 0x7e
 80079d6:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	227f      	movs	r2, #127	; 0x7f
 80079de:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2249      	movs	r2, #73	; 0x49
 80079e6:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2249      	movs	r2, #73	; 0x49
 80079ee:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2249      	movs	r2, #73	; 0x49
 80079f6:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2236      	movs	r2, #54	; 0x36
 80079fe:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	223e      	movs	r2, #62	; 0x3e
 8007a06:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2241      	movs	r2, #65	; 0x41
 8007a0e:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2241      	movs	r2, #65	; 0x41
 8007a16:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2241      	movs	r2, #65	; 0x41
 8007a1e:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2222      	movs	r2, #34	; 0x22
 8007a26:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	227f      	movs	r2, #127	; 0x7f
 8007a2e:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2241      	movs	r2, #65	; 0x41
 8007a36:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2241      	movs	r2, #65	; 0x41
 8007a3e:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2222      	movs	r2, #34	; 0x22
 8007a46:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	221c      	movs	r2, #28
 8007a4e:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	227f      	movs	r2, #127	; 0x7f
 8007a56:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2249      	movs	r2, #73	; 0x49
 8007a5e:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2249      	movs	r2, #73	; 0x49
 8007a66:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2249      	movs	r2, #73	; 0x49
 8007a6e:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2241      	movs	r2, #65	; 0x41
 8007a76:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	227f      	movs	r2, #127	; 0x7f
 8007a7e:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2209      	movs	r2, #9
 8007a86:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2209      	movs	r2, #9
 8007a8e:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2201      	movs	r2, #1
 8007a96:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	223e      	movs	r2, #62	; 0x3e
 8007aa6:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2241      	movs	r2, #65	; 0x41
 8007aae:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2241      	movs	r2, #65	; 0x41
 8007ab6:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2251      	movs	r2, #81	; 0x51
 8007abe:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2232      	movs	r2, #50	; 0x32
 8007ac6:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	227f      	movs	r2, #127	; 0x7f
 8007ace:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2208      	movs	r2, #8
 8007ad6:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2208      	movs	r2, #8
 8007ade:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2208      	movs	r2, #8
 8007ae6:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	227f      	movs	r2, #127	; 0x7f
 8007aee:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2241      	movs	r2, #65	; 0x41
 8007af6:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	227f      	movs	r2, #127	; 0x7f
 8007afe:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2241      	movs	r2, #65	; 0x41
 8007b06:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2220      	movs	r2, #32
 8007b0e:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2240      	movs	r2, #64	; 0x40
 8007b16:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2241      	movs	r2, #65	; 0x41
 8007b1e:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	223f      	movs	r2, #63	; 0x3f
 8007b26:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	227f      	movs	r2, #127	; 0x7f
 8007b36:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2214      	movs	r2, #20
 8007b46:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2222      	movs	r2, #34	; 0x22
 8007b4e:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2241      	movs	r2, #65	; 0x41
 8007b56:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	227f      	movs	r2, #127	; 0x7f
 8007b5e:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2240      	movs	r2, #64	; 0x40
 8007b66:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2240      	movs	r2, #64	; 0x40
 8007b6e:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2240      	movs	r2, #64	; 0x40
 8007b76:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2240      	movs	r2, #64	; 0x40
 8007b7e:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	227f      	movs	r2, #127	; 0x7f
 8007b86:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2202      	movs	r2, #2
 8007b8e:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2204      	movs	r2, #4
 8007b96:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2202      	movs	r2, #2
 8007b9e:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	227f      	movs	r2, #127	; 0x7f
 8007ba6:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	227f      	movs	r2, #127	; 0x7f
 8007bae:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2204      	movs	r2, #4
 8007bb6:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2208      	movs	r2, #8
 8007bbe:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2210      	movs	r2, #16
 8007bc6:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	227f      	movs	r2, #127	; 0x7f
 8007bce:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	223e      	movs	r2, #62	; 0x3e
 8007bd6:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2241      	movs	r2, #65	; 0x41
 8007bde:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2241      	movs	r2, #65	; 0x41
 8007be6:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2241      	movs	r2, #65	; 0x41
 8007bee:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	223e      	movs	r2, #62	; 0x3e
 8007bf6:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	227f      	movs	r2, #127	; 0x7f
 8007bfe:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2209      	movs	r2, #9
 8007c06:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2209      	movs	r2, #9
 8007c0e:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2209      	movs	r2, #9
 8007c16:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2206      	movs	r2, #6
 8007c1e:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	223e      	movs	r2, #62	; 0x3e
 8007c26:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2241      	movs	r2, #65	; 0x41
 8007c2e:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2251      	movs	r2, #81	; 0x51
 8007c36:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2221      	movs	r2, #33	; 0x21
 8007c3e:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	225e      	movs	r2, #94	; 0x5e
 8007c46:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	227f      	movs	r2, #127	; 0x7f
 8007c4e:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2209      	movs	r2, #9
 8007c56:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2219      	movs	r2, #25
 8007c5e:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2229      	movs	r2, #41	; 0x29
 8007c66:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2246      	movs	r2, #70	; 0x46
 8007c6e:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2246      	movs	r2, #70	; 0x46
 8007c76:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2249      	movs	r2, #73	; 0x49
 8007c7e:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2249      	movs	r2, #73	; 0x49
 8007c86:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2249      	movs	r2, #73	; 0x49
 8007c8e:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2231      	movs	r2, #49	; 0x31
 8007c96:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	227f      	movs	r2, #127	; 0x7f
 8007cae:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	223f      	movs	r2, #63	; 0x3f
 8007cc6:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2240      	movs	r2, #64	; 0x40
 8007cce:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2240      	movs	r2, #64	; 0x40
 8007cd6:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2240      	movs	r2, #64	; 0x40
 8007cde:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	223f      	movs	r2, #63	; 0x3f
 8007ce6:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	221f      	movs	r2, #31
 8007cee:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2240      	movs	r2, #64	; 0x40
 8007cfe:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2220      	movs	r2, #32
 8007d06:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	221f      	movs	r2, #31
 8007d0e:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	227f      	movs	r2, #127	; 0x7f
 8007d16:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2218      	movs	r2, #24
 8007d26:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2220      	movs	r2, #32
 8007d2e:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	227f      	movs	r2, #127	; 0x7f
 8007d36:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2263      	movs	r2, #99	; 0x63
 8007d3e:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2214      	movs	r2, #20
 8007d46:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2208      	movs	r2, #8
 8007d4e:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2214      	movs	r2, #20
 8007d56:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2263      	movs	r2, #99	; 0x63
 8007d5e:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2203      	movs	r2, #3
 8007d66:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2204      	movs	r2, #4
 8007d6e:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2278      	movs	r2, #120	; 0x78
 8007d76:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2204      	movs	r2, #4
 8007d7e:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2203      	movs	r2, #3
 8007d86:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2261      	movs	r2, #97	; 0x61
 8007d8e:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2251      	movs	r2, #81	; 0x51
 8007d96:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2249      	movs	r2, #73	; 0x49
 8007d9e:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2245      	movs	r2, #69	; 0x45
 8007da6:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2243      	movs	r2, #67	; 0x43
 8007dae:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	227f      	movs	r2, #127	; 0x7f
 8007db6:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2241      	movs	r2, #65	; 0x41
 8007dbe:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2241      	movs	r2, #65	; 0x41
 8007dc6:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2202      	movs	r2, #2
 8007dce:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2204      	movs	r2, #4
 8007dd6:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2208      	movs	r2, #8
 8007dde:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2210      	movs	r2, #16
 8007de6:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2220      	movs	r2, #32
 8007dee:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2241      	movs	r2, #65	; 0x41
 8007df6:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2241      	movs	r2, #65	; 0x41
 8007dfe:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	227f      	movs	r2, #127	; 0x7f
 8007e06:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2204      	movs	r2, #4
 8007e0e:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2202      	movs	r2, #2
 8007e16:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2202      	movs	r2, #2
 8007e26:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2204      	movs	r2, #4
 8007e2e:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2240      	movs	r2, #64	; 0x40
 8007e36:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2240      	movs	r2, #64	; 0x40
 8007e3e:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2240      	movs	r2, #64	; 0x40
 8007e46:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2240      	movs	r2, #64	; 0x40
 8007e4e:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2240      	movs	r2, #64	; 0x40
 8007e56:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2202      	movs	r2, #2
 8007e66:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2204      	movs	r2, #4
 8007e6e:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2220      	movs	r2, #32
 8007e76:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2254      	movs	r2, #84	; 0x54
 8007e7e:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2254      	movs	r2, #84	; 0x54
 8007e86:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2254      	movs	r2, #84	; 0x54
 8007e8e:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2278      	movs	r2, #120	; 0x78
 8007e96:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	227f      	movs	r2, #127	; 0x7f
 8007e9e:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2248      	movs	r2, #72	; 0x48
 8007ea6:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2244      	movs	r2, #68	; 0x44
 8007eae:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2244      	movs	r2, #68	; 0x44
 8007eb6:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2238      	movs	r2, #56	; 0x38
 8007ebe:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2238      	movs	r2, #56	; 0x38
 8007ec6:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2244      	movs	r2, #68	; 0x44
 8007ece:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2244      	movs	r2, #68	; 0x44
 8007ed6:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2244      	movs	r2, #68	; 0x44
 8007ede:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2238      	movs	r2, #56	; 0x38
 8007eee:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2244      	movs	r2, #68	; 0x44
 8007ef6:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2244      	movs	r2, #68	; 0x44
 8007efe:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2248      	movs	r2, #72	; 0x48
 8007f06:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	227f      	movs	r2, #127	; 0x7f
 8007f0e:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2238      	movs	r2, #56	; 0x38
 8007f16:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2254      	movs	r2, #84	; 0x54
 8007f1e:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2254      	movs	r2, #84	; 0x54
 8007f26:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2254      	movs	r2, #84	; 0x54
 8007f2e:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2218      	movs	r2, #24
 8007f36:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2208      	movs	r2, #8
 8007f3e:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	227e      	movs	r2, #126	; 0x7e
 8007f46:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2209      	movs	r2, #9
 8007f4e:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2202      	movs	r2, #2
 8007f5e:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2208      	movs	r2, #8
 8007f66:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2214      	movs	r2, #20
 8007f6e:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2254      	movs	r2, #84	; 0x54
 8007f76:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2254      	movs	r2, #84	; 0x54
 8007f7e:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	223c      	movs	r2, #60	; 0x3c
 8007f86:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	227f      	movs	r2, #127	; 0x7f
 8007f8e:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2208      	movs	r2, #8
 8007f96:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2204      	movs	r2, #4
 8007f9e:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2204      	movs	r2, #4
 8007fa6:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2278      	movs	r2, #120	; 0x78
 8007fae:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2244      	movs	r2, #68	; 0x44
 8007fb6:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	227d      	movs	r2, #125	; 0x7d
 8007fbe:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2240      	movs	r2, #64	; 0x40
 8007fc6:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2220      	movs	r2, #32
 8007fce:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2240      	movs	r2, #64	; 0x40
 8007fd6:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2244      	movs	r2, #68	; 0x44
 8007fde:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	223d      	movs	r2, #61	; 0x3d
 8007fe6:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	227f      	movs	r2, #127	; 0x7f
 8007fee:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2210      	movs	r2, #16
 8007ff6:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2228      	movs	r2, #40	; 0x28
 8007ffe:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2244      	movs	r2, #68	; 0x44
 8008006:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2241      	movs	r2, #65	; 0x41
 800800e:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	227f      	movs	r2, #127	; 0x7f
 8008016:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2240      	movs	r2, #64	; 0x40
 800801e:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	227c      	movs	r2, #124	; 0x7c
 8008026:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2204      	movs	r2, #4
 800802e:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2218      	movs	r2, #24
 8008036:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2204      	movs	r2, #4
 800803e:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2278      	movs	r2, #120	; 0x78
 8008046:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	227c      	movs	r2, #124	; 0x7c
 800804e:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2208      	movs	r2, #8
 8008056:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2204      	movs	r2, #4
 800805e:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2204      	movs	r2, #4
 8008066:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2278      	movs	r2, #120	; 0x78
 800806e:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2238      	movs	r2, #56	; 0x38
 8008076:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2244      	movs	r2, #68	; 0x44
 800807e:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2244      	movs	r2, #68	; 0x44
 8008086:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2244      	movs	r2, #68	; 0x44
 800808e:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2238      	movs	r2, #56	; 0x38
 8008096:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	227c      	movs	r2, #124	; 0x7c
 800809e:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2214      	movs	r2, #20
 80080a6:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2214      	movs	r2, #20
 80080ae:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2214      	movs	r2, #20
 80080b6:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2208      	movs	r2, #8
 80080be:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2208      	movs	r2, #8
 80080c6:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2214      	movs	r2, #20
 80080ce:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2214      	movs	r2, #20
 80080d6:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2218      	movs	r2, #24
 80080de:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	227c      	movs	r2, #124	; 0x7c
 80080e6:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	227c      	movs	r2, #124	; 0x7c
 80080ee:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2208      	movs	r2, #8
 80080f6:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2204      	movs	r2, #4
 80080fe:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2204      	movs	r2, #4
 8008106:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2208      	movs	r2, #8
 800810e:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2248      	movs	r2, #72	; 0x48
 8008116:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2254      	movs	r2, #84	; 0x54
 800811e:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2254      	movs	r2, #84	; 0x54
 8008126:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2254      	movs	r2, #84	; 0x54
 800812e:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2220      	movs	r2, #32
 8008136:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2204      	movs	r2, #4
 800813e:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	223f      	movs	r2, #63	; 0x3f
 8008146:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2244      	movs	r2, #68	; 0x44
 800814e:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2240      	movs	r2, #64	; 0x40
 8008156:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2220      	movs	r2, #32
 800815e:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	223c      	movs	r2, #60	; 0x3c
 8008166:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2240      	movs	r2, #64	; 0x40
 800816e:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2240      	movs	r2, #64	; 0x40
 8008176:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2220      	movs	r2, #32
 800817e:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	227c      	movs	r2, #124	; 0x7c
 8008186:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	221c      	movs	r2, #28
 800818e:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2220      	movs	r2, #32
 8008196:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2240      	movs	r2, #64	; 0x40
 800819e:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2220      	movs	r2, #32
 80081a6:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	221c      	movs	r2, #28
 80081ae:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	223c      	movs	r2, #60	; 0x3c
 80081b6:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2240      	movs	r2, #64	; 0x40
 80081be:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2230      	movs	r2, #48	; 0x30
 80081c6:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2240      	movs	r2, #64	; 0x40
 80081ce:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	223c      	movs	r2, #60	; 0x3c
 80081d6:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2244      	movs	r2, #68	; 0x44
 80081de:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2228      	movs	r2, #40	; 0x28
 80081e6:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2210      	movs	r2, #16
 80081ee:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2228      	movs	r2, #40	; 0x28
 80081f6:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2244      	movs	r2, #68	; 0x44
 80081fe:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	220c      	movs	r2, #12
 8008206:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2250      	movs	r2, #80	; 0x50
 800820e:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2250      	movs	r2, #80	; 0x50
 8008216:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2250      	movs	r2, #80	; 0x50
 800821e:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	223c      	movs	r2, #60	; 0x3c
 8008226:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2244      	movs	r2, #68	; 0x44
 800822e:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2264      	movs	r2, #100	; 0x64
 8008236:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2254      	movs	r2, #84	; 0x54
 800823e:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	224c      	movs	r2, #76	; 0x4c
 8008246:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2244      	movs	r2, #68	; 0x44
 800824e:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2208      	movs	r2, #8
 8008256:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2236      	movs	r2, #54	; 0x36
 800825e:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2241      	movs	r2, #65	; 0x41
 8008266:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	227f      	movs	r2, #127	; 0x7f
 800826e:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2241      	movs	r2, #65	; 0x41
 8008276:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2236      	movs	r2, #54	; 0x36
 800827e:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2208      	movs	r2, #8
 8008286:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4618      	mov	r0, r3
 800828e:	3708      	adds	r7, #8
 8008290:	46bd      	mov	sp, r7
 8008292:	bdb0      	pop	{r4, r5, r7, pc}

08008294 <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	4a05      	ldr	r2, [pc, #20]	; (80082b4 <_ZN4GLCDD1Ev+0x20>)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4618      	mov	r0, r3
 80082a6:	f7fb fe23 	bl	8003ef0 <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4618      	mov	r0, r3
 80082ae:	3708      	adds	r7, #8
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	08011350 	.word	0x08011350

080082b8 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b082      	sub	sp, #8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
}
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f7ff ffe7 	bl	8008294 <_ZN4GLCDD1Ev>
 80082c6:	f640 2104 	movw	r1, #2564	; 0xa04
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f008 f953 	bl	8010576 <_ZdlPvj>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4618      	mov	r0, r3
 80082d4:	3708      	adds	r7, #8
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
	...

080082dc <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 80082e4:	2200      	movs	r2, #0
 80082e6:	2110      	movs	r1, #16
 80082e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80082ec:	f003 f9fc 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80082f0:	2200      	movs	r2, #0
 80082f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80082f6:	480c      	ldr	r0, [pc, #48]	; (8008328 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 80082f8:	f003 f9f6 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80082fc:	2200      	movs	r2, #0
 80082fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008302:	4809      	ldr	r0, [pc, #36]	; (8008328 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8008304:	f003 f9f0 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8008308:	2200      	movs	r2, #0
 800830a:	2104      	movs	r1, #4
 800830c:	4807      	ldr	r0, [pc, #28]	; (800832c <_ZN4GLCD9m_ctrloffEv+0x50>)
 800830e:	f003 f9eb 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8008312:	2200      	movs	r2, #0
 8008314:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008318:	4803      	ldr	r0, [pc, #12]	; (8008328 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 800831a:	f003 f9e5 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 800831e:	bf00      	nop
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	48000800 	.word	0x48000800
 800832c:	48000c00 	.word	0x48000c00

08008330 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	4613      	mov	r3, r2
 800833c:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 800833e:	2300      	movs	r3, #0
 8008340:	617b      	str	r3, [r7, #20]
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	429a      	cmp	r2, r3
 8008348:	d20d      	bcs.n	8008366 <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 800834a:	2300      	movs	r3, #0
 800834c:	613b      	str	r3, [r7, #16]
 800834e:	79fb      	ldrb	r3, [r7, #7]
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	429a      	cmp	r2, r3
 8008354:	d203      	bcs.n	800835e <_ZN4GLCD7m_delayEjh+0x2e>
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	3301      	adds	r3, #1
 800835a:	613b      	str	r3, [r7, #16]
 800835c:	e7f7      	b.n	800834e <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	3301      	adds	r3, #1
 8008362:	617b      	str	r3, [r7, #20]
 8008364:	e7ed      	b.n	8008342 <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 8008366:	bf00      	nop
 8008368:	371c      	adds	r7, #28
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
	...

08008374 <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	460b      	mov	r3, r1
 800837e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	78fa      	ldrb	r2, [r7, #3]
 8008384:	2100      	movs	r1, #0
 8008386:	4618      	mov	r0, r3
 8008388:	f7fb ffe8 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 800838c:	4603      	mov	r3, r0
 800838e:	461a      	mov	r2, r3
 8008390:	2108      	movs	r1, #8
 8008392:	482f      	ldr	r0, [pc, #188]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008394:	f003 f9a8 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	78fa      	ldrb	r2, [r7, #3]
 800839c:	2101      	movs	r1, #1
 800839e:	4618      	mov	r0, r3
 80083a0:	f7fb ffdc 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 80083a4:	4603      	mov	r3, r0
 80083a6:	461a      	mov	r2, r3
 80083a8:	2104      	movs	r1, #4
 80083aa:	4829      	ldr	r0, [pc, #164]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80083ac:	f003 f99c 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	78fa      	ldrb	r2, [r7, #3]
 80083b4:	2102      	movs	r1, #2
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7fb ffd0 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 80083bc:	4603      	mov	r3, r0
 80083be:	461a      	mov	r2, r3
 80083c0:	2102      	movs	r1, #2
 80083c2:	4823      	ldr	r0, [pc, #140]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80083c4:	f003 f990 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	78fa      	ldrb	r2, [r7, #3]
 80083cc:	2103      	movs	r1, #3
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7fb ffc4 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 80083d4:	4603      	mov	r3, r0
 80083d6:	461a      	mov	r2, r3
 80083d8:	2101      	movs	r1, #1
 80083da:	481d      	ldr	r0, [pc, #116]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80083dc:	f003 f984 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	78fa      	ldrb	r2, [r7, #3]
 80083e4:	2104      	movs	r1, #4
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7fb ffb8 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 80083ec:	4603      	mov	r3, r0
 80083ee:	461a      	mov	r2, r3
 80083f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80083f4:	4816      	ldr	r0, [pc, #88]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80083f6:	f003 f977 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	78fa      	ldrb	r2, [r7, #3]
 80083fe:	2105      	movs	r1, #5
 8008400:	4618      	mov	r0, r3
 8008402:	f7fb ffab 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008406:	4603      	mov	r3, r0
 8008408:	461a      	mov	r2, r3
 800840a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800840e:	4810      	ldr	r0, [pc, #64]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8008410:	f003 f96a 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	78fa      	ldrb	r2, [r7, #3]
 8008418:	2106      	movs	r1, #6
 800841a:	4618      	mov	r0, r3
 800841c:	f7fb ff9e 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 8008420:	4603      	mov	r3, r0
 8008422:	461a      	mov	r2, r3
 8008424:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008428:	4809      	ldr	r0, [pc, #36]	; (8008450 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 800842a:	f003 f95d 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	78fa      	ldrb	r2, [r7, #3]
 8008432:	2107      	movs	r1, #7
 8008434:	4618      	mov	r0, r3
 8008436:	f7fb ff91 	bl	800435c <_ZN6common26ReadtheValueAssignPinstateEhh>
 800843a:	4603      	mov	r3, r0
 800843c:	461a      	mov	r2, r3
 800843e:	2120      	movs	r1, #32
 8008440:	4804      	ldr	r0, [pc, #16]	; (8008454 <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 8008442:	f003 f951 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 8008446:	bf00      	nop
 8008448:	3708      	adds	r7, #8
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	48000800 	.word	0x48000800
 8008454:	48000400 	.word	0x48000400

08008458 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f7ff ff3b 	bl	80082dc <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 8008466:	213f      	movs	r1, #63	; 0x3f
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7ff ff83 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 800846e:	2201      	movs	r2, #1
 8008470:	2104      	movs	r1, #4
 8008472:	4815      	ldr	r0, [pc, #84]	; (80084c8 <_ZN4GLCD11m_displayonEv+0x70>)
 8008474:	f003 f938 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008478:	2201      	movs	r2, #1
 800847a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800847e:	4813      	ldr	r0, [pc, #76]	; (80084cc <_ZN4GLCD11m_displayonEv+0x74>)
 8008480:	f003 f932 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008484:	2200      	movs	r2, #0
 8008486:	2110      	movs	r1, #16
 8008488:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800848c:	f003 f92c 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008490:	2200      	movs	r2, #0
 8008492:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008496:	480d      	ldr	r0, [pc, #52]	; (80084cc <_ZN4GLCD11m_displayonEv+0x74>)
 8008498:	f003 f926 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800849c:	2201      	movs	r2, #1
 800849e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80084a2:	480a      	ldr	r0, [pc, #40]	; (80084cc <_ZN4GLCD11m_displayonEv+0x74>)
 80084a4:	f003 f920 	bl	800b6e8 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80084a8:	2264      	movs	r2, #100	; 0x64
 80084aa:	210a      	movs	r1, #10
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7ff ff3f 	bl	8008330 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80084b2:	2200      	movs	r2, #0
 80084b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80084b8:	4804      	ldr	r0, [pc, #16]	; (80084cc <_ZN4GLCD11m_displayonEv+0x74>)
 80084ba:	f003 f915 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 80084be:	bf00      	nop
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	48000c00 	.word	0x48000c00
 80084cc:	48000800 	.word	0x48000800

080084d0 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	460b      	mov	r3, r1
 80084da:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 80084dc:	78fb      	ldrb	r3, [r7, #3]
 80084de:	2b3f      	cmp	r3, #63	; 0x3f
 80084e0:	d839      	bhi.n	8008556 <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7ff fefa 	bl	80082dc <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	78fa      	ldrb	r2, [r7, #3]
 80084ec:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 80084ee:	78fb      	ldrb	r3, [r7, #3]
 80084f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	4619      	mov	r1, r3
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7ff ff38 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008504:	2201      	movs	r2, #1
 8008506:	2104      	movs	r1, #4
 8008508:	4831      	ldr	r0, [pc, #196]	; (80085d0 <_ZN4GLCD11m_setcolumnEh+0x100>)
 800850a:	f003 f8ed 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 800850e:	2200      	movs	r2, #0
 8008510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008514:	482f      	ldr	r0, [pc, #188]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008516:	f003 f8e7 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800851a:	2200      	movs	r2, #0
 800851c:	2110      	movs	r1, #16
 800851e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008522:	f003 f8e1 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8008526:	2200      	movs	r2, #0
 8008528:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800852c:	4829      	ldr	r0, [pc, #164]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800852e:	f003 f8db 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008532:	2201      	movs	r2, #1
 8008534:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008538:	4826      	ldr	r0, [pc, #152]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800853a:	f003 f8d5 	bl	800b6e8 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 800853e:	2264      	movs	r2, #100	; 0x64
 8008540:	210a      	movs	r1, #10
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7ff fef4 	bl	8008330 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008548:	2200      	movs	r2, #0
 800854a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800854e:	4821      	ldr	r0, [pc, #132]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8008550:	f003 f8ca 	bl	800b6e8 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 8008554:	e038      	b.n	80085c8 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	78fa      	ldrb	r2, [r7, #3]
 800855a:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 800855c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008560:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008564:	b25b      	sxtb	r3, r3
 8008566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800856a:	b25b      	sxtb	r3, r3
 800856c:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 800856e:	7bfb      	ldrb	r3, [r7, #15]
 8008570:	4619      	mov	r1, r3
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f7ff fefe 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8008578:	2200      	movs	r2, #0
 800857a:	2104      	movs	r1, #4
 800857c:	4814      	ldr	r0, [pc, #80]	; (80085d0 <_ZN4GLCD11m_setcolumnEh+0x100>)
 800857e:	f003 f8b3 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008582:	2201      	movs	r2, #1
 8008584:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008588:	4812      	ldr	r0, [pc, #72]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 800858a:	f003 f8ad 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800858e:	2200      	movs	r2, #0
 8008590:	2110      	movs	r1, #16
 8008592:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008596:	f003 f8a7 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800859a:	2200      	movs	r2, #0
 800859c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80085a0:	480c      	ldr	r0, [pc, #48]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80085a2:	f003 f8a1 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80085a6:	2201      	movs	r2, #1
 80085a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80085ac:	4809      	ldr	r0, [pc, #36]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80085ae:	f003 f89b 	bl	800b6e8 <HAL_GPIO_WritePin>
		m_delay(10,100);
 80085b2:	2264      	movs	r2, #100	; 0x64
 80085b4:	210a      	movs	r1, #10
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7ff feba 	bl	8008330 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80085bc:	2200      	movs	r2, #0
 80085be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80085c2:	4804      	ldr	r0, [pc, #16]	; (80085d4 <_ZN4GLCD11m_setcolumnEh+0x104>)
 80085c4:	f003 f890 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 80085c8:	bf00      	nop
 80085ca:	3710      	adds	r7, #16
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	48000c00 	.word	0x48000c00
 80085d4:	48000800 	.word	0x48000800

080085d8 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	460b      	mov	r3, r1
 80085e2:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7ff fe79 	bl	80082dc <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	f063 0347 	orn	r3, r3, #71	; 0x47
 80085f0:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 80085f2:	7bfb      	ldrb	r3, [r7, #15]
 80085f4:	4619      	mov	r1, r3
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f7ff febc 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 80085fc:	2201      	movs	r2, #1
 80085fe:	2104      	movs	r1, #4
 8008600:	4814      	ldr	r0, [pc, #80]	; (8008654 <_ZN4GLCD9m_setpageEh+0x7c>)
 8008602:	f003 f871 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008606:	2201      	movs	r2, #1
 8008608:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800860c:	4812      	ldr	r0, [pc, #72]	; (8008658 <_ZN4GLCD9m_setpageEh+0x80>)
 800860e:	f003 f86b 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008612:	2200      	movs	r2, #0
 8008614:	2110      	movs	r1, #16
 8008616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800861a:	f003 f865 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800861e:	2200      	movs	r2, #0
 8008620:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008624:	480c      	ldr	r0, [pc, #48]	; (8008658 <_ZN4GLCD9m_setpageEh+0x80>)
 8008626:	f003 f85f 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 800862a:	2201      	movs	r2, #1
 800862c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008630:	4809      	ldr	r0, [pc, #36]	; (8008658 <_ZN4GLCD9m_setpageEh+0x80>)
 8008632:	f003 f859 	bl	800b6e8 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8008636:	2264      	movs	r2, #100	; 0x64
 8008638:	210a      	movs	r1, #10
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7ff fe78 	bl	8008330 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8008640:	2200      	movs	r2, #0
 8008642:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008646:	4804      	ldr	r0, [pc, #16]	; (8008658 <_ZN4GLCD9m_setpageEh+0x80>)
 8008648:	f003 f84e 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 800864c:	bf00      	nop
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	48000c00 	.word	0x48000c00
 8008658:	48000800 	.word	0x48000800

0800865c <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	460b      	mov	r3, r1
 8008666:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff fe37 	bl	80082dc <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 800866e:	78fb      	ldrb	r3, [r7, #3]
 8008670:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8008674:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8008676:	7bfb      	ldrb	r3, [r7, #15]
 8008678:	4619      	mov	r1, r3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7ff fe7a 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008680:	2201      	movs	r2, #1
 8008682:	2104      	movs	r1, #4
 8008684:	4814      	ldr	r0, [pc, #80]	; (80086d8 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 8008686:	f003 f82f 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 800868a:	2201      	movs	r2, #1
 800868c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008690:	4812      	ldr	r0, [pc, #72]	; (80086dc <_ZN4GLCD14m_setstartlineEh+0x80>)
 8008692:	f003 f829 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8008696:	2200      	movs	r2, #0
 8008698:	2110      	movs	r1, #16
 800869a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800869e:	f003 f823 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80086a2:	2200      	movs	r2, #0
 80086a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80086a8:	480c      	ldr	r0, [pc, #48]	; (80086dc <_ZN4GLCD14m_setstartlineEh+0x80>)
 80086aa:	f003 f81d 	bl	800b6e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80086ae:	2201      	movs	r2, #1
 80086b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80086b4:	4809      	ldr	r0, [pc, #36]	; (80086dc <_ZN4GLCD14m_setstartlineEh+0x80>)
 80086b6:	f003 f817 	bl	800b6e8 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 80086ba:	2264      	movs	r2, #100	; 0x64
 80086bc:	210a      	movs	r1, #10
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7ff fe36 	bl	8008330 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80086c4:	2200      	movs	r2, #0
 80086c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80086ca:	4804      	ldr	r0, [pc, #16]	; (80086dc <_ZN4GLCD14m_setstartlineEh+0x80>)
 80086cc:	f003 f80c 	bl	800b6e8 <HAL_GPIO_WritePin>
}
 80086d0:	bf00      	nop
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}
 80086d8:	48000c00 	.word	0x48000c00
 80086dc:	48000800 	.word	0x48000800

080086e0 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	4613      	mov	r3, r2
 80086ec:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 80086ee:	2300      	movs	r3, #0
 80086f0:	82fb      	strh	r3, [r7, #22]
 80086f2:	8afa      	ldrh	r2, [r7, #22]
 80086f4:	88fb      	ldrh	r3, [r7, #6]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	f080 8085 	bcs.w	8008806 <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	7f1b      	ldrb	r3, [r3, #28]
 8008700:	2b3f      	cmp	r3, #63	; 0x3f
 8008702:	d838      	bhi.n	8008776 <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 8008704:	8afb      	ldrh	r3, [r7, #22]
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	4413      	add	r3, r2
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 800870e:	7d7b      	ldrb	r3, [r7, #21]
 8008710:	4619      	mov	r1, r3
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f7ff fe2e 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8008718:	2201      	movs	r2, #1
 800871a:	2104      	movs	r1, #4
 800871c:	483b      	ldr	r0, [pc, #236]	; (800880c <_ZN4GLCD9m_lcddataEPht+0x12c>)
 800871e:	f002 ffe3 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8008722:	2200      	movs	r2, #0
 8008724:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008728:	4839      	ldr	r0, [pc, #228]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800872a:	f002 ffdd 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 800872e:	2201      	movs	r2, #1
 8008730:	2110      	movs	r1, #16
 8008732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008736:	f002 ffd7 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800873a:	2200      	movs	r2, #0
 800873c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008740:	4833      	ldr	r0, [pc, #204]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008742:	f002 ffd1 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008746:	2201      	movs	r2, #1
 8008748:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800874c:	4830      	ldr	r0, [pc, #192]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800874e:	f002 ffcb 	bl	800b6e8 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8008752:	2264      	movs	r2, #100	; 0x64
 8008754:	210a      	movs	r1, #10
 8008756:	68f8      	ldr	r0, [r7, #12]
 8008758:	f7ff fdea 	bl	8008330 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800875c:	2200      	movs	r2, #0
 800875e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008762:	482b      	ldr	r0, [pc, #172]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008764:	f002 ffc0 	bl	800b6e8 <HAL_GPIO_WritePin>
			c++;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	7f1b      	ldrb	r3, [r3, #28]
 800876c:	3301      	adds	r3, #1
 800876e:	b2da      	uxtb	r2, r3
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	771a      	strb	r2, [r3, #28]
 8008774:	e03d      	b.n	80087f2 <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	7f1b      	ldrb	r3, [r3, #28]
 800877a:	4619      	mov	r1, r3
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f7ff fea7 	bl	80084d0 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 8008782:	8afb      	ldrh	r3, [r7, #22]
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	4413      	add	r3, r2
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 800878c:	7d7b      	ldrb	r3, [r7, #21]
 800878e:	4619      	mov	r1, r3
 8008790:	68f8      	ldr	r0, [r7, #12]
 8008792:	f7ff fdef 	bl	8008374 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8008796:	2200      	movs	r2, #0
 8008798:	2104      	movs	r1, #4
 800879a:	481c      	ldr	r0, [pc, #112]	; (800880c <_ZN4GLCD9m_lcddataEPht+0x12c>)
 800879c:	f002 ffa4 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 80087a0:	2201      	movs	r2, #1
 80087a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80087a6:	481a      	ldr	r0, [pc, #104]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80087a8:	f002 ff9e 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 80087ac:	2201      	movs	r2, #1
 80087ae:	2110      	movs	r1, #16
 80087b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80087b4:	f002 ff98 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 80087b8:	2200      	movs	r2, #0
 80087ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80087be:	4814      	ldr	r0, [pc, #80]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80087c0:	f002 ff92 	bl	800b6e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 80087c4:	2201      	movs	r2, #1
 80087c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80087ca:	4811      	ldr	r0, [pc, #68]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80087cc:	f002 ff8c 	bl	800b6e8 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 80087d0:	2264      	movs	r2, #100	; 0x64
 80087d2:	210a      	movs	r1, #10
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f7ff fdab 	bl	8008330 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 80087da:	2200      	movs	r2, #0
 80087dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80087e0:	480b      	ldr	r0, [pc, #44]	; (8008810 <_ZN4GLCD9m_lcddataEPht+0x130>)
 80087e2:	f002 ff81 	bl	800b6e8 <HAL_GPIO_WritePin>
			c++;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	7f1b      	ldrb	r3, [r3, #28]
 80087ea:	3301      	adds	r3, #1
 80087ec:	b2da      	uxtb	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	7f1b      	ldrb	r3, [r3, #28]
 80087f6:	b25b      	sxtb	r3, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	db03      	blt.n	8008804 <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 80087fc:	8afb      	ldrh	r3, [r7, #22]
 80087fe:	3301      	adds	r3, #1
 8008800:	82fb      	strh	r3, [r7, #22]
 8008802:	e776      	b.n	80086f2 <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 8008804:	bf00      	nop
	}
}
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	48000c00 	.word	0x48000c00
 8008810:	48000800 	.word	0x48000800

08008814 <_ZN4GLCD10m_lcdputs1EhhPc>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,char *str)
{
 8008814:	b590      	push	{r4, r7, lr}
 8008816:	b087      	sub	sp, #28
 8008818:	af00      	add	r7, sp, #0
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	607b      	str	r3, [r7, #4]
 800881e:	460b      	mov	r3, r1
 8008820:	72fb      	strb	r3, [r7, #11]
 8008822:	4613      	mov	r3, r2
 8008824:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 8008826:	7afb      	ldrb	r3, [r7, #11]
 8008828:	4619      	mov	r1, r3
 800882a:	68f8      	ldr	r0, [r7, #12]
 800882c:	f7ff fe50 	bl	80084d0 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 8008830:	7abb      	ldrb	r3, [r7, #10]
 8008832:	4619      	mov	r1, r3
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7ff fecf 	bl	80085d8 <_ZN4GLCD9m_setpageEh>
	//for(i=0;str[i]!=0;i++)
	length =strlen(str);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7f7 fcc8 	bl	80001d0 <strlen>
 8008840:	4603      	mov	r3, r0
 8008842:	b2da      	uxtb	r2, r3
 8008844:	4b12      	ldr	r3, [pc, #72]	; (8008890 <_ZN4GLCD10m_lcdputs1EhhPc+0x7c>)
 8008846:	701a      	strb	r2, [r3, #0]
	for(i=0;i< strlen(str);i++)
 8008848:	2300      	movs	r3, #0
 800884a:	75fb      	strb	r3, [r7, #23]
 800884c:	7dfc      	ldrb	r4, [r7, #23]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f7f7 fcbe 	bl	80001d0 <strlen>
 8008854:	4603      	mov	r3, r0
 8008856:	429c      	cmp	r4, r3
 8008858:	d215      	bcs.n	8008886 <_ZN4GLCD10m_lcdputs1EhhPc+0x72>
	{
		a=(*(str+i));
 800885a:	7dfb      	ldrb	r3, [r7, #23]
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	4413      	add	r3, r2
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	82bb      	strh	r3, [r7, #20]
		a*=8;
 8008864:	8abb      	ldrh	r3, [r7, #20]
 8008866:	00db      	lsls	r3, r3, #3
 8008868:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 800886a:	8abb      	ldrh	r3, [r7, #20]
 800886c:	3318      	adds	r3, #24
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4413      	add	r3, r2
 8008872:	3306      	adds	r3, #6
 8008874:	2208      	movs	r2, #8
 8008876:	4619      	mov	r1, r3
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f7ff ff31 	bl	80086e0 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;i< strlen(str);i++)
 800887e:	7dfb      	ldrb	r3, [r7, #23]
 8008880:	3301      	adds	r3, #1
 8008882:	75fb      	strb	r3, [r7, #23]
 8008884:	e7e2      	b.n	800884c <_ZN4GLCD10m_lcdputs1EhhPc+0x38>
	}
}
 8008886:	bf00      	nop
 8008888:	371c      	adds	r7, #28
 800888a:	46bd      	mov	sp, r7
 800888c:	bd90      	pop	{r4, r7, pc}
 800888e:	bf00      	nop
 8008890:	200007b4 	.word	0x200007b4

08008894 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 800889c:	2300      	movs	r3, #0
 800889e:	73fb      	strb	r3, [r7, #15]
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
 80088a2:	2b07      	cmp	r3, #7
 80088a4:	d81d      	bhi.n	80088e2 <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 80088a6:	7bfb      	ldrb	r3, [r7, #15]
 80088a8:	4619      	mov	r1, r3
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f7ff fe94 	bl	80085d8 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 80088b0:	2100      	movs	r1, #0
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7ff fe0c 	bl	80084d0 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 80088b8:	2300      	movs	r3, #0
 80088ba:	73bb      	strb	r3, [r7, #14]
 80088bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	db0a      	blt.n	80088da <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	331d      	adds	r3, #29
 80088c8:	2201      	movs	r2, #1
 80088ca:	4619      	mov	r1, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f7ff ff07 	bl	80086e0 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 80088d2:	7bbb      	ldrb	r3, [r7, #14]
 80088d4:	3301      	adds	r3, #1
 80088d6:	73bb      	strb	r3, [r7, #14]
 80088d8:	e7f0      	b.n	80088bc <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 80088da:	7bfb      	ldrb	r3, [r7, #15]
 80088dc:	3301      	adds	r3, #1
 80088de:	73fb      	strb	r3, [r7, #15]
 80088e0:	e7de      	b.n	80088a0 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 80088e2:	bf00      	nop
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
	...

080088ec <_ZN7DwinhmiC1Ev>:
uint8_t shiftP,len_i;
uint8_t dwinRxFramValid;
uint8_t updateDwindata;
uint8_t Dwinseq;

Dwinhmi::Dwinhmi() {
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	4a06      	ldr	r2, [pc, #24]	; (8008910 <_ZN7DwinhmiC1Ev+0x24>)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	601a      	str	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	// TODO Auto-generated constructor stub

}
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4618      	mov	r0, r3
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr
 8008910:	08011360 	.word	0x08011360

08008914 <_ZN7DwinhmiD1Ev>:

Dwinhmi::~Dwinhmi() {
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	4a04      	ldr	r2, [pc, #16]	; (8008930 <_ZN7DwinhmiD1Ev+0x1c>)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4618      	mov	r0, r3
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr
 8008930:	08011360 	.word	0x08011360

08008934 <_ZN7DwinhmiD0Ev>:
Dwinhmi::~Dwinhmi() {
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
}
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7ff ffe9 	bl	8008914 <_ZN7DwinhmiD1Ev>
 8008942:	2130      	movs	r1, #48	; 0x30
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f007 fe16 	bl	8010576 <_ZdlPvj>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	4618      	mov	r0, r3
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <_ZN7Dwinhmi9dwinFrameEv>:

void Dwinhmi::dwinFrame()
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
	switch(Cntid_dwin)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008962:	2b02      	cmp	r3, #2
 8008964:	f000 816c 	beq.w	8008c40 <_ZN7Dwinhmi9dwinFrameEv+0x2ec>
 8008968:	2b02      	cmp	r3, #2
 800896a:	f300 818f 	bgt.w	8008c8c <_ZN7Dwinhmi9dwinFrameEv+0x338>
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <_ZN7Dwinhmi9dwinFrameEv+0x26>
 8008972:	2b01      	cmp	r3, #1
 8008974:	f000 80a5 	beq.w	8008ac2 <_ZN7Dwinhmi9dwinFrameEv+0x16e>
			Dwinseq=0;
			noOfDataDwin=7;
			Cntid_dwin=0;
		break;
		default:
		break;
 8008978:	e188      	b.n	8008c8c <_ZN7Dwinhmi9dwinFrameEv+0x338>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	225a      	movs	r2, #90	; 0x5a
 800897e:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	22a5      	movs	r2, #165	; 0xa5
 8008984:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	221c      	movs	r2, #28
 800898a:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2282      	movs	r2, #130	; 0x82
 8008990:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2220      	movs	r2, #32
 8008996:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2200      	movs	r2, #0
 80089a2:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 80089a4:	4b99      	ldr	r3, [pc, #612]	; (8008c0c <_ZN7Dwinhmi9dwinFrameEv+0x2b8>)
 80089a6:	781a      	ldrb	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2200      	movs	r2, #0
 80089b0:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 80089b2:	4b97      	ldr	r3, [pc, #604]	; (8008c10 <_ZN7Dwinhmi9dwinFrameEv+0x2bc>)
 80089b4:	781a      	ldrb	r2, [r3, #0]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 80089c0:	4b94      	ldr	r3, [pc, #592]	; (8008c14 <_ZN7Dwinhmi9dwinFrameEv+0x2c0>)
 80089c2:	781a      	ldrb	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 80089ce:	4b92      	ldr	r3, [pc, #584]	; (8008c18 <_ZN7Dwinhmi9dwinFrameEv+0x2c4>)
 80089d0:	781a      	ldrb	r2, [r3, #0]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 80089dc:	4b8f      	ldr	r3, [pc, #572]	; (8008c1c <_ZN7Dwinhmi9dwinFrameEv+0x2c8>)
 80089de:	781a      	ldrb	r2, [r3, #0]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 80089ea:	4b8d      	ldr	r3, [pc, #564]	; (8008c20 <_ZN7Dwinhmi9dwinFrameEv+0x2cc>)
 80089ec:	781a      	ldrb	r2, [r3, #0]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 80089f2:	4b8c      	ldr	r3, [pc, #560]	; (8008c24 <_ZN7Dwinhmi9dwinFrameEv+0x2d0>)
 80089f4:	881b      	ldrh	r3, [r3, #0]
 80089f6:	0a1b      	lsrs	r3, r3, #8
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);//2006
 8008a00:	4b88      	ldr	r3, [pc, #544]	; (8008c24 <_ZN7Dwinhmi9dwinFrameEv+0x2d0>)
 8008a02:	881b      	ldrh	r3, [r3, #0]
 8008a04:	b2da      	uxtb	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008a0a:	4b87      	ldr	r3, [pc, #540]	; (8008c28 <_ZN7Dwinhmi9dwinFrameEv+0x2d4>)
 8008a0c:	881b      	ldrh	r3, [r3, #0]
 8008a0e:	0a1b      	lsrs	r3, r3, #8
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);//2007
 8008a18:	4b83      	ldr	r3, [pc, #524]	; (8008c28 <_ZN7Dwinhmi9dwinFrameEv+0x2d4>)
 8008a1a:	881b      	ldrh	r3, [r3, #0]
 8008a1c:	b2da      	uxtb	r2, r3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[22] = highByte(0);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	769a      	strb	r2, [r3, #26]
			u8ModbusRegisterdwin[23] = lowByte(wifiConnection);//2008
 8008a28:	4b80      	ldr	r3, [pc, #512]	; (8008c2c <_ZN7Dwinhmi9dwinFrameEv+0x2d8>)
 8008a2a:	781a      	ldrb	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = highByte(0);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] =lowByte(wifiConnection);//2009
 8008a36:	4b7d      	ldr	r3, [pc, #500]	; (8008c2c <_ZN7Dwinhmi9dwinFrameEv+0x2d8>)
 8008a38:	781a      	ldrb	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = highByte(0);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = lowByte(12);//200A
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	220c      	movs	r2, #12
 8008a48:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = highByte(productionInc);
 8008a4a:	4b79      	ldr	r3, [pc, #484]	; (8008c30 <_ZN7Dwinhmi9dwinFrameEv+0x2dc>)
 8008a4c:	881b      	ldrh	r3, [r3, #0]
 8008a4e:	0a1b      	lsrs	r3, r3, #8
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	b2da      	uxtb	r2, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f883 2020 	strb.w	r2, [r3, #32]
			u8ModbusRegisterdwin[29] = lowByte(productionInc);//200B
 8008a5a:	4b75      	ldr	r3, [pc, #468]	; (8008c30 <_ZN7Dwinhmi9dwinFrameEv+0x2dc>)
 8008a5c:	881b      	ldrh	r3, [r3, #0]
 8008a5e:	b2da      	uxtb	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			u8ModbusRegisterdwin[30] = highByte(productionTarget);
 8008a66:	4b73      	ldr	r3, [pc, #460]	; (8008c34 <_ZN7Dwinhmi9dwinFrameEv+0x2e0>)
 8008a68:	881b      	ldrh	r3, [r3, #0]
 8008a6a:	0a1b      	lsrs	r3, r3, #8
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			u8ModbusRegisterdwin[31] = lowByte(productionTarget);//200C
 8008a76:	4b6f      	ldr	r3, [pc, #444]	; (8008c34 <_ZN7Dwinhmi9dwinFrameEv+0x2e0>)
 8008a78:	881b      	ldrh	r3, [r3, #0]
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			u8ModbusRegisterdwin[32] = highByte(startStopStatus);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			u8ModbusRegisterdwin[33] = lowByte(startStopStatus);//200C
 8008a8a:	4b6b      	ldr	r3, [pc, #428]	; (8008c38 <_ZN7Dwinhmi9dwinFrameEv+0x2e4>)
 8008a8c:	781a      	ldrb	r2, [r3, #0]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			u8ModbusRegisterdwin[34] = highByte(batchNumber);
 8008a94:	4b69      	ldr	r3, [pc, #420]	; (8008c3c <_ZN7Dwinhmi9dwinFrameEv+0x2e8>)
 8008a96:	881b      	ldrh	r3, [r3, #0]
 8008a98:	0a1b      	lsrs	r3, r3, #8
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	b2da      	uxtb	r2, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			u8ModbusRegisterdwin[35] = lowByte(batchNumber);//200C
 8008aa4:	4b65      	ldr	r3, [pc, #404]	; (8008c3c <_ZN7Dwinhmi9dwinFrameEv+0x2e8>)
 8008aa6:	881b      	ldrh	r3, [r3, #0]
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			noOfDataDwin=36;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2224      	movs	r2, #36	; 0x24
 8008ab4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   			Cntid_dwin=1;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 8008ac0:	e0e5      	b.n	8008c8e <_ZN7Dwinhmi9dwinFrameEv+0x33a>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	225a      	movs	r2, #90	; 0x5a
 8008ac6:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	22a5      	movs	r2, #165	; 0xa5
 8008acc:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	221c      	movs	r2, #28
 8008ad2:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2282      	movs	r2, #130	; 0x82
 8008ad8:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2220      	movs	r2, #32
 8008ade:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 8008aec:	4b47      	ldr	r3, [pc, #284]	; (8008c0c <_ZN7Dwinhmi9dwinFrameEv+0x2b8>)
 8008aee:	781a      	ldrb	r2, [r3, #0]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 8008afa:	4b45      	ldr	r3, [pc, #276]	; (8008c10 <_ZN7Dwinhmi9dwinFrameEv+0x2bc>)
 8008afc:	781a      	ldrb	r2, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 8008b08:	4b42      	ldr	r3, [pc, #264]	; (8008c14 <_ZN7Dwinhmi9dwinFrameEv+0x2c0>)
 8008b0a:	781a      	ldrb	r2, [r3, #0]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2200      	movs	r2, #0
 8008b14:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008b16:	4b40      	ldr	r3, [pc, #256]	; (8008c18 <_ZN7Dwinhmi9dwinFrameEv+0x2c4>)
 8008b18:	781a      	ldrb	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2200      	movs	r2, #0
 8008b22:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008b24:	4b3d      	ldr	r3, [pc, #244]	; (8008c1c <_ZN7Dwinhmi9dwinFrameEv+0x2c8>)
 8008b26:	781a      	ldrb	r2, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008b32:	4b3b      	ldr	r3, [pc, #236]	; (8008c20 <_ZN7Dwinhmi9dwinFrameEv+0x2cc>)
 8008b34:	781a      	ldrb	r2, [r3, #0]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008b3a:	4b3a      	ldr	r3, [pc, #232]	; (8008c24 <_ZN7Dwinhmi9dwinFrameEv+0x2d0>)
 8008b3c:	881b      	ldrh	r3, [r3, #0]
 8008b3e:	0a1b      	lsrs	r3, r3, #8
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	b2da      	uxtb	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 8008b48:	4b36      	ldr	r3, [pc, #216]	; (8008c24 <_ZN7Dwinhmi9dwinFrameEv+0x2d0>)
 8008b4a:	881b      	ldrh	r3, [r3, #0]
 8008b4c:	b2da      	uxtb	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008b52:	4b35      	ldr	r3, [pc, #212]	; (8008c28 <_ZN7Dwinhmi9dwinFrameEv+0x2d4>)
 8008b54:	881b      	ldrh	r3, [r3, #0]
 8008b56:	0a1b      	lsrs	r3, r3, #8
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 8008b60:	4b31      	ldr	r3, [pc, #196]	; (8008c28 <_ZN7Dwinhmi9dwinFrameEv+0x2d4>)
 8008b62:	881b      	ldrh	r3, [r3, #0]
 8008b64:	b2da      	uxtb	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[22] = highByte(0);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	769a      	strb	r2, [r3, #26]
			u8ModbusRegisterdwin[23] = lowByte(wifiConnection);//2008
 8008b70:	4b2e      	ldr	r3, [pc, #184]	; (8008c2c <_ZN7Dwinhmi9dwinFrameEv+0x2d8>)
 8008b72:	781a      	ldrb	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = highByte(0);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = lowByte(wifiConnection);//2009
 8008b7e:	4b2b      	ldr	r3, [pc, #172]	; (8008c2c <_ZN7Dwinhmi9dwinFrameEv+0x2d8>)
 8008b80:	781a      	ldrb	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = highByte(0);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = lowByte(12);//200A
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	220c      	movs	r2, #12
 8008b90:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = highByte(productionInc);
 8008b92:	4b27      	ldr	r3, [pc, #156]	; (8008c30 <_ZN7Dwinhmi9dwinFrameEv+0x2dc>)
 8008b94:	881b      	ldrh	r3, [r3, #0]
 8008b96:	0a1b      	lsrs	r3, r3, #8
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	b2da      	uxtb	r2, r3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f883 2020 	strb.w	r2, [r3, #32]
			u8ModbusRegisterdwin[29] = lowByte(productionInc);//200B
 8008ba2:	4b23      	ldr	r3, [pc, #140]	; (8008c30 <_ZN7Dwinhmi9dwinFrameEv+0x2dc>)
 8008ba4:	881b      	ldrh	r3, [r3, #0]
 8008ba6:	b2da      	uxtb	r2, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			u8ModbusRegisterdwin[30] = highByte(productionTarget);
 8008bae:	4b21      	ldr	r3, [pc, #132]	; (8008c34 <_ZN7Dwinhmi9dwinFrameEv+0x2e0>)
 8008bb0:	881b      	ldrh	r3, [r3, #0]
 8008bb2:	0a1b      	lsrs	r3, r3, #8
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			u8ModbusRegisterdwin[31] = lowByte(productionTarget);//200C
 8008bbe:	4b1d      	ldr	r3, [pc, #116]	; (8008c34 <_ZN7Dwinhmi9dwinFrameEv+0x2e0>)
 8008bc0:	881b      	ldrh	r3, [r3, #0]
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			u8ModbusRegisterdwin[32] = highByte(startStopStatus);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			u8ModbusRegisterdwin[33] = lowByte(startStopStatus);//200C
 8008bd2:	4b19      	ldr	r3, [pc, #100]	; (8008c38 <_ZN7Dwinhmi9dwinFrameEv+0x2e4>)
 8008bd4:	781a      	ldrb	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			u8ModbusRegisterdwin[34] = highByte(batchNumber);
 8008bdc:	4b17      	ldr	r3, [pc, #92]	; (8008c3c <_ZN7Dwinhmi9dwinFrameEv+0x2e8>)
 8008bde:	881b      	ldrh	r3, [r3, #0]
 8008be0:	0a1b      	lsrs	r3, r3, #8
 8008be2:	b29b      	uxth	r3, r3
 8008be4:	b2da      	uxtb	r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			u8ModbusRegisterdwin[35] = lowByte(batchNumber);//200C
 8008bec:	4b13      	ldr	r3, [pc, #76]	; (8008c3c <_ZN7Dwinhmi9dwinFrameEv+0x2e8>)
 8008bee:	881b      	ldrh	r3, [r3, #0]
 8008bf0:	b2da      	uxtb	r2, r3
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			noOfDataDwin=36;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2224      	movs	r2, #36	; 0x24
 8008bfc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			Cntid_dwin=2;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 8008c08:	e041      	b.n	8008c8e <_ZN7Dwinhmi9dwinFrameEv+0x33a>
 8008c0a:	bf00      	nop
 8008c0c:	20000a08 	.word	0x20000a08
 8008c10:	20000a09 	.word	0x20000a09
 8008c14:	20000a0a 	.word	0x20000a0a
 8008c18:	20000a04 	.word	0x20000a04
 8008c1c:	20000a05 	.word	0x20000a05
 8008c20:	20000a06 	.word	0x20000a06
 8008c24:	200000fe 	.word	0x200000fe
 8008c28:	20000100 	.word	0x20000100
 8008c2c:	20000118 	.word	0x20000118
 8008c30:	200007a2 	.word	0x200007a2
 8008c34:	200007a6 	.word	0x200007a6
 8008c38:	2000010f 	.word	0x2000010f
 8008c3c:	2000010c 	.word	0x2000010c
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	225a      	movs	r2, #90	; 0x5a
 8008c44:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	22a5      	movs	r2, #165	; 0xa5
 8008c4a:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleReadRequestH;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2204      	movs	r2, #4
 8008c50:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleReadRequestL;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2283      	movs	r2, #131	; 0x83
 8008c56:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x30;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2230      	movs	r2, #48	; 0x30
 8008c5c:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x22;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2222      	movs	r2, #34	; 0x22
 8008c68:	729a      	strb	r2, [r3, #10]
			memset(DwinDatabuffer,0,255);
 8008c6a:	22ff      	movs	r2, #255	; 0xff
 8008c6c:	2100      	movs	r1, #0
 8008c6e:	480f      	ldr	r0, [pc, #60]	; (8008cac <_ZN7Dwinhmi9dwinFrameEv+0x358>)
 8008c70:	f007 fcc6 	bl	8010600 <memset>
			Dwinseq=0;
 8008c74:	4b0e      	ldr	r3, [pc, #56]	; (8008cb0 <_ZN7Dwinhmi9dwinFrameEv+0x35c>)
 8008c76:	2200      	movs	r2, #0
 8008c78:	701a      	strb	r2, [r3, #0]
			noOfDataDwin=7;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2207      	movs	r2, #7
 8008c7e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			Cntid_dwin=0;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 8008c8a:	e000      	b.n	8008c8e <_ZN7Dwinhmi9dwinFrameEv+0x33a>
		break;
 8008c8c:	bf00      	nop
	}
	HAL_UART_Transmit_IT(&huart2,u8ModbusRegisterdwin,noOfDataDwin);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	1d19      	adds	r1, r3, #4
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	4805      	ldr	r0, [pc, #20]	; (8008cb4 <_ZN7Dwinhmi9dwinFrameEv+0x360>)
 8008c9e:	f006 f911 	bl	800eec4 <HAL_UART_Transmit_IT>
}
 8008ca2:	bf00      	nop
 8008ca4:	3708      	adds	r7, #8
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop
 8008cac:	200002c4 	.word	0x200002c4
 8008cb0:	20000800 	.word	0x20000800
 8008cb4:	20000520 	.word	0x20000520

08008cb8 <_ZN7Dwinhmi11dwinDecoderEv>:


void Dwinhmi::dwinDecoder()
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
	if(!Rx_Dwin_Complete){return;}
 8008cc0:	4b67      	ldr	r3, [pc, #412]	; (8008e60 <_ZN7Dwinhmi11dwinDecoderEv+0x1a8>)
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f000 80c4 	beq.w	8008e52 <_ZN7Dwinhmi11dwinDecoderEv+0x19a>
	Rx_Dwin_Complete=0;
 8008cca:	4b65      	ldr	r3, [pc, #404]	; (8008e60 <_ZN7Dwinhmi11dwinDecoderEv+0x1a8>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	701a      	strb	r2, [r3, #0]

	dwinRxFramValid = ((DwinDatabuffer[23]<<8)|DwinDatabuffer[24]);
 8008cd0:	4b64      	ldr	r3, [pc, #400]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008cd2:	7ddb      	ldrb	r3, [r3, #23]
 8008cd4:	021b      	lsls	r3, r3, #8
 8008cd6:	b25a      	sxtb	r2, r3
 8008cd8:	4b62      	ldr	r3, [pc, #392]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008cda:	7e1b      	ldrb	r3, [r3, #24]
 8008cdc:	b25b      	sxtb	r3, r3
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	b25b      	sxtb	r3, r3
 8008ce2:	b2da      	uxtb	r2, r3
 8008ce4:	4b60      	ldr	r3, [pc, #384]	; (8008e68 <_ZN7Dwinhmi11dwinDecoderEv+0x1b0>)
 8008ce6:	701a      	strb	r2, [r3, #0]
	if(dwinRxFramValid > 0){
 8008ce8:	4b5f      	ldr	r3, [pc, #380]	; (8008e68 <_ZN7Dwinhmi11dwinDecoderEv+0x1b0>)
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	f000 80b1 	beq.w	8008e54 <_ZN7Dwinhmi11dwinDecoderEv+0x19c>
		machineId  = ((DwinDatabuffer[23]<<8)|DwinDatabuffer[24]);
 8008cf2:	4b5c      	ldr	r3, [pc, #368]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008cf4:	7ddb      	ldrb	r3, [r3, #23]
 8008cf6:	021b      	lsls	r3, r3, #8
 8008cf8:	b21a      	sxth	r2, r3
 8008cfa:	4b5a      	ldr	r3, [pc, #360]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008cfc:	7e1b      	ldrb	r3, [r3, #24]
 8008cfe:	b21b      	sxth	r3, r3
 8008d00:	4313      	orrs	r3, r2
 8008d02:	b21b      	sxth	r3, r3
 8008d04:	b29a      	uxth	r2, r3
 8008d06:	4b59      	ldr	r3, [pc, #356]	; (8008e6c <_ZN7Dwinhmi11dwinDecoderEv+0x1b4>)
 8008d08:	801a      	strh	r2, [r3, #0]
		portNumber = ((DwinDatabuffer[51]<<8)|DwinDatabuffer[52]);
 8008d0a:	4b56      	ldr	r3, [pc, #344]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008d0c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8008d10:	021b      	lsls	r3, r3, #8
 8008d12:	b21a      	sxth	r2, r3
 8008d14:	4b53      	ldr	r3, [pc, #332]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008d16:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008d1a:	b21b      	sxth	r3, r3
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	b21b      	sxth	r3, r3
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	4b53      	ldr	r3, [pc, #332]	; (8008e70 <_ZN7Dwinhmi11dwinDecoderEv+0x1b8>)
 8008d24:	801a      	strh	r2, [r3, #0]
		for(shiftP=1,len_i=0;shiftP<=22;shiftP++,len_i++){
 8008d26:	4b53      	ldr	r3, [pc, #332]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d28:	2201      	movs	r2, #1
 8008d2a:	701a      	strb	r2, [r3, #0]
 8008d2c:	4b52      	ldr	r3, [pc, #328]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008d2e:	2200      	movs	r2, #0
 8008d30:	701a      	strb	r2, [r3, #0]
 8008d32:	4b50      	ldr	r3, [pc, #320]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	2b16      	cmp	r3, #22
 8008d38:	d81e      	bhi.n	8008d78 <_ZN7Dwinhmi11dwinDecoderEv+0xc0>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008d3a:	4b4e      	ldr	r3, [pc, #312]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	4b48      	ldr	r3, [pc, #288]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008d42:	5c9b      	ldrb	r3, [r3, r2]
 8008d44:	2bff      	cmp	r3, #255	; 0xff
 8008d46:	d016      	beq.n	8008d76 <_ZN7Dwinhmi11dwinDecoderEv+0xbe>
			serverAddress[len_i] = DwinDatabuffer[shiftP];
 8008d48:	4b4a      	ldr	r3, [pc, #296]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d4a:	781b      	ldrb	r3, [r3, #0]
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	4b4a      	ldr	r3, [pc, #296]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	4b43      	ldr	r3, [pc, #268]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008d56:	5c59      	ldrb	r1, [r3, r1]
 8008d58:	4b48      	ldr	r3, [pc, #288]	; (8008e7c <_ZN7Dwinhmi11dwinDecoderEv+0x1c4>)
 8008d5a:	5499      	strb	r1, [r3, r2]
		for(shiftP=1,len_i=0;shiftP<=22;shiftP++,len_i++){
 8008d5c:	4b45      	ldr	r3, [pc, #276]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	3301      	adds	r3, #1
 8008d62:	b2da      	uxtb	r2, r3
 8008d64:	4b43      	ldr	r3, [pc, #268]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d66:	701a      	strb	r2, [r3, #0]
 8008d68:	4b43      	ldr	r3, [pc, #268]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	3301      	adds	r3, #1
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	4b41      	ldr	r3, [pc, #260]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008d72:	701a      	strb	r2, [r3, #0]
 8008d74:	e7dd      	b.n	8008d32 <_ZN7Dwinhmi11dwinDecoderEv+0x7a>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008d76:	bf00      	nop
		}
		for(shiftP=27,len_i=0;shiftP<=49;shiftP++,len_i++){
 8008d78:	4b3e      	ldr	r3, [pc, #248]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d7a:	221b      	movs	r2, #27
 8008d7c:	701a      	strb	r2, [r3, #0]
 8008d7e:	4b3e      	ldr	r3, [pc, #248]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008d80:	2200      	movs	r2, #0
 8008d82:	701a      	strb	r2, [r3, #0]
 8008d84:	4b3b      	ldr	r3, [pc, #236]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b31      	cmp	r3, #49	; 0x31
 8008d8a:	d81e      	bhi.n	8008dca <_ZN7Dwinhmi11dwinDecoderEv+0x112>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008d8c:	4b39      	ldr	r3, [pc, #228]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	461a      	mov	r2, r3
 8008d92:	4b34      	ldr	r3, [pc, #208]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008d94:	5c9b      	ldrb	r3, [r3, r2]
 8008d96:	2bff      	cmp	r3, #255	; 0xff
 8008d98:	d016      	beq.n	8008dc8 <_ZN7Dwinhmi11dwinDecoderEv+0x110>
			userNameWifi[len_i] = DwinDatabuffer[shiftP];
 8008d9a:	4b36      	ldr	r3, [pc, #216]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	4619      	mov	r1, r3
 8008da0:	4b35      	ldr	r3, [pc, #212]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	461a      	mov	r2, r3
 8008da6:	4b2f      	ldr	r3, [pc, #188]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008da8:	5c59      	ldrb	r1, [r3, r1]
 8008daa:	4b35      	ldr	r3, [pc, #212]	; (8008e80 <_ZN7Dwinhmi11dwinDecoderEv+0x1c8>)
 8008dac:	5499      	strb	r1, [r3, r2]
		for(shiftP=27,len_i=0;shiftP<=49;shiftP++,len_i++){
 8008dae:	4b31      	ldr	r3, [pc, #196]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	3301      	adds	r3, #1
 8008db4:	b2da      	uxtb	r2, r3
 8008db6:	4b2f      	ldr	r3, [pc, #188]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008db8:	701a      	strb	r2, [r3, #0]
 8008dba:	4b2f      	ldr	r3, [pc, #188]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008dbc:	781b      	ldrb	r3, [r3, #0]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	b2da      	uxtb	r2, r3
 8008dc2:	4b2d      	ldr	r3, [pc, #180]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008dc4:	701a      	strb	r2, [r3, #0]
 8008dc6:	e7dd      	b.n	8008d84 <_ZN7Dwinhmi11dwinDecoderEv+0xcc>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008dc8:	bf00      	nop
		}
		for(shiftP=53,len_i=0;shiftP<=70;shiftP++,len_i++){
 8008dca:	4b2a      	ldr	r3, [pc, #168]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008dcc:	2235      	movs	r2, #53	; 0x35
 8008dce:	701a      	strb	r2, [r3, #0]
 8008dd0:	4b29      	ldr	r3, [pc, #164]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	701a      	strb	r2, [r3, #0]
 8008dd6:	4b27      	ldr	r3, [pc, #156]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b46      	cmp	r3, #70	; 0x46
 8008ddc:	d81e      	bhi.n	8008e1c <_ZN7Dwinhmi11dwinDecoderEv+0x164>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008dde:	4b25      	ldr	r3, [pc, #148]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	461a      	mov	r2, r3
 8008de4:	4b1f      	ldr	r3, [pc, #124]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008de6:	5c9b      	ldrb	r3, [r3, r2]
 8008de8:	2bff      	cmp	r3, #255	; 0xff
 8008dea:	d016      	beq.n	8008e1a <_ZN7Dwinhmi11dwinDecoderEv+0x162>
			passwordWifi[len_i] = DwinDatabuffer[shiftP];
 8008dec:	4b21      	ldr	r3, [pc, #132]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	4619      	mov	r1, r3
 8008df2:	4b21      	ldr	r3, [pc, #132]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	461a      	mov	r2, r3
 8008df8:	4b1a      	ldr	r3, [pc, #104]	; (8008e64 <_ZN7Dwinhmi11dwinDecoderEv+0x1ac>)
 8008dfa:	5c59      	ldrb	r1, [r3, r1]
 8008dfc:	4b21      	ldr	r3, [pc, #132]	; (8008e84 <_ZN7Dwinhmi11dwinDecoderEv+0x1cc>)
 8008dfe:	5499      	strb	r1, [r3, r2]
		for(shiftP=53,len_i=0;shiftP<=70;shiftP++,len_i++){
 8008e00:	4b1c      	ldr	r3, [pc, #112]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	3301      	adds	r3, #1
 8008e06:	b2da      	uxtb	r2, r3
 8008e08:	4b1a      	ldr	r3, [pc, #104]	; (8008e74 <_ZN7Dwinhmi11dwinDecoderEv+0x1bc>)
 8008e0a:	701a      	strb	r2, [r3, #0]
 8008e0c:	4b1a      	ldr	r3, [pc, #104]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	3301      	adds	r3, #1
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	4b18      	ldr	r3, [pc, #96]	; (8008e78 <_ZN7Dwinhmi11dwinDecoderEv+0x1c0>)
 8008e16:	701a      	strb	r2, [r3, #0]
 8008e18:	e7dd      	b.n	8008dd6 <_ZN7Dwinhmi11dwinDecoderEv+0x11e>
			if(DwinDatabuffer[shiftP] == 0xff){break;}
 8008e1a:	bf00      	nop
		}

		if(machineId != machineIdK1){
 8008e1c:	4b13      	ldr	r3, [pc, #76]	; (8008e6c <_ZN7Dwinhmi11dwinDecoderEv+0x1b4>)
 8008e1e:	881a      	ldrh	r2, [r3, #0]
 8008e20:	4b19      	ldr	r3, [pc, #100]	; (8008e88 <_ZN7Dwinhmi11dwinDecoderEv+0x1d0>)
 8008e22:	881b      	ldrh	r3, [r3, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d006      	beq.n	8008e36 <_ZN7Dwinhmi11dwinDecoderEv+0x17e>
			updateDwindata = 1;
 8008e28:	4b18      	ldr	r3, [pc, #96]	; (8008e8c <_ZN7Dwinhmi11dwinDecoderEv+0x1d4>)
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	701a      	strb	r2, [r3, #0]
			machineIdK1 = machineId;
 8008e2e:	4b0f      	ldr	r3, [pc, #60]	; (8008e6c <_ZN7Dwinhmi11dwinDecoderEv+0x1b4>)
 8008e30:	881a      	ldrh	r2, [r3, #0]
 8008e32:	4b15      	ldr	r3, [pc, #84]	; (8008e88 <_ZN7Dwinhmi11dwinDecoderEv+0x1d0>)
 8008e34:	801a      	strh	r2, [r3, #0]
		}
		if(portNumber != portNumberK1){
 8008e36:	4b0e      	ldr	r3, [pc, #56]	; (8008e70 <_ZN7Dwinhmi11dwinDecoderEv+0x1b8>)
 8008e38:	881a      	ldrh	r2, [r3, #0]
 8008e3a:	4b15      	ldr	r3, [pc, #84]	; (8008e90 <_ZN7Dwinhmi11dwinDecoderEv+0x1d8>)
 8008e3c:	881b      	ldrh	r3, [r3, #0]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d008      	beq.n	8008e54 <_ZN7Dwinhmi11dwinDecoderEv+0x19c>
			updateDwindata = 1;
 8008e42:	4b12      	ldr	r3, [pc, #72]	; (8008e8c <_ZN7Dwinhmi11dwinDecoderEv+0x1d4>)
 8008e44:	2201      	movs	r2, #1
 8008e46:	701a      	strb	r2, [r3, #0]
			portNumberK1 = portNumber;
 8008e48:	4b09      	ldr	r3, [pc, #36]	; (8008e70 <_ZN7Dwinhmi11dwinDecoderEv+0x1b8>)
 8008e4a:	881a      	ldrh	r2, [r3, #0]
 8008e4c:	4b10      	ldr	r3, [pc, #64]	; (8008e90 <_ZN7Dwinhmi11dwinDecoderEv+0x1d8>)
 8008e4e:	801a      	strh	r2, [r3, #0]
 8008e50:	e000      	b.n	8008e54 <_ZN7Dwinhmi11dwinDecoderEv+0x19c>
	if(!Rx_Dwin_Complete){return;}
 8008e52:	bf00      	nop
		}

	}
}
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr
 8008e5e:	bf00      	nop
 8008e60:	200002c1 	.word	0x200002c1
 8008e64:	200002c4 	.word	0x200002c4
 8008e68:	200007fe 	.word	0x200007fe
 8008e6c:	200007b6 	.word	0x200007b6
 8008e70:	200007ba 	.word	0x200007ba
 8008e74:	200007fc 	.word	0x200007fc
 8008e78:	200007fd 	.word	0x200007fd
 8008e7c:	200007c0 	.word	0x200007c0
 8008e80:	200007d4 	.word	0x200007d4
 8008e84:	200007e8 	.word	0x200007e8
 8008e88:	200007b8 	.word	0x200007b8
 8008e8c:	200007ff 	.word	0x200007ff
 8008e90:	200007bc 	.word	0x200007bc

08008e94 <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	4a04      	ldr	r2, [pc, #16]	; (8008eb0 <_ZN10W5500ClassC1Ev+0x1c>)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr
 8008eb0:	08011370 	.word	0x08011370

08008eb4 <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	4a04      	ldr	r2, [pc, #16]	; (8008ed0 <_ZN10W5500ClassD1Ev+0x1c>)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	08011370 	.word	0x08011370

08008ed4 <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
}
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7ff ffe9 	bl	8008eb4 <_ZN10W5500ClassD1Ev>
 8008ee2:	2104      	movs	r1, #4
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f007 fb46 	bl	8010576 <_ZdlPvj>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4618      	mov	r0, r3
 8008eee:	3708      	adds	r7, #8
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <_Z41__static_initialization_and_destruction_0ii>:
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d107      	bne.n	8008f14 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d102      	bne.n	8008f14 <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8008f0e:	4809      	ldr	r0, [pc, #36]	; (8008f34 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008f10:	f7ff ffc0 	bl	8008e94 <_ZN10W5500ClassC1Ev>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d107      	bne.n	8008f2a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d102      	bne.n	8008f2a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8008f24:	4803      	ldr	r0, [pc, #12]	; (8008f34 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008f26:	f7ff ffc5 	bl	8008eb4 <_ZN10W5500ClassD1Ev>
}
 8008f2a:	bf00      	nop
 8008f2c:	3708      	adds	r7, #8
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop
 8008f34:	20000804 	.word	0x20000804

08008f38 <_GLOBAL__sub_I_w5500>:
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008f40:	2001      	movs	r0, #1
 8008f42:	f7ff ffd7 	bl	8008ef4 <_Z41__static_initialization_and_destruction_0ii>
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <_GLOBAL__sub_D_w5500>:
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008f50:	2000      	movs	r0, #0
 8008f52:	f7ff ffcf 	bl	8008ef4 <_Z41__static_initialization_and_destruction_0ii>
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <_ZN9ModbusrtuC1Ev>:
#include "Modbus_types.h"

extern uint16_t temperatureSetOL,temperaturehighSetOL,temperatureLowSetOL;

uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	4a0e      	ldr	r2, [pc, #56]	; (8008f9c <_ZN9ModbusrtuC1Ev+0x44>)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	601a      	str	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	761a      	strb	r2, [r3, #24]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a0c      	ldr	r2, [pc, #48]	; (8008fa0 <_ZN9ModbusrtuC1Ev+0x48>)
 8008f70:	3319      	adds	r3, #25
 8008f72:	4611      	mov	r1, r2
 8008f74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f007 fb33 	bl	80105e4 <memcpy>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a08      	ldr	r2, [pc, #32]	; (8008fa4 <_ZN9ModbusrtuC1Ev+0x4c>)
 8008f82:	f203 1319 	addw	r3, r3, #281	; 0x119
 8008f86:	4611      	mov	r1, r2
 8008f88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f007 fb29 	bl	80105e4 <memcpy>
	// TODO Auto-generated constructor stub

}
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	4618      	mov	r0, r3
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}
 8008f9c:	08011380 	.word	0x08011380
 8008fa0:	08010f44 	.word	0x08010f44
 8008fa4:	08011044 	.word	0x08011044

08008fa8 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	4a04      	ldr	r2, [pc, #16]	; (8008fc4 <_ZN9ModbusrtuD1Ev+0x1c>)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4618      	mov	r0, r3
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr
 8008fc4:	08011380 	.word	0x08011380

08008fc8 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
}
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f7ff ffe9 	bl	8008fa8 <_ZN9ModbusrtuD1Ev>
 8008fd6:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f007 facb 	bl	8010576 <_ZdlPvj>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}
	...

08008fec <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
	//read_rxint_set out_read_rxint_set;
	switch(Cntid)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	791b      	ldrb	r3, [r3, #4]
 8008ff8:	2b03      	cmp	r3, #3
 8008ffa:	f200 8135 	bhi.w	8009268 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x27c>
 8008ffe:	a201      	add	r2, pc, #4	; (adr r2, 8009004 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x18>)
 8009000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009004:	08009015 	.word	0x08009015
 8009008:	080090a5 	.word	0x080090a5
 800900c:	0800912f 	.word	0x0800912f
 8009010:	080091b9 	.word	0x080091b9
	{
	case 0:
		_u8MBSlave 			= mTemperatureSensorId;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	7e1a      	ldrb	r2, [r3, #24]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x03;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2203      	movs	r2, #3
 8009020:	719a      	strb	r2, [r3, #6]
		_u16ReadAddress 	= 0x00;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	811a      	strh	r2, [r3, #8]
		_u16ReadQty     	= 0x04;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2204      	movs	r2, #4
 800902c:	819a      	strh	r2, [r3, #12]
		u8ModbusRegister[0] = _u8MBSlave;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	795a      	ldrb	r2, [r3, #5]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	799a      	ldrb	r2, [r3, #6]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	891b      	ldrh	r3, [r3, #8]
 8009042:	0a1b      	lsrs	r3, r3, #8
 8009044:	b29b      	uxth	r3, r3
 8009046:	b2da      	uxtb	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	891b      	ldrh	r3, [r3, #8]
 8009050:	b2da      	uxtb	r2, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((_u16ReadQty & 0xff00)>>8);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	899b      	ldrh	r3, [r3, #12]
 800905a:	0a1b      	lsrs	r3, r3, #8
 800905c:	b29b      	uxth	r3, r3
 800905e:	b2da      	uxtb	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(_u16ReadQty & 0x00ff);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	899b      	ldrh	r3, [r3, #12]
 8009068:	b2da      	uxtb	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	3310      	adds	r3, #16
 8009072:	2206      	movs	r2, #6
 8009074:	4619      	mov	r1, r3
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f000 f922 	bl	80092c0 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800907c:	4603      	mov	r3, r0
 800907e:	461a      	mov	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	89db      	ldrh	r3, [r3, #14]
 8009088:	b2da      	uxtb	r2, r3
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	89db      	ldrh	r3, [r3, #14]
 8009092:	0a1b      	lsrs	r3, r3, #8
 8009094:	b29b      	uxth	r3, r3
 8009096:	b2da      	uxtb	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	75da      	strb	r2, [r3, #23]

		Cntid=1;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2201      	movs	r2, #1
 80090a0:	711a      	strb	r2, [r3, #4]
	break;
 80090a2:	e0e8      	b.n	8009276 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 1:
		_u8MBSlave 			= mTemperatureSensorId;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	7e1a      	ldrb	r2, [r3, #24]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x06;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2206      	movs	r2, #6
 80090b0:	719a      	strb	r2, [r3, #6]
		_u16WriteAddress 	= 0x00;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	815a      	strh	r2, [r3, #10]
		u8ModbusRegister[0] = _u8MBSlave;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	795a      	ldrb	r2, [r3, #5]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	799a      	ldrb	r2, [r3, #6]
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	895b      	ldrh	r3, [r3, #10]
 80090cc:	0a1b      	lsrs	r3, r3, #8
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	b2da      	uxtb	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	895b      	ldrh	r3, [r3, #10]
 80090da:	b2da      	uxtb	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((temperatureSetOL & 0xff00)>>8);
 80090e0:	4b6a      	ldr	r3, [pc, #424]	; (800928c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 80090e2:	881b      	ldrh	r3, [r3, #0]
 80090e4:	0a1b      	lsrs	r3, r3, #8
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	b2da      	uxtb	r2, r3
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(temperatureSetOL & 0x00ff);
 80090ee:	4b67      	ldr	r3, [pc, #412]	; (800928c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	b2da      	uxtb	r2, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	3310      	adds	r3, #16
 80090fc:	2206      	movs	r2, #6
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f8dd 	bl	80092c0 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8009106:	4603      	mov	r3, r0
 8009108:	461a      	mov	r2, r3
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	89db      	ldrh	r3, [r3, #14]
 8009112:	b2da      	uxtb	r2, r3
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	89db      	ldrh	r3, [r3, #14]
 800911c:	0a1b      	lsrs	r3, r3, #8
 800911e:	b29b      	uxth	r3, r3
 8009120:	b2da      	uxtb	r2, r3
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	75da      	strb	r2, [r3, #23]
		Cntid=2;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2202      	movs	r2, #2
 800912a:	711a      	strb	r2, [r3, #4]
	break;
 800912c:	e0a3      	b.n	8009276 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 2:
			_u8MBSlave 			= mTemperatureSensorId;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	7e1a      	ldrb	r2, [r3, #24]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2206      	movs	r2, #6
 800913a:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x01;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2201      	movs	r2, #1
 8009140:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	795a      	ldrb	r2, [r3, #5]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	799a      	ldrb	r2, [r3, #6]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	895b      	ldrh	r3, [r3, #10]
 8009156:	0a1b      	lsrs	r3, r3, #8
 8009158:	b29b      	uxth	r3, r3
 800915a:	b2da      	uxtb	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	895b      	ldrh	r3, [r3, #10]
 8009164:	b2da      	uxtb	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperaturehighSetOL & 0xff00)>>8);
 800916a:	4b49      	ldr	r3, [pc, #292]	; (8009290 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 800916c:	881b      	ldrh	r3, [r3, #0]
 800916e:	0a1b      	lsrs	r3, r3, #8
 8009170:	b29b      	uxth	r3, r3
 8009172:	b2da      	uxtb	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperaturehighSetOL & 0x00ff);
 8009178:	4b45      	ldr	r3, [pc, #276]	; (8009290 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	b2da      	uxtb	r2, r3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	3310      	adds	r3, #16
 8009186:	2206      	movs	r2, #6
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 f898 	bl	80092c0 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8009190:	4603      	mov	r3, r0
 8009192:	461a      	mov	r2, r3
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	89db      	ldrh	r3, [r3, #14]
 800919c:	b2da      	uxtb	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	89db      	ldrh	r3, [r3, #14]
 80091a6:	0a1b      	lsrs	r3, r3, #8
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	b2da      	uxtb	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	75da      	strb	r2, [r3, #23]
			Cntid=3;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2203      	movs	r2, #3
 80091b4:	711a      	strb	r2, [r3, #4]
		break;
 80091b6:	e05e      	b.n	8009276 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 3:
			_u8MBSlave 			= mTemperatureSensorId;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	7e1a      	ldrb	r2, [r3, #24]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2206      	movs	r2, #6
 80091c4:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x02;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2202      	movs	r2, #2
 80091ca:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	795a      	ldrb	r2, [r3, #5]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	799a      	ldrb	r2, [r3, #6]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	895b      	ldrh	r3, [r3, #10]
 80091e0:	0a1b      	lsrs	r3, r3, #8
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	895b      	ldrh	r3, [r3, #10]
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperatureLowSetOL & 0xff00)>>8);
 80091f4:	4b27      	ldr	r3, [pc, #156]	; (8009294 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 80091f6:	881b      	ldrh	r3, [r3, #0]
 80091f8:	0a1b      	lsrs	r3, r3, #8
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	b2da      	uxtb	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperatureLowSetOL & 0x00ff);
 8009202:	4b24      	ldr	r3, [pc, #144]	; (8009294 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 8009204:	881b      	ldrh	r3, [r3, #0]
 8009206:	b2da      	uxtb	r2, r3
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	3310      	adds	r3, #16
 8009210:	2206      	movs	r2, #6
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f853 	bl	80092c0 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800921a:	4603      	mov	r3, r0
 800921c:	461a      	mov	r2, r3
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	89db      	ldrh	r3, [r3, #14]
 8009226:	b2da      	uxtb	r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	89db      	ldrh	r3, [r3, #14]
 8009230:	0a1b      	lsrs	r3, r3, #8
 8009232:	b29b      	uxth	r3, r3
 8009234:	b2da      	uxtb	r2, r3
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	75da      	strb	r2, [r3, #23]
			Cntid=0;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	711a      	strb	r2, [r3, #4]
			if(mTemperatureSensorId ==1){mTemperatureSensorId=2;}
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	7e1b      	ldrb	r3, [r3, #24]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d103      	bne.n	8009250 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x264>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2202      	movs	r2, #2
 800924c:	761a      	strb	r2, [r3, #24]
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
			else{mTemperatureSensorId=1;}
		break;
 800924e:	e012      	b.n	8009276 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	7e1b      	ldrb	r3, [r3, #24]
 8009254:	2b02      	cmp	r3, #2
 8009256:	d103      	bne.n	8009260 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x274>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2203      	movs	r2, #3
 800925c:	761a      	strb	r2, [r3, #24]
		break;
 800925e:	e00a      	b.n	8009276 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else{mTemperatureSensorId=1;}
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2201      	movs	r2, #1
 8009264:	761a      	strb	r2, [r3, #24]
		break;
 8009266:	e006      	b.n	8009276 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	default:
		Cntid=0;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2201      	movs	r2, #1
 8009272:	761a      	strb	r2, [r3, #24]
	break;
 8009274:	bf00      	nop
	}


	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,sizeof(u8ModbusRegister));
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	3310      	adds	r3, #16
 800927a:	2208      	movs	r2, #8
 800927c:	4619      	mov	r1, r3
 800927e:	4806      	ldr	r0, [pc, #24]	; (8009298 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2ac>)
 8009280:	f005 fe20 	bl	800eec4 <HAL_UART_Transmit_IT>

}
 8009284:	bf00      	nop
 8009286:	3708      	adds	r7, #8
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}
 800928c:	200000f6 	.word	0x200000f6
 8009290:	200000f8 	.word	0x200000f8
 8009294:	200000fa 	.word	0x200000fa
 8009298:	2000049c 	.word	0x2000049c

0800929c <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,u8rxbuf,13);
 80092a4:	220d      	movs	r2, #13
 80092a6:	4904      	ldr	r1, [pc, #16]	; (80092b8 <HAL_UART_TxCpltCallback+0x1c>)
 80092a8:	4804      	ldr	r0, [pc, #16]	; (80092bc <HAL_UART_TxCpltCallback+0x20>)
 80092aa:	f005 fe79 	bl	800efa0 <HAL_UART_Receive_IT>
}
 80092ae:	bf00      	nop
 80092b0:	3708      	adds	r7, #8
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}
 80092b6:	bf00      	nop
 80092b8:	20000808 	.word	0x20000808
 80092bc:	2000049c 	.word	0x2000049c

080092c0 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b087      	sub	sp, #28
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	60b9      	str	r1, [r7, #8]
 80092ca:	4613      	mov	r3, r2
 80092cc:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 80092ce:	23ff      	movs	r3, #255	; 0xff
 80092d0:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 80092d2:	23ff      	movs	r3, #255	; 0xff
 80092d4:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 80092d6:	79fb      	ldrb	r3, [r7, #7]
 80092d8:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 80092da:	2300      	movs	r3, #0
 80092dc:	75fb      	strb	r3, [r7, #23]
 80092de:	7dfa      	ldrb	r2, [r7, #23]
 80092e0:	7d3b      	ldrb	r3, [r7, #20]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d217      	bcs.n	8009316 <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	1c5a      	adds	r2, r3, #1
 80092ea:	60ba      	str	r2, [r7, #8]
 80092ec:	781a      	ldrb	r2, [r3, #0]
 80092ee:	7dbb      	ldrb	r3, [r7, #22]
 80092f0:	4053      	eors	r3, r2
 80092f2:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 80092f4:	7cfb      	ldrb	r3, [r7, #19]
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	4413      	add	r3, r2
 80092fa:	7e5a      	ldrb	r2, [r3, #25]
 80092fc:	7d7b      	ldrb	r3, [r7, #21]
 80092fe:	4053      	eors	r3, r2
 8009300:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 8009302:	7cfb      	ldrb	r3, [r7, #19]
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	4413      	add	r3, r2
 8009308:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 800930c:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 800930e:	7dfb      	ldrb	r3, [r7, #23]
 8009310:	3301      	adds	r3, #1
 8009312:	75fb      	strb	r3, [r7, #23]
 8009314:	e7e3      	b.n	80092de <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 8009316:	7d7b      	ldrb	r3, [r7, #21]
 8009318:	021b      	lsls	r3, r3, #8
 800931a:	b21a      	sxth	r2, r3
 800931c:	7dbb      	ldrb	r3, [r7, #22]
 800931e:	b21b      	sxth	r3, r3
 8009320:	4313      	orrs	r3, r2
 8009322:	b21b      	sxth	r3, r3
 8009324:	b29b      	uxth	r3, r3
}
 8009326:	4618      	mov	r0, r3
 8009328:	371c      	adds	r7, #28
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr
	...

08009334 <_ZN14OfflineStorageC1Ev>:
extern uint16_t portNumber,portNumberK1;
uint16_t productionIncK1;
uint8_t triggerStartForReqK1;
uint8_t startStopStatusK1;
//uint8_t Checkbuf[100];
OfflineStorage::OfflineStorage() {
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	4a04      	ldr	r2, [pc, #16]	; (8009350 <_ZN14OfflineStorageC1Ev+0x1c>)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	4618      	mov	r0, r3
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr
 8009350:	08011390 	.word	0x08011390

08009354 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	4a04      	ldr	r2, [pc, #16]	; (8009370 <_ZN14OfflineStorageD1Ev+0x1c>)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4618      	mov	r0, r3
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	08011390 	.word	0x08011390

08009374 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
}
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff ffe9 	bl	8009354 <_ZN14OfflineStorageD1Ev>
 8009382:	2160      	movs	r1, #96	; 0x60
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f007 f8f6 	bl	8010576 <_ZdlPvj>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4618      	mov	r0, r3
 800938e:	3708      	adds	r7, #8
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8009394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009396:	b097      	sub	sp, #92	; 0x5c
 8009398:	af0e      	add	r7, sp, #56	; 0x38
 800939a:	61f8      	str	r0, [r7, #28]
	if(UpdateStorage==0){return;}
 800939c:	4b8c      	ldr	r3, [pc, #560]	; (80095d0 <_ZN14OfflineStorage3runEv+0x23c>)
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 8224 	beq.w	80097ee <_ZN14OfflineStorage3runEv+0x45a>
	UpdateStorage=0;
 80093a6:	4b8a      	ldr	r3, [pc, #552]	; (80095d0 <_ZN14OfflineStorage3runEv+0x23c>)
 80093a8:	2200      	movs	r2, #0
 80093aa:	701a      	strb	r2, [r3, #0]

	ProductionSet_charFormat[100]={'\0'};
 80093ac:	4b89      	ldr	r3, [pc, #548]	; (80095d4 <_ZN14OfflineStorage3runEv+0x240>)
 80093ae:	2200      	movs	r2, #0
 80093b0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	/*high limit check for system data*/
	CurrentShift = (CurrentShift > 4)?4:CurrentShift;
 80093b4:	4b88      	ldr	r3, [pc, #544]	; (80095d8 <_ZN14OfflineStorage3runEv+0x244>)
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	2b04      	cmp	r3, #4
 80093ba:	bf28      	it	cs
 80093bc:	2304      	movcs	r3, #4
 80093be:	b2da      	uxtb	r2, r3
 80093c0:	4b85      	ldr	r3, [pc, #532]	; (80095d8 <_ZN14OfflineStorage3runEv+0x244>)
 80093c2:	701a      	strb	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production = (MAC_Gen_Prod_Input1_Production >2)?0:MAC_Gen_Prod_Input1_Production;
 80093c4:	4b85      	ldr	r3, [pc, #532]	; (80095dc <_ZN14OfflineStorage3runEv+0x248>)
 80093c6:	881b      	ldrh	r3, [r3, #0]
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d802      	bhi.n	80093d2 <_ZN14OfflineStorage3runEv+0x3e>
 80093cc:	4b83      	ldr	r3, [pc, #524]	; (80095dc <_ZN14OfflineStorage3runEv+0x248>)
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	e000      	b.n	80093d4 <_ZN14OfflineStorage3runEv+0x40>
 80093d2:	2300      	movs	r3, #0
 80093d4:	4a81      	ldr	r2, [pc, #516]	; (80095dc <_ZN14OfflineStorage3runEv+0x248>)
 80093d6:	8013      	strh	r3, [r2, #0]
	MAC_Gen_Rej_Input_Production =(MAC_Gen_Rej_Input_Production >2)?0:MAC_Gen_Rej_Input_Production;
 80093d8:	4b81      	ldr	r3, [pc, #516]	; (80095e0 <_ZN14OfflineStorage3runEv+0x24c>)
 80093da:	881b      	ldrh	r3, [r3, #0]
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d802      	bhi.n	80093e6 <_ZN14OfflineStorage3runEv+0x52>
 80093e0:	4b7f      	ldr	r3, [pc, #508]	; (80095e0 <_ZN14OfflineStorage3runEv+0x24c>)
 80093e2:	881b      	ldrh	r3, [r3, #0]
 80093e4:	e000      	b.n	80093e8 <_ZN14OfflineStorage3runEv+0x54>
 80093e6:	2300      	movs	r3, #0
 80093e8:	4a7d      	ldr	r2, [pc, #500]	; (80095e0 <_ZN14OfflineStorage3runEv+0x24c>)
 80093ea:	8013      	strh	r3, [r2, #0]
	Dye_Temperature =(Dye_Temperature >30)?30:Dye_Temperature;
 80093ec:	4b7d      	ldr	r3, [pc, #500]	; (80095e4 <_ZN14OfflineStorage3runEv+0x250>)
 80093ee:	881b      	ldrh	r3, [r3, #0]
 80093f0:	2b1e      	cmp	r3, #30
 80093f2:	bf28      	it	cs
 80093f4:	231e      	movcs	r3, #30
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	4b7a      	ldr	r3, [pc, #488]	; (80095e4 <_ZN14OfflineStorage3runEv+0x250>)
 80093fa:	801a      	strh	r2, [r3, #0]
	Connector_Temperature =(Connector_Temperature>30)?30:Connector_Temperature;
 80093fc:	4b7a      	ldr	r3, [pc, #488]	; (80095e8 <_ZN14OfflineStorage3runEv+0x254>)
 80093fe:	881b      	ldrh	r3, [r3, #0]
 8009400:	2b1e      	cmp	r3, #30
 8009402:	bf28      	it	cs
 8009404:	231e      	movcs	r3, #30
 8009406:	b29a      	uxth	r2, r3
 8009408:	4b77      	ldr	r3, [pc, #476]	; (80095e8 <_ZN14OfflineStorage3runEv+0x254>)
 800940a:	801a      	strh	r2, [r3, #0]
	hour_t =(hour_t >25)?70:hour_t;
 800940c:	4b77      	ldr	r3, [pc, #476]	; (80095ec <_ZN14OfflineStorage3runEv+0x258>)
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	2b19      	cmp	r3, #25
 8009412:	d802      	bhi.n	800941a <_ZN14OfflineStorage3runEv+0x86>
 8009414:	4b75      	ldr	r3, [pc, #468]	; (80095ec <_ZN14OfflineStorage3runEv+0x258>)
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	e000      	b.n	800941c <_ZN14OfflineStorage3runEv+0x88>
 800941a:	2346      	movs	r3, #70	; 0x46
 800941c:	4a73      	ldr	r2, [pc, #460]	; (80095ec <_ZN14OfflineStorage3runEv+0x258>)
 800941e:	7013      	strb	r3, [r2, #0]
	min_t=(min_t > 70)?70:min_t;
 8009420:	4b73      	ldr	r3, [pc, #460]	; (80095f0 <_ZN14OfflineStorage3runEv+0x25c>)
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	2b46      	cmp	r3, #70	; 0x46
 8009426:	bf28      	it	cs
 8009428:	2346      	movcs	r3, #70	; 0x46
 800942a:	b2da      	uxtb	r2, r3
 800942c:	4b70      	ldr	r3, [pc, #448]	; (80095f0 <_ZN14OfflineStorage3runEv+0x25c>)
 800942e:	701a      	strb	r2, [r3, #0]
	sec_t=(sec_t >70)?70:sec_t;
 8009430:	4b70      	ldr	r3, [pc, #448]	; (80095f4 <_ZN14OfflineStorage3runEv+0x260>)
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	2b46      	cmp	r3, #70	; 0x46
 8009436:	bf28      	it	cs
 8009438:	2346      	movcs	r3, #70	; 0x46
 800943a:	b2da      	uxtb	r2, r3
 800943c:	4b6d      	ldr	r3, [pc, #436]	; (80095f4 <_ZN14OfflineStorage3runEv+0x260>)
 800943e:	701a      	strb	r2, [r3, #0]
	date_Rtc=(date_Rtc >32)?70:date_Rtc;
 8009440:	4b6d      	ldr	r3, [pc, #436]	; (80095f8 <_ZN14OfflineStorage3runEv+0x264>)
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	2b20      	cmp	r3, #32
 8009446:	d802      	bhi.n	800944e <_ZN14OfflineStorage3runEv+0xba>
 8009448:	4b6b      	ldr	r3, [pc, #428]	; (80095f8 <_ZN14OfflineStorage3runEv+0x264>)
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	e000      	b.n	8009450 <_ZN14OfflineStorage3runEv+0xbc>
 800944e:	2346      	movs	r3, #70	; 0x46
 8009450:	4a69      	ldr	r2, [pc, #420]	; (80095f8 <_ZN14OfflineStorage3runEv+0x264>)
 8009452:	7013      	strb	r3, [r2, #0]
	month_Rtc =(month_Rtc>13)?70:month_Rtc;
 8009454:	4b69      	ldr	r3, [pc, #420]	; (80095fc <_ZN14OfflineStorage3runEv+0x268>)
 8009456:	781b      	ldrb	r3, [r3, #0]
 8009458:	2b0d      	cmp	r3, #13
 800945a:	d802      	bhi.n	8009462 <_ZN14OfflineStorage3runEv+0xce>
 800945c:	4b67      	ldr	r3, [pc, #412]	; (80095fc <_ZN14OfflineStorage3runEv+0x268>)
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	e000      	b.n	8009464 <_ZN14OfflineStorage3runEv+0xd0>
 8009462:	2346      	movs	r3, #70	; 0x46
 8009464:	4a65      	ldr	r2, [pc, #404]	; (80095fc <_ZN14OfflineStorage3runEv+0x268>)
 8009466:	7013      	strb	r3, [r2, #0]
	year_Rtc = (year_Rtc>90)?70:year_Rtc;
 8009468:	4b65      	ldr	r3, [pc, #404]	; (8009600 <_ZN14OfflineStorage3runEv+0x26c>)
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	2b5a      	cmp	r3, #90	; 0x5a
 800946e:	d802      	bhi.n	8009476 <_ZN14OfflineStorage3runEv+0xe2>
 8009470:	4b63      	ldr	r3, [pc, #396]	; (8009600 <_ZN14OfflineStorage3runEv+0x26c>)
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	e000      	b.n	8009478 <_ZN14OfflineStorage3runEv+0xe4>
 8009476:	2346      	movs	r3, #70	; 0x46
 8009478:	4a61      	ldr	r2, [pc, #388]	; (8009600 <_ZN14OfflineStorage3runEv+0x26c>)
 800947a:	7013      	strb	r3, [r2, #0]
	Manual_RejectionCount = (Manual_RejectionCount >2)?2:Manual_RejectionCount;
 800947c:	4b61      	ldr	r3, [pc, #388]	; (8009604 <_ZN14OfflineStorage3runEv+0x270>)
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	2b02      	cmp	r3, #2
 8009482:	bf28      	it	cs
 8009484:	2302      	movcs	r3, #2
 8009486:	b2da      	uxtb	r2, r3
 8009488:	4b5e      	ldr	r3, [pc, #376]	; (8009604 <_ZN14OfflineStorage3runEv+0x270>)
 800948a:	701a      	strb	r2, [r3, #0]
	Production_Zeit =(Production_Zeit>10)?1:Production_Zeit;
 800948c:	4b5e      	ldr	r3, [pc, #376]	; (8009608 <_ZN14OfflineStorage3runEv+0x274>)
 800948e:	881b      	ldrh	r3, [r3, #0]
 8009490:	2b0a      	cmp	r3, #10
 8009492:	d802      	bhi.n	800949a <_ZN14OfflineStorage3runEv+0x106>
 8009494:	4b5c      	ldr	r3, [pc, #368]	; (8009608 <_ZN14OfflineStorage3runEv+0x274>)
 8009496:	881b      	ldrh	r3, [r3, #0]
 8009498:	e000      	b.n	800949c <_ZN14OfflineStorage3runEv+0x108>
 800949a:	2301      	movs	r3, #1
 800949c:	4a5a      	ldr	r2, [pc, #360]	; (8009608 <_ZN14OfflineStorage3runEv+0x274>)
 800949e:	8013      	strh	r3, [r2, #0]
	Rejection_Zeit = (Rejection_Zeit>10)?1:Rejection_Zeit;
 80094a0:	4b5a      	ldr	r3, [pc, #360]	; (800960c <_ZN14OfflineStorage3runEv+0x278>)
 80094a2:	881b      	ldrh	r3, [r3, #0]
 80094a4:	2b0a      	cmp	r3, #10
 80094a6:	d802      	bhi.n	80094ae <_ZN14OfflineStorage3runEv+0x11a>
 80094a8:	4b58      	ldr	r3, [pc, #352]	; (800960c <_ZN14OfflineStorage3runEv+0x278>)
 80094aa:	881b      	ldrh	r3, [r3, #0]
 80094ac:	e000      	b.n	80094b0 <_ZN14OfflineStorage3runEv+0x11c>
 80094ae:	2301      	movs	r3, #1
 80094b0:	4a56      	ldr	r2, [pc, #344]	; (800960c <_ZN14OfflineStorage3runEv+0x278>)
 80094b2:	8013      	strh	r3, [r2, #0]
	SectorPos = (SectorPos > 900)?1:SectorPos;
 80094b4:	4b56      	ldr	r3, [pc, #344]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 80094b6:	881b      	ldrh	r3, [r3, #0]
 80094b8:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80094bc:	d802      	bhi.n	80094c4 <_ZN14OfflineStorage3runEv+0x130>
 80094be:	4b54      	ldr	r3, [pc, #336]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 80094c0:	881b      	ldrh	r3, [r3, #0]
 80094c2:	e000      	b.n	80094c6 <_ZN14OfflineStorage3runEv+0x132>
 80094c4:	2301      	movs	r3, #1
 80094c6:	4a52      	ldr	r2, [pc, #328]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 80094c8:	8013      	strh	r3, [r2, #0]
/*high limit check for system data*/
	sprintf(ProductionSet_charFormat,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',CurrentShift,MAC_Gen_Prod_Input1_Production,
 80094ca:	4b43      	ldr	r3, [pc, #268]	; (80095d8 <_ZN14OfflineStorage3runEv+0x244>)
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	469c      	mov	ip, r3
 80094d0:	4b42      	ldr	r3, [pc, #264]	; (80095dc <_ZN14OfflineStorage3runEv+0x248>)
 80094d2:	881b      	ldrh	r3, [r3, #0]
 80094d4:	461a      	mov	r2, r3
 80094d6:	4b42      	ldr	r3, [pc, #264]	; (80095e0 <_ZN14OfflineStorage3runEv+0x24c>)
 80094d8:	881b      	ldrh	r3, [r3, #0]
 80094da:	4619      	mov	r1, r3
 80094dc:	4b41      	ldr	r3, [pc, #260]	; (80095e4 <_ZN14OfflineStorage3runEv+0x250>)
 80094de:	881b      	ldrh	r3, [r3, #0]
 80094e0:	4618      	mov	r0, r3
 80094e2:	4b41      	ldr	r3, [pc, #260]	; (80095e8 <_ZN14OfflineStorage3runEv+0x254>)
 80094e4:	881b      	ldrh	r3, [r3, #0]
 80094e6:	461c      	mov	r4, r3
 80094e8:	4b40      	ldr	r3, [pc, #256]	; (80095ec <_ZN14OfflineStorage3runEv+0x258>)
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	461d      	mov	r5, r3
 80094ee:	4b40      	ldr	r3, [pc, #256]	; (80095f0 <_ZN14OfflineStorage3runEv+0x25c>)
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	461e      	mov	r6, r3
 80094f4:	4b3f      	ldr	r3, [pc, #252]	; (80095f4 <_ZN14OfflineStorage3runEv+0x260>)
 80094f6:	781b      	ldrb	r3, [r3, #0]
 80094f8:	61bb      	str	r3, [r7, #24]
 80094fa:	4b3f      	ldr	r3, [pc, #252]	; (80095f8 <_ZN14OfflineStorage3runEv+0x264>)
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	617b      	str	r3, [r7, #20]
 8009500:	4b3e      	ldr	r3, [pc, #248]	; (80095fc <_ZN14OfflineStorage3runEv+0x268>)
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	613b      	str	r3, [r7, #16]
 8009506:	4b3e      	ldr	r3, [pc, #248]	; (8009600 <_ZN14OfflineStorage3runEv+0x26c>)
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	4b3d      	ldr	r3, [pc, #244]	; (8009604 <_ZN14OfflineStorage3runEv+0x270>)
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	60bb      	str	r3, [r7, #8]
 8009512:	4b3f      	ldr	r3, [pc, #252]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 8009514:	881b      	ldrh	r3, [r3, #0]
 8009516:	607b      	str	r3, [r7, #4]
 8009518:	2322      	movs	r3, #34	; 0x22
 800951a:	930d      	str	r3, [sp, #52]	; 0x34
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	930c      	str	r3, [sp, #48]	; 0x30
 8009520:	237b      	movs	r3, #123	; 0x7b
 8009522:	930b      	str	r3, [sp, #44]	; 0x2c
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	930a      	str	r3, [sp, #40]	; 0x28
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	9309      	str	r3, [sp, #36]	; 0x24
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	9308      	str	r3, [sp, #32]
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	9307      	str	r3, [sp, #28]
 8009534:	69bb      	ldr	r3, [r7, #24]
 8009536:	9306      	str	r3, [sp, #24]
 8009538:	9605      	str	r6, [sp, #20]
 800953a:	9504      	str	r5, [sp, #16]
 800953c:	9403      	str	r4, [sp, #12]
 800953e:	9002      	str	r0, [sp, #8]
 8009540:	9101      	str	r1, [sp, #4]
 8009542:	9200      	str	r2, [sp, #0]
 8009544:	4663      	mov	r3, ip
 8009546:	2222      	movs	r2, #34	; 0x22
 8009548:	4932      	ldr	r1, [pc, #200]	; (8009614 <_ZN14OfflineStorage3runEv+0x280>)
 800954a:	4822      	ldr	r0, [pc, #136]	; (80095d4 <_ZN14OfflineStorage3runEv+0x240>)
 800954c:	f007 f950 	bl	80107f0 <siprintf>
			MAC_Gen_Rej_Input_Production,Dye_Temperature,Connector_Temperature,hour_t,
			min_t,sec_t,date_Rtc,month_Rtc,year_Rtc,Manual_RejectionCount,123,SectorPos,'"');

	//Fix the size
	NoofData = strlen(ProductionSet_charFormat);
 8009550:	4820      	ldr	r0, [pc, #128]	; (80095d4 <_ZN14OfflineStorage3runEv+0x240>)
 8009552:	f7f6 fe3d 	bl	80001d0 <strlen>
 8009556:	4603      	mov	r3, r0
 8009558:	b29a      	uxth	r2, r3
 800955a:	69fb      	ldr	r3, [r7, #28]
 800955c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	memcpy(ProductionSet_uintFormat,ProductionSet_charFormat,NoofData);
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009566:	461a      	mov	r2, r3
 8009568:	491a      	ldr	r1, [pc, #104]	; (80095d4 <_ZN14OfflineStorage3runEv+0x240>)
 800956a:	482b      	ldr	r0, [pc, #172]	; (8009618 <_ZN14OfflineStorage3runEv+0x284>)
 800956c:	f007 f83a 	bl	80105e4 <memcpy>

	SectorPos = SectorPos+1;
 8009570:	4b27      	ldr	r3, [pc, #156]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 8009572:	881b      	ldrh	r3, [r3, #0]
 8009574:	3301      	adds	r3, #1
 8009576:	b29a      	uxth	r2, r3
 8009578:	4b25      	ldr	r3, [pc, #148]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 800957a:	801a      	strh	r2, [r3, #0]

	if((SectorPos % 16)==0)
 800957c:	4b24      	ldr	r3, [pc, #144]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 800957e:	881b      	ldrh	r3, [r3, #0]
 8009580:	f003 030f 	and.w	r3, r3, #15
 8009584:	2b00      	cmp	r3, #0
 8009586:	d160      	bne.n	800964a <_ZN14OfflineStorage3runEv+0x2b6>
	{
		tempBlockcalc = SectorPos/16;
 8009588:	4b21      	ldr	r3, [pc, #132]	; (8009610 <_ZN14OfflineStorage3runEv+0x27c>)
 800958a:	881b      	ldrh	r3, [r3, #0]
 800958c:	091b      	lsrs	r3, r3, #4
 800958e:	b29b      	uxth	r3, r3
 8009590:	b2da      	uxtb	r2, r3
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
		BlockStatusOffline[tempBlockcalc-1]	=1;
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800959e:	3b01      	subs	r3, #1
 80095a0:	4a1e      	ldr	r2, [pc, #120]	; (800961c <_ZN14OfflineStorage3runEv+0x288>)
 80095a2:	2101      	movs	r1, #1
 80095a4:	54d1      	strb	r1, [r2, r3]
		updateInBlockFill=1;
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
		if(tempBlockcalc >= MAXNOOFBLOCK)
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80095b4:	2b1f      	cmp	r3, #31
 80095b6:	d933      	bls.n	8009620 <_ZN14OfflineStorage3runEv+0x28c>
		{
			tempBlockcalc=0;
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	2200      	movs	r2, #0
 80095bc:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			BlockStatusOffline[tempBlockcalc]	=2;
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80095c6:	461a      	mov	r2, r3
 80095c8:	4b14      	ldr	r3, [pc, #80]	; (800961c <_ZN14OfflineStorage3runEv+0x288>)
 80095ca:	2102      	movs	r1, #2
 80095cc:	5499      	strb	r1, [r3, r2]
 80095ce:	e02e      	b.n	800962e <_ZN14OfflineStorage3runEv+0x29a>
 80095d0:	200007a0 	.word	0x200007a0
 80095d4:	2000096c 	.word	0x2000096c
 80095d8:	20000a0b 	.word	0x20000a0b
 80095dc:	20000794 	.word	0x20000794
 80095e0:	20000798 	.word	0x20000798
 80095e4:	200001e6 	.word	0x200001e6
 80095e8:	200001e8 	.word	0x200001e8
 80095ec:	20000a04 	.word	0x20000a04
 80095f0:	20000a05 	.word	0x20000a05
 80095f4:	20000a06 	.word	0x20000a06
 80095f8:	20000a08 	.word	0x20000a08
 80095fc:	20000a09 	.word	0x20000a09
 8009600:	20000a0a 	.word	0x20000a0a
 8009604:	2000079c 	.word	0x2000079c
 8009608:	20000796 	.word	0x20000796
 800960c:	2000079a 	.word	0x2000079a
 8009610:	200009d6 	.word	0x200009d6
 8009614:	08011144 	.word	0x08011144
 8009618:	20000908 	.word	0x20000908
 800961c:	200009d8 	.word	0x200009d8
		}
		else
		{
			BlockStatusOffline[tempBlockcalc]	=2;
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 8009626:	461a      	mov	r2, r3
 8009628:	4b73      	ldr	r3, [pc, #460]	; (80097f8 <_ZN14OfflineStorage3runEv+0x464>)
 800962a:	2102      	movs	r1, #2
 800962c:	5499      	strb	r1, [r3, r2]
		}
		if(SectorPos >= 512){SectorPos=0;}
 800962e:	4b73      	ldr	r3, [pc, #460]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 8009630:	881b      	ldrh	r3, [r3, #0]
 8009632:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009636:	d302      	bcc.n	800963e <_ZN14OfflineStorage3runEv+0x2aa>
 8009638:	4b70      	ldr	r3, [pc, #448]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 800963a:	2200      	movs	r2, #0
 800963c:	801a      	strh	r2, [r3, #0]
		SectorPos = SectorPos+1;
 800963e:	4b6f      	ldr	r3, [pc, #444]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 8009640:	881b      	ldrh	r3, [r3, #0]
 8009642:	3301      	adds	r3, #1
 8009644:	b29a      	uxth	r2, r3
 8009646:	4b6d      	ldr	r3, [pc, #436]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 8009648:	801a      	strh	r2, [r3, #0]
	}


	W25qxx_EraseSector(SectorPos-1);
 800964a:	4b6c      	ldr	r3, [pc, #432]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 800964c:	881b      	ldrh	r3, [r3, #0]
 800964e:	3b01      	subs	r3, #1
 8009650:	4618      	mov	r0, r3
 8009652:	f7f9 ff45 	bl	80034e0 <W25qxx_EraseSector>
	W25qxx_WriteSector(ProductionSet_uintFormat,(SectorPos-1),0,NoofData);
 8009656:	4b69      	ldr	r3, [pc, #420]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 8009658:	881b      	ldrh	r3, [r3, #0]
 800965a:	3b01      	subs	r3, #1
 800965c:	4619      	mov	r1, r3
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009664:	2200      	movs	r2, #0
 8009666:	4866      	ldr	r0, [pc, #408]	; (8009800 <_ZN14OfflineStorage3runEv+0x46c>)
 8009668:	f7fa f916 	bl	8003898 <W25qxx_WriteSector>
	MAC_Gen_Prod_Input1_Production=0;
 800966c:	4b65      	ldr	r3, [pc, #404]	; (8009804 <_ZN14OfflineStorage3runEv+0x470>)
 800966e:	2200      	movs	r2, #0
 8009670:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production=0;
 8009672:	4b65      	ldr	r3, [pc, #404]	; (8009808 <_ZN14OfflineStorage3runEv+0x474>)
 8009674:	2200      	movs	r2, #0
 8009676:	801a      	strh	r2, [r3, #0]

	MAC_Gen_Prod_Input1_Production_K1 = MAC_Gen_Prod_Input1_Production;
 8009678:	4b62      	ldr	r3, [pc, #392]	; (8009804 <_ZN14OfflineStorage3runEv+0x470>)
 800967a:	881a      	ldrh	r2, [r3, #0]
 800967c:	4b63      	ldr	r3, [pc, #396]	; (800980c <_ZN14OfflineStorage3runEv+0x478>)
 800967e:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1   = MAC_Gen_Rej_Input_Production;
 8009680:	4b61      	ldr	r3, [pc, #388]	; (8009808 <_ZN14OfflineStorage3runEv+0x474>)
 8009682:	881a      	ldrh	r2, [r3, #0]
 8009684:	4b62      	ldr	r3, [pc, #392]	; (8009810 <_ZN14OfflineStorage3runEv+0x47c>)
 8009686:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount_K1          = Manual_RejectionCount;
 8009688:	4b62      	ldr	r3, [pc, #392]	; (8009814 <_ZN14OfflineStorage3runEv+0x480>)
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	b29a      	uxth	r2, r3
 800968e:	4b62      	ldr	r3, [pc, #392]	; (8009818 <_ZN14OfflineStorage3runEv+0x484>)
 8009690:	801a      	strh	r2, [r3, #0]
	IsCurrentShiftUpdated=0;
 8009692:	4b62      	ldr	r3, [pc, #392]	; (800981c <_ZN14OfflineStorage3runEv+0x488>)
 8009694:	2200      	movs	r2, #0
 8009696:	701a      	strb	r2, [r3, #0]

	FlashMemProductiondata[0] = (uint8_t)MAC_Gen_Prod_Input1_Production&0x00ff;
 8009698:	4b5a      	ldr	r3, [pc, #360]	; (8009804 <_ZN14OfflineStorage3runEv+0x470>)
 800969a:	881b      	ldrh	r3, [r3, #0]
 800969c:	b2da      	uxtb	r2, r3
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	711a      	strb	r2, [r3, #4]
	FlashMemProductiondata[1] = (uint8_t)(MAC_Gen_Prod_Input1_Production>>8)&0x00ff;
 80096a2:	4b58      	ldr	r3, [pc, #352]	; (8009804 <_ZN14OfflineStorage3runEv+0x470>)
 80096a4:	881b      	ldrh	r3, [r3, #0]
 80096a6:	0a1b      	lsrs	r3, r3, #8
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	b2da      	uxtb	r2, r3
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	715a      	strb	r2, [r3, #5]
	FlashMemProductiondata[2] = (uint8_t)MAC_Gen_Prod_Input1_Production_K1&0x00ff;
 80096b0:	4b56      	ldr	r3, [pc, #344]	; (800980c <_ZN14OfflineStorage3runEv+0x478>)
 80096b2:	881b      	ldrh	r3, [r3, #0]
 80096b4:	b2da      	uxtb	r2, r3
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	719a      	strb	r2, [r3, #6]
	FlashMemProductiondata[3] = (uint8_t)(MAC_Gen_Prod_Input1_Production_K1>>8)&0x00ff;
 80096ba:	4b54      	ldr	r3, [pc, #336]	; (800980c <_ZN14OfflineStorage3runEv+0x478>)
 80096bc:	881b      	ldrh	r3, [r3, #0]
 80096be:	0a1b      	lsrs	r3, r3, #8
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	b2da      	uxtb	r2, r3
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	71da      	strb	r2, [r3, #7]
	FlashMemProductiondata[4] = (uint8_t)MAC_Gen_Rej_Input_Production&0x00ff;
 80096c8:	4b4f      	ldr	r3, [pc, #316]	; (8009808 <_ZN14OfflineStorage3runEv+0x474>)
 80096ca:	881b      	ldrh	r3, [r3, #0]
 80096cc:	b2da      	uxtb	r2, r3
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	721a      	strb	r2, [r3, #8]
	FlashMemProductiondata[5] = (uint8_t)(MAC_Gen_Rej_Input_Production>>8)&0x00ff;
 80096d2:	4b4d      	ldr	r3, [pc, #308]	; (8009808 <_ZN14OfflineStorage3runEv+0x474>)
 80096d4:	881b      	ldrh	r3, [r3, #0]
 80096d6:	0a1b      	lsrs	r3, r3, #8
 80096d8:	b29b      	uxth	r3, r3
 80096da:	b2da      	uxtb	r2, r3
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	725a      	strb	r2, [r3, #9]
	FlashMemProductiondata[6] = (uint8_t)MAC_Gen_Rej_Input_Production_K1&0x00ff;
 80096e0:	4b4b      	ldr	r3, [pc, #300]	; (8009810 <_ZN14OfflineStorage3runEv+0x47c>)
 80096e2:	881b      	ldrh	r3, [r3, #0]
 80096e4:	b2da      	uxtb	r2, r3
 80096e6:	69fb      	ldr	r3, [r7, #28]
 80096e8:	729a      	strb	r2, [r3, #10]
	FlashMemProductiondata[7] = (uint8_t)(MAC_Gen_Rej_Input_Production_K1>>8)&0x00ff;
 80096ea:	4b49      	ldr	r3, [pc, #292]	; (8009810 <_ZN14OfflineStorage3runEv+0x47c>)
 80096ec:	881b      	ldrh	r3, [r3, #0]
 80096ee:	0a1b      	lsrs	r3, r3, #8
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	b2da      	uxtb	r2, r3
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	72da      	strb	r2, [r3, #11]
	FlashMemProductiondata[8] = (uint8_t)Production_Zeit&0x00ff;
 80096f8:	4b49      	ldr	r3, [pc, #292]	; (8009820 <_ZN14OfflineStorage3runEv+0x48c>)
 80096fa:	881b      	ldrh	r3, [r3, #0]
 80096fc:	b2da      	uxtb	r2, r3
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	731a      	strb	r2, [r3, #12]
	FlashMemProductiondata[9] = (uint8_t)(Production_Zeit>>8)&0x00ff;
 8009702:	4b47      	ldr	r3, [pc, #284]	; (8009820 <_ZN14OfflineStorage3runEv+0x48c>)
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	0a1b      	lsrs	r3, r3, #8
 8009708:	b29b      	uxth	r3, r3
 800970a:	b2da      	uxtb	r2, r3
 800970c:	69fb      	ldr	r3, [r7, #28]
 800970e:	735a      	strb	r2, [r3, #13]
	FlashMemProductiondata[10] = (uint8_t)Rejection_Zeit&0x00ff;
 8009710:	4b44      	ldr	r3, [pc, #272]	; (8009824 <_ZN14OfflineStorage3runEv+0x490>)
 8009712:	881b      	ldrh	r3, [r3, #0]
 8009714:	b2da      	uxtb	r2, r3
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	739a      	strb	r2, [r3, #14]
	FlashMemProductiondata[11] = (uint8_t)(Rejection_Zeit>>8)&0x00ff;
 800971a:	4b42      	ldr	r3, [pc, #264]	; (8009824 <_ZN14OfflineStorage3runEv+0x490>)
 800971c:	881b      	ldrh	r3, [r3, #0]
 800971e:	0a1b      	lsrs	r3, r3, #8
 8009720:	b29b      	uxth	r3, r3
 8009722:	b2da      	uxtb	r2, r3
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	73da      	strb	r2, [r3, #15]
	FlashMemProductiondata[12] = (hour_t);
 8009728:	4b3f      	ldr	r3, [pc, #252]	; (8009828 <_ZN14OfflineStorage3runEv+0x494>)
 800972a:	781a      	ldrb	r2, [r3, #0]
 800972c:	69fb      	ldr	r3, [r7, #28]
 800972e:	741a      	strb	r2, [r3, #16]
	FlashMemProductiondata[13] = (min_t);
 8009730:	4b3e      	ldr	r3, [pc, #248]	; (800982c <_ZN14OfflineStorage3runEv+0x498>)
 8009732:	781a      	ldrb	r2, [r3, #0]
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	745a      	strb	r2, [r3, #17]
	FlashMemProductiondata[14] = (sec_t);
 8009738:	4b3d      	ldr	r3, [pc, #244]	; (8009830 <_ZN14OfflineStorage3runEv+0x49c>)
 800973a:	781a      	ldrb	r2, [r3, #0]
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	749a      	strb	r2, [r3, #18]
	FlashMemProductiondata[15] = date_Rtc;
 8009740:	4b3c      	ldr	r3, [pc, #240]	; (8009834 <_ZN14OfflineStorage3runEv+0x4a0>)
 8009742:	781a      	ldrb	r2, [r3, #0]
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	74da      	strb	r2, [r3, #19]
	FlashMemProductiondata[16] = month_Rtc;
 8009748:	4b3b      	ldr	r3, [pc, #236]	; (8009838 <_ZN14OfflineStorage3runEv+0x4a4>)
 800974a:	781a      	ldrb	r2, [r3, #0]
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	751a      	strb	r2, [r3, #20]
	FlashMemProductiondata[17] = year_Rtc;
 8009750:	4b3a      	ldr	r3, [pc, #232]	; (800983c <_ZN14OfflineStorage3runEv+0x4a8>)
 8009752:	781a      	ldrb	r2, [r3, #0]
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	755a      	strb	r2, [r3, #21]
	FlashMemProductiondata[18] = (uint8_t)SectorPos&0x00ff;
 8009758:	4b28      	ldr	r3, [pc, #160]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 800975a:	881b      	ldrh	r3, [r3, #0]
 800975c:	b2da      	uxtb	r2, r3
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	759a      	strb	r2, [r3, #22]
	FlashMemProductiondata[19] = (uint8_t)(SectorPos>>8)&0x00ff;
 8009762:	4b26      	ldr	r3, [pc, #152]	; (80097fc <_ZN14OfflineStorage3runEv+0x468>)
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	0a1b      	lsrs	r3, r3, #8
 8009768:	b29b      	uxth	r3, r3
 800976a:	b2da      	uxtb	r2, r3
 800976c:	69fb      	ldr	r3, [r7, #28]
 800976e:	75da      	strb	r2, [r3, #23]
	FlashMemProductiondata[20] = (uint8_t)Manual_RejectionCount&0x00ff;
 8009770:	4b28      	ldr	r3, [pc, #160]	; (8009814 <_ZN14OfflineStorage3runEv+0x480>)
 8009772:	781a      	ldrb	r2, [r3, #0]
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	761a      	strb	r2, [r3, #24]
	FlashMemProductiondata[21] = (uint8_t)(Manual_RejectionCount>>8)&0x00ff;
 8009778:	4b26      	ldr	r3, [pc, #152]	; (8009814 <_ZN14OfflineStorage3runEv+0x480>)
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	121b      	asrs	r3, r3, #8
 800977e:	b2da      	uxtb	r2, r3
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	765a      	strb	r2, [r3, #25]
	FlashMemProductiondata[22] = (uint8_t)Manual_RejectionCount_K1&0x00ff;
 8009784:	4b24      	ldr	r3, [pc, #144]	; (8009818 <_ZN14OfflineStorage3runEv+0x484>)
 8009786:	881b      	ldrh	r3, [r3, #0]
 8009788:	b2da      	uxtb	r2, r3
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	769a      	strb	r2, [r3, #26]
	FlashMemProductiondata[23] = (uint8_t)(Manual_RejectionCount_K1>>8)&0x00ff;
 800978e:	4b22      	ldr	r3, [pc, #136]	; (8009818 <_ZN14OfflineStorage3runEv+0x484>)
 8009790:	881b      	ldrh	r3, [r3, #0]
 8009792:	0a1b      	lsrs	r3, r3, #8
 8009794:	b29b      	uxth	r3, r3
 8009796:	b2da      	uxtb	r2, r3
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	76da      	strb	r2, [r3, #27]
	FlashMemProductiondata[24] = CurrentShift;
 800979c:	4b28      	ldr	r3, [pc, #160]	; (8009840 <_ZN14OfflineStorage3runEv+0x4ac>)
 800979e:	781a      	ldrb	r2, [r3, #0]
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	771a      	strb	r2, [r3, #28]
	FlashMemProductiondata[25] = CurrentShift_K1;
 80097a4:	4b27      	ldr	r3, [pc, #156]	; (8009844 <_ZN14OfflineStorage3runEv+0x4b0>)
 80097a6:	781a      	ldrb	r2, [r3, #0]
 80097a8:	69fb      	ldr	r3, [r7, #28]
 80097aa:	775a      	strb	r2, [r3, #29]
	W25qxx_EraseSector(600);
 80097ac:	f44f 7016 	mov.w	r0, #600	; 0x258
 80097b0:	f7f9 fe96 	bl	80034e0 <W25qxx_EraseSector>
	W25qxx_WriteSector(FlashMemProductiondata,600,0,26);
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	1d18      	adds	r0, r3, #4
 80097b8:	231a      	movs	r3, #26
 80097ba:	2200      	movs	r2, #0
 80097bc:	f44f 7116 	mov.w	r1, #600	; 0x258
 80097c0:	f7fa f86a 	bl	8003898 <W25qxx_WriteSector>

	if(updateInBlockFill)
 80097c4:	69fb      	ldr	r3, [r7, #28]
 80097c6:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d010      	beq.n	80097f0 <_ZN14OfflineStorage3runEv+0x45c>
	{
		updateInBlockFill=0;
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	2200      	movs	r2, #0
 80097d2:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
		W25qxx_EraseSector(601);
 80097d6:	f240 2059 	movw	r0, #601	; 0x259
 80097da:	f7f9 fe81 	bl	80034e0 <W25qxx_EraseSector>
		W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 80097de:	2328      	movs	r3, #40	; 0x28
 80097e0:	2200      	movs	r2, #0
 80097e2:	f240 2159 	movw	r1, #601	; 0x259
 80097e6:	4804      	ldr	r0, [pc, #16]	; (80097f8 <_ZN14OfflineStorage3runEv+0x464>)
 80097e8:	f7fa f856 	bl	8003898 <W25qxx_WriteSector>
 80097ec:	e000      	b.n	80097f0 <_ZN14OfflineStorage3runEv+0x45c>
	if(UpdateStorage==0){return;}
 80097ee:	bf00      	nop
	}

}
 80097f0:	3724      	adds	r7, #36	; 0x24
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097f6:	bf00      	nop
 80097f8:	200009d8 	.word	0x200009d8
 80097fc:	200009d6 	.word	0x200009d6
 8009800:	20000908 	.word	0x20000908
 8009804:	20000794 	.word	0x20000794
 8009808:	20000798 	.word	0x20000798
 800980c:	200009d0 	.word	0x200009d0
 8009810:	200009d2 	.word	0x200009d2
 8009814:	2000079c 	.word	0x2000079c
 8009818:	200009d4 	.word	0x200009d4
 800981c:	2000079f 	.word	0x2000079f
 8009820:	20000796 	.word	0x20000796
 8009824:	2000079a 	.word	0x2000079a
 8009828:	20000a04 	.word	0x20000a04
 800982c:	20000a05 	.word	0x20000a05
 8009830:	20000a06 	.word	0x20000a06
 8009834:	20000a08 	.word	0x20000a08
 8009838:	20000a09 	.word	0x20000a09
 800983c:	20000a0a 	.word	0x20000a0a
 8009840:	20000a0b 	.word	0x20000a0b
 8009844:	2000079e 	.word	0x2000079e

08009848 <_ZN14OfflineStorage19specialMacDataWriteEv>:
void OfflineStorage::specialMacDataWrite()
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
	if(productionInc != productionIncK1){
 8009850:	4b13      	ldr	r3, [pc, #76]	; (80098a0 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009852:	881a      	ldrh	r2, [r3, #0]
 8009854:	4b13      	ldr	r3, [pc, #76]	; (80098a4 <_ZN14OfflineStorage19specialMacDataWriteEv+0x5c>)
 8009856:	881b      	ldrh	r3, [r3, #0]
 8009858:	429a      	cmp	r2, r3
 800985a:	d01c      	beq.n	8009896 <_ZN14OfflineStorage19specialMacDataWriteEv+0x4e>
	specialMacData[0] = (uint8_t)productionInc&0x00ff;
 800985c:	4b10      	ldr	r3, [pc, #64]	; (80098a0 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 800985e:	881b      	ldrh	r3, [r3, #0]
 8009860:	b2da      	uxtb	r2, r3
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	769a      	strb	r2, [r3, #26]
	specialMacData[1] = (uint8_t)(productionInc>>8)&0x00ff;
 8009866:	4b0e      	ldr	r3, [pc, #56]	; (80098a0 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009868:	881b      	ldrh	r3, [r3, #0]
 800986a:	0a1b      	lsrs	r3, r3, #8
 800986c:	b29b      	uxth	r3, r3
 800986e:	b2da      	uxtb	r2, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	76da      	strb	r2, [r3, #27]

	productionIncK1 = productionInc;
 8009874:	4b0a      	ldr	r3, [pc, #40]	; (80098a0 <_ZN14OfflineStorage19specialMacDataWriteEv+0x58>)
 8009876:	881a      	ldrh	r2, [r3, #0]
 8009878:	4b0a      	ldr	r3, [pc, #40]	; (80098a4 <_ZN14OfflineStorage19specialMacDataWriteEv+0x5c>)
 800987a:	801a      	strh	r2, [r3, #0]
	W25qxx_EraseSector(602);
 800987c:	f240 205a 	movw	r0, #602	; 0x25a
 8009880:	f7f9 fe2e 	bl	80034e0 <W25qxx_EraseSector>
	W25qxx_WriteSector(specialMacData,602,0,2);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f103 001a 	add.w	r0, r3, #26
 800988a:	2302      	movs	r3, #2
 800988c:	2200      	movs	r2, #0
 800988e:	f240 215a 	movw	r1, #602	; 0x25a
 8009892:	f7fa f801 	bl	8003898 <W25qxx_WriteSector>
	}
}
 8009896:	bf00      	nop
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	200007a2 	.word	0x200007a2
 80098a4:	20000a00 	.word	0x20000a00

080098a8 <_ZN14OfflineStorage15dwinRxDataStoreEv>:
void OfflineStorage::dwinRxDataStore()
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
	if(updateDwindata==0){return;}
 80098b0:	4b1a      	ldr	r3, [pc, #104]	; (800991c <_ZN14OfflineStorage15dwinRxDataStoreEv+0x74>)
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d02c      	beq.n	8009912 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x6a>
	updateDwindata=0;
 80098b8:	4b18      	ldr	r3, [pc, #96]	; (800991c <_ZN14OfflineStorage15dwinRxDataStoreEv+0x74>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	701a      	strb	r2, [r3, #0]
	dwinData[0] = (uint8_t)machineId&0x00ff;
 80098be:	4b18      	ldr	r3, [pc, #96]	; (8009920 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x78>)
 80098c0:	881b      	ldrh	r3, [r3, #0]
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	dwinData[1] = (uint8_t)(machineId>>8)&0x00ff;
 80098ca:	4b15      	ldr	r3, [pc, #84]	; (8009920 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x78>)
 80098cc:	881b      	ldrh	r3, [r3, #0]
 80098ce:	0a1b      	lsrs	r3, r3, #8
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	b2da      	uxtb	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	dwinData[2] = (uint8_t)portNumber&0x00ff;
 80098da:	4b12      	ldr	r3, [pc, #72]	; (8009924 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x7c>)
 80098dc:	881b      	ldrh	r3, [r3, #0]
 80098de:	b2da      	uxtb	r2, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	dwinData[3] = (uint8_t)(portNumber>>8)&0x00ff;
 80098e6:	4b0f      	ldr	r3, [pc, #60]	; (8009924 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x7c>)
 80098e8:	881b      	ldrh	r3, [r3, #0]
 80098ea:	0a1b      	lsrs	r3, r3, #8
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	b2da      	uxtb	r2, r3
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

	W25qxx_EraseSector(604);
 80098f6:	f44f 7017 	mov.w	r0, #604	; 0x25c
 80098fa:	f7f9 fdf1 	bl	80034e0 <W25qxx_EraseSector>
	W25qxx_WriteSector(dwinData,604,0,4);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f103 0046 	add.w	r0, r3, #70	; 0x46
 8009904:	2304      	movs	r3, #4
 8009906:	2200      	movs	r2, #0
 8009908:	f44f 7117 	mov.w	r1, #604	; 0x25c
 800990c:	f7f9 ffc4 	bl	8003898 <W25qxx_WriteSector>
 8009910:	e000      	b.n	8009914 <_ZN14OfflineStorage15dwinRxDataStoreEv+0x6c>
	if(updateDwindata==0){return;}
 8009912:	bf00      	nop

}
 8009914:	3708      	adds	r7, #8
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	200007ff 	.word	0x200007ff
 8009920:	200007b6 	.word	0x200007b6
 8009924:	200007ba 	.word	0x200007ba

08009928 <_ZN14OfflineStorage16processDataWriteEv>:
void OfflineStorage::processDataWrite()
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
	if((updateMemProcCtrl==1)||(triggerStartForReq != triggerStartForReqK1)||
 8009930:	4b2f      	ldr	r3, [pc, #188]	; (80099f0 <_ZN14OfflineStorage16processDataWriteEv+0xc8>)
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d00b      	beq.n	8009950 <_ZN14OfflineStorage16processDataWriteEv+0x28>
 8009938:	4b2e      	ldr	r3, [pc, #184]	; (80099f4 <_ZN14OfflineStorage16processDataWriteEv+0xcc>)
 800993a:	781a      	ldrb	r2, [r3, #0]
 800993c:	4b2e      	ldr	r3, [pc, #184]	; (80099f8 <_ZN14OfflineStorage16processDataWriteEv+0xd0>)
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	429a      	cmp	r2, r3
 8009942:	d105      	bne.n	8009950 <_ZN14OfflineStorage16processDataWriteEv+0x28>
		(startStopStatus != startStopStatusK1)){
 8009944:	4b2d      	ldr	r3, [pc, #180]	; (80099fc <_ZN14OfflineStorage16processDataWriteEv+0xd4>)
 8009946:	781a      	ldrb	r2, [r3, #0]
 8009948:	4b2d      	ldr	r3, [pc, #180]	; (8009a00 <_ZN14OfflineStorage16processDataWriteEv+0xd8>)
 800994a:	781b      	ldrb	r3, [r3, #0]
	if((updateMemProcCtrl==1)||(triggerStartForReq != triggerStartForReqK1)||
 800994c:	429a      	cmp	r2, r3
 800994e:	d04b      	beq.n	80099e8 <_ZN14OfflineStorage16processDataWriteEv+0xc0>
	updateMemProcCtrl=0;
 8009950:	4b27      	ldr	r3, [pc, #156]	; (80099f0 <_ZN14OfflineStorage16processDataWriteEv+0xc8>)
 8009952:	2200      	movs	r2, #0
 8009954:	701a      	strb	r2, [r3, #0]
	processData[0] = (uint8_t)requirementId&0x00ff;
 8009956:	4b2b      	ldr	r3, [pc, #172]	; (8009a04 <_ZN14OfflineStorage16processDataWriteEv+0xdc>)
 8009958:	881b      	ldrh	r3, [r3, #0]
 800995a:	b2da      	uxtb	r2, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	processData[1] = (uint8_t)(requirementId>>8)&0x00ff;
 8009962:	4b28      	ldr	r3, [pc, #160]	; (8009a04 <_ZN14OfflineStorage16processDataWriteEv+0xdc>)
 8009964:	881b      	ldrh	r3, [r3, #0]
 8009966:	0a1b      	lsrs	r3, r3, #8
 8009968:	b29b      	uxth	r3, r3
 800996a:	b2da      	uxtb	r2, r3
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	processData[2] = (uint8_t)requirementIdK1&0x00ff;
 8009972:	4b25      	ldr	r3, [pc, #148]	; (8009a08 <_ZN14OfflineStorage16processDataWriteEv+0xe0>)
 8009974:	881b      	ldrh	r3, [r3, #0]
 8009976:	b2da      	uxtb	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	processData[3] = (uint8_t)(requirementIdK1>>8)&0x00ff;
 800997e:	4b22      	ldr	r3, [pc, #136]	; (8009a08 <_ZN14OfflineStorage16processDataWriteEv+0xe0>)
 8009980:	881b      	ldrh	r3, [r3, #0]
 8009982:	0a1b      	lsrs	r3, r3, #8
 8009984:	b29b      	uxth	r3, r3
 8009986:	b2da      	uxtb	r2, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	processData[4] = (uint8_t)productionTarget&0x00ff;
 800998e:	4b1f      	ldr	r3, [pc, #124]	; (8009a0c <_ZN14OfflineStorage16processDataWriteEv+0xe4>)
 8009990:	881b      	ldrh	r3, [r3, #0]
 8009992:	b2da      	uxtb	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	processData[5] = (uint8_t)(productionTarget>>8)&0x00ff;
 800999a:	4b1c      	ldr	r3, [pc, #112]	; (8009a0c <_ZN14OfflineStorage16processDataWriteEv+0xe4>)
 800999c:	881b      	ldrh	r3, [r3, #0]
 800999e:	0a1b      	lsrs	r3, r3, #8
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	b2da      	uxtb	r2, r3
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	processData[6] = triggerStartForReq;
 80099aa:	4b12      	ldr	r3, [pc, #72]	; (80099f4 <_ZN14OfflineStorage16processDataWriteEv+0xcc>)
 80099ac:	781a      	ldrb	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	processData[7] = startStopStatus;
 80099b4:	4b11      	ldr	r3, [pc, #68]	; (80099fc <_ZN14OfflineStorage16processDataWriteEv+0xd4>)
 80099b6:	781a      	ldrb	r2, [r3, #0]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	triggerStartForReqK1= triggerStartForReq;
 80099be:	4b0d      	ldr	r3, [pc, #52]	; (80099f4 <_ZN14OfflineStorage16processDataWriteEv+0xcc>)
 80099c0:	781a      	ldrb	r2, [r3, #0]
 80099c2:	4b0d      	ldr	r3, [pc, #52]	; (80099f8 <_ZN14OfflineStorage16processDataWriteEv+0xd0>)
 80099c4:	701a      	strb	r2, [r3, #0]
	startStopStatusK1 = startStopStatus;
 80099c6:	4b0d      	ldr	r3, [pc, #52]	; (80099fc <_ZN14OfflineStorage16processDataWriteEv+0xd4>)
 80099c8:	781a      	ldrb	r2, [r3, #0]
 80099ca:	4b0d      	ldr	r3, [pc, #52]	; (8009a00 <_ZN14OfflineStorage16processDataWriteEv+0xd8>)
 80099cc:	701a      	strb	r2, [r3, #0]

	W25qxx_EraseSector(603);
 80099ce:	f240 205b 	movw	r0, #603	; 0x25b
 80099d2:	f7f9 fd85 	bl	80034e0 <W25qxx_EraseSector>
	W25qxx_WriteSector(processData,603,0,8);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80099dc:	2308      	movs	r3, #8
 80099de:	2200      	movs	r2, #0
 80099e0:	f240 215b 	movw	r1, #603	; 0x25b
 80099e4:	f7f9 ff58 	bl	8003898 <W25qxx_WriteSector>
	}
}
 80099e8:	bf00      	nop
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	200007a1 	.word	0x200007a1
 80099f4:	200007a8 	.word	0x200007a8
 80099f8:	20000a02 	.word	0x20000a02
 80099fc:	2000010f 	.word	0x2000010f
 8009a00:	20000a03 	.word	0x20000a03
 8009a04:	2000010a 	.word	0x2000010a
 8009a08:	200007a4 	.word	0x200007a4
 8009a0c:	200007a6 	.word	0x200007a6

08009a10 <_ZN14OfflineStorage18specialMacDataReadEv>:

void OfflineStorage::specialMacDataRead()
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(specialMacData,602,0,2);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f103 001a 	add.w	r0, r3, #26
 8009a1e:	2302      	movs	r3, #2
 8009a20:	2200      	movs	r2, #0
 8009a22:	f240 215a 	movw	r1, #602	; 0x25a
 8009a26:	f7fa f817 	bl	8003a58 <W25qxx_ReadSector>
	productionInc = (specialMacData[1]<<8|specialMacData[0]);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	7edb      	ldrb	r3, [r3, #27]
 8009a2e:	021b      	lsls	r3, r3, #8
 8009a30:	b21a      	sxth	r2, r3
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	7e9b      	ldrb	r3, [r3, #26]
 8009a36:	b21b      	sxth	r3, r3
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	b21b      	sxth	r3, r3
 8009a3c:	b29a      	uxth	r2, r3
 8009a3e:	4b05      	ldr	r3, [pc, #20]	; (8009a54 <_ZN14OfflineStorage18specialMacDataReadEv+0x44>)
 8009a40:	801a      	strh	r2, [r3, #0]
	productionIncK1 = productionInc;
 8009a42:	4b04      	ldr	r3, [pc, #16]	; (8009a54 <_ZN14OfflineStorage18specialMacDataReadEv+0x44>)
 8009a44:	881a      	ldrh	r2, [r3, #0]
 8009a46:	4b04      	ldr	r3, [pc, #16]	; (8009a58 <_ZN14OfflineStorage18specialMacDataReadEv+0x48>)
 8009a48:	801a      	strh	r2, [r3, #0]
}
 8009a4a:	bf00      	nop
 8009a4c:	3708      	adds	r7, #8
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	200007a2 	.word	0x200007a2
 8009a58:	20000a00 	.word	0x20000a00

08009a5c <_ZN14OfflineStorage14dwinRxDataReadEv>:

void OfflineStorage::dwinRxDataRead()
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(specialMacData,604,0,4);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f103 001a 	add.w	r0, r3, #26
 8009a6a:	2304      	movs	r3, #4
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8009a72:	f7f9 fff1 	bl	8003a58 <W25qxx_ReadSector>
	machineId = (specialMacData[1]<<8|specialMacData[0]);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	7edb      	ldrb	r3, [r3, #27]
 8009a7a:	021b      	lsls	r3, r3, #8
 8009a7c:	b21a      	sxth	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	7e9b      	ldrb	r3, [r3, #26]
 8009a82:	b21b      	sxth	r3, r3
 8009a84:	4313      	orrs	r3, r2
 8009a86:	b21b      	sxth	r3, r3
 8009a88:	b29a      	uxth	r2, r3
 8009a8a:	4b0d      	ldr	r3, [pc, #52]	; (8009ac0 <_ZN14OfflineStorage14dwinRxDataReadEv+0x64>)
 8009a8c:	801a      	strh	r2, [r3, #0]
	portNumber = (specialMacData[3]<<8|specialMacData[2]);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	7f5b      	ldrb	r3, [r3, #29]
 8009a92:	021b      	lsls	r3, r3, #8
 8009a94:	b21a      	sxth	r2, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	7f1b      	ldrb	r3, [r3, #28]
 8009a9a:	b21b      	sxth	r3, r3
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	b21b      	sxth	r3, r3
 8009aa0:	b29a      	uxth	r2, r3
 8009aa2:	4b08      	ldr	r3, [pc, #32]	; (8009ac4 <_ZN14OfflineStorage14dwinRxDataReadEv+0x68>)
 8009aa4:	801a      	strh	r2, [r3, #0]
	machineIdK1 = machineId;
 8009aa6:	4b06      	ldr	r3, [pc, #24]	; (8009ac0 <_ZN14OfflineStorage14dwinRxDataReadEv+0x64>)
 8009aa8:	881a      	ldrh	r2, [r3, #0]
 8009aaa:	4b07      	ldr	r3, [pc, #28]	; (8009ac8 <_ZN14OfflineStorage14dwinRxDataReadEv+0x6c>)
 8009aac:	801a      	strh	r2, [r3, #0]
	portNumberK1 = portNumber;
 8009aae:	4b05      	ldr	r3, [pc, #20]	; (8009ac4 <_ZN14OfflineStorage14dwinRxDataReadEv+0x68>)
 8009ab0:	881a      	ldrh	r2, [r3, #0]
 8009ab2:	4b06      	ldr	r3, [pc, #24]	; (8009acc <_ZN14OfflineStorage14dwinRxDataReadEv+0x70>)
 8009ab4:	801a      	strh	r2, [r3, #0]
}
 8009ab6:	bf00      	nop
 8009ab8:	3708      	adds	r7, #8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
 8009abe:	bf00      	nop
 8009ac0:	200007b6 	.word	0x200007b6
 8009ac4:	200007ba 	.word	0x200007ba
 8009ac8:	200007b8 	.word	0x200007b8
 8009acc:	200007bc 	.word	0x200007bc

08009ad0 <_ZN14OfflineStorage15processDataReadEv>:

void OfflineStorage::processDataRead()
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b082      	sub	sp, #8
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(processData,603,0,8);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009ade:	2308      	movs	r3, #8
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f240 215b 	movw	r1, #603	; 0x25b
 8009ae6:	f7f9 ffb7 	bl	8003a58 <W25qxx_ReadSector>
	requirementId = (processData[1]<<8|processData[0]);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8009af0:	021b      	lsls	r3, r3, #8
 8009af2:	b21a      	sxth	r2, r3
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009afa:	b21b      	sxth	r3, r3
 8009afc:	4313      	orrs	r3, r2
 8009afe:	b21b      	sxth	r3, r3
 8009b00:	b29a      	uxth	r2, r3
 8009b02:	4b1a      	ldr	r3, [pc, #104]	; (8009b6c <_ZN14OfflineStorage15processDataReadEv+0x9c>)
 8009b04:	801a      	strh	r2, [r3, #0]
	requirementIdK1 = (processData[3]<<8|processData[2]);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8009b0c:	021b      	lsls	r3, r3, #8
 8009b0e:	b21a      	sxth	r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8009b16:	b21b      	sxth	r3, r3
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	b21b      	sxth	r3, r3
 8009b1c:	b29a      	uxth	r2, r3
 8009b1e:	4b14      	ldr	r3, [pc, #80]	; (8009b70 <_ZN14OfflineStorage15processDataReadEv+0xa0>)
 8009b20:	801a      	strh	r2, [r3, #0]
	productionTarget = (processData[5]<<8|processData[4]);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009b28:	021b      	lsls	r3, r3, #8
 8009b2a:	b21a      	sxth	r2, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009b32:	b21b      	sxth	r3, r3
 8009b34:	4313      	orrs	r3, r2
 8009b36:	b21b      	sxth	r3, r3
 8009b38:	b29a      	uxth	r2, r3
 8009b3a:	4b0e      	ldr	r3, [pc, #56]	; (8009b74 <_ZN14OfflineStorage15processDataReadEv+0xa4>)
 8009b3c:	801a      	strh	r2, [r3, #0]
	triggerStartForReq = processData[6];
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8009b44:	4b0c      	ldr	r3, [pc, #48]	; (8009b78 <_ZN14OfflineStorage15processDataReadEv+0xa8>)
 8009b46:	701a      	strb	r2, [r3, #0]
	startStopStatus = processData[7];
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8009b4e:	4b0b      	ldr	r3, [pc, #44]	; (8009b7c <_ZN14OfflineStorage15processDataReadEv+0xac>)
 8009b50:	701a      	strb	r2, [r3, #0]
	triggerStartForReqK1= triggerStartForReq;
 8009b52:	4b09      	ldr	r3, [pc, #36]	; (8009b78 <_ZN14OfflineStorage15processDataReadEv+0xa8>)
 8009b54:	781a      	ldrb	r2, [r3, #0]
 8009b56:	4b0a      	ldr	r3, [pc, #40]	; (8009b80 <_ZN14OfflineStorage15processDataReadEv+0xb0>)
 8009b58:	701a      	strb	r2, [r3, #0]
	startStopStatusK1 = startStopStatus;
 8009b5a:	4b08      	ldr	r3, [pc, #32]	; (8009b7c <_ZN14OfflineStorage15processDataReadEv+0xac>)
 8009b5c:	781a      	ldrb	r2, [r3, #0]
 8009b5e:	4b09      	ldr	r3, [pc, #36]	; (8009b84 <_ZN14OfflineStorage15processDataReadEv+0xb4>)
 8009b60:	701a      	strb	r2, [r3, #0]
}
 8009b62:	bf00      	nop
 8009b64:	3708      	adds	r7, #8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop
 8009b6c:	2000010a 	.word	0x2000010a
 8009b70:	200007a4 	.word	0x200007a4
 8009b74:	200007a6 	.word	0x200007a6
 8009b78:	200007a8 	.word	0x200007a8
 8009b7c:	2000010f 	.word	0x2000010f
 8009b80:	20000a02 	.word	0x20000a02
 8009b84:	20000a03 	.word	0x20000a03

08009b88 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b082      	sub	sp, #8
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(FlashMemProductiondata,600,0,26);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	1d18      	adds	r0, r3, #4
 8009b94:	231a      	movs	r3, #26
 8009b96:	2200      	movs	r2, #0
 8009b98:	f44f 7116 	mov.w	r1, #600	; 0x258
 8009b9c:	f7f9 ff5c 	bl	8003a58 <W25qxx_ReadSector>
	MAC_Gen_Prod_Input1_Production 		= 0;//(FlashMemProductiondata[1]<<8|FlashMemProductiondata[0]);
 8009ba0:	4b39      	ldr	r3, [pc, #228]	; (8009c88 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x100>)
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production_K1 	= (FlashMemProductiondata[3]<<8|FlashMemProductiondata[2]);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	79db      	ldrb	r3, [r3, #7]
 8009baa:	021b      	lsls	r3, r3, #8
 8009bac:	b21a      	sxth	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	799b      	ldrb	r3, [r3, #6]
 8009bb2:	b21b      	sxth	r3, r3
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	b21b      	sxth	r3, r3
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	4b34      	ldr	r3, [pc, #208]	; (8009c8c <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x104>)
 8009bbc:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production 		= 0;//(FlashMemProductiondata[5]<<8|FlashMemProductiondata[4]);
 8009bbe:	4b34      	ldr	r3, [pc, #208]	; (8009c90 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x108>)
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1 	= (FlashMemProductiondata[7]<<8|FlashMemProductiondata[6]);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	7adb      	ldrb	r3, [r3, #11]
 8009bc8:	021b      	lsls	r3, r3, #8
 8009bca:	b21a      	sxth	r2, r3
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	7a9b      	ldrb	r3, [r3, #10]
 8009bd0:	b21b      	sxth	r3, r3
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	b21b      	sxth	r3, r3
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	4b2e      	ldr	r3, [pc, #184]	; (8009c94 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x10c>)
 8009bda:	801a      	strh	r2, [r3, #0]
	Production_Zeit 					= (FlashMemProductiondata[9]<<8|FlashMemProductiondata[8]);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	7b5b      	ldrb	r3, [r3, #13]
 8009be0:	021b      	lsls	r3, r3, #8
 8009be2:	b21a      	sxth	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	7b1b      	ldrb	r3, [r3, #12]
 8009be8:	b21b      	sxth	r3, r3
 8009bea:	4313      	orrs	r3, r2
 8009bec:	b21b      	sxth	r3, r3
 8009bee:	b29a      	uxth	r2, r3
 8009bf0:	4b29      	ldr	r3, [pc, #164]	; (8009c98 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x110>)
 8009bf2:	801a      	strh	r2, [r3, #0]
	Rejection_Zeit 						= (FlashMemProductiondata[11]<<8|FlashMemProductiondata[10]);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	7bdb      	ldrb	r3, [r3, #15]
 8009bf8:	021b      	lsls	r3, r3, #8
 8009bfa:	b21a      	sxth	r2, r3
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	7b9b      	ldrb	r3, [r3, #14]
 8009c00:	b21b      	sxth	r3, r3
 8009c02:	4313      	orrs	r3, r2
 8009c04:	b21b      	sxth	r3, r3
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	4b24      	ldr	r3, [pc, #144]	; (8009c9c <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x114>)
 8009c0a:	801a      	strh	r2, [r3, #0]
	hour_t								= FlashMemProductiondata[12];
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	7c1a      	ldrb	r2, [r3, #16]
 8009c10:	4b23      	ldr	r3, [pc, #140]	; (8009ca0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x118>)
 8009c12:	701a      	strb	r2, [r3, #0]
	min_t								= FlashMemProductiondata[13];
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	7c5a      	ldrb	r2, [r3, #17]
 8009c18:	4b22      	ldr	r3, [pc, #136]	; (8009ca4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x11c>)
 8009c1a:	701a      	strb	r2, [r3, #0]
	sec_t								= FlashMemProductiondata[14];
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	7c9a      	ldrb	r2, [r3, #18]
 8009c20:	4b21      	ldr	r3, [pc, #132]	; (8009ca8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x120>)
 8009c22:	701a      	strb	r2, [r3, #0]
	date_Rtc							= FlashMemProductiondata[15];
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	7cda      	ldrb	r2, [r3, #19]
 8009c28:	4b20      	ldr	r3, [pc, #128]	; (8009cac <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x124>)
 8009c2a:	701a      	strb	r2, [r3, #0]
	month_Rtc							= FlashMemProductiondata[16];
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	7d1a      	ldrb	r2, [r3, #20]
 8009c30:	4b1f      	ldr	r3, [pc, #124]	; (8009cb0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x128>)
 8009c32:	701a      	strb	r2, [r3, #0]
	year_Rtc							= FlashMemProductiondata[17];
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	7d5a      	ldrb	r2, [r3, #21]
 8009c38:	4b1e      	ldr	r3, [pc, #120]	; (8009cb4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x12c>)
 8009c3a:	701a      	strb	r2, [r3, #0]
	SectorPos 							= (FlashMemProductiondata[19]<<8|FlashMemProductiondata[18]);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	7ddb      	ldrb	r3, [r3, #23]
 8009c40:	021b      	lsls	r3, r3, #8
 8009c42:	b21a      	sxth	r2, r3
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	7d9b      	ldrb	r3, [r3, #22]
 8009c48:	b21b      	sxth	r3, r3
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	b21b      	sxth	r3, r3
 8009c4e:	b29a      	uxth	r2, r3
 8009c50:	4b19      	ldr	r3, [pc, #100]	; (8009cb8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x130>)
 8009c52:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount				= 0;(FlashMemProductiondata[21]<<8|FlashMemProductiondata[20]);
 8009c54:	4b19      	ldr	r3, [pc, #100]	; (8009cbc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x134>)
 8009c56:	2200      	movs	r2, #0
 8009c58:	701a      	strb	r2, [r3, #0]
	Manual_RejectionCount_K1	        = 0;(FlashMemProductiondata[23]<<8|FlashMemProductiondata[22]);
 8009c5a:	4b19      	ldr	r3, [pc, #100]	; (8009cc0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x138>)
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	801a      	strh	r2, [r3, #0]
	CurrentShift						= FlashMemProductiondata[24];
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	7f1a      	ldrb	r2, [r3, #28]
 8009c64:	4b17      	ldr	r3, [pc, #92]	; (8009cc4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x13c>)
 8009c66:	701a      	strb	r2, [r3, #0]
	CurrentShift_K1						= FlashMemProductiondata[25];
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	7f5a      	ldrb	r2, [r3, #29]
 8009c6c:	4b16      	ldr	r3, [pc, #88]	; (8009cc8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x140>)
 8009c6e:	701a      	strb	r2, [r3, #0]

	W25qxx_ReadSector(BlockStatusOffline,601,0,40);
 8009c70:	2328      	movs	r3, #40	; 0x28
 8009c72:	2200      	movs	r2, #0
 8009c74:	f240 2159 	movw	r1, #601	; 0x259
 8009c78:	4814      	ldr	r0, [pc, #80]	; (8009ccc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x144>)
 8009c7a:	f7f9 feed 	bl	8003a58 <W25qxx_ReadSector>


	//if(SectorPos)

//	W25qxx_EraseBlock(23);
}
 8009c7e:	bf00      	nop
 8009c80:	3708      	adds	r7, #8
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	20000794 	.word	0x20000794
 8009c8c:	200009d0 	.word	0x200009d0
 8009c90:	20000798 	.word	0x20000798
 8009c94:	200009d2 	.word	0x200009d2
 8009c98:	20000796 	.word	0x20000796
 8009c9c:	2000079a 	.word	0x2000079a
 8009ca0:	20000a04 	.word	0x20000a04
 8009ca4:	20000a05 	.word	0x20000a05
 8009ca8:	20000a06 	.word	0x20000a06
 8009cac:	20000a08 	.word	0x20000a08
 8009cb0:	20000a09 	.word	0x20000a09
 8009cb4:	20000a0a 	.word	0x20000a0a
 8009cb8:	200009d6 	.word	0x200009d6
 8009cbc:	2000079c 	.word	0x2000079c
 8009cc0:	200009d4 	.word	0x200009d4
 8009cc4:	20000a0b 	.word	0x20000a0b
 8009cc8:	2000079e 	.word	0x2000079e
 8009ccc:	200009d8 	.word	0x200009d8

08009cd0 <_ZN5SHIFTC1Ev>:

extern uint8_t SW_Hour,SW_Minute;
extern uint8_t Updatetimeinfo;
extern uint8_t SW_Date,SW_Month,SW_Year;

SHIFT::SHIFT() {
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	4a04      	ldr	r2, [pc, #16]	; (8009cec <_ZN5SHIFTC1Ev+0x1c>)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	370c      	adds	r7, #12
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr
 8009cec:	080113a0 	.word	0x080113a0

08009cf0 <_ZN5SHIFTD1Ev>:

SHIFT::~SHIFT() {
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	4a04      	ldr	r2, [pc, #16]	; (8009d0c <_ZN5SHIFTD1Ev+0x1c>)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	4618      	mov	r0, r3
 8009d02:	370c      	adds	r7, #12
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr
 8009d0c:	080113a0 	.word	0x080113a0

08009d10 <_ZN5SHIFTD0Ev>:
SHIFT::~SHIFT() {
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
}
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f7ff ffe9 	bl	8009cf0 <_ZN5SHIFTD1Ev>
 8009d1e:	2118      	movs	r1, #24
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f006 fc28 	bl	8010576 <_ZdlPvj>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3708      	adds	r7, #8
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <_ZN5SHIFT16shiftCalculationEv>:

void SHIFT::shiftCalculation(void)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
	rtc_get_time(&hour_t,&min_t,&sec_t);
 8009d38:	4a61      	ldr	r2, [pc, #388]	; (8009ec0 <_ZN5SHIFT16shiftCalculationEv+0x190>)
 8009d3a:	4962      	ldr	r1, [pc, #392]	; (8009ec4 <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8009d3c:	4862      	ldr	r0, [pc, #392]	; (8009ec8 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8009d3e:	f7f9 f91f 	bl	8002f80 <rtc_get_time>
	rtc_get_date(&Wdate_Rtc,&date_Rtc,&month_Rtc,&year_Rtc);
 8009d42:	4b62      	ldr	r3, [pc, #392]	; (8009ecc <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 8009d44:	4a62      	ldr	r2, [pc, #392]	; (8009ed0 <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 8009d46:	4963      	ldr	r1, [pc, #396]	; (8009ed4 <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 8009d48:	4863      	ldr	r0, [pc, #396]	; (8009ed8 <_ZN5SHIFT16shiftCalculationEv+0x1a8>)
 8009d4a:	f7f9 f97d 	bl	8003048 <rtc_get_date>

	if(Updatetimeinfo)
 8009d4e:	4b63      	ldr	r3, [pc, #396]	; (8009edc <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d051      	beq.n	8009dfa <_ZN5SHIFT16shiftCalculationEv+0xca>
	{
		Updatetimeinfo=0;
 8009d56:	4b61      	ldr	r3, [pc, #388]	; (8009edc <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 8009d58:	2200      	movs	r2, #0
 8009d5a:	701a      	strb	r2, [r3, #0]
		locTimeTotal    =  (((hour_t)*(60))+(min_t));
 8009d5c:	4b5a      	ldr	r3, [pc, #360]	; (8009ec8 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	461a      	mov	r2, r3
 8009d64:	0112      	lsls	r2, r2, #4
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	b29a      	uxth	r2, r3
 8009d6c:	4b55      	ldr	r3, [pc, #340]	; (8009ec4 <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	b29b      	uxth	r3, r3
 8009d72:	4413      	add	r3, r2
 8009d74:	b29a      	uxth	r2, r3
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	829a      	strh	r2, [r3, #20]
		onlineTimeTotal =  (((SW_Hour)*(60))+(SW_Minute));
 8009d7a:	4b59      	ldr	r3, [pc, #356]	; (8009ee0 <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	461a      	mov	r2, r3
 8009d82:	0112      	lsls	r2, r2, #4
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	009b      	lsls	r3, r3, #2
 8009d88:	b29a      	uxth	r2, r3
 8009d8a:	4b56      	ldr	r3, [pc, #344]	; (8009ee4 <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	4413      	add	r3, r2
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	82da      	strh	r2, [r3, #22]
		if((locTimeTotal <= (onlineTimeTotal-3)) || (locTimeTotal >= (onlineTimeTotal+3)))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	8adb      	ldrh	r3, [r3, #22]
 8009d9c:	3b02      	subs	r3, #2
 8009d9e:	687a      	ldr	r2, [r7, #4]
 8009da0:	8a92      	ldrh	r2, [r2, #20]
 8009da2:	4293      	cmp	r3, r2
 8009da4:	dc06      	bgt.n	8009db4 <_ZN5SHIFT16shiftCalculationEv+0x84>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	8adb      	ldrh	r3, [r3, #22]
 8009daa:	3302      	adds	r3, #2
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	8a92      	ldrh	r2, [r2, #20]
 8009db0:	4293      	cmp	r3, r2
 8009db2:	da07      	bge.n	8009dc4 <_ZN5SHIFT16shiftCalculationEv+0x94>
		{
			  rtc_set_time(SW_Hour,SW_Minute,30);
 8009db4:	4b4a      	ldr	r3, [pc, #296]	; (8009ee0 <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	4a4a      	ldr	r2, [pc, #296]	; (8009ee4 <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 8009dba:	7811      	ldrb	r1, [r2, #0]
 8009dbc:	221e      	movs	r2, #30
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7f9 f912 	bl	8002fe8 <rtc_set_time>
		}
		if((date_Rtc != SW_Date) || (month_Rtc != SW_Month) || (year_Rtc != SW_Year))
 8009dc4:	4b43      	ldr	r3, [pc, #268]	; (8009ed4 <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 8009dc6:	781a      	ldrb	r2, [r3, #0]
 8009dc8:	4b47      	ldr	r3, [pc, #284]	; (8009ee8 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d10b      	bne.n	8009de8 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 8009dd0:	4b3f      	ldr	r3, [pc, #252]	; (8009ed0 <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 8009dd2:	781a      	ldrb	r2, [r3, #0]
 8009dd4:	4b45      	ldr	r3, [pc, #276]	; (8009eec <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d105      	bne.n	8009de8 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 8009ddc:	4b3b      	ldr	r3, [pc, #236]	; (8009ecc <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 8009dde:	781a      	ldrb	r2, [r3, #0]
 8009de0:	4b43      	ldr	r3, [pc, #268]	; (8009ef0 <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d008      	beq.n	8009dfa <_ZN5SHIFT16shiftCalculationEv+0xca>
		{
			rtc_set_date(2,SW_Date,SW_Month,SW_Year);
 8009de8:	4b3f      	ldr	r3, [pc, #252]	; (8009ee8 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 8009dea:	7819      	ldrb	r1, [r3, #0]
 8009dec:	4b3f      	ldr	r3, [pc, #252]	; (8009eec <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 8009dee:	781a      	ldrb	r2, [r3, #0]
 8009df0:	4b3f      	ldr	r3, [pc, #252]	; (8009ef0 <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 8009df2:	781b      	ldrb	r3, [r3, #0]
 8009df4:	2002      	movs	r0, #2
 8009df6:	f7f9 f961 	bl	80030bc <rtc_set_date>
		}
	}
	TotalMinutesvar = (((hour_t)*(60))+(min_t));
 8009dfa:	4b33      	ldr	r3, [pc, #204]	; (8009ec8 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	461a      	mov	r2, r3
 8009e02:	0112      	lsls	r2, r2, #4
 8009e04:	1ad3      	subs	r3, r2, r3
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	b29a      	uxth	r2, r3
 8009e0a:	4b2e      	ldr	r3, [pc, #184]	; (8009ec4 <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	4413      	add	r3, r2
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	809a      	strh	r2, [r3, #4]
	Shift1_OnTime = (((8)*(60))+(31));	  //495
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009e1e:	80da      	strh	r2, [r3, #6]
	Shift1_OffTime = (((16)*(60))+(30)); //974
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f240 32de 	movw	r2, #990	; 0x3de
 8009e26:	811a      	strh	r2, [r3, #8]

	Shift2_OnTime = (((16)*(60))+(31));	 //975
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f240 32df 	movw	r2, #991	; 0x3df
 8009e2e:	815a      	strh	r2, [r3, #10]
	shift2_buffer_time_1 = (((23)*(60))+(59)); // 1439
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f240 529f 	movw	r2, #1439	; 0x59f
 8009e36:	819a      	strh	r2, [r3, #12]
	Shift2_OffTime = (((0)*(60))+(30));	 //14
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	221e      	movs	r2, #30
 8009e3c:	81da      	strh	r2, [r3, #14]

	Shift3_OnTime = (((0)*(60))+(31));	//15
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	221f      	movs	r2, #31
 8009e42:	821a      	strh	r2, [r3, #16]
	Shift3_OffTime = (((8)*(60))+(30));	 //494
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8009e4a:	825a      	strh	r2, [r3, #18]

	if((TotalMinutesvar >=  Shift1_OnTime)&&(TotalMinutesvar <= Shift1_OffTime))
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	889a      	ldrh	r2, [r3, #4]
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	88db      	ldrh	r3, [r3, #6]
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d309      	bcc.n	8009e6c <_ZN5SHIFT16shiftCalculationEv+0x13c>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	889a      	ldrh	r2, [r3, #4]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	891b      	ldrh	r3, [r3, #8]
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d803      	bhi.n	8009e6c <_ZN5SHIFT16shiftCalculationEv+0x13c>
	{
	   CurrentShift=1;
 8009e64:	4b23      	ldr	r3, [pc, #140]	; (8009ef4 <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 8009e66:	2201      	movs	r2, #1
 8009e68:	701a      	strb	r2, [r3, #0]
 8009e6a:	e025      	b.n	8009eb8 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if(((TotalMinutesvar >=  Shift2_OnTime)&&(TotalMinutesvar <= shift2_buffer_time_1))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	889a      	ldrh	r2, [r3, #4]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	895b      	ldrh	r3, [r3, #10]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d305      	bcc.n	8009e84 <_ZN5SHIFT16shiftCalculationEv+0x154>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	889a      	ldrh	r2, [r3, #4]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	899b      	ldrh	r3, [r3, #12]
 8009e80:	429a      	cmp	r2, r3
 8009e82:	d905      	bls.n	8009e90 <_ZN5SHIFT16shiftCalculationEv+0x160>
				||((TotalMinutesvar>= 0)&&(TotalMinutesvar<=Shift2_OffTime)))
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	889a      	ldrh	r2, [r3, #4]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	89db      	ldrh	r3, [r3, #14]
 8009e8c:	429a      	cmp	r2, r3
 8009e8e:	d803      	bhi.n	8009e98 <_ZN5SHIFT16shiftCalculationEv+0x168>
	{//Included one brace to solve warning?
		CurrentShift=2;
 8009e90:	4b18      	ldr	r3, [pc, #96]	; (8009ef4 <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 8009e92:	2202      	movs	r2, #2
 8009e94:	701a      	strb	r2, [r3, #0]
 8009e96:	e00f      	b.n	8009eb8 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if((TotalMinutesvar >=  Shift3_OnTime)&&(TotalMinutesvar <= Shift3_OffTime))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	889a      	ldrh	r2, [r3, #4]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	8a1b      	ldrh	r3, [r3, #16]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d309      	bcc.n	8009eb8 <_ZN5SHIFT16shiftCalculationEv+0x188>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	889a      	ldrh	r2, [r3, #4]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	8a5b      	ldrh	r3, [r3, #18]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d803      	bhi.n	8009eb8 <_ZN5SHIFT16shiftCalculationEv+0x188>
	{
		CurrentShift=3;
 8009eb0:	4b10      	ldr	r3, [pc, #64]	; (8009ef4 <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 8009eb2:	2203      	movs	r2, #3
 8009eb4:	701a      	strb	r2, [r3, #0]
	else
	{
	/*Error return*/
	}
	//UpdateShiftInfo =1;
}
 8009eb6:	e7ff      	b.n	8009eb8 <_ZN5SHIFT16shiftCalculationEv+0x188>
 8009eb8:	bf00      	nop
 8009eba:	3708      	adds	r7, #8
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}
 8009ec0:	20000a06 	.word	0x20000a06
 8009ec4:	20000a05 	.word	0x20000a05
 8009ec8:	20000a04 	.word	0x20000a04
 8009ecc:	20000a0a 	.word	0x20000a0a
 8009ed0:	20000a09 	.word	0x20000a09
 8009ed4:	20000a08 	.word	0x20000a08
 8009ed8:	20000a07 	.word	0x20000a07
 8009edc:	200000ee 	.word	0x200000ee
 8009ee0:	200000f1 	.word	0x200000f1
 8009ee4:	200000f2 	.word	0x200000f2
 8009ee8:	200000f3 	.word	0x200000f3
 8009eec:	200000f4 	.word	0x200000f4
 8009ef0:	200000f5 	.word	0x200000f5
 8009ef4:	20000a0b 	.word	0x20000a0b

08009ef8 <_ZN5SHIFT3runEv>:

void SHIFT::run()
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
	shiftCalculation();
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7ff ff15 	bl	8009d30 <_ZN5SHIFT16shiftCalculationEv>
}
 8009f06:	bf00      	nop
 8009f08:	3708      	adds	r7, #8
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
	...

08009f10 <_ZN7ESP8266C1Ev>:
extern uint16_t portNumber;
uint8_t ProductionSet_uintFormat_MEM[850]={0};
uint8_t len=137;


ESP8266::ESP8266() {
 8009f10:	b5b0      	push	{r4, r5, r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	4ac9      	ldr	r2, [pc, #804]	; (800a240 <_ZN7ESP8266C1Ev+0x330>)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	601a      	str	r2, [r3, #0]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	49c8      	ldr	r1, [pc, #800]	; (800a244 <_ZN7ESP8266C1Ev+0x334>)
 8009f22:	f103 020e 	add.w	r2, r3, #14
 8009f26:	460b      	mov	r3, r1
 8009f28:	cb03      	ldmia	r3!, {r0, r1}
 8009f2a:	6010      	str	r0, [r2, #0]
 8009f2c:	6051      	str	r1, [r2, #4]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	7213      	strb	r3, [r2, #8]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4ac4      	ldr	r2, [pc, #784]	; (800a248 <_ZN7ESP8266C1Ev+0x338>)
 8009f36:	3317      	adds	r3, #23
 8009f38:	6810      	ldr	r0, [r2, #0]
 8009f3a:	6018      	str	r0, [r3, #0]
 8009f3c:	8891      	ldrh	r1, [r2, #4]
 8009f3e:	7992      	ldrb	r2, [r2, #6]
 8009f40:	8099      	strh	r1, [r3, #4]
 8009f42:	719a      	strb	r2, [r3, #6]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	49c1      	ldr	r1, [pc, #772]	; (800a24c <_ZN7ESP8266C1Ev+0x33c>)
 8009f48:	f103 021e 	add.w	r2, r3, #30
 8009f4c:	6808      	ldr	r0, [r1, #0]
 8009f4e:	6010      	str	r0, [r2, #0]
 8009f50:	7909      	ldrb	r1, [r1, #4]
 8009f52:	7111      	strb	r1, [r2, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8009f5a:	687d      	ldr	r5, [r7, #4]
 8009f5c:	4bbc      	ldr	r3, [pc, #752]	; (800a250 <_ZN7ESP8266C1Ev+0x340>)
 8009f5e:	f105 0424 	add.w	r4, r5, #36	; 0x24
 8009f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009f64:	c407      	stmia	r4!, {r0, r1, r2}
 8009f66:	8023      	strh	r3, [r4, #0]
 8009f68:	2300      	movs	r3, #0
 8009f6a:	f885 3032 	strb.w	r3, [r5, #50]	; 0x32
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	3333      	adds	r3, #51	; 0x33
 8009f72:	222d      	movs	r2, #45	; 0x2d
 8009f74:	2100      	movs	r1, #0
 8009f76:	4618      	mov	r0, r3
 8009f78:	f006 fb42 	bl	8010600 <memset>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2241      	movs	r2, #65	; 0x41
 8009f80:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2254      	movs	r2, #84	; 0x54
 8009f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	222b      	movs	r2, #43	; 0x2b
 8009f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2243      	movs	r2, #67	; 0x43
 8009f98:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2257      	movs	r2, #87	; 0x57
 8009fa0:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	224a      	movs	r2, #74	; 0x4a
 8009fa8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2241      	movs	r2, #65	; 0x41
 8009fb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2250      	movs	r2, #80	; 0x50
 8009fb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	223d      	movs	r2, #61	; 0x3d
 8009fc0:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2222      	movs	r2, #34	; 0x22
 8009fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	224e      	movs	r2, #78	; 0x4e
 8009fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2241      	movs	r2, #65	; 0x41
 8009fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2256      	movs	r2, #86	; 0x56
 8009fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2245      	movs	r2, #69	; 0x45
 8009fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2245      	movs	r2, #69	; 0x45
 8009ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	224e      	movs	r2, #78	; 0x4e
 8009ff8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2250      	movs	r2, #80	; 0x50
 800a000:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2248      	movs	r2, #72	; 0x48
 800a008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	224f      	movs	r2, #79	; 0x4f
 800a010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	224e      	movs	r2, #78	; 0x4e
 800a018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2245      	movs	r2, #69	; 0x45
 800a020:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2222      	movs	r2, #34	; 0x22
 800a028:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	222c      	movs	r2, #44	; 0x2c
 800a030:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2222      	movs	r2, #34	; 0x22
 800a038:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2239      	movs	r2, #57	; 0x39
 800a040:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2235      	movs	r2, #53	; 0x35
 800a048:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2230      	movs	r2, #48	; 0x30
 800a050:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2230      	movs	r2, #48	; 0x30
 800a058:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2238      	movs	r2, #56	; 0x38
 800a060:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2237      	movs	r2, #55	; 0x37
 800a068:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2230      	movs	r2, #48	; 0x30
 800a070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2233      	movs	r2, #51	; 0x33
 800a078:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2239      	movs	r2, #57	; 0x39
 800a080:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2238      	movs	r2, #56	; 0x38
 800a088:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2222      	movs	r2, #34	; 0x22
 800a090:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	220d      	movs	r2, #13
 800a098:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	220a      	movs	r2, #10
 800a0a0:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a6b      	ldr	r2, [pc, #428]	; (800a254 <_ZN7ESP8266C1Ev+0x344>)
 800a0a8:	f103 0460 	add.w	r4, r3, #96	; 0x60
 800a0ac:	ca07      	ldmia	r2, {r0, r1, r2}
 800a0ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800a0b8:	687d      	ldr	r5, [r7, #4]
 800a0ba:	4b67      	ldr	r3, [pc, #412]	; (800a258 <_ZN7ESP8266C1Ev+0x348>)
 800a0bc:	f105 046d 	add.w	r4, r5, #109	; 0x6d
 800a0c0:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a0c2:	6020      	str	r0, [r4, #0]
 800a0c4:	6061      	str	r1, [r4, #4]
 800a0c6:	60a2      	str	r2, [r4, #8]
 800a0c8:	881b      	ldrh	r3, [r3, #0]
 800a0ca:	81a3      	strh	r3, [r4, #12]
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	f885 307b 	strb.w	r3, [r5, #123]	; 0x7b
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	337c      	adds	r3, #124	; 0x7c
 800a0d6:	2232      	movs	r2, #50	; 0x32
 800a0d8:	2100      	movs	r1, #0
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f006 fa90 	bl	8010600 <memset>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2241      	movs	r2, #65	; 0x41
 800a0e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2254      	movs	r2, #84	; 0x54
 800a0ec:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	222b      	movs	r2, #43	; 0x2b
 800a0f4:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2243      	movs	r2, #67	; 0x43
 800a0fc:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2249      	movs	r2, #73	; 0x49
 800a104:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2250      	movs	r2, #80	; 0x50
 800a10c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2253      	movs	r2, #83	; 0x53
 800a114:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2254      	movs	r2, #84	; 0x54
 800a11c:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2241      	movs	r2, #65	; 0x41
 800a124:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2252      	movs	r2, #82	; 0x52
 800a12c:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2254      	movs	r2, #84	; 0x54
 800a134:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	223d      	movs	r2, #61	; 0x3d
 800a13c:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2222      	movs	r2, #34	; 0x22
 800a144:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2254      	movs	r2, #84	; 0x54
 800a14c:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2243      	movs	r2, #67	; 0x43
 800a154:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2250      	movs	r2, #80	; 0x50
 800a15c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2222      	movs	r2, #34	; 0x22
 800a164:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	222c      	movs	r2, #44	; 0x2c
 800a16c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2222      	movs	r2, #34	; 0x22
 800a174:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2231      	movs	r2, #49	; 0x31
 800a17c:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2232      	movs	r2, #50	; 0x32
 800a184:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2232      	movs	r2, #50	; 0x32
 800a18c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	222e      	movs	r2, #46	; 0x2e
 800a194:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2231      	movs	r2, #49	; 0x31
 800a19c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2236      	movs	r2, #54	; 0x36
 800a1a4:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2235      	movs	r2, #53	; 0x35
 800a1ac:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	222e      	movs	r2, #46	; 0x2e
 800a1b4:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2232      	movs	r2, #50	; 0x32
 800a1bc:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2230      	movs	r2, #48	; 0x30
 800a1c4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2236      	movs	r2, #54	; 0x36
 800a1cc:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	222e      	movs	r2, #46	; 0x2e
 800a1d4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2231      	movs	r2, #49	; 0x31
 800a1dc:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2233      	movs	r2, #51	; 0x33
 800a1e4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2236      	movs	r2, #54	; 0x36
 800a1ec:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2222      	movs	r2, #34	; 0x22
 800a1f4:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	222c      	movs	r2, #44	; 0x2c
 800a1fc:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2239      	movs	r2, #57	; 0x39
 800a204:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2230      	movs	r2, #48	; 0x30
 800a20c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2230      	movs	r2, #48	; 0x30
 800a214:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2235      	movs	r2, #53	; 0x35
 800a21c:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	220d      	movs	r2, #13
 800a224:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	220a      	movs	r2, #10
 800a22c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	33c2      	adds	r3, #194	; 0xc2
 800a234:	2200      	movs	r2, #0
 800a236:	601a      	str	r2, [r3, #0]
 800a238:	605a      	str	r2, [r3, #4]
 800a23a:	609a      	str	r2, [r3, #8]
 800a23c:	60da      	str	r2, [r3, #12]
 800a23e:	e00d      	b.n	800a25c <_ZN7ESP8266C1Ev+0x34c>
 800a240:	080113b0 	.word	0x080113b0
 800a244:	08011190 	.word	0x08011190
 800a248:	0801119c 	.word	0x0801119c
 800a24c:	080111a4 	.word	0x080111a4
 800a250:	080111ac 	.word	0x080111ac
 800a254:	080111bc 	.word	0x080111bc
 800a258:	080111cc 	.word	0x080111cc
 800a25c:	611a      	str	r2, [r3, #16]
 800a25e:	687d      	ldr	r5, [r7, #4]
 800a260:	4b08      	ldr	r3, [pc, #32]	; (800a284 <_ZN7ESP8266C1Ev+0x374>)
 800a262:	f205 248e 	addw	r4, r5, #654	; 0x28e
 800a266:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a268:	6020      	str	r0, [r4, #0]
 800a26a:	6061      	str	r1, [r4, #4]
 800a26c:	60a2      	str	r2, [r4, #8]
 800a26e:	881b      	ldrh	r3, [r3, #0]
 800a270:	81a3      	strh	r3, [r4, #12]
 800a272:	2300      	movs	r3, #0
 800a274:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
	// TODO Auto-generated constructor stub

}
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4618      	mov	r0, r3
 800a27c:	3708      	adds	r7, #8
 800a27e:	46bd      	mov	sp, r7
 800a280:	bdb0      	pop	{r4, r5, r7, pc}
 800a282:	bf00      	nop
 800a284:	080111dc 	.word	0x080111dc

0800a288 <_ZN7ESP8266D1Ev>:

ESP8266::~ESP8266() {
 800a288:	b480      	push	{r7}
 800a28a:	b083      	sub	sp, #12
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	4a04      	ldr	r2, [pc, #16]	; (800a2a4 <_ZN7ESP8266D1Ev+0x1c>)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	4618      	mov	r0, r3
 800a29a:	370c      	adds	r7, #12
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr
 800a2a4:	080113b0 	.word	0x080113b0

0800a2a8 <_ZN7ESP8266D0Ev>:
ESP8266::~ESP8266() {
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
}
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7ff ffe9 	bl	800a288 <_ZN7ESP8266D1Ev>
 800a2b6:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f006 f95b 	bl	8010576 <_ZdlPvj>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}

0800a2ca <_ZN7ESP82663runEv>:


void ESP8266::run()
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b082      	sub	sp, #8
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
	RefreshWifiData();
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fc18 	bl	800ab08 <_ZN7ESP826615RefreshWifiDataEv>
	Send_WifiCmd();
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f000 f805 	bl	800a2e8 <_ZN7ESP826612Send_WifiCmdEv>

}
 800a2de:	bf00      	nop
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
	...

0800a2e8 <_ZN7ESP826612Send_WifiCmdEv>:

void ESP8266::Send_WifiCmd()
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af02      	add	r7, sp, #8
 800a2ee:	6078      	str	r0, [r7, #4]
	switch(wifi_command)
 800a2f0:	4bc0      	ldr	r3, [pc, #768]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	3b05      	subs	r3, #5
 800a2f6:	2b73      	cmp	r3, #115	; 0x73
 800a2f8:	f200 83c3 	bhi.w	800aa82 <_ZN7ESP826612Send_WifiCmdEv+0x79a>
 800a2fc:	a201      	add	r2, pc, #4	; (adr r2, 800a304 <_ZN7ESP826612Send_WifiCmdEv+0x1c>)
 800a2fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a302:	bf00      	nop
 800a304:	0800a4d5 	.word	0x0800a4d5
 800a308:	0800aa83 	.word	0x0800aa83
 800a30c:	0800aa83 	.word	0x0800aa83
 800a310:	0800aa83 	.word	0x0800aa83
 800a314:	0800aa83 	.word	0x0800aa83
 800a318:	0800a4f9 	.word	0x0800a4f9
 800a31c:	0800a523 	.word	0x0800a523
 800a320:	0800a551 	.word	0x0800a551
 800a324:	0800a575 	.word	0x0800a575
 800a328:	0800a5a3 	.word	0x0800a5a3
 800a32c:	0800a5cd 	.word	0x0800a5cd
 800a330:	0800aa83 	.word	0x0800aa83
 800a334:	0800aa83 	.word	0x0800aa83
 800a338:	0800aa83 	.word	0x0800aa83
 800a33c:	0800aa83 	.word	0x0800aa83
 800a340:	0800a611 	.word	0x0800a611
 800a344:	0800a64d 	.word	0x0800a64d
 800a348:	0800aa83 	.word	0x0800aa83
 800a34c:	0800aa83 	.word	0x0800aa83
 800a350:	0800aa83 	.word	0x0800aa83
 800a354:	0800aa83 	.word	0x0800aa83
 800a358:	0800aa83 	.word	0x0800aa83
 800a35c:	0800aa83 	.word	0x0800aa83
 800a360:	0800aa83 	.word	0x0800aa83
 800a364:	0800aa83 	.word	0x0800aa83
 800a368:	0800a691 	.word	0x0800a691
 800a36c:	0800aa83 	.word	0x0800aa83
 800a370:	0800aa83 	.word	0x0800aa83
 800a374:	0800aa83 	.word	0x0800aa83
 800a378:	0800aa83 	.word	0x0800aa83
 800a37c:	0800aa83 	.word	0x0800aa83
 800a380:	0800aa83 	.word	0x0800aa83
 800a384:	0800aa83 	.word	0x0800aa83
 800a388:	0800aa83 	.word	0x0800aa83
 800a38c:	0800aa83 	.word	0x0800aa83
 800a390:	0800aa83 	.word	0x0800aa83
 800a394:	0800a6c1 	.word	0x0800a6c1
 800a398:	0800aa83 	.word	0x0800aa83
 800a39c:	0800aa83 	.word	0x0800aa83
 800a3a0:	0800aa83 	.word	0x0800aa83
 800a3a4:	0800aa83 	.word	0x0800aa83
 800a3a8:	0800aa83 	.word	0x0800aa83
 800a3ac:	0800aa83 	.word	0x0800aa83
 800a3b0:	0800aa83 	.word	0x0800aa83
 800a3b4:	0800a6ef 	.word	0x0800a6ef
 800a3b8:	0800a71d 	.word	0x0800a71d
 800a3bc:	0800a747 	.word	0x0800a747
 800a3c0:	0800aa83 	.word	0x0800aa83
 800a3c4:	0800aa83 	.word	0x0800aa83
 800a3c8:	0800aa83 	.word	0x0800aa83
 800a3cc:	0800aa83 	.word	0x0800aa83
 800a3d0:	0800aa83 	.word	0x0800aa83
 800a3d4:	0800aa83 	.word	0x0800aa83
 800a3d8:	0800aa83 	.word	0x0800aa83
 800a3dc:	0800aa83 	.word	0x0800aa83
 800a3e0:	0800aa83 	.word	0x0800aa83
 800a3e4:	0800aa83 	.word	0x0800aa83
 800a3e8:	0800aa83 	.word	0x0800aa83
 800a3ec:	0800aa83 	.word	0x0800aa83
 800a3f0:	0800aa83 	.word	0x0800aa83
 800a3f4:	0800aa83 	.word	0x0800aa83
 800a3f8:	0800aa83 	.word	0x0800aa83
 800a3fc:	0800aa83 	.word	0x0800aa83
 800a400:	0800aa83 	.word	0x0800aa83
 800a404:	0800aa83 	.word	0x0800aa83
 800a408:	0800a775 	.word	0x0800a775
 800a40c:	0800a79f 	.word	0x0800a79f
 800a410:	0800aa83 	.word	0x0800aa83
 800a414:	0800aa83 	.word	0x0800aa83
 800a418:	0800aa83 	.word	0x0800aa83
 800a41c:	0800aa83 	.word	0x0800aa83
 800a420:	0800aa83 	.word	0x0800aa83
 800a424:	0800aa83 	.word	0x0800aa83
 800a428:	0800aa83 	.word	0x0800aa83
 800a42c:	0800aa83 	.word	0x0800aa83
 800a430:	0800a7cd 	.word	0x0800a7cd
 800a434:	0800a7f7 	.word	0x0800a7f7
 800a438:	0800aa83 	.word	0x0800aa83
 800a43c:	0800aa83 	.word	0x0800aa83
 800a440:	0800aa83 	.word	0x0800aa83
 800a444:	0800aa83 	.word	0x0800aa83
 800a448:	0800aa83 	.word	0x0800aa83
 800a44c:	0800aa83 	.word	0x0800aa83
 800a450:	0800aa83 	.word	0x0800aa83
 800a454:	0800aa83 	.word	0x0800aa83
 800a458:	0800a841 	.word	0x0800a841
 800a45c:	0800a8e5 	.word	0x0800a8e5
 800a460:	0800aa83 	.word	0x0800aa83
 800a464:	0800aa83 	.word	0x0800aa83
 800a468:	0800aa83 	.word	0x0800aa83
 800a46c:	0800aa83 	.word	0x0800aa83
 800a470:	0800aa83 	.word	0x0800aa83
 800a474:	0800aa83 	.word	0x0800aa83
 800a478:	0800aa83 	.word	0x0800aa83
 800a47c:	0800aa83 	.word	0x0800aa83
 800a480:	0800a913 	.word	0x0800a913
 800a484:	0800a985 	.word	0x0800a985
 800a488:	0800aa0b 	.word	0x0800aa0b
 800a48c:	0800aa37 	.word	0x0800aa37
 800a490:	0800a9a3 	.word	0x0800a9a3
 800a494:	0800a9df 	.word	0x0800a9df
 800a498:	0800aa83 	.word	0x0800aa83
 800a49c:	0800aa83 	.word	0x0800aa83
 800a4a0:	0800aa83 	.word	0x0800aa83
 800a4a4:	0800aa83 	.word	0x0800aa83
 800a4a8:	0800aa63 	.word	0x0800aa63
 800a4ac:	0800aa83 	.word	0x0800aa83
 800a4b0:	0800aa83 	.word	0x0800aa83
 800a4b4:	0800aa83 	.word	0x0800aa83
 800a4b8:	0800aa83 	.word	0x0800aa83
 800a4bc:	0800aa83 	.word	0x0800aa83
 800a4c0:	0800aa83 	.word	0x0800aa83
 800a4c4:	0800aa83 	.word	0x0800aa83
 800a4c8:	0800aa83 	.word	0x0800aa83
 800a4cc:	0800aa83 	.word	0x0800aa83
 800a4d0:	0800aa8b 	.word	0x0800aa8b
	{
	case 5:
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_SET);
 800a4d4:	2201      	movs	r2, #1
 800a4d6:	2104      	movs	r1, #4
 800a4d8:	4847      	ldr	r0, [pc, #284]	; (800a5f8 <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 800a4da:	f001 f905 	bl	800b6e8 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800a4de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a4e2:	f000 fdbb 	bl	800b05c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_RESET);
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	2104      	movs	r1, #4
 800a4ea:	4843      	ldr	r0, [pc, #268]	; (800a5f8 <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 800a4ec:	f001 f8fc 	bl	800b6e8 <HAL_GPIO_WritePin>
		wifi_command=13;
 800a4f0:	4b40      	ldr	r3, [pc, #256]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a4f2:	220d      	movs	r2, #13
 800a4f4:	701a      	strb	r2, [r3, #0]

	break;
 800a4f6:	e2e3      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 10://reset
	NoOfdata_byte=7;
 800a4f8:	4b40      	ldr	r3, [pc, #256]	; (800a5fc <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a4fa:	2207      	movs	r2, #7
 800a4fc:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 800a4fe:	4b3d      	ldr	r3, [pc, #244]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a500:	220d      	movs	r2, #13
 800a502:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a504:	4b3e      	ldr	r3, [pc, #248]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a506:	2200      	movs	r2, #0
 800a508:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800a50a:	4b3e      	ldr	r3, [pc, #248]	; (800a604 <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 800a50c:	2200      	movs	r2, #0
 800a50e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtRst,NoOfdata_byte);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	330e      	adds	r3, #14
 800a514:	4a39      	ldr	r2, [pc, #228]	; (800a5fc <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a516:	8812      	ldrh	r2, [r2, #0]
 800a518:	4619      	mov	r1, r3
 800a51a:	483b      	ldr	r0, [pc, #236]	; (800a608 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800a51c:	f004 fcd2 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a520:	e2ce      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 11:
	if(++Timerdelay >6)
 800a522:	4b37      	ldr	r3, [pc, #220]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	3301      	adds	r3, #1
 800a528:	b2da      	uxtb	r2, r3
 800a52a:	4b35      	ldr	r3, [pc, #212]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a52c:	701a      	strb	r2, [r3, #0]
 800a52e:	4b34      	ldr	r3, [pc, #208]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	2b06      	cmp	r3, #6
 800a534:	bf8c      	ite	hi
 800a536:	2301      	movhi	r3, #1
 800a538:	2300      	movls	r3, #0
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f000 82a6 	beq.w	800aa8e <_ZN7ESP826612Send_WifiCmdEv+0x7a6>
	{
		Timerdelay=0;
 800a542:	4b2f      	ldr	r3, [pc, #188]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a544:	2200      	movs	r2, #0
 800a546:	701a      	strb	r2, [r3, #0]
		wifi_command=14;
 800a548:	4b2a      	ldr	r3, [pc, #168]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a54a:	220e      	movs	r2, #14
 800a54c:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a54e:	e29e      	b.n	800aa8e <_ZN7ESP826612Send_WifiCmdEv+0x7a6>
	case 12:
	NoOfdata_byte=6;
 800a550:	4b2a      	ldr	r3, [pc, #168]	; (800a5fc <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a552:	2206      	movs	r2, #6
 800a554:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 800a556:	4b27      	ldr	r3, [pc, #156]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a558:	220d      	movs	r2, #13
 800a55a:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a55c:	4b28      	ldr	r3, [pc, #160]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a55e:	2200      	movs	r2, #0
 800a560:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtEch0,NoOfdata_byte);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	3317      	adds	r3, #23
 800a566:	4a25      	ldr	r2, [pc, #148]	; (800a5fc <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a568:	8812      	ldrh	r2, [r2, #0]
 800a56a:	4619      	mov	r1, r3
 800a56c:	4826      	ldr	r0, [pc, #152]	; (800a608 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800a56e:	f004 fca9 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a572:	e2a5      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 13:
	if(++Timerdelay >12)
 800a574:	4b22      	ldr	r3, [pc, #136]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	3301      	adds	r3, #1
 800a57a:	b2da      	uxtb	r2, r3
 800a57c:	4b20      	ldr	r3, [pc, #128]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a57e:	701a      	strb	r2, [r3, #0]
 800a580:	4b1f      	ldr	r3, [pc, #124]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a582:	781b      	ldrb	r3, [r3, #0]
 800a584:	2b0c      	cmp	r3, #12
 800a586:	bf8c      	ite	hi
 800a588:	2301      	movhi	r3, #1
 800a58a:	2300      	movls	r3, #0
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	2b00      	cmp	r3, #0
 800a590:	f000 827f 	beq.w	800aa92 <_ZN7ESP826612Send_WifiCmdEv+0x7aa>
	{
		Timerdelay=0;
 800a594:	4b1a      	ldr	r3, [pc, #104]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a596:	2200      	movs	r2, #0
 800a598:	701a      	strb	r2, [r3, #0]
		wifi_command=20;
 800a59a:	4b16      	ldr	r3, [pc, #88]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a59c:	2214      	movs	r2, #20
 800a59e:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a5a0:	e277      	b.n	800aa92 <_ZN7ESP826612Send_WifiCmdEv+0x7aa>
	case 14:
	NoOfdata_byte=4;
 800a5a2:	4b16      	ldr	r3, [pc, #88]	; (800a5fc <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a5a4:	2204      	movs	r2, #4
 800a5a6:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=8;
 800a5a8:	4b18      	ldr	r3, [pc, #96]	; (800a60c <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 800a5aa:	2208      	movs	r2, #8
 800a5ac:	701a      	strb	r2, [r3, #0]
	wifi_command=20;//default wait 30sec
 800a5ae:	4b11      	ldr	r3, [pc, #68]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 800a5b0:	2214      	movs	r2, #20
 800a5b2:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a5b4:	4b12      	ldr	r3, [pc, #72]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATok,NoOfdata_byte);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	331e      	adds	r3, #30
 800a5be:	4a0f      	ldr	r2, [pc, #60]	; (800a5fc <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800a5c0:	8812      	ldrh	r2, [r2, #0]
 800a5c2:	4619      	mov	r1, r3
 800a5c4:	4810      	ldr	r0, [pc, #64]	; (800a608 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 800a5c6:	f004 fc7d 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a5ca:	e279      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 15:
	if(++Timerdelay >2)
 800a5cc:	4b0c      	ldr	r3, [pc, #48]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	b2da      	uxtb	r2, r3
 800a5d4:	4b0a      	ldr	r3, [pc, #40]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a5d6:	701a      	strb	r2, [r3, #0]
 800a5d8:	4b09      	ldr	r3, [pc, #36]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	bf8c      	ite	hi
 800a5e0:	2301      	movhi	r3, #1
 800a5e2:	2300      	movls	r3, #0
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f000 8255 	beq.w	800aa96 <_ZN7ESP826612Send_WifiCmdEv+0x7ae>
	{
		Timerdelay=0;
 800a5ec:	4b04      	ldr	r3, [pc, #16]	; (800a600 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a5f2:	e250      	b.n	800aa96 <_ZN7ESP826612Send_WifiCmdEv+0x7ae>
 800a5f4:	20000a0d 	.word	0x20000a0d
 800a5f8:	48000400 	.word	0x48000400
 800a5fc:	20000bd8 	.word	0x20000bd8
 800a600:	20000bda 	.word	0x20000bda
 800a604:	20000bd4 	.word	0x20000bd4
 800a608:	20000418 	.word	0x20000418
 800a60c:	20000bd5 	.word	0x20000bd5
	case 20:   //CWMODE		//hardrest sequce//1.0 for wifi reset
	NoOfdata_byte=13;
 800a610:	4b84      	ldr	r3, [pc, #528]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a612:	220d      	movs	r2, #13
 800a614:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=1;	  //add retry
 800a616:	4b84      	ldr	r3, [pc, #528]	; (800a828 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 800a618:	2201      	movs	r2, #1
 800a61a:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a61c:	4b83      	ldr	r3, [pc, #524]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a61e:	2200      	movs	r2, #0
 800a620:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800a622:	4b83      	ldr	r3, [pc, #524]	; (800a830 <_ZN7ESP826612Send_WifiCmdEv+0x548>)
 800a624:	2200      	movs	r2, #0
 800a626:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWMODE,NoOfdata_byte);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	3324      	adds	r3, #36	; 0x24
 800a62c:	4a7d      	ldr	r2, [pc, #500]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a62e:	8812      	ldrh	r2, [r2, #0]
 800a630:	4619      	mov	r1, r3
 800a632:	4880      	ldr	r0, [pc, #512]	; (800a834 <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 800a634:	f004 fc46 	bl	800eec4 <HAL_UART_Transmit_IT>
	Check_CWMODE_For_Hang = Check_CWMODE_For_Hang+1;
 800a638:	4b7f      	ldr	r3, [pc, #508]	; (800a838 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	3301      	adds	r3, #1
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	4b7d      	ldr	r3, [pc, #500]	; (800a838 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 800a642:	701a      	strb	r2, [r3, #0]
	wifi_command=21;
 800a644:	4b7d      	ldr	r3, [pc, #500]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a646:	2215      	movs	r2, #21
 800a648:	701a      	strb	r2, [r3, #0]

	break;
 800a64a:	e239      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 21:	//waiting for Ok  && if above 30 seconds resend command
	if(++Timerdelay >5)
 800a64c:	4b77      	ldr	r3, [pc, #476]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	3301      	adds	r3, #1
 800a652:	b2da      	uxtb	r2, r3
 800a654:	4b75      	ldr	r3, [pc, #468]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a656:	701a      	strb	r2, [r3, #0]
 800a658:	4b74      	ldr	r3, [pc, #464]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	2b05      	cmp	r3, #5
 800a65e:	bf8c      	ite	hi
 800a660:	2301      	movhi	r3, #1
 800a662:	2300      	movls	r3, #0
 800a664:	b2db      	uxtb	r3, r3
 800a666:	2b00      	cmp	r3, #0
 800a668:	f000 8217 	beq.w	800aa9a <_ZN7ESP826612Send_WifiCmdEv+0x7b2>
	{
		Timerdelay=0;
 800a66c:	4b6f      	ldr	r3, [pc, #444]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a66e:	2200      	movs	r2, #0
 800a670:	701a      	strb	r2, [r3, #0]
		if(5 ==  Check_CWMODE_For_Hang)
 800a672:	4b71      	ldr	r3, [pc, #452]	; (800a838 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	2b05      	cmp	r3, #5
 800a678:	d106      	bne.n	800a688 <_ZN7ESP826612Send_WifiCmdEv+0x3a0>
		{
			wifi_command=5;	 //Hardware reset
 800a67a:	4b70      	ldr	r3, [pc, #448]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a67c:	2205      	movs	r2, #5
 800a67e:	701a      	strb	r2, [r3, #0]
			Check_CWMODE_For_Hang = 0;
 800a680:	4b6d      	ldr	r3, [pc, #436]	; (800a838 <_ZN7ESP826612Send_WifiCmdEv+0x550>)
 800a682:	2200      	movs	r2, #0
 800a684:	701a      	strb	r2, [r3, #0]
		else
		{
			wifi_command=10;
		}
	}
	break;
 800a686:	e208      	b.n	800aa9a <_ZN7ESP826612Send_WifiCmdEv+0x7b2>
			wifi_command=10;
 800a688:	4b6c      	ldr	r3, [pc, #432]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a68a:	220a      	movs	r2, #10
 800a68c:	701a      	strb	r2, [r3, #0]
	break;
 800a68e:	e204      	b.n	800aa9a <_ZN7ESP826612Send_WifiCmdEv+0x7b2>
	case 30:   //CWJAP	   //userid-9digit,psw 8digit  //userid-5digit,psw 8digit
	NoOfdata_byte=45;//41;//32;
 800a690:	4b64      	ldr	r3, [pc, #400]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a692:	222d      	movs	r2, #45	; 0x2d
 800a694:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=2;
 800a696:	4b64      	ldr	r3, [pc, #400]	; (800a828 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 800a698:	2202      	movs	r2, #2
 800a69a:	701a      	strb	r2, [r3, #0]
	wifi_command=41;
 800a69c:	4b67      	ldr	r3, [pc, #412]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a69e:	2229      	movs	r2, #41	; 0x29
 800a6a0:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a6a2:	4b62      	ldr	r3, [pc, #392]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800a6a8:	4b61      	ldr	r3, [pc, #388]	; (800a830 <_ZN7ESP826612Send_WifiCmdEv+0x548>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWJAPUsernamePsw,NoOfdata_byte);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	3333      	adds	r3, #51	; 0x33
 800a6b2:	4a5c      	ldr	r2, [pc, #368]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a6b4:	8812      	ldrh	r2, [r2, #0]
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	485e      	ldr	r0, [pc, #376]	; (800a834 <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 800a6ba:	f004 fc03 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;		   //add retry
 800a6be:	e1ff      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 41:	   //resend if o replay
	if(++Timerdelay >30)
 800a6c0:	4b5a      	ldr	r3, [pc, #360]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6c2:	781b      	ldrb	r3, [r3, #0]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	b2da      	uxtb	r2, r3
 800a6c8:	4b58      	ldr	r3, [pc, #352]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6ca:	701a      	strb	r2, [r3, #0]
 800a6cc:	4b57      	ldr	r3, [pc, #348]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	2b1e      	cmp	r3, #30
 800a6d2:	bf8c      	ite	hi
 800a6d4:	2301      	movhi	r3, #1
 800a6d6:	2300      	movls	r3, #0
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	f000 81df 	beq.w	800aa9e <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	{
		Timerdelay=0;
 800a6e0:	4b52      	ldr	r3, [pc, #328]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	701a      	strb	r2, [r3, #0]
		wifi_command=10;	//41
 800a6e6:	4b55      	ldr	r3, [pc, #340]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a6e8:	220a      	movs	r2, #10
 800a6ea:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a6ec:	e1d7      	b.n	800aa9e <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 49:
	if(++Timerdelay >8)
 800a6ee:	4b4f      	ldr	r3, [pc, #316]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	b2da      	uxtb	r2, r3
 800a6f6:	4b4d      	ldr	r3, [pc, #308]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6f8:	701a      	strb	r2, [r3, #0]
 800a6fa:	4b4c      	ldr	r3, [pc, #304]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	2b08      	cmp	r3, #8
 800a700:	bf8c      	ite	hi
 800a702:	2301      	movhi	r3, #1
 800a704:	2300      	movls	r3, #0
 800a706:	b2db      	uxtb	r3, r3
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f000 81ca 	beq.w	800aaa2 <_ZN7ESP826612Send_WifiCmdEv+0x7ba>
	{
		Timerdelay=0;
 800a70e:	4b47      	ldr	r3, [pc, #284]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a710:	2200      	movs	r2, #0
 800a712:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800a714:	4b49      	ldr	r3, [pc, #292]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a716:	2232      	movs	r2, #50	; 0x32
 800a718:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a71a:	e1c2      	b.n	800aaa2 <_ZN7ESP826612Send_WifiCmdEv+0x7ba>
	case 50:   //CWJAP

	NoOfdata_byte=11;
 800a71c:	4b41      	ldr	r3, [pc, #260]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a71e:	220b      	movs	r2, #11
 800a720:	801a      	strh	r2, [r3, #0]
	wifi_command=51;
 800a722:	4b46      	ldr	r3, [pc, #280]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a724:	2233      	movs	r2, #51	; 0x33
 800a726:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=3;
 800a728:	4b3f      	ldr	r3, [pc, #252]	; (800a828 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 800a72a:	2203      	movs	r2, #3
 800a72c:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a72e:	4b3f      	ldr	r3, [pc, #252]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a730:	2200      	movs	r2, #0
 800a732:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCwjapRead,NoOfdata_byte);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	3360      	adds	r3, #96	; 0x60
 800a738:	4a3a      	ldr	r2, [pc, #232]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a73a:	8812      	ldrh	r2, [r2, #0]
 800a73c:	4619      	mov	r1, r3
 800a73e:	483d      	ldr	r0, [pc, #244]	; (800a834 <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 800a740:	f004 fbc0 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a744:	e1bc      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 51:
	if(++Timerdelay >15)
 800a746:	4b39      	ldr	r3, [pc, #228]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	3301      	adds	r3, #1
 800a74c:	b2da      	uxtb	r2, r3
 800a74e:	4b37      	ldr	r3, [pc, #220]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a750:	701a      	strb	r2, [r3, #0]
 800a752:	4b36      	ldr	r3, [pc, #216]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a754:	781b      	ldrb	r3, [r3, #0]
 800a756:	2b0f      	cmp	r3, #15
 800a758:	bf8c      	ite	hi
 800a75a:	2301      	movhi	r3, #1
 800a75c:	2300      	movls	r3, #0
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b00      	cmp	r3, #0
 800a762:	f000 81a0 	beq.w	800aaa6 <_ZN7ESP826612Send_WifiCmdEv+0x7be>
	{
		Timerdelay=0;
 800a766:	4b31      	ldr	r3, [pc, #196]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a768:	2200      	movs	r2, #0
 800a76a:	701a      	strb	r2, [r3, #0]
		wifi_command=10; //50
 800a76c:	4b33      	ldr	r3, [pc, #204]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a76e:	220a      	movs	r2, #10
 800a770:	701a      	strb	r2, [r3, #0]
	}

	break;
 800a772:	e198      	b.n	800aaa6 <_ZN7ESP826612Send_WifiCmdEv+0x7be>
	case 70:   //CIPMUX

	NoOfdata_byte=13;
 800a774:	4b2b      	ldr	r3, [pc, #172]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a776:	220d      	movs	r2, #13
 800a778:	801a      	strh	r2, [r3, #0]
	wifi_command=71;
 800a77a:	4b30      	ldr	r3, [pc, #192]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a77c:	2247      	movs	r2, #71	; 0x47
 800a77e:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=4;
 800a780:	4b29      	ldr	r3, [pc, #164]	; (800a828 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 800a782:	2204      	movs	r2, #4
 800a784:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a786:	4b29      	ldr	r3, [pc, #164]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a788:	2200      	movs	r2, #0
 800a78a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdATCipmuxWrite,NoOfdata_byte);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	336d      	adds	r3, #109	; 0x6d
 800a790:	4a24      	ldr	r2, [pc, #144]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a792:	8812      	ldrh	r2, [r2, #0]
 800a794:	4619      	mov	r1, r3
 800a796:	4827      	ldr	r0, [pc, #156]	; (800a834 <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 800a798:	f004 fb94 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;	  //2sec
 800a79c:	e190      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 71:
	if(++Timerdelay >15)
 800a79e:	4b23      	ldr	r3, [pc, #140]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	b2da      	uxtb	r2, r3
 800a7a6:	4b21      	ldr	r3, [pc, #132]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a7a8:	701a      	strb	r2, [r3, #0]
 800a7aa:	4b20      	ldr	r3, [pc, #128]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	2b0f      	cmp	r3, #15
 800a7b0:	bf8c      	ite	hi
 800a7b2:	2301      	movhi	r3, #1
 800a7b4:	2300      	movls	r3, #0
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	f000 8176 	beq.w	800aaaa <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	{
		Timerdelay=0;
 800a7be:	4b1b      	ldr	r3, [pc, #108]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	701a      	strb	r2, [r3, #0]
		wifi_command=10;   //70
 800a7c4:	4b1d      	ldr	r3, [pc, #116]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a7c6:	220a      	movs	r2, #10
 800a7c8:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a7ca:	e16e      	b.n	800aaaa <_ZN7ESP826612Send_WifiCmdEv+0x7c2>
	case 80:
	NoOfdata_byte=42;//41;//55;
 800a7cc:	4b15      	ldr	r3, [pc, #84]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a7ce:	222a      	movs	r2, #42	; 0x2a
 800a7d0:	801a      	strh	r2, [r3, #0]
	wifi_command=81;
 800a7d2:	4b1a      	ldr	r3, [pc, #104]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a7d4:	2251      	movs	r2, #81	; 0x51
 800a7d6:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=5;
 800a7d8:	4b13      	ldr	r3, [pc, #76]	; (800a828 <_ZN7ESP826612Send_WifiCmdEv+0x540>)
 800a7da:	2205      	movs	r2, #5
 800a7dc:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a7de:	4b13      	ldr	r3, [pc, #76]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdAtCipStartWrite,NoOfdata_byte);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	337c      	adds	r3, #124	; 0x7c
 800a7e8:	4a0e      	ldr	r2, [pc, #56]	; (800a824 <_ZN7ESP826612Send_WifiCmdEv+0x53c>)
 800a7ea:	8812      	ldrh	r2, [r2, #0]
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	4811      	ldr	r0, [pc, #68]	; (800a834 <_ZN7ESP826612Send_WifiCmdEv+0x54c>)
 800a7f0:	f004 fb68 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a7f4:	e164      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 81:					//5sec
	if(++Timerdelay >20)
 800a7f6:	4b0d      	ldr	r3, [pc, #52]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a7f8:	781b      	ldrb	r3, [r3, #0]
 800a7fa:	3301      	adds	r3, #1
 800a7fc:	b2da      	uxtb	r2, r3
 800a7fe:	4b0b      	ldr	r3, [pc, #44]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a800:	701a      	strb	r2, [r3, #0]
 800a802:	4b0a      	ldr	r3, [pc, #40]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a804:	781b      	ldrb	r3, [r3, #0]
 800a806:	2b14      	cmp	r3, #20
 800a808:	bf8c      	ite	hi
 800a80a:	2301      	movhi	r3, #1
 800a80c:	2300      	movls	r3, #0
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b00      	cmp	r3, #0
 800a812:	f000 814c 	beq.w	800aaae <_ZN7ESP826612Send_WifiCmdEv+0x7c6>
	{
		Timerdelay=0;
 800a816:	4b05      	ldr	r3, [pc, #20]	; (800a82c <_ZN7ESP826612Send_WifiCmdEv+0x544>)
 800a818:	2200      	movs	r2, #0
 800a81a:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a81c:	4b07      	ldr	r3, [pc, #28]	; (800a83c <_ZN7ESP826612Send_WifiCmdEv+0x554>)
 800a81e:	220a      	movs	r2, #10
 800a820:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a822:	e144      	b.n	800aaae <_ZN7ESP826612Send_WifiCmdEv+0x7c6>
 800a824:	20000bd8 	.word	0x20000bd8
 800a828:	20000bd5 	.word	0x20000bd5
 800a82c:	20000bda 	.word	0x20000bda
 800a830:	20000bd4 	.word	0x20000bd4
 800a834:	20000418 	.word	0x20000418
 800a838:	20000bd6 	.word	0x20000bd6
 800a83c:	20000a0d 	.word	0x20000a0d
	case 90:   //CIPSEND

	ContentLength = 811;//106
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f240 322b 	movw	r2, #811	; 0x32b
 800a846:	819a      	strh	r2, [r3, #12]
	len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d HTTP/1.1\r\n"
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
 800a84e:	4b9e      	ldr	r3, [pc, #632]	; (800aac8 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a850:	881b      	ldrh	r3, [r3, #0]
 800a852:	461a      	mov	r2, r3
 800a854:	4b9d      	ldr	r3, [pc, #628]	; (800aacc <_ZN7ESP826612Send_WifiCmdEv+0x7e4>)
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	4619      	mov	r1, r3
												"Host: 122.165.206.136:%d\r\n"
												"Accept: text/html\r\n"
												"Content-Type: application/json\r\n"
												"Content-Length: %d\r\n\r\n[",machineId,portNumber,ContentLength);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	899b      	ldrh	r3, [r3, #12]
	len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d HTTP/1.1\r\n"
 800a85e:	9300      	str	r3, [sp, #0]
 800a860:	460b      	mov	r3, r1
 800a862:	499b      	ldr	r1, [pc, #620]	; (800aad0 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a864:	f005 ffc4 	bl	80107f0 <siprintf>
 800a868:	4603      	mov	r3, r0
 800a86a:	b2da      	uxtb	r2, r3
 800a86c:	4b99      	ldr	r3, [pc, #612]	; (800aad4 <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 800a86e:	701a      	strb	r2, [r3, #0]
	Dyn_data_calc = len+(ContentLength);
 800a870:	4b98      	ldr	r3, [pc, #608]	; (800aad4 <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 800a872:	781b      	ldrb	r3, [r3, #0]
 800a874:	b29a      	uxth	r2, r3
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	899b      	ldrh	r3, [r3, #12]
 800a87a:	4413      	add	r3, r2
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	4b96      	ldr	r3, [pc, #600]	; (800aad8 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a880:	801a      	strh	r2, [r3, #0]
	Framecheck=0;
 800a882:	4b96      	ldr	r3, [pc, #600]	; (800aadc <_ZN7ESP826612Send_WifiCmdEv+0x7f4>)
 800a884:	2200      	movs	r2, #0
 800a886:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= 16;
 800a888:	4b95      	ldr	r3, [pc, #596]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a88a:	2210      	movs	r2, #16
 800a88c:	801a      	strh	r2, [r3, #0]
	sprintf(SendData_charFormat,"AT+CIPSEND=%d\r\n",Dyn_data_calc);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	33c2      	adds	r3, #194	; 0xc2
 800a892:	4a91      	ldr	r2, [pc, #580]	; (800aad8 <_ZN7ESP826612Send_WifiCmdEv+0x7f0>)
 800a894:	8812      	ldrh	r2, [r2, #0]
 800a896:	4993      	ldr	r1, [pc, #588]	; (800aae4 <_ZN7ESP826612Send_WifiCmdEv+0x7fc>)
 800a898:	4618      	mov	r0, r3
 800a89a:	f005 ffa9 	bl	80107f0 <siprintf>
	memcpy(SendData_uintFormat,SendData_charFormat,NoOfdata_byte);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f103 00ae 	add.w	r0, r3, #174	; 0xae
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	33c2      	adds	r3, #194	; 0xc2
 800a8a8:	4a8d      	ldr	r2, [pc, #564]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a8aa:	8812      	ldrh	r2, [r2, #0]
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	f005 fe99 	bl	80105e4 <memcpy>
	HAL_UART_Transmit_IT(&hlpuart1,SendData_uintFormat,NoOfdata_byte);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	33ae      	adds	r3, #174	; 0xae
 800a8b6:	4a8a      	ldr	r2, [pc, #552]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a8b8:	8812      	ldrh	r2, [r2, #0]
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	488a      	ldr	r0, [pc, #552]	; (800aae8 <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 800a8be:	f004 fb01 	bl	800eec4 <HAL_UART_Transmit_IT>
	wifi_command=91;
 800a8c2:	4b8a      	ldr	r3, [pc, #552]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800a8c4:	225b      	movs	r2, #91	; 0x5b
 800a8c6:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=6;
 800a8c8:	4b89      	ldr	r3, [pc, #548]	; (800aaf0 <_ZN7ESP826612Send_WifiCmdEv+0x808>)
 800a8ca:	2206      	movs	r2, #6
 800a8cc:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a8ce:	4b89      	ldr	r3, [pc, #548]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,ESP8266TXData,NoOfdata_byte);
 800a8d4:	4b82      	ldr	r3, [pc, #520]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a8d6:	881b      	ldrh	r3, [r3, #0]
 800a8d8:	461a      	mov	r2, r3
 800a8da:	4987      	ldr	r1, [pc, #540]	; (800aaf8 <_ZN7ESP826612Send_WifiCmdEv+0x810>)
 800a8dc:	4882      	ldr	r0, [pc, #520]	; (800aae8 <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 800a8de:	f004 faf1 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a8e2:	e0ed      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 91:
	if(++Timerdelay >15)
 800a8e4:	4b83      	ldr	r3, [pc, #524]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	b2da      	uxtb	r2, r3
 800a8ec:	4b81      	ldr	r3, [pc, #516]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a8ee:	701a      	strb	r2, [r3, #0]
 800a8f0:	4b80      	ldr	r3, [pc, #512]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	2b0f      	cmp	r3, #15
 800a8f6:	bf8c      	ite	hi
 800a8f8:	2301      	movhi	r3, #1
 800a8fa:	2300      	movls	r3, #0
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	f000 80d7 	beq.w	800aab2 <_ZN7ESP826612Send_WifiCmdEv+0x7ca>
	{
		Timerdelay=0;
 800a904:	4b7b      	ldr	r3, [pc, #492]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a906:	2200      	movs	r2, #0
 800a908:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a90a:	4b78      	ldr	r3, [pc, #480]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800a90c:	220a      	movs	r2, #10
 800a90e:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a910:	e0cf      	b.n	800aab2 <_ZN7ESP826612Send_WifiCmdEv+0x7ca>
	case 100:

		len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d HTTP/1.1\r\n"
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
 800a918:	4b6b      	ldr	r3, [pc, #428]	; (800aac8 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 800a91a:	881b      	ldrh	r3, [r3, #0]
 800a91c:	461a      	mov	r2, r3
 800a91e:	4b6b      	ldr	r3, [pc, #428]	; (800aacc <_ZN7ESP826612Send_WifiCmdEv+0x7e4>)
 800a920:	881b      	ldrh	r3, [r3, #0]
 800a922:	4619      	mov	r1, r3
									"Host: 122.165.206.136:%d\r\n"
									"Accept: text/html\r\n"
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",machineId,portNumber,ContentLength);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	899b      	ldrh	r3, [r3, #12]
		len = sprintf(PostUrl_CharFormat,"POST /production?mac=%d HTTP/1.1\r\n"
 800a928:	9300      	str	r3, [sp, #0]
 800a92a:	460b      	mov	r3, r1
 800a92c:	4968      	ldr	r1, [pc, #416]	; (800aad0 <_ZN7ESP826612Send_WifiCmdEv+0x7e8>)
 800a92e:	f005 ff5f 	bl	80107f0 <siprintf>
 800a932:	4603      	mov	r3, r0
 800a934:	b2da      	uxtb	r2, r3
 800a936:	4b67      	ldr	r3, [pc, #412]	; (800aad4 <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 800a938:	701a      	strb	r2, [r3, #0]
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f503 70d9 	add.w	r0, r3, #434	; 0x1b2
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	33d6      	adds	r3, #214	; 0xd6
 800a944:	4a63      	ldr	r2, [pc, #396]	; (800aad4 <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 800a946:	7812      	ldrb	r2, [r2, #0]
 800a948:	4619      	mov	r1, r3
 800a94a:	f005 fe4b 	bl	80105e4 <memcpy>
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",ContentLength);
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len); */


	NoOfdata_byte	= 	url_buffer;
 800a94e:	4b6b      	ldr	r3, [pc, #428]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	b29a      	uxth	r2, r3
 800a954:	4b62      	ldr	r3, [pc, #392]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a956:	801a      	strh	r2, [r3, #0]
	wifi_command	=	101;
 800a958:	4b64      	ldr	r3, [pc, #400]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800a95a:	2265      	movs	r2, #101	; 0x65
 800a95c:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= url_buffer;
 800a95e:	4b67      	ldr	r3, [pc, #412]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	b29a      	uxth	r2, r3
 800a964:	4b5e      	ldr	r3, [pc, #376]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a966:	801a      	strh	r2, [r3, #0]
	Timerdelay=0;
 800a968:	4b62      	ldr	r3, [pc, #392]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_IT(&hlpuart1,PostUrl_uintFormat,len);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f503 73d9 	add.w	r3, r3, #434	; 0x1b2
 800a974:	4a57      	ldr	r2, [pc, #348]	; (800aad4 <_ZN7ESP826612Send_WifiCmdEv+0x7ec>)
 800a976:	7812      	ldrb	r2, [r2, #0]
 800a978:	b292      	uxth	r2, r2
 800a97a:	4619      	mov	r1, r3
 800a97c:	485a      	ldr	r0, [pc, #360]	; (800aae8 <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 800a97e:	f004 faa1 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800a982:	e09d      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 101:
		NoOfdata_byte = 809;//34
 800a984:	4b56      	ldr	r3, [pc, #344]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a986:	f240 3229 	movw	r2, #809	; 0x329
 800a98a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,ProductionSet_uintFormat_MEM,NoOfdata_byte);
 800a98c:	4b54      	ldr	r3, [pc, #336]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800a98e:	881b      	ldrh	r3, [r3, #0]
 800a990:	461a      	mov	r2, r3
 800a992:	495b      	ldr	r1, [pc, #364]	; (800ab00 <_ZN7ESP826612Send_WifiCmdEv+0x818>)
 800a994:	4854      	ldr	r0, [pc, #336]	; (800aae8 <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 800a996:	f004 fa95 	bl	800eec4 <HAL_UART_Transmit_IT>
		wifi_command=104;
 800a99a:	4b54      	ldr	r3, [pc, #336]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800a99c:	2268      	movs	r2, #104	; 0x68
 800a99e:	701a      	strb	r2, [r3, #0]
	break;
 800a9a0:	e08e      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 104:
		url_buffer=0;
 800a9a2:	4b56      	ldr	r3, [pc, #344]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	701a      	strb	r2, [r3, #0]
		OnlineData_buffer[url_buffer] =  ']';
 800a9a8:	4b54      	ldr	r3, [pc, #336]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	4b55      	ldr	r3, [pc, #340]	; (800ab04 <_ZN7ESP826612Send_WifiCmdEv+0x81c>)
 800a9b0:	215d      	movs	r1, #93	; 0x5d
 800a9b2:	5499      	strb	r1, [r3, r2]
		url_buffer++;
 800a9b4:	4b51      	ldr	r3, [pc, #324]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	b2da      	uxtb	r2, r3
 800a9bc:	4b4f      	ldr	r3, [pc, #316]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a9be:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,OnlineData_buffer,url_buffer);
 800a9c0:	4b4e      	ldr	r3, [pc, #312]	; (800aafc <_ZN7ESP826612Send_WifiCmdEv+0x814>)
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	b29b      	uxth	r3, r3
 800a9c6:	461a      	mov	r2, r3
 800a9c8:	494e      	ldr	r1, [pc, #312]	; (800ab04 <_ZN7ESP826612Send_WifiCmdEv+0x81c>)
 800a9ca:	4847      	ldr	r0, [pc, #284]	; (800aae8 <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 800a9cc:	f004 fa7a 	bl	800eec4 <HAL_UART_Transmit_IT>
		Rxseqdecoder=7;
 800a9d0:	4b47      	ldr	r3, [pc, #284]	; (800aaf0 <_ZN7ESP826612Send_WifiCmdEv+0x808>)
 800a9d2:	2207      	movs	r2, #7
 800a9d4:	701a      	strb	r2, [r3, #0]
		wifi_command=105;
 800a9d6:	4b45      	ldr	r3, [pc, #276]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800a9d8:	2269      	movs	r2, #105	; 0x69
 800a9da:	701a      	strb	r2, [r3, #0]
	break;
 800a9dc:	e070      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 105:
		if(++Timerdelay>30)
 800a9de:	4b45      	ldr	r3, [pc, #276]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	b2da      	uxtb	r2, r3
 800a9e6:	4b43      	ldr	r3, [pc, #268]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a9e8:	701a      	strb	r2, [r3, #0]
 800a9ea:	4b42      	ldr	r3, [pc, #264]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	2b1e      	cmp	r3, #30
 800a9f0:	bf8c      	ite	hi
 800a9f2:	2301      	movhi	r3, #1
 800a9f4:	2300      	movls	r3, #0
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d05c      	beq.n	800aab6 <_ZN7ESP826612Send_WifiCmdEv+0x7ce>
	   {
		Timerdelay=0;
 800a9fc:	4b3d      	ldr	r3, [pc, #244]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800a9fe:	2200      	movs	r2, #0
 800aa00:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800aa02:	4b3a      	ldr	r3, [pc, #232]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800aa04:	220a      	movs	r2, #10
 800aa06:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800aa08:	e055      	b.n	800aab6 <_ZN7ESP826612Send_WifiCmdEv+0x7ce>
	case 102:

	   if(++Timerdelay>5)
 800aa0a:	4b3a      	ldr	r3, [pc, #232]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	3301      	adds	r3, #1
 800aa10:	b2da      	uxtb	r2, r3
 800aa12:	4b38      	ldr	r3, [pc, #224]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa14:	701a      	strb	r2, [r3, #0]
 800aa16:	4b37      	ldr	r3, [pc, #220]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	2b05      	cmp	r3, #5
 800aa1c:	bf8c      	ite	hi
 800aa1e:	2301      	movhi	r3, #1
 800aa20:	2300      	movls	r3, #0
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d048      	beq.n	800aaba <_ZN7ESP826612Send_WifiCmdEv+0x7d2>
	   {
		Timerdelay=0;
 800aa28:	4b32      	ldr	r3, [pc, #200]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800aa2e:	4b2f      	ldr	r3, [pc, #188]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800aa30:	2232      	movs	r2, #50	; 0x32
 800aa32:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800aa34:	e041      	b.n	800aaba <_ZN7ESP826612Send_WifiCmdEv+0x7d2>
	case 103:
	   if(++Timerdelay>2)
 800aa36:	4b2f      	ldr	r3, [pc, #188]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	4b2d      	ldr	r3, [pc, #180]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa40:	701a      	strb	r2, [r3, #0]
 800aa42:	4b2c      	ldr	r3, [pc, #176]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	2b02      	cmp	r3, #2
 800aa48:	bf8c      	ite	hi
 800aa4a:	2301      	movhi	r3, #1
 800aa4c:	2300      	movls	r3, #0
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d034      	beq.n	800aabe <_ZN7ESP826612Send_WifiCmdEv+0x7d6>
	   {
		Timerdelay=0;
 800aa54:	4b27      	ldr	r3, [pc, #156]	; (800aaf4 <_ZN7ESP826612Send_WifiCmdEv+0x80c>)
 800aa56:	2200      	movs	r2, #0
 800aa58:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800aa5a:	4b24      	ldr	r3, [pc, #144]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800aa5c:	220a      	movs	r2, #10
 800aa5e:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800aa60:	e02d      	b.n	800aabe <_ZN7ESP826612Send_WifiCmdEv+0x7d6>
	case 110:
	NoOfdata_byte=12;
 800aa62:	4b1f      	ldr	r3, [pc, #124]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800aa64:	220c      	movs	r2, #12
 800aa66:	801a      	strh	r2, [r3, #0]
	wifi_command=50;
 800aa68:	4b20      	ldr	r3, [pc, #128]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800aa6a:	2232      	movs	r2, #50	; 0x32
 800aa6c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdCipClose,NoOfdata_byte);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f203 238e 	addw	r3, r3, #654	; 0x28e
 800aa74:	4a1a      	ldr	r2, [pc, #104]	; (800aae0 <_ZN7ESP826612Send_WifiCmdEv+0x7f8>)
 800aa76:	8812      	ldrh	r2, [r2, #0]
 800aa78:	4619      	mov	r1, r3
 800aa7a:	481b      	ldr	r0, [pc, #108]	; (800aae8 <_ZN7ESP826612Send_WifiCmdEv+0x800>)
 800aa7c:	f004 fa22 	bl	800eec4 <HAL_UART_Transmit_IT>
	break;
 800aa80:	e01e      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	case 120:
	break;
	default:
	wifi_command=5;
 800aa82:	4b1a      	ldr	r3, [pc, #104]	; (800aaec <_ZN7ESP826612Send_WifiCmdEv+0x804>)
 800aa84:	2205      	movs	r2, #5
 800aa86:	701a      	strb	r2, [r3, #0]
	break;
 800aa88:	e01a      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aa8a:	bf00      	nop
 800aa8c:	e018      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aa8e:	bf00      	nop
 800aa90:	e016      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aa92:	bf00      	nop
 800aa94:	e014      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aa96:	bf00      	nop
 800aa98:	e012      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aa9a:	bf00      	nop
 800aa9c:	e010      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aa9e:	bf00      	nop
 800aaa0:	e00e      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aaa2:	bf00      	nop
 800aaa4:	e00c      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aaa6:	bf00      	nop
 800aaa8:	e00a      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aaaa:	bf00      	nop
 800aaac:	e008      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aaae:	bf00      	nop
 800aab0:	e006      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aab2:	bf00      	nop
 800aab4:	e004      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aab6:	bf00      	nop
 800aab8:	e002      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aaba:	bf00      	nop
 800aabc:	e000      	b.n	800aac0 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>
	break;
 800aabe:	bf00      	nop
 }
}
 800aac0:	bf00      	nop
 800aac2:	3708      	adds	r7, #8
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}
 800aac8:	200007b6 	.word	0x200007b6
 800aacc:	200007ba 	.word	0x200007ba
 800aad0:	080111ec 	.word	0x080111ec
 800aad4:	20000018 	.word	0x20000018
 800aad8:	20000bdc 	.word	0x20000bdc
 800aadc:	20000be0 	.word	0x20000be0
 800aae0:	20000bd8 	.word	0x20000bd8
 800aae4:	08011274 	.word	0x08011274
 800aae8:	20000418 	.word	0x20000418
 800aaec:	20000a0d 	.word	0x20000a0d
 800aaf0:	20000bd5 	.word	0x20000bd5
 800aaf4:	20000bda 	.word	0x20000bda
 800aaf8:	20000a10 	.word	0x20000a10
 800aafc:	20000bdb 	.word	0x20000bdb
 800ab00:	20000be4 	.word	0x20000be4
 800ab04:	20000b0c 	.word	0x20000b0c

0800ab08 <_ZN7ESP826615RefreshWifiDataEv>:

void ESP8266::RefreshWifiData()
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b090      	sub	sp, #64	; 0x40
 800ab0c:	af0e      	add	r7, sp, #56	; 0x38
 800ab0e:	6078      	str	r0, [r7, #4]

	if((RefreshBlockInfo==0)||(powercycleRefresh==1))
 800ab10:	4b93      	ldr	r3, [pc, #588]	; (800ad60 <_ZN7ESP826615RefreshWifiDataEv+0x258>)
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d004      	beq.n	800ab22 <_ZN7ESP826615RefreshWifiDataEv+0x1a>
 800ab18:	4b92      	ldr	r3, [pc, #584]	; (800ad64 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	f040 811a 	bne.w	800ad56 <_ZN7ESP826615RefreshWifiDataEv+0x24e>
	{
		RefreshBlockInfo=1;
 800ab22:	4b8f      	ldr	r3, [pc, #572]	; (800ad60 <_ZN7ESP826615RefreshWifiDataEv+0x258>)
 800ab24:	2201      	movs	r2, #1
 800ab26:	701a      	strb	r2, [r3, #0]
		if((currentdata==0)&&(powercycleRefresh==0))
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f893 32a5 	ldrb.w	r3, [r3, #677]	; 0x2a5
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d115      	bne.n	800ab5e <_ZN7ESP826615RefreshWifiDataEv+0x56>
 800ab32:	4b8c      	ldr	r3, [pc, #560]	; (800ad64 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d111      	bne.n	800ab5e <_ZN7ESP826615RefreshWifiDataEv+0x56>
		{
			BlockStatusOffline[sectorTosend]=0;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f893 32a4 	ldrb.w	r3, [r3, #676]	; 0x2a4
 800ab40:	461a      	mov	r2, r3
 800ab42:	4b89      	ldr	r3, [pc, #548]	; (800ad68 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800ab44:	2100      	movs	r1, #0
 800ab46:	5499      	strb	r1, [r3, r2]
			W25qxx_EraseSector(601);
 800ab48:	f240 2059 	movw	r0, #601	; 0x259
 800ab4c:	f7f8 fcc8 	bl	80034e0 <W25qxx_EraseSector>
			W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 800ab50:	2328      	movs	r3, #40	; 0x28
 800ab52:	2200      	movs	r2, #0
 800ab54:	f240 2159 	movw	r1, #601	; 0x259
 800ab58:	4883      	ldr	r0, [pc, #524]	; (800ad68 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800ab5a:	f7f8 fe9d 	bl	8003898 <W25qxx_WriteSector>
		}
		powercycleRefresh=0;
 800ab5e:	4b81      	ldr	r3, [pc, #516]	; (800ad64 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	701a      	strb	r2, [r3, #0]
		for(j=0;j<=32;j++)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2200      	movs	r2, #0
 800ab68:	729a      	strb	r2, [r3, #10]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	7a9b      	ldrb	r3, [r3, #10]
 800ab6e:	2b20      	cmp	r3, #32
 800ab70:	d827      	bhi.n	800abc2 <_ZN7ESP826615RefreshWifiDataEv+0xba>
		{
			if(BlockStatusOffline[j] == 1)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	7a9b      	ldrb	r3, [r3, #10]
 800ab76:	461a      	mov	r2, r3
 800ab78:	4b7b      	ldr	r3, [pc, #492]	; (800ad68 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800ab7a:	5c9b      	ldrb	r3, [r3, r2]
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	d109      	bne.n	800ab94 <_ZN7ESP826615RefreshWifiDataEv+0x8c>
			{
				sectorTosend=j;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	7a9a      	ldrb	r2, [r3, #10]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
				currentdata=0;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f883 22a5 	strb.w	r2, [r3, #677]	; 0x2a5
				break;
 800ab92:	e016      	b.n	800abc2 <_ZN7ESP826615RefreshWifiDataEv+0xba>
			}
			if(BlockStatusOffline[j] == 2)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	7a9b      	ldrb	r3, [r3, #10]
 800ab98:	461a      	mov	r2, r3
 800ab9a:	4b73      	ldr	r3, [pc, #460]	; (800ad68 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800ab9c:	5c9b      	ldrb	r3, [r3, r2]
 800ab9e:	2b02      	cmp	r3, #2
 800aba0:	d108      	bne.n	800abb4 <_ZN7ESP826615RefreshWifiDataEv+0xac>
			{
				sectorTosend=j;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	7a9a      	ldrb	r2, [r3, #10]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
				currentdata=1;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2201      	movs	r2, #1
 800abb0:	f883 22a5 	strb.w	r2, [r3, #677]	; 0x2a5
		for(j=0;j<=32;j++)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	7a9b      	ldrb	r3, [r3, #10]
 800abb8:	3301      	adds	r3, #1
 800abba:	b2da      	uxtb	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	729a      	strb	r2, [r3, #10]
 800abc0:	e7d3      	b.n	800ab6a <_ZN7ESP826615RefreshWifiDataEv+0x62>
			}
		}

		sectorRead = 16*sectorTosend;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f893 32a4 	ldrb.w	r3, [r3, #676]	; 0x2a4
 800abc8:	b29b      	uxth	r3, r3
 800abca:	011b      	lsls	r3, r3, #4
 800abcc:	b29a      	uxth	r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f8a3 22a0 	strh.w	r2, [r3, #672]	; 0x2a0
		if(W25qxx_IsEmptySector(sectorRead,0,53))
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8b3 32a0 	ldrh.w	r3, [r3, #672]	; 0x2a0
 800abda:	2235      	movs	r2, #53	; 0x35
 800abdc:	2100      	movs	r1, #0
 800abde:	4618      	mov	r0, r3
 800abe0:	f7f8 fcec 	bl	80035bc <W25qxx_IsEmptySector>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d008      	beq.n	800abfc <_ZN7ESP826615RefreshWifiDataEv+0xf4>
		{
			memcpy(ProductionSet_uintFormat_MEM,dummydata,54);}
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f203 23a6 	addw	r3, r3, #678	; 0x2a6
 800abf0:	2236      	movs	r2, #54	; 0x36
 800abf2:	4619      	mov	r1, r3
 800abf4:	485d      	ldr	r0, [pc, #372]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800abf6:	f005 fcf5 	bl	80105e4 <memcpy>
 800abfa:	e00b      	b.n	800ac14 <_ZN7ESP826615RefreshWifiDataEv+0x10c>
		else
		{
			W25qxx_ReadSector(ProductionSet_uintFormat_MEM,sectorRead,0,53);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8b3 32a0 	ldrh.w	r3, [r3, #672]	; 0x2a0
 800ac02:	4619      	mov	r1, r3
 800ac04:	2335      	movs	r3, #53	; 0x35
 800ac06:	2200      	movs	r2, #0
 800ac08:	4858      	ldr	r0, [pc, #352]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800ac0a:	f7f8 ff25 	bl	8003a58 <W25qxx_ReadSector>
			if(ProductionSet_uintFormat_MEM[0] != 34 || ProductionSet_uintFormat_MEM[52] != 34)
 800ac0e:	4b57      	ldr	r3, [pc, #348]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	2b22      	cmp	r3, #34	; 0x22
			{
			//	memcpy(ProductionSet_uintFormat_MEM,dummydata,54);
			}
		}
		sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f203 20a6 	addw	r0, r3, #678	; 0x2a6
 800ac1a:	4b55      	ldr	r3, [pc, #340]	; (800ad70 <_ZN7ESP826615RefreshWifiDataEv+0x268>)
 800ac1c:	881b      	ldrh	r3, [r3, #0]
 800ac1e:	461a      	mov	r2, r3
 800ac20:	2322      	movs	r3, #34	; 0x22
 800ac22:	930d      	str	r3, [sp, #52]	; 0x34
 800ac24:	920c      	str	r2, [sp, #48]	; 0x30
 800ac26:	2300      	movs	r3, #0
 800ac28:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	930a      	str	r3, [sp, #40]	; 0x28
 800ac2e:	2300      	movs	r3, #0
 800ac30:	9309      	str	r3, [sp, #36]	; 0x24
 800ac32:	2300      	movs	r3, #0
 800ac34:	9308      	str	r3, [sp, #32]
 800ac36:	2300      	movs	r3, #0
 800ac38:	9307      	str	r3, [sp, #28]
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	9306      	str	r3, [sp, #24]
 800ac3e:	2300      	movs	r3, #0
 800ac40:	9305      	str	r3, [sp, #20]
 800ac42:	2300      	movs	r3, #0
 800ac44:	9304      	str	r3, [sp, #16]
 800ac46:	2300      	movs	r3, #0
 800ac48:	9303      	str	r3, [sp, #12]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	9302      	str	r3, [sp, #8]
 800ac4e:	2300      	movs	r3, #0
 800ac50:	9301      	str	r3, [sp, #4]
 800ac52:	2300      	movs	r3, #0
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	2300      	movs	r3, #0
 800ac58:	2222      	movs	r2, #34	; 0x22
 800ac5a:	4946      	ldr	r1, [pc, #280]	; (800ad74 <_ZN7ESP826615RefreshWifiDataEv+0x26c>)
 800ac5c:	f005 fdc8 	bl	80107f0 <siprintf>
						0,0,0,0,0,0,0,0,0,0,0,SectorPos,'"');
		for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2201      	movs	r2, #1
 800ac64:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800ac6e:	2b0e      	cmp	r3, #14
 800ac70:	d871      	bhi.n	800ad56 <_ZN7ESP826615RefreshWifiDataEv+0x24e>
		{
			ProductionSet_uintFormat_MEM[(54*scanForUrl)-1]=',';
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800ac78:	461a      	mov	r2, r3
 800ac7a:	2336      	movs	r3, #54	; 0x36
 800ac7c:	fb02 f303 	mul.w	r3, r2, r3
 800ac80:	3b01      	subs	r3, #1
 800ac82:	4a3a      	ldr	r2, [pc, #232]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800ac84:	212c      	movs	r1, #44	; 0x2c
 800ac86:	54d1      	strb	r1, [r2, r3]
			if(W25qxx_IsEmptySector(sectorRead+scanForUrl,0,53))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8b3 32a0 	ldrh.w	r3, [r3, #672]	; 0x2a0
 800ac8e:	461a      	mov	r2, r3
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800ac96:	4413      	add	r3, r2
 800ac98:	2235      	movs	r2, #53	; 0x35
 800ac9a:	2100      	movs	r1, #0
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f7f8 fc8d 	bl	80035bc <W25qxx_IsEmptySector>
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d010      	beq.n	800acca <_ZN7ESP826615RefreshWifiDataEv+0x1c2>
			{
				memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800acae:	461a      	mov	r2, r3
 800acb0:	2336      	movs	r3, #54	; 0x36
 800acb2:	fb02 f303 	mul.w	r3, r2, r3
 800acb6:	4a2d      	ldr	r2, [pc, #180]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800acb8:	1898      	adds	r0, r3, r2
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f203 23a6 	addw	r3, r3, #678	; 0x2a6
 800acc0:	2236      	movs	r2, #54	; 0x36
 800acc2:	4619      	mov	r1, r3
 800acc4:	f005 fc8e 	bl	80105e4 <memcpy>
 800acc8:	e03c      	b.n	800ad44 <_ZN7ESP826615RefreshWifiDataEv+0x23c>
	//			W25qxx_EraseSector(sectorRead+scanForUrl);
	//			W25qxx_WriteSector(ProductionSet_uintFormat_MEM,(sectorRead+scanForUrl),0,54);
			}
			else
			{
				W25qxx_ReadSector(&ProductionSet_uintFormat_MEM[54*scanForUrl],sectorRead+scanForUrl,0,53);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800acd0:	461a      	mov	r2, r3
 800acd2:	2336      	movs	r3, #54	; 0x36
 800acd4:	fb02 f303 	mul.w	r3, r2, r3
 800acd8:	4a24      	ldr	r2, [pc, #144]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800acda:	1898      	adds	r0, r3, r2
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8b3 32a0 	ldrh.w	r3, [r3, #672]	; 0x2a0
 800ace2:	461a      	mov	r2, r3
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800acea:	4413      	add	r3, r2
 800acec:	4619      	mov	r1, r3
 800acee:	2335      	movs	r3, #53	; 0x35
 800acf0:	2200      	movs	r2, #0
 800acf2:	f7f8 feb1 	bl	8003a58 <W25qxx_ReadSector>
				if(ProductionSet_uintFormat_MEM[54*scanForUrl] != 34 || ProductionSet_uintFormat_MEM[(54*scanForUrl)+52] != 34)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800acfc:	461a      	mov	r2, r3
 800acfe:	2336      	movs	r3, #54	; 0x36
 800ad00:	fb02 f303 	mul.w	r3, r2, r3
 800ad04:	4a19      	ldr	r2, [pc, #100]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800ad06:	5cd3      	ldrb	r3, [r2, r3]
 800ad08:	2b22      	cmp	r3, #34	; 0x22
 800ad0a:	d10b      	bne.n	800ad24 <_ZN7ESP826615RefreshWifiDataEv+0x21c>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800ad12:	461a      	mov	r2, r3
 800ad14:	2336      	movs	r3, #54	; 0x36
 800ad16:	fb02 f303 	mul.w	r3, r2, r3
 800ad1a:	3334      	adds	r3, #52	; 0x34
 800ad1c:	4a13      	ldr	r2, [pc, #76]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800ad1e:	5cd3      	ldrb	r3, [r2, r3]
 800ad20:	2b22      	cmp	r3, #34	; 0x22
 800ad22:	d00f      	beq.n	800ad44 <_ZN7ESP826615RefreshWifiDataEv+0x23c>
				{
					memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800ad2a:	461a      	mov	r2, r3
 800ad2c:	2336      	movs	r3, #54	; 0x36
 800ad2e:	fb02 f303 	mul.w	r3, r2, r3
 800ad32:	4a0e      	ldr	r2, [pc, #56]	; (800ad6c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 800ad34:	1898      	adds	r0, r3, r2
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f203 23a6 	addw	r3, r3, #678	; 0x2a6
 800ad3c:	2236      	movs	r2, #54	; 0x36
 800ad3e:	4619      	mov	r1, r3
 800ad40:	f005 fc50 	bl	80105e4 <memcpy>
		for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f893 32a3 	ldrb.w	r3, [r3, #675]	; 0x2a3
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	b2da      	uxtb	r2, r3
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 800ad54:	e788      	b.n	800ac68 <_ZN7ESP826615RefreshWifiDataEv+0x160>
	{
		ProductionSet_uintFormat_MEM[(54*scanForUrl)-1]=',';
		memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
	}
#endif
}
 800ad56:	bf00      	nop
 800ad58:	3708      	adds	r7, #8
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}
 800ad5e:	bf00      	nop
 800ad60:	20000bde 	.word	0x20000bde
 800ad64:	20000bdf 	.word	0x20000bdf
 800ad68:	200009d8 	.word	0x200009d8
 800ad6c:	20000be4 	.word	0x20000be4
 800ad70:	200009d6 	.word	0x200009d6
 800ad74:	08011284 	.word	0x08011284

0800ad78 <_ZN7ESP82664InitEv>:

void ESP8266::Init(void)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b090      	sub	sp, #64	; 0x40
 800ad7c:	af0e      	add	r7, sp, #56	; 0x38
 800ad7e:	6078      	str	r0, [r7, #4]
	sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f203 20a6 	addw	r0, r3, #678	; 0x2a6
 800ad86:	2322      	movs	r3, #34	; 0x22
 800ad88:	930d      	str	r3, [sp, #52]	; 0x34
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	930c      	str	r3, [sp, #48]	; 0x30
 800ad8e:	2300      	movs	r3, #0
 800ad90:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad92:	2300      	movs	r3, #0
 800ad94:	930a      	str	r3, [sp, #40]	; 0x28
 800ad96:	2300      	movs	r3, #0
 800ad98:	9309      	str	r3, [sp, #36]	; 0x24
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	9308      	str	r3, [sp, #32]
 800ad9e:	2300      	movs	r3, #0
 800ada0:	9307      	str	r3, [sp, #28]
 800ada2:	2300      	movs	r3, #0
 800ada4:	9306      	str	r3, [sp, #24]
 800ada6:	2300      	movs	r3, #0
 800ada8:	9305      	str	r3, [sp, #20]
 800adaa:	2300      	movs	r3, #0
 800adac:	9304      	str	r3, [sp, #16]
 800adae:	2300      	movs	r3, #0
 800adb0:	9303      	str	r3, [sp, #12]
 800adb2:	2300      	movs	r3, #0
 800adb4:	9302      	str	r3, [sp, #8]
 800adb6:	2300      	movs	r3, #0
 800adb8:	9301      	str	r3, [sp, #4]
 800adba:	2300      	movs	r3, #0
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	2300      	movs	r3, #0
 800adc0:	2222      	movs	r2, #34	; 0x22
 800adc2:	4908      	ldr	r1, [pc, #32]	; (800ade4 <_ZN7ESP82664InitEv+0x6c>)
 800adc4:	f005 fd14 	bl	80107f0 <siprintf>
				0,0,0,0,0,0,0,0,0,0,0,0,'"');
	powercycleRefresh=1;
 800adc8:	4b07      	ldr	r3, [pc, #28]	; (800ade8 <_ZN7ESP82664InitEv+0x70>)
 800adca:	2201      	movs	r2, #1
 800adcc:	701a      	strb	r2, [r3, #0]
	wifi_command=5;
 800adce:	4b07      	ldr	r3, [pc, #28]	; (800adec <_ZN7ESP82664InitEv+0x74>)
 800add0:	2205      	movs	r2, #5
 800add2:	701a      	strb	r2, [r3, #0]
	RefreshBlockInfo=0;
 800add4:	4b06      	ldr	r3, [pc, #24]	; (800adf0 <_ZN7ESP82664InitEv+0x78>)
 800add6:	2200      	movs	r2, #0
 800add8:	701a      	strb	r2, [r3, #0]
}
 800adda:	bf00      	nop
 800addc:	3708      	adds	r7, #8
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	08011284 	.word	0x08011284
 800ade8:	20000bdf 	.word	0x20000bdf
 800adec:	20000a0d 	.word	0x20000a0d
 800adf0:	20000bde 	.word	0x20000bde

0800adf4 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	f5ad 5dcf 	sub.w	sp, sp, #6624	; 0x19e0
 800adfa:	b086      	sub	sp, #24
 800adfc:	af00      	add	r7, sp, #0
	GLCD glcd;
 800adfe:	f607 73f4 	addw	r3, r7, #4084	; 0xff4
 800ae02:	4618      	mov	r0, r3
 800ae04:	f7f9 faca 	bl	800439c <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 800ae08:	f607 53d8 	addw	r3, r7, #3544	; 0xdd8
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7fe f8a3 	bl	8008f58 <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 800ae12:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800ae16:	3b08      	subs	r3, #8
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7f9 f889 	bl	8003f30 <_ZN14DisplayRoutineC1Ev>
	LpdcLogic lpdcLogicInst;
 800ae1e:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800ae22:	3b14      	subs	r3, #20
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7f8 fea3 	bl	8003b70 <_ZN9LpdcLogicC1Ev>
	OfflineStorage offlineStorageInst;
 800ae2a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800ae2e:	3b14      	subs	r3, #20
 800ae30:	4618      	mov	r0, r3
 800ae32:	f7fe fa7f 	bl	8009334 <_ZN14OfflineStorageC1Ev>
	ESP8266 esp8266Inst;
 800ae36:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800ae3a:	3b10      	subs	r3, #16
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f7ff f867 	bl	8009f10 <_ZN7ESP8266C1Ev>
	SHIFT shiftInst;
 800ae42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ae46:	3b08      	subs	r3, #8
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f7fe ff41 	bl	8009cd0 <_ZN5SHIFTC1Ev>
	Dwinhmi dwinhmi;
 800ae4e:	f107 0318 	add.w	r3, r7, #24
 800ae52:	3b18      	subs	r3, #24
 800ae54:	4618      	mov	r0, r3
 800ae56:	f7fd fd49 	bl	80088ec <_ZN7DwinhmiC1Ev>

	displayRoutineInst.Init();
 800ae5a:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800ae5e:	3b08      	subs	r3, #8
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7f9 fa63 	bl	800432c <_ZN14DisplayRoutine4InitEv>
	//offlineStorageInst.ECUProductionInit();/* Not needed*/
	offlineStorageInst.ReadOfflinedataInit();
 800ae66:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800ae6a:	3b14      	subs	r3, #20
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fe fe8b 	bl	8009b88 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	offlineStorageInst.specialMacDataRead();
 800ae72:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800ae76:	3b14      	subs	r3, #20
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f7fe fdc9 	bl	8009a10 <_ZN14OfflineStorage18specialMacDataReadEv>
	offlineStorageInst.processDataRead();
 800ae7e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800ae82:	3b14      	subs	r3, #20
 800ae84:	4618      	mov	r0, r3
 800ae86:	f7fe fe23 	bl	8009ad0 <_ZN14OfflineStorage15processDataReadEv>
	offlineStorageInst.dwinRxDataRead();
 800ae8a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800ae8e:	3b14      	subs	r3, #20
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7fe fde3 	bl	8009a5c <_ZN14OfflineStorage14dwinRxDataReadEv>
	esp8266Inst.Init();
 800ae96:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800ae9a:	3b10      	subs	r3, #16
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7ff ff6b 	bl	800ad78 <_ZN7ESP82664InitEv>
	TxSeqComplete=1;
 800aea2:	4b2f      	ldr	r3, [pc, #188]	; (800af60 <cppMain+0x16c>)
 800aea4:	2201      	movs	r2, #1
 800aea6:	701a      	strb	r2, [r3, #0]
	Sim_Trigger = GPIO_PIN_SET;
 800aea8:	4b2e      	ldr	r3, [pc, #184]	; (800af64 <cppMain+0x170>)
 800aeaa:	2201      	movs	r2, #1
 800aeac:	701a      	strb	r2, [r3, #0]

	while(1)
	{

		if(Flag1MS)
 800aeae:	4b2e      	ldr	r3, [pc, #184]	; (800af68 <cppMain+0x174>)
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d008      	beq.n	800aec8 <cppMain+0xd4>
		{
			Flag1MS=0;
 800aeb6:	4b2c      	ldr	r3, [pc, #176]	; (800af68 <cppMain+0x174>)
 800aeb8:	2200      	movs	r2, #0
 800aeba:	701a      	strb	r2, [r3, #0]
			lpdcLogicInst.run();
 800aebc:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800aec0:	3b14      	subs	r3, #20
 800aec2:	4618      	mov	r0, r3
 800aec4:	f7f8 fe88 	bl	8003bd8 <_ZN9LpdcLogic3runEv>
		}
 		if(Flag100milliSeconds)
 800aec8:	4b28      	ldr	r3, [pc, #160]	; (800af6c <cppMain+0x178>)
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d025      	beq.n	800af1c <cppMain+0x128>
		{
			Flag100milliSeconds=0;
 800aed0:	4b26      	ldr	r3, [pc, #152]	; (800af6c <cppMain+0x178>)
 800aed2:	2200      	movs	r2, #0
 800aed4:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 800aed6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800aeda:	3b14      	subs	r3, #20
 800aedc:	4618      	mov	r0, r3
 800aede:	f7fe fa59 	bl	8009394 <_ZN14OfflineStorage3runEv>
			offlineStorageInst.processDataWrite();
 800aee2:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800aee6:	3b14      	subs	r3, #20
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7fe fd1d 	bl	8009928 <_ZN14OfflineStorage16processDataWriteEv>
			offlineStorageInst.specialMacDataWrite();
 800aeee:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800aef2:	3b14      	subs	r3, #20
 800aef4:	4618      	mov	r0, r3
 800aef6:	f7fe fca7 	bl	8009848 <_ZN14OfflineStorage19specialMacDataWriteEv>
			offlineStorageInst.dwinRxDataStore();
 800aefa:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800aefe:	3b14      	subs	r3, #20
 800af00:	4618      	mov	r0, r3
 800af02:	f7fe fcd1 	bl	80098a8 <_ZN14OfflineStorage15dwinRxDataStoreEv>
			ModbusInst.ModbusReadTransaction();
 800af06:	f607 53d8 	addw	r3, r7, #3544	; 0xdd8
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7fe f86e 	bl	8008fec <_ZN9Modbusrtu21ModbusReadTransactionEv>
			dwinhmi.dwinFrame();
 800af10:	f107 0318 	add.w	r3, r7, #24
 800af14:	3b18      	subs	r3, #24
 800af16:	4618      	mov	r0, r3
 800af18:	f7fd fd1c 	bl	8008954 <_ZN7Dwinhmi9dwinFrameEv>
		}
		if(Flag1Second)
 800af1c:	4b14      	ldr	r3, [pc, #80]	; (800af70 <cppMain+0x17c>)
 800af1e:	781b      	ldrb	r3, [r3, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d01a      	beq.n	800af5a <cppMain+0x166>
		{
			Flag1Second=0;
 800af24:	4b12      	ldr	r3, [pc, #72]	; (800af70 <cppMain+0x17c>)
 800af26:	2200      	movs	r2, #0
 800af28:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 800af2a:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800af2e:	3b08      	subs	r3, #8
 800af30:	4618      	mov	r0, r3
 800af32:	f7f9 f885 	bl	8004040 <_ZN14DisplayRoutine3runEv>
			esp8266Inst.run();
 800af36:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800af3a:	3b10      	subs	r3, #16
 800af3c:	4618      	mov	r0, r3
 800af3e:	f7ff f9c4 	bl	800a2ca <_ZN7ESP82663runEv>
			shiftInst.run();
 800af42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800af46:	3b08      	subs	r3, #8
 800af48:	4618      	mov	r0, r3
 800af4a:	f7fe ffd5 	bl	8009ef8 <_ZN5SHIFT3runEv>
			dwinhmi.dwinDecoder();
 800af4e:	f107 0318 	add.w	r3, r7, #24
 800af52:	3b18      	subs	r3, #24
 800af54:	4618      	mov	r0, r3
 800af56:	f7fd feaf 	bl	8008cb8 <_ZN7Dwinhmi11dwinDecoderEv>
		}
		ESPRXDataSeg();
 800af5a:	f7f5 fb13 	bl	8000584 <ESPRXDataSeg>
		if(Flag1MS)
 800af5e:	e7a6      	b.n	800aeae <cppMain+0xba>
 800af60:	20000907 	.word	0x20000907
 800af64:	2000078f 	.word	0x2000078f
 800af68:	20000113 	.word	0x20000113
 800af6c:	20000115 	.word	0x20000115
 800af70:	20000114 	.word	0x20000114

0800af74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b082      	sub	sp, #8
 800af78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800af7a:	2300      	movs	r3, #0
 800af7c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800af7e:	2003      	movs	r0, #3
 800af80:	f000 f960 	bl	800b244 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800af84:	200f      	movs	r0, #15
 800af86:	f000 f80d 	bl	800afa4 <HAL_InitTick>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d002      	beq.n	800af96 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800af90:	2301      	movs	r3, #1
 800af92:	71fb      	strb	r3, [r7, #7]
 800af94:	e001      	b.n	800af9a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800af96:	f7f7 fcc7 	bl	8002928 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800af9a:	79fb      	ldrb	r3, [r7, #7]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3708      	adds	r7, #8
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800afac:	2300      	movs	r3, #0
 800afae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800afb0:	4b17      	ldr	r3, [pc, #92]	; (800b010 <HAL_InitTick+0x6c>)
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d023      	beq.n	800b000 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800afb8:	4b16      	ldr	r3, [pc, #88]	; (800b014 <HAL_InitTick+0x70>)
 800afba:	681a      	ldr	r2, [r3, #0]
 800afbc:	4b14      	ldr	r3, [pc, #80]	; (800b010 <HAL_InitTick+0x6c>)
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	4619      	mov	r1, r3
 800afc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800afc6:	fbb3 f3f1 	udiv	r3, r3, r1
 800afca:	fbb2 f3f3 	udiv	r3, r2, r3
 800afce:	4618      	mov	r0, r3
 800afd0:	f000 f96d 	bl	800b2ae <HAL_SYSTICK_Config>
 800afd4:	4603      	mov	r3, r0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d10f      	bne.n	800affa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2b0f      	cmp	r3, #15
 800afde:	d809      	bhi.n	800aff4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800afe0:	2200      	movs	r2, #0
 800afe2:	6879      	ldr	r1, [r7, #4]
 800afe4:	f04f 30ff 	mov.w	r0, #4294967295
 800afe8:	f000 f937 	bl	800b25a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800afec:	4a0a      	ldr	r2, [pc, #40]	; (800b018 <HAL_InitTick+0x74>)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6013      	str	r3, [r2, #0]
 800aff2:	e007      	b.n	800b004 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800aff4:	2301      	movs	r3, #1
 800aff6:	73fb      	strb	r3, [r7, #15]
 800aff8:	e004      	b.n	800b004 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800affa:	2301      	movs	r3, #1
 800affc:	73fb      	strb	r3, [r7, #15]
 800affe:	e001      	b.n	800b004 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800b004:	7bfb      	ldrb	r3, [r7, #15]
}
 800b006:	4618      	mov	r0, r3
 800b008:	3710      	adds	r7, #16
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}
 800b00e:	bf00      	nop
 800b010:	20000020 	.word	0x20000020
 800b014:	20000014 	.word	0x20000014
 800b018:	2000001c 	.word	0x2000001c

0800b01c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b01c:	b480      	push	{r7}
 800b01e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b020:	4b06      	ldr	r3, [pc, #24]	; (800b03c <HAL_IncTick+0x20>)
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	461a      	mov	r2, r3
 800b026:	4b06      	ldr	r3, [pc, #24]	; (800b040 <HAL_IncTick+0x24>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4413      	add	r3, r2
 800b02c:	4a04      	ldr	r2, [pc, #16]	; (800b040 <HAL_IncTick+0x24>)
 800b02e:	6013      	str	r3, [r2, #0]
}
 800b030:	bf00      	nop
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr
 800b03a:	bf00      	nop
 800b03c:	20000020 	.word	0x20000020
 800b040:	20000f38 	.word	0x20000f38

0800b044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b044:	b480      	push	{r7}
 800b046:	af00      	add	r7, sp, #0
  return uwTick;
 800b048:	4b03      	ldr	r3, [pc, #12]	; (800b058 <HAL_GetTick+0x14>)
 800b04a:	681b      	ldr	r3, [r3, #0]
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr
 800b056:	bf00      	nop
 800b058:	20000f38 	.word	0x20000f38

0800b05c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b064:	f7ff ffee 	bl	800b044 <HAL_GetTick>
 800b068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b074:	d005      	beq.n	800b082 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800b076:	4b0a      	ldr	r3, [pc, #40]	; (800b0a0 <HAL_Delay+0x44>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	461a      	mov	r2, r3
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	4413      	add	r3, r2
 800b080:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b082:	bf00      	nop
 800b084:	f7ff ffde 	bl	800b044 <HAL_GetTick>
 800b088:	4602      	mov	r2, r0
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	68fa      	ldr	r2, [r7, #12]
 800b090:	429a      	cmp	r2, r3
 800b092:	d8f7      	bhi.n	800b084 <HAL_Delay+0x28>
  {
  }
}
 800b094:	bf00      	nop
 800b096:	bf00      	nop
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop
 800b0a0:	20000020 	.word	0x20000020

0800b0a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b085      	sub	sp, #20
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f003 0307 	and.w	r3, r3, #7
 800b0b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b0b4:	4b0c      	ldr	r3, [pc, #48]	; (800b0e8 <__NVIC_SetPriorityGrouping+0x44>)
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b0ba:	68ba      	ldr	r2, [r7, #8]
 800b0bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b0cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b0d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b0d6:	4a04      	ldr	r2, [pc, #16]	; (800b0e8 <__NVIC_SetPriorityGrouping+0x44>)
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	60d3      	str	r3, [r2, #12]
}
 800b0dc:	bf00      	nop
 800b0de:	3714      	adds	r7, #20
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e6:	4770      	bx	lr
 800b0e8:	e000ed00 	.word	0xe000ed00

0800b0ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b0f0:	4b04      	ldr	r3, [pc, #16]	; (800b104 <__NVIC_GetPriorityGrouping+0x18>)
 800b0f2:	68db      	ldr	r3, [r3, #12]
 800b0f4:	0a1b      	lsrs	r3, r3, #8
 800b0f6:	f003 0307 	and.w	r3, r3, #7
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr
 800b104:	e000ed00 	.word	0xe000ed00

0800b108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b108:	b480      	push	{r7}
 800b10a:	b083      	sub	sp, #12
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	4603      	mov	r3, r0
 800b110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b116:	2b00      	cmp	r3, #0
 800b118:	db0b      	blt.n	800b132 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b11a:	79fb      	ldrb	r3, [r7, #7]
 800b11c:	f003 021f 	and.w	r2, r3, #31
 800b120:	4907      	ldr	r1, [pc, #28]	; (800b140 <__NVIC_EnableIRQ+0x38>)
 800b122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b126:	095b      	lsrs	r3, r3, #5
 800b128:	2001      	movs	r0, #1
 800b12a:	fa00 f202 	lsl.w	r2, r0, r2
 800b12e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800b132:	bf00      	nop
 800b134:	370c      	adds	r7, #12
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr
 800b13e:	bf00      	nop
 800b140:	e000e100 	.word	0xe000e100

0800b144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b144:	b480      	push	{r7}
 800b146:	b083      	sub	sp, #12
 800b148:	af00      	add	r7, sp, #0
 800b14a:	4603      	mov	r3, r0
 800b14c:	6039      	str	r1, [r7, #0]
 800b14e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b154:	2b00      	cmp	r3, #0
 800b156:	db0a      	blt.n	800b16e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	b2da      	uxtb	r2, r3
 800b15c:	490c      	ldr	r1, [pc, #48]	; (800b190 <__NVIC_SetPriority+0x4c>)
 800b15e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b162:	0112      	lsls	r2, r2, #4
 800b164:	b2d2      	uxtb	r2, r2
 800b166:	440b      	add	r3, r1
 800b168:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b16c:	e00a      	b.n	800b184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	b2da      	uxtb	r2, r3
 800b172:	4908      	ldr	r1, [pc, #32]	; (800b194 <__NVIC_SetPriority+0x50>)
 800b174:	79fb      	ldrb	r3, [r7, #7]
 800b176:	f003 030f 	and.w	r3, r3, #15
 800b17a:	3b04      	subs	r3, #4
 800b17c:	0112      	lsls	r2, r2, #4
 800b17e:	b2d2      	uxtb	r2, r2
 800b180:	440b      	add	r3, r1
 800b182:	761a      	strb	r2, [r3, #24]
}
 800b184:	bf00      	nop
 800b186:	370c      	adds	r7, #12
 800b188:	46bd      	mov	sp, r7
 800b18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18e:	4770      	bx	lr
 800b190:	e000e100 	.word	0xe000e100
 800b194:	e000ed00 	.word	0xe000ed00

0800b198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b198:	b480      	push	{r7}
 800b19a:	b089      	sub	sp, #36	; 0x24
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	60f8      	str	r0, [r7, #12]
 800b1a0:	60b9      	str	r1, [r7, #8]
 800b1a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f003 0307 	and.w	r3, r3, #7
 800b1aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b1ac:	69fb      	ldr	r3, [r7, #28]
 800b1ae:	f1c3 0307 	rsb	r3, r3, #7
 800b1b2:	2b04      	cmp	r3, #4
 800b1b4:	bf28      	it	cs
 800b1b6:	2304      	movcs	r3, #4
 800b1b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b1ba:	69fb      	ldr	r3, [r7, #28]
 800b1bc:	3304      	adds	r3, #4
 800b1be:	2b06      	cmp	r3, #6
 800b1c0:	d902      	bls.n	800b1c8 <NVIC_EncodePriority+0x30>
 800b1c2:	69fb      	ldr	r3, [r7, #28]
 800b1c4:	3b03      	subs	r3, #3
 800b1c6:	e000      	b.n	800b1ca <NVIC_EncodePriority+0x32>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b1cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d6:	43da      	mvns	r2, r3
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	401a      	ands	r2, r3
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b1e0:	f04f 31ff 	mov.w	r1, #4294967295
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	fa01 f303 	lsl.w	r3, r1, r3
 800b1ea:	43d9      	mvns	r1, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b1f0:	4313      	orrs	r3, r2
         );
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3724      	adds	r7, #36	; 0x24
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fc:	4770      	bx	lr
	...

0800b200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b082      	sub	sp, #8
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	3b01      	subs	r3, #1
 800b20c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b210:	d301      	bcc.n	800b216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b212:	2301      	movs	r3, #1
 800b214:	e00f      	b.n	800b236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b216:	4a0a      	ldr	r2, [pc, #40]	; (800b240 <SysTick_Config+0x40>)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	3b01      	subs	r3, #1
 800b21c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b21e:	210f      	movs	r1, #15
 800b220:	f04f 30ff 	mov.w	r0, #4294967295
 800b224:	f7ff ff8e 	bl	800b144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b228:	4b05      	ldr	r3, [pc, #20]	; (800b240 <SysTick_Config+0x40>)
 800b22a:	2200      	movs	r2, #0
 800b22c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b22e:	4b04      	ldr	r3, [pc, #16]	; (800b240 <SysTick_Config+0x40>)
 800b230:	2207      	movs	r2, #7
 800b232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b234:	2300      	movs	r3, #0
}
 800b236:	4618      	mov	r0, r3
 800b238:	3708      	adds	r7, #8
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
 800b23e:	bf00      	nop
 800b240:	e000e010 	.word	0xe000e010

0800b244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	b082      	sub	sp, #8
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f7ff ff29 	bl	800b0a4 <__NVIC_SetPriorityGrouping>
}
 800b252:	bf00      	nop
 800b254:	3708      	adds	r7, #8
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b086      	sub	sp, #24
 800b25e:	af00      	add	r7, sp, #0
 800b260:	4603      	mov	r3, r0
 800b262:	60b9      	str	r1, [r7, #8]
 800b264:	607a      	str	r2, [r7, #4]
 800b266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b268:	2300      	movs	r3, #0
 800b26a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b26c:	f7ff ff3e 	bl	800b0ec <__NVIC_GetPriorityGrouping>
 800b270:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	68b9      	ldr	r1, [r7, #8]
 800b276:	6978      	ldr	r0, [r7, #20]
 800b278:	f7ff ff8e 	bl	800b198 <NVIC_EncodePriority>
 800b27c:	4602      	mov	r2, r0
 800b27e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b282:	4611      	mov	r1, r2
 800b284:	4618      	mov	r0, r3
 800b286:	f7ff ff5d 	bl	800b144 <__NVIC_SetPriority>
}
 800b28a:	bf00      	nop
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b292:	b580      	push	{r7, lr}
 800b294:	b082      	sub	sp, #8
 800b296:	af00      	add	r7, sp, #0
 800b298:	4603      	mov	r3, r0
 800b29a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b29c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f7ff ff31 	bl	800b108 <__NVIC_EnableIRQ>
}
 800b2a6:	bf00      	nop
 800b2a8:	3708      	adds	r7, #8
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}

0800b2ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b2ae:	b580      	push	{r7, lr}
 800b2b0:	b082      	sub	sp, #8
 800b2b2:	af00      	add	r7, sp, #0
 800b2b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f7ff ffa2 	bl	800b200 <SysTick_Config>
 800b2bc:	4603      	mov	r3, r0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b2c6:	b480      	push	{r7}
 800b2c8:	b085      	sub	sp, #20
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	d008      	beq.n	800b2f0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2204      	movs	r2, #4
 800b2e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	e022      	b.n	800b336 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	681a      	ldr	r2, [r3, #0]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f022 020e 	bic.w	r2, r2, #14
 800b2fe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	f022 0201 	bic.w	r2, r2, #1
 800b30e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b314:	f003 021c 	and.w	r2, r3, #28
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b31c:	2101      	movs	r1, #1
 800b31e:	fa01 f202 	lsl.w	r2, r1, r2
 800b322:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2201      	movs	r2, #1
 800b328:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2200      	movs	r2, #0
 800b330:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800b334:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800b336:	4618      	mov	r0, r3
 800b338:	3714      	adds	r7, #20
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr

0800b342 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b342:	b580      	push	{r7, lr}
 800b344:	b084      	sub	sp, #16
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b34a:	2300      	movs	r3, #0
 800b34c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2b02      	cmp	r3, #2
 800b358:	d005      	beq.n	800b366 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2204      	movs	r2, #4
 800b35e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	73fb      	strb	r3, [r7, #15]
 800b364:	e029      	b.n	800b3ba <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	681a      	ldr	r2, [r3, #0]
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f022 020e 	bic.w	r2, r2, #14
 800b374:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f022 0201 	bic.w	r2, r2, #1
 800b384:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b38a:	f003 021c 	and.w	r2, r3, #28
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b392:	2101      	movs	r1, #1
 800b394:	fa01 f202 	lsl.w	r2, r1, r2
 800b398:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2201      	movs	r2, #1
 800b39e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d003      	beq.n	800b3ba <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	4798      	blx	r3
    }
  }
  return status;
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3710      	adds	r7, #16
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b087      	sub	sp, #28
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b3d2:	e154      	b.n	800b67e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	2101      	movs	r1, #1
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b3e0:	4013      	ands	r3, r2
 800b3e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	f000 8146 	beq.w	800b678 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	f003 0303 	and.w	r3, r3, #3
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	d005      	beq.n	800b404 <HAL_GPIO_Init+0x40>
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	f003 0303 	and.w	r3, r3, #3
 800b400:	2b02      	cmp	r3, #2
 800b402:	d130      	bne.n	800b466 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	689b      	ldr	r3, [r3, #8]
 800b408:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	005b      	lsls	r3, r3, #1
 800b40e:	2203      	movs	r2, #3
 800b410:	fa02 f303 	lsl.w	r3, r2, r3
 800b414:	43db      	mvns	r3, r3
 800b416:	693a      	ldr	r2, [r7, #16]
 800b418:	4013      	ands	r3, r2
 800b41a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	68da      	ldr	r2, [r3, #12]
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	005b      	lsls	r3, r3, #1
 800b424:	fa02 f303 	lsl.w	r3, r2, r3
 800b428:	693a      	ldr	r2, [r7, #16]
 800b42a:	4313      	orrs	r3, r2
 800b42c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	693a      	ldr	r2, [r7, #16]
 800b432:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b43a:	2201      	movs	r2, #1
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	fa02 f303 	lsl.w	r3, r2, r3
 800b442:	43db      	mvns	r3, r3
 800b444:	693a      	ldr	r2, [r7, #16]
 800b446:	4013      	ands	r3, r2
 800b448:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	685b      	ldr	r3, [r3, #4]
 800b44e:	091b      	lsrs	r3, r3, #4
 800b450:	f003 0201 	and.w	r2, r3, #1
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	fa02 f303 	lsl.w	r3, r2, r3
 800b45a:	693a      	ldr	r2, [r7, #16]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	693a      	ldr	r2, [r7, #16]
 800b464:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	f003 0303 	and.w	r3, r3, #3
 800b46e:	2b03      	cmp	r3, #3
 800b470:	d017      	beq.n	800b4a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	68db      	ldr	r3, [r3, #12]
 800b476:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	005b      	lsls	r3, r3, #1
 800b47c:	2203      	movs	r2, #3
 800b47e:	fa02 f303 	lsl.w	r3, r2, r3
 800b482:	43db      	mvns	r3, r3
 800b484:	693a      	ldr	r2, [r7, #16]
 800b486:	4013      	ands	r3, r2
 800b488:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	689a      	ldr	r2, [r3, #8]
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	005b      	lsls	r3, r3, #1
 800b492:	fa02 f303 	lsl.w	r3, r2, r3
 800b496:	693a      	ldr	r2, [r7, #16]
 800b498:	4313      	orrs	r3, r2
 800b49a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	693a      	ldr	r2, [r7, #16]
 800b4a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	f003 0303 	and.w	r3, r3, #3
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d123      	bne.n	800b4f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b4ae:	697b      	ldr	r3, [r7, #20]
 800b4b0:	08da      	lsrs	r2, r3, #3
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	3208      	adds	r2, #8
 800b4b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	f003 0307 	and.w	r3, r3, #7
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	220f      	movs	r2, #15
 800b4c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ca:	43db      	mvns	r3, r3
 800b4cc:	693a      	ldr	r2, [r7, #16]
 800b4ce:	4013      	ands	r3, r2
 800b4d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	691a      	ldr	r2, [r3, #16]
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f003 0307 	and.w	r3, r3, #7
 800b4dc:	009b      	lsls	r3, r3, #2
 800b4de:	fa02 f303 	lsl.w	r3, r2, r3
 800b4e2:	693a      	ldr	r2, [r7, #16]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	08da      	lsrs	r2, r3, #3
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	3208      	adds	r2, #8
 800b4f0:	6939      	ldr	r1, [r7, #16]
 800b4f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	005b      	lsls	r3, r3, #1
 800b500:	2203      	movs	r2, #3
 800b502:	fa02 f303 	lsl.w	r3, r2, r3
 800b506:	43db      	mvns	r3, r3
 800b508:	693a      	ldr	r2, [r7, #16]
 800b50a:	4013      	ands	r3, r2
 800b50c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	685b      	ldr	r3, [r3, #4]
 800b512:	f003 0203 	and.w	r2, r3, #3
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	005b      	lsls	r3, r3, #1
 800b51a:	fa02 f303 	lsl.w	r3, r2, r3
 800b51e:	693a      	ldr	r2, [r7, #16]
 800b520:	4313      	orrs	r3, r2
 800b522:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	693a      	ldr	r2, [r7, #16]
 800b528:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 80a0 	beq.w	800b678 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b538:	4b58      	ldr	r3, [pc, #352]	; (800b69c <HAL_GPIO_Init+0x2d8>)
 800b53a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b53c:	4a57      	ldr	r2, [pc, #348]	; (800b69c <HAL_GPIO_Init+0x2d8>)
 800b53e:	f043 0301 	orr.w	r3, r3, #1
 800b542:	6613      	str	r3, [r2, #96]	; 0x60
 800b544:	4b55      	ldr	r3, [pc, #340]	; (800b69c <HAL_GPIO_Init+0x2d8>)
 800b546:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b548:	f003 0301 	and.w	r3, r3, #1
 800b54c:	60bb      	str	r3, [r7, #8]
 800b54e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800b550:	4a53      	ldr	r2, [pc, #332]	; (800b6a0 <HAL_GPIO_Init+0x2dc>)
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	089b      	lsrs	r3, r3, #2
 800b556:	3302      	adds	r3, #2
 800b558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b55c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	f003 0303 	and.w	r3, r3, #3
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	220f      	movs	r2, #15
 800b568:	fa02 f303 	lsl.w	r3, r2, r3
 800b56c:	43db      	mvns	r3, r3
 800b56e:	693a      	ldr	r2, [r7, #16]
 800b570:	4013      	ands	r3, r2
 800b572:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b57a:	d019      	beq.n	800b5b0 <HAL_GPIO_Init+0x1ec>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	4a49      	ldr	r2, [pc, #292]	; (800b6a4 <HAL_GPIO_Init+0x2e0>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d013      	beq.n	800b5ac <HAL_GPIO_Init+0x1e8>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	4a48      	ldr	r2, [pc, #288]	; (800b6a8 <HAL_GPIO_Init+0x2e4>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d00d      	beq.n	800b5a8 <HAL_GPIO_Init+0x1e4>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	4a47      	ldr	r2, [pc, #284]	; (800b6ac <HAL_GPIO_Init+0x2e8>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d007      	beq.n	800b5a4 <HAL_GPIO_Init+0x1e0>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	4a46      	ldr	r2, [pc, #280]	; (800b6b0 <HAL_GPIO_Init+0x2ec>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d101      	bne.n	800b5a0 <HAL_GPIO_Init+0x1dc>
 800b59c:	2304      	movs	r3, #4
 800b59e:	e008      	b.n	800b5b2 <HAL_GPIO_Init+0x1ee>
 800b5a0:	2307      	movs	r3, #7
 800b5a2:	e006      	b.n	800b5b2 <HAL_GPIO_Init+0x1ee>
 800b5a4:	2303      	movs	r3, #3
 800b5a6:	e004      	b.n	800b5b2 <HAL_GPIO_Init+0x1ee>
 800b5a8:	2302      	movs	r3, #2
 800b5aa:	e002      	b.n	800b5b2 <HAL_GPIO_Init+0x1ee>
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e000      	b.n	800b5b2 <HAL_GPIO_Init+0x1ee>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	697a      	ldr	r2, [r7, #20]
 800b5b4:	f002 0203 	and.w	r2, r2, #3
 800b5b8:	0092      	lsls	r2, r2, #2
 800b5ba:	4093      	lsls	r3, r2
 800b5bc:	693a      	ldr	r2, [r7, #16]
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800b5c2:	4937      	ldr	r1, [pc, #220]	; (800b6a0 <HAL_GPIO_Init+0x2dc>)
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	089b      	lsrs	r3, r3, #2
 800b5c8:	3302      	adds	r3, #2
 800b5ca:	693a      	ldr	r2, [r7, #16]
 800b5cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b5d0:	4b38      	ldr	r3, [pc, #224]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	43db      	mvns	r3, r3
 800b5da:	693a      	ldr	r2, [r7, #16]
 800b5dc:	4013      	ands	r3, r2
 800b5de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	685b      	ldr	r3, [r3, #4]
 800b5e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d003      	beq.n	800b5f4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800b5ec:	693a      	ldr	r2, [r7, #16]
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b5f4:	4a2f      	ldr	r2, [pc, #188]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b5fa:	4b2e      	ldr	r3, [pc, #184]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b5fc:	68db      	ldr	r3, [r3, #12]
 800b5fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	43db      	mvns	r3, r3
 800b604:	693a      	ldr	r2, [r7, #16]
 800b606:	4013      	ands	r3, r2
 800b608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b612:	2b00      	cmp	r3, #0
 800b614:	d003      	beq.n	800b61e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800b616:	693a      	ldr	r2, [r7, #16]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	4313      	orrs	r3, r2
 800b61c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b61e:	4a25      	ldr	r2, [pc, #148]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800b624:	4b23      	ldr	r3, [pc, #140]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	43db      	mvns	r3, r3
 800b62e:	693a      	ldr	r2, [r7, #16]
 800b630:	4013      	ands	r3, r2
 800b632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d003      	beq.n	800b648 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800b640:	693a      	ldr	r2, [r7, #16]
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	4313      	orrs	r3, r2
 800b646:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b648:	4a1a      	ldr	r2, [pc, #104]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800b64e:	4b19      	ldr	r3, [pc, #100]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	43db      	mvns	r3, r3
 800b658:	693a      	ldr	r2, [r7, #16]
 800b65a:	4013      	ands	r3, r2
 800b65c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b666:	2b00      	cmp	r3, #0
 800b668:	d003      	beq.n	800b672 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b66a:	693a      	ldr	r2, [r7, #16]
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	4313      	orrs	r3, r2
 800b670:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b672:	4a10      	ldr	r2, [pc, #64]	; (800b6b4 <HAL_GPIO_Init+0x2f0>)
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	3301      	adds	r3, #1
 800b67c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	681a      	ldr	r2, [r3, #0]
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	fa22 f303 	lsr.w	r3, r2, r3
 800b688:	2b00      	cmp	r3, #0
 800b68a:	f47f aea3 	bne.w	800b3d4 <HAL_GPIO_Init+0x10>
  }
}
 800b68e:	bf00      	nop
 800b690:	bf00      	nop
 800b692:	371c      	adds	r7, #28
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr
 800b69c:	40021000 	.word	0x40021000
 800b6a0:	40010000 	.word	0x40010000
 800b6a4:	48000400 	.word	0x48000400
 800b6a8:	48000800 	.word	0x48000800
 800b6ac:	48000c00 	.word	0x48000c00
 800b6b0:	48001000 	.word	0x48001000
 800b6b4:	40010400 	.word	0x40010400

0800b6b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b085      	sub	sp, #20
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	691a      	ldr	r2, [r3, #16]
 800b6c8:	887b      	ldrh	r3, [r7, #2]
 800b6ca:	4013      	ands	r3, r2
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d002      	beq.n	800b6d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	73fb      	strb	r3, [r7, #15]
 800b6d4:	e001      	b.n	800b6da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b6da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3714      	adds	r7, #20
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b083      	sub	sp, #12
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	807b      	strh	r3, [r7, #2]
 800b6f4:	4613      	mov	r3, r2
 800b6f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b6f8:	787b      	ldrb	r3, [r7, #1]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d003      	beq.n	800b706 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b6fe:	887a      	ldrh	r2, [r7, #2]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b704:	e002      	b.n	800b70c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b706:	887a      	ldrh	r2, [r7, #2]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b70c:	bf00      	nop
 800b70e:	370c      	adds	r7, #12
 800b710:	46bd      	mov	sp, r7
 800b712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b716:	4770      	bx	lr

0800b718 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b718:	b480      	push	{r7}
 800b71a:	b085      	sub	sp, #20
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
 800b720:	460b      	mov	r3, r1
 800b722:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	695b      	ldr	r3, [r3, #20]
 800b728:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b72a:	887a      	ldrh	r2, [r7, #2]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	4013      	ands	r3, r2
 800b730:	041a      	lsls	r2, r3, #16
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	43d9      	mvns	r1, r3
 800b736:	887b      	ldrh	r3, [r7, #2]
 800b738:	400b      	ands	r3, r1
 800b73a:	431a      	orrs	r2, r3
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	619a      	str	r2, [r3, #24]
}
 800b740:	bf00      	nop
 800b742:	3714      	adds	r7, #20
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b082      	sub	sp, #8
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d101      	bne.n	800b75e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b75a:	2301      	movs	r3, #1
 800b75c:	e081      	b.n	800b862 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b764:	b2db      	uxtb	r3, r3
 800b766:	2b00      	cmp	r3, #0
 800b768:	d106      	bne.n	800b778 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2200      	movs	r2, #0
 800b76e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f7f7 f8fc 	bl	8002970 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2224      	movs	r2, #36	; 0x24
 800b77c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	681a      	ldr	r2, [r3, #0]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f022 0201 	bic.w	r2, r2, #1
 800b78e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	685a      	ldr	r2, [r3, #4]
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b79c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	689a      	ldr	r2, [r3, #8]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b7ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	68db      	ldr	r3, [r3, #12]
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d107      	bne.n	800b7c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	689a      	ldr	r2, [r3, #8]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b7c2:	609a      	str	r2, [r3, #8]
 800b7c4:	e006      	b.n	800b7d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	689a      	ldr	r2, [r3, #8]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b7d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	2b02      	cmp	r3, #2
 800b7da:	d104      	bne.n	800b7e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b7e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	687a      	ldr	r2, [r7, #4]
 800b7ee:	6812      	ldr	r2, [r2, #0]
 800b7f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b7f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	68da      	ldr	r2, [r3, #12]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b808:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	691a      	ldr	r2, [r3, #16]
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	695b      	ldr	r3, [r3, #20]
 800b812:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	699b      	ldr	r3, [r3, #24]
 800b81a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	430a      	orrs	r2, r1
 800b822:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	69d9      	ldr	r1, [r3, #28]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6a1a      	ldr	r2, [r3, #32]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	430a      	orrs	r2, r1
 800b832:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f042 0201 	orr.w	r2, r2, #1
 800b842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2200      	movs	r2, #0
 800b848:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2220      	movs	r2, #32
 800b84e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2200      	movs	r2, #0
 800b856:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2200      	movs	r2, #0
 800b85c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b860:	2300      	movs	r3, #0
}
 800b862:	4618      	mov	r0, r3
 800b864:	3708      	adds	r7, #8
 800b866:	46bd      	mov	sp, r7
 800b868:	bd80      	pop	{r7, pc}
	...

0800b86c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b088      	sub	sp, #32
 800b870:	af02      	add	r7, sp, #8
 800b872:	60f8      	str	r0, [r7, #12]
 800b874:	4608      	mov	r0, r1
 800b876:	4611      	mov	r1, r2
 800b878:	461a      	mov	r2, r3
 800b87a:	4603      	mov	r3, r0
 800b87c:	817b      	strh	r3, [r7, #10]
 800b87e:	460b      	mov	r3, r1
 800b880:	813b      	strh	r3, [r7, #8]
 800b882:	4613      	mov	r3, r2
 800b884:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b88c:	b2db      	uxtb	r3, r3
 800b88e:	2b20      	cmp	r3, #32
 800b890:	f040 80f9 	bne.w	800ba86 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b894:	6a3b      	ldr	r3, [r7, #32]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d002      	beq.n	800b8a0 <HAL_I2C_Mem_Write+0x34>
 800b89a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d105      	bne.n	800b8ac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b8a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e0ed      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d101      	bne.n	800b8ba <HAL_I2C_Mem_Write+0x4e>
 800b8b6:	2302      	movs	r3, #2
 800b8b8:	e0e6      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2201      	movs	r2, #1
 800b8be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b8c2:	f7ff fbbf 	bl	800b044 <HAL_GetTick>
 800b8c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	2319      	movs	r3, #25
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b8d4:	68f8      	ldr	r0, [r7, #12]
 800b8d6:	f000 fac3 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d001      	beq.n	800b8e4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	e0d1      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	2221      	movs	r2, #33	; 0x21
 800b8e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	2240      	movs	r2, #64	; 0x40
 800b8f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	6a3a      	ldr	r2, [r7, #32]
 800b8fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b904:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2200      	movs	r2, #0
 800b90a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b90c:	88f8      	ldrh	r0, [r7, #6]
 800b90e:	893a      	ldrh	r2, [r7, #8]
 800b910:	8979      	ldrh	r1, [r7, #10]
 800b912:	697b      	ldr	r3, [r7, #20]
 800b914:	9301      	str	r3, [sp, #4]
 800b916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b918:	9300      	str	r3, [sp, #0]
 800b91a:	4603      	mov	r3, r0
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f000 f9d3 	bl	800bcc8 <I2C_RequestMemoryWrite>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	d005      	beq.n	800b934 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2200      	movs	r2, #0
 800b92c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	e0a9      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b938:	b29b      	uxth	r3, r3
 800b93a:	2bff      	cmp	r3, #255	; 0xff
 800b93c:	d90e      	bls.n	800b95c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	22ff      	movs	r2, #255	; 0xff
 800b942:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b948:	b2da      	uxtb	r2, r3
 800b94a:	8979      	ldrh	r1, [r7, #10]
 800b94c:	2300      	movs	r3, #0
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b954:	68f8      	ldr	r0, [r7, #12]
 800b956:	f000 fc2b 	bl	800c1b0 <I2C_TransferConfig>
 800b95a:	e00f      	b.n	800b97c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b960:	b29a      	uxth	r2, r3
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b96a:	b2da      	uxtb	r2, r3
 800b96c:	8979      	ldrh	r1, [r7, #10]
 800b96e:	2300      	movs	r3, #0
 800b970:	9300      	str	r3, [sp, #0]
 800b972:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	f000 fc1a 	bl	800c1b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b97c:	697a      	ldr	r2, [r7, #20]
 800b97e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b980:	68f8      	ldr	r0, [r7, #12]
 800b982:	f000 faad 	bl	800bee0 <I2C_WaitOnTXISFlagUntilTimeout>
 800b986:	4603      	mov	r3, r0
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d001      	beq.n	800b990 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	e07b      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b994:	781a      	ldrb	r2, [r3, #0]
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9a0:	1c5a      	adds	r2, r3, #1
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	3b01      	subs	r3, #1
 800b9ae:	b29a      	uxth	r2, r3
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9b8:	3b01      	subs	r3, #1
 800b9ba:	b29a      	uxth	r2, r3
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9c4:	b29b      	uxth	r3, r3
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d034      	beq.n	800ba34 <HAL_I2C_Mem_Write+0x1c8>
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d130      	bne.n	800ba34 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	9300      	str	r3, [sp, #0]
 800b9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d8:	2200      	movs	r2, #0
 800b9da:	2180      	movs	r1, #128	; 0x80
 800b9dc:	68f8      	ldr	r0, [r7, #12]
 800b9de:	f000 fa3f 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d001      	beq.n	800b9ec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	e04d      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9f0:	b29b      	uxth	r3, r3
 800b9f2:	2bff      	cmp	r3, #255	; 0xff
 800b9f4:	d90e      	bls.n	800ba14 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	22ff      	movs	r2, #255	; 0xff
 800b9fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba00:	b2da      	uxtb	r2, r3
 800ba02:	8979      	ldrh	r1, [r7, #10]
 800ba04:	2300      	movs	r3, #0
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ba0c:	68f8      	ldr	r0, [r7, #12]
 800ba0e:	f000 fbcf 	bl	800c1b0 <I2C_TransferConfig>
 800ba12:	e00f      	b.n	800ba34 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba18:	b29a      	uxth	r2, r3
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba22:	b2da      	uxtb	r2, r3
 800ba24:	8979      	ldrh	r1, [r7, #10]
 800ba26:	2300      	movs	r3, #0
 800ba28:	9300      	str	r3, [sp, #0]
 800ba2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ba2e:	68f8      	ldr	r0, [r7, #12]
 800ba30:	f000 fbbe 	bl	800c1b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba38:	b29b      	uxth	r3, r3
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d19e      	bne.n	800b97c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ba3e:	697a      	ldr	r2, [r7, #20]
 800ba40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f000 fa8c 	bl	800bf60 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e01a      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	2220      	movs	r2, #32
 800ba58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	6859      	ldr	r1, [r3, #4]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681a      	ldr	r2, [r3, #0]
 800ba64:	4b0a      	ldr	r3, [pc, #40]	; (800ba90 <HAL_I2C_Mem_Write+0x224>)
 800ba66:	400b      	ands	r3, r1
 800ba68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2220      	movs	r2, #32
 800ba6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2200      	movs	r2, #0
 800ba76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	e000      	b.n	800ba88 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800ba86:	2302      	movs	r3, #2
  }
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3718      	adds	r7, #24
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	fe00e800 	.word	0xfe00e800

0800ba94 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b088      	sub	sp, #32
 800ba98:	af02      	add	r7, sp, #8
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	4608      	mov	r0, r1
 800ba9e:	4611      	mov	r1, r2
 800baa0:	461a      	mov	r2, r3
 800baa2:	4603      	mov	r3, r0
 800baa4:	817b      	strh	r3, [r7, #10]
 800baa6:	460b      	mov	r3, r1
 800baa8:	813b      	strh	r3, [r7, #8]
 800baaa:	4613      	mov	r3, r2
 800baac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	2b20      	cmp	r3, #32
 800bab8:	f040 80fd 	bne.w	800bcb6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800babc:	6a3b      	ldr	r3, [r7, #32]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d002      	beq.n	800bac8 <HAL_I2C_Mem_Read+0x34>
 800bac2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d105      	bne.n	800bad4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bace:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800bad0:	2301      	movs	r3, #1
 800bad2:	e0f1      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bada:	2b01      	cmp	r3, #1
 800badc:	d101      	bne.n	800bae2 <HAL_I2C_Mem_Read+0x4e>
 800bade:	2302      	movs	r3, #2
 800bae0:	e0ea      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	2201      	movs	r2, #1
 800bae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800baea:	f7ff faab 	bl	800b044 <HAL_GetTick>
 800baee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	9300      	str	r3, [sp, #0]
 800baf4:	2319      	movs	r3, #25
 800baf6:	2201      	movs	r2, #1
 800baf8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bafc:	68f8      	ldr	r0, [r7, #12]
 800bafe:	f000 f9af 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bb02:	4603      	mov	r3, r0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d001      	beq.n	800bb0c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e0d5      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2222      	movs	r2, #34	; 0x22
 800bb10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	2240      	movs	r2, #64	; 0x40
 800bb18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	6a3a      	ldr	r2, [r7, #32]
 800bb26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bb2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2200      	movs	r2, #0
 800bb32:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bb34:	88f8      	ldrh	r0, [r7, #6]
 800bb36:	893a      	ldrh	r2, [r7, #8]
 800bb38:	8979      	ldrh	r1, [r7, #10]
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	9301      	str	r3, [sp, #4]
 800bb3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb40:	9300      	str	r3, [sp, #0]
 800bb42:	4603      	mov	r3, r0
 800bb44:	68f8      	ldr	r0, [r7, #12]
 800bb46:	f000 f913 	bl	800bd70 <I2C_RequestMemoryRead>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d005      	beq.n	800bb5c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2200      	movs	r2, #0
 800bb54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bb58:	2301      	movs	r3, #1
 800bb5a:	e0ad      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	2bff      	cmp	r3, #255	; 0xff
 800bb64:	d90e      	bls.n	800bb84 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	22ff      	movs	r2, #255	; 0xff
 800bb6a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb70:	b2da      	uxtb	r2, r3
 800bb72:	8979      	ldrh	r1, [r7, #10]
 800bb74:	4b52      	ldr	r3, [pc, #328]	; (800bcc0 <HAL_I2C_Mem_Read+0x22c>)
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bb7c:	68f8      	ldr	r0, [r7, #12]
 800bb7e:	f000 fb17 	bl	800c1b0 <I2C_TransferConfig>
 800bb82:	e00f      	b.n	800bba4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb88:	b29a      	uxth	r2, r3
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb92:	b2da      	uxtb	r2, r3
 800bb94:	8979      	ldrh	r1, [r7, #10]
 800bb96:	4b4a      	ldr	r3, [pc, #296]	; (800bcc0 <HAL_I2C_Mem_Read+0x22c>)
 800bb98:	9300      	str	r3, [sp, #0]
 800bb9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bb9e:	68f8      	ldr	r0, [r7, #12]
 800bba0:	f000 fb06 	bl	800c1b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800bba4:	697b      	ldr	r3, [r7, #20]
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbaa:	2200      	movs	r2, #0
 800bbac:	2104      	movs	r1, #4
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f000 f956 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d001      	beq.n	800bbbe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800bbba:	2301      	movs	r3, #1
 800bbbc:	e07c      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc8:	b2d2      	uxtb	r2, r2
 800bbca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbd0:	1c5a      	adds	r2, r3, #1
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbda:	3b01      	subs	r3, #1
 800bbdc:	b29a      	uxth	r2, r3
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbe6:	b29b      	uxth	r3, r3
 800bbe8:	3b01      	subs	r3, #1
 800bbea:	b29a      	uxth	r2, r3
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbf4:	b29b      	uxth	r3, r3
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d034      	beq.n	800bc64 <HAL_I2C_Mem_Read+0x1d0>
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d130      	bne.n	800bc64 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	9300      	str	r3, [sp, #0]
 800bc06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc08:	2200      	movs	r2, #0
 800bc0a:	2180      	movs	r1, #128	; 0x80
 800bc0c:	68f8      	ldr	r0, [r7, #12]
 800bc0e:	f000 f927 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d001      	beq.n	800bc1c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800bc18:	2301      	movs	r3, #1
 800bc1a:	e04d      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc20:	b29b      	uxth	r3, r3
 800bc22:	2bff      	cmp	r3, #255	; 0xff
 800bc24:	d90e      	bls.n	800bc44 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	22ff      	movs	r2, #255	; 0xff
 800bc2a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc30:	b2da      	uxtb	r2, r3
 800bc32:	8979      	ldrh	r1, [r7, #10]
 800bc34:	2300      	movs	r3, #0
 800bc36:	9300      	str	r3, [sp, #0]
 800bc38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f000 fab7 	bl	800c1b0 <I2C_TransferConfig>
 800bc42:	e00f      	b.n	800bc64 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc48:	b29a      	uxth	r2, r3
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc52:	b2da      	uxtb	r2, r3
 800bc54:	8979      	ldrh	r1, [r7, #10]
 800bc56:	2300      	movs	r3, #0
 800bc58:	9300      	str	r3, [sp, #0]
 800bc5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bc5e:	68f8      	ldr	r0, [r7, #12]
 800bc60:	f000 faa6 	bl	800c1b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc68:	b29b      	uxth	r3, r3
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d19a      	bne.n	800bba4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bc6e:	697a      	ldr	r2, [r7, #20]
 800bc70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bc72:	68f8      	ldr	r0, [r7, #12]
 800bc74:	f000 f974 	bl	800bf60 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d001      	beq.n	800bc82 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e01a      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	2220      	movs	r2, #32
 800bc88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	6859      	ldr	r1, [r3, #4]
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681a      	ldr	r2, [r3, #0]
 800bc94:	4b0b      	ldr	r3, [pc, #44]	; (800bcc4 <HAL_I2C_Mem_Read+0x230>)
 800bc96:	400b      	ands	r3, r1
 800bc98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2220      	movs	r2, #32
 800bc9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	2200      	movs	r2, #0
 800bca6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2200      	movs	r2, #0
 800bcae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	e000      	b.n	800bcb8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800bcb6:	2302      	movs	r3, #2
  }
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3718      	adds	r7, #24
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}
 800bcc0:	80002400 	.word	0x80002400
 800bcc4:	fe00e800 	.word	0xfe00e800

0800bcc8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b086      	sub	sp, #24
 800bccc:	af02      	add	r7, sp, #8
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	4608      	mov	r0, r1
 800bcd2:	4611      	mov	r1, r2
 800bcd4:	461a      	mov	r2, r3
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	817b      	strh	r3, [r7, #10]
 800bcda:	460b      	mov	r3, r1
 800bcdc:	813b      	strh	r3, [r7, #8]
 800bcde:	4613      	mov	r3, r2
 800bce0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bce2:	88fb      	ldrh	r3, [r7, #6]
 800bce4:	b2da      	uxtb	r2, r3
 800bce6:	8979      	ldrh	r1, [r7, #10]
 800bce8:	4b20      	ldr	r3, [pc, #128]	; (800bd6c <I2C_RequestMemoryWrite+0xa4>)
 800bcea:	9300      	str	r3, [sp, #0]
 800bcec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bcf0:	68f8      	ldr	r0, [r7, #12]
 800bcf2:	f000 fa5d 	bl	800c1b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bcf6:	69fa      	ldr	r2, [r7, #28]
 800bcf8:	69b9      	ldr	r1, [r7, #24]
 800bcfa:	68f8      	ldr	r0, [r7, #12]
 800bcfc:	f000 f8f0 	bl	800bee0 <I2C_WaitOnTXISFlagUntilTimeout>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d001      	beq.n	800bd0a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	e02c      	b.n	800bd64 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bd0a:	88fb      	ldrh	r3, [r7, #6]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d105      	bne.n	800bd1c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bd10:	893b      	ldrh	r3, [r7, #8]
 800bd12:	b2da      	uxtb	r2, r3
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	629a      	str	r2, [r3, #40]	; 0x28
 800bd1a:	e015      	b.n	800bd48 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bd1c:	893b      	ldrh	r3, [r7, #8]
 800bd1e:	0a1b      	lsrs	r3, r3, #8
 800bd20:	b29b      	uxth	r3, r3
 800bd22:	b2da      	uxtb	r2, r3
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd2a:	69fa      	ldr	r2, [r7, #28]
 800bd2c:	69b9      	ldr	r1, [r7, #24]
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	f000 f8d6 	bl	800bee0 <I2C_WaitOnTXISFlagUntilTimeout>
 800bd34:	4603      	mov	r3, r0
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d001      	beq.n	800bd3e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	e012      	b.n	800bd64 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bd3e:	893b      	ldrh	r3, [r7, #8]
 800bd40:	b2da      	uxtb	r2, r3
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800bd48:	69fb      	ldr	r3, [r7, #28]
 800bd4a:	9300      	str	r3, [sp, #0]
 800bd4c:	69bb      	ldr	r3, [r7, #24]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	2180      	movs	r1, #128	; 0x80
 800bd52:	68f8      	ldr	r0, [r7, #12]
 800bd54:	f000 f884 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d001      	beq.n	800bd62 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800bd5e:	2301      	movs	r3, #1
 800bd60:	e000      	b.n	800bd64 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800bd62:	2300      	movs	r3, #0
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3710      	adds	r7, #16
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}
 800bd6c:	80002000 	.word	0x80002000

0800bd70 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b086      	sub	sp, #24
 800bd74:	af02      	add	r7, sp, #8
 800bd76:	60f8      	str	r0, [r7, #12]
 800bd78:	4608      	mov	r0, r1
 800bd7a:	4611      	mov	r1, r2
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	4603      	mov	r3, r0
 800bd80:	817b      	strh	r3, [r7, #10]
 800bd82:	460b      	mov	r3, r1
 800bd84:	813b      	strh	r3, [r7, #8]
 800bd86:	4613      	mov	r3, r2
 800bd88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800bd8a:	88fb      	ldrh	r3, [r7, #6]
 800bd8c:	b2da      	uxtb	r2, r3
 800bd8e:	8979      	ldrh	r1, [r7, #10]
 800bd90:	4b20      	ldr	r3, [pc, #128]	; (800be14 <I2C_RequestMemoryRead+0xa4>)
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	2300      	movs	r3, #0
 800bd96:	68f8      	ldr	r0, [r7, #12]
 800bd98:	f000 fa0a 	bl	800c1b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd9c:	69fa      	ldr	r2, [r7, #28]
 800bd9e:	69b9      	ldr	r1, [r7, #24]
 800bda0:	68f8      	ldr	r0, [r7, #12]
 800bda2:	f000 f89d 	bl	800bee0 <I2C_WaitOnTXISFlagUntilTimeout>
 800bda6:	4603      	mov	r3, r0
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d001      	beq.n	800bdb0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800bdac:	2301      	movs	r3, #1
 800bdae:	e02c      	b.n	800be0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bdb0:	88fb      	ldrh	r3, [r7, #6]
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d105      	bne.n	800bdc2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bdb6:	893b      	ldrh	r3, [r7, #8]
 800bdb8:	b2da      	uxtb	r2, r3
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	629a      	str	r2, [r3, #40]	; 0x28
 800bdc0:	e015      	b.n	800bdee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bdc2:	893b      	ldrh	r3, [r7, #8]
 800bdc4:	0a1b      	lsrs	r3, r3, #8
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	b2da      	uxtb	r2, r3
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bdd0:	69fa      	ldr	r2, [r7, #28]
 800bdd2:	69b9      	ldr	r1, [r7, #24]
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f000 f883 	bl	800bee0 <I2C_WaitOnTXISFlagUntilTimeout>
 800bdda:	4603      	mov	r3, r0
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d001      	beq.n	800bde4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800bde0:	2301      	movs	r3, #1
 800bde2:	e012      	b.n	800be0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bde4:	893b      	ldrh	r3, [r7, #8]
 800bde6:	b2da      	uxtb	r2, r3
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800bdee:	69fb      	ldr	r3, [r7, #28]
 800bdf0:	9300      	str	r3, [sp, #0]
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	2140      	movs	r1, #64	; 0x40
 800bdf8:	68f8      	ldr	r0, [r7, #12]
 800bdfa:	f000 f831 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bdfe:	4603      	mov	r3, r0
 800be00:	2b00      	cmp	r3, #0
 800be02:	d001      	beq.n	800be08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800be04:	2301      	movs	r3, #1
 800be06:	e000      	b.n	800be0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800be08:	2300      	movs	r3, #0
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3710      	adds	r7, #16
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	80002000 	.word	0x80002000

0800be18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	699b      	ldr	r3, [r3, #24]
 800be26:	f003 0302 	and.w	r3, r3, #2
 800be2a:	2b02      	cmp	r3, #2
 800be2c:	d103      	bne.n	800be36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2200      	movs	r2, #0
 800be34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	f003 0301 	and.w	r3, r3, #1
 800be40:	2b01      	cmp	r3, #1
 800be42:	d007      	beq.n	800be54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	699a      	ldr	r2, [r3, #24]
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	f042 0201 	orr.w	r2, r2, #1
 800be52:	619a      	str	r2, [r3, #24]
  }
}
 800be54:	bf00      	nop
 800be56:	370c      	adds	r7, #12
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr

0800be60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	60f8      	str	r0, [r7, #12]
 800be68:	60b9      	str	r1, [r7, #8]
 800be6a:	603b      	str	r3, [r7, #0]
 800be6c:	4613      	mov	r3, r2
 800be6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800be70:	e022      	b.n	800beb8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be78:	d01e      	beq.n	800beb8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be7a:	f7ff f8e3 	bl	800b044 <HAL_GetTick>
 800be7e:	4602      	mov	r2, r0
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	1ad3      	subs	r3, r2, r3
 800be84:	683a      	ldr	r2, [r7, #0]
 800be86:	429a      	cmp	r2, r3
 800be88:	d302      	bcc.n	800be90 <I2C_WaitOnFlagUntilTimeout+0x30>
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d113      	bne.n	800beb8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be94:	f043 0220 	orr.w	r2, r3, #32
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2220      	movs	r2, #32
 800bea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2200      	movs	r2, #0
 800bea8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2200      	movs	r2, #0
 800beb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e00f      	b.n	800bed8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	699a      	ldr	r2, [r3, #24]
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	4013      	ands	r3, r2
 800bec2:	68ba      	ldr	r2, [r7, #8]
 800bec4:	429a      	cmp	r2, r3
 800bec6:	bf0c      	ite	eq
 800bec8:	2301      	moveq	r3, #1
 800beca:	2300      	movne	r3, #0
 800becc:	b2db      	uxtb	r3, r3
 800bece:	461a      	mov	r2, r3
 800bed0:	79fb      	ldrb	r3, [r7, #7]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d0cd      	beq.n	800be72 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bed6:	2300      	movs	r3, #0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	60f8      	str	r0, [r7, #12]
 800bee8:	60b9      	str	r1, [r7, #8]
 800beea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800beec:	e02c      	b.n	800bf48 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800beee:	687a      	ldr	r2, [r7, #4]
 800bef0:	68b9      	ldr	r1, [r7, #8]
 800bef2:	68f8      	ldr	r0, [r7, #12]
 800bef4:	f000 f870 	bl	800bfd8 <I2C_IsErrorOccurred>
 800bef8:	4603      	mov	r3, r0
 800befa:	2b00      	cmp	r3, #0
 800befc:	d001      	beq.n	800bf02 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800befe:	2301      	movs	r3, #1
 800bf00:	e02a      	b.n	800bf58 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf08:	d01e      	beq.n	800bf48 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf0a:	f7ff f89b 	bl	800b044 <HAL_GetTick>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	1ad3      	subs	r3, r2, r3
 800bf14:	68ba      	ldr	r2, [r7, #8]
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d302      	bcc.n	800bf20 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d113      	bne.n	800bf48 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf24:	f043 0220 	orr.w	r2, r3, #32
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	2220      	movs	r2, #32
 800bf30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2200      	movs	r2, #0
 800bf38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800bf44:	2301      	movs	r3, #1
 800bf46:	e007      	b.n	800bf58 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	699b      	ldr	r3, [r3, #24]
 800bf4e:	f003 0302 	and.w	r3, r3, #2
 800bf52:	2b02      	cmp	r3, #2
 800bf54:	d1cb      	bne.n	800beee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3710      	adds	r7, #16
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}

0800bf60 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b084      	sub	sp, #16
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf6c:	e028      	b.n	800bfc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf6e:	687a      	ldr	r2, [r7, #4]
 800bf70:	68b9      	ldr	r1, [r7, #8]
 800bf72:	68f8      	ldr	r0, [r7, #12]
 800bf74:	f000 f830 	bl	800bfd8 <I2C_IsErrorOccurred>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d001      	beq.n	800bf82 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bf7e:	2301      	movs	r3, #1
 800bf80:	e026      	b.n	800bfd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf82:	f7ff f85f 	bl	800b044 <HAL_GetTick>
 800bf86:	4602      	mov	r2, r0
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	1ad3      	subs	r3, r2, r3
 800bf8c:	68ba      	ldr	r2, [r7, #8]
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d302      	bcc.n	800bf98 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d113      	bne.n	800bfc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf9c:	f043 0220 	orr.w	r2, r3, #32
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2220      	movs	r2, #32
 800bfa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e007      	b.n	800bfd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	699b      	ldr	r3, [r3, #24]
 800bfc6:	f003 0320 	and.w	r3, r3, #32
 800bfca:	2b20      	cmp	r3, #32
 800bfcc:	d1cf      	bne.n	800bf6e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800bfce:	2300      	movs	r3, #0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3710      	adds	r7, #16
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}

0800bfd8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b08a      	sub	sp, #40	; 0x28
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	60f8      	str	r0, [r7, #12]
 800bfe0:	60b9      	str	r1, [r7, #8]
 800bfe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	699b      	ldr	r3, [r3, #24]
 800bff0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800bff2:	2300      	movs	r3, #0
 800bff4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800bffa:	69bb      	ldr	r3, [r7, #24]
 800bffc:	f003 0310 	and.w	r3, r3, #16
 800c000:	2b00      	cmp	r3, #0
 800c002:	d075      	beq.n	800c0f0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2210      	movs	r2, #16
 800c00a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c00c:	e056      	b.n	800c0bc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c014:	d052      	beq.n	800c0bc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c016:	f7ff f815 	bl	800b044 <HAL_GetTick>
 800c01a:	4602      	mov	r2, r0
 800c01c:	69fb      	ldr	r3, [r7, #28]
 800c01e:	1ad3      	subs	r3, r2, r3
 800c020:	68ba      	ldr	r2, [r7, #8]
 800c022:	429a      	cmp	r2, r3
 800c024:	d302      	bcc.n	800c02c <I2C_IsErrorOccurred+0x54>
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d147      	bne.n	800c0bc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c036:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c03e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	699b      	ldr	r3, [r3, #24]
 800c046:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c04a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c04e:	d12e      	bne.n	800c0ae <I2C_IsErrorOccurred+0xd6>
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c056:	d02a      	beq.n	800c0ae <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800c058:	7cfb      	ldrb	r3, [r7, #19]
 800c05a:	2b20      	cmp	r3, #32
 800c05c:	d027      	beq.n	800c0ae <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	685a      	ldr	r2, [r3, #4]
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c06c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c06e:	f7fe ffe9 	bl	800b044 <HAL_GetTick>
 800c072:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c074:	e01b      	b.n	800c0ae <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c076:	f7fe ffe5 	bl	800b044 <HAL_GetTick>
 800c07a:	4602      	mov	r2, r0
 800c07c:	69fb      	ldr	r3, [r7, #28]
 800c07e:	1ad3      	subs	r3, r2, r3
 800c080:	2b19      	cmp	r3, #25
 800c082:	d914      	bls.n	800c0ae <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c088:	f043 0220 	orr.w	r2, r3, #32
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	2220      	movs	r2, #32
 800c094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	2200      	movs	r2, #0
 800c09c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	699b      	ldr	r3, [r3, #24]
 800c0b4:	f003 0320 	and.w	r3, r3, #32
 800c0b8:	2b20      	cmp	r3, #32
 800c0ba:	d1dc      	bne.n	800c076 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	699b      	ldr	r3, [r3, #24]
 800c0c2:	f003 0320 	and.w	r3, r3, #32
 800c0c6:	2b20      	cmp	r3, #32
 800c0c8:	d003      	beq.n	800c0d2 <I2C_IsErrorOccurred+0xfa>
 800c0ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d09d      	beq.n	800c00e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c0d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d103      	bne.n	800c0e2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	2220      	movs	r2, #32
 800c0e0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c0e2:	6a3b      	ldr	r3, [r7, #32]
 800c0e4:	f043 0304 	orr.w	r3, r3, #4
 800c0e8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	699b      	ldr	r3, [r3, #24]
 800c0f6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d00b      	beq.n	800c11a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c102:	6a3b      	ldr	r3, [r7, #32]
 800c104:	f043 0301 	orr.w	r3, r3, #1
 800c108:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c112:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c114:	2301      	movs	r3, #1
 800c116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c11a:	69bb      	ldr	r3, [r7, #24]
 800c11c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c120:	2b00      	cmp	r3, #0
 800c122:	d00b      	beq.n	800c13c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c124:	6a3b      	ldr	r3, [r7, #32]
 800c126:	f043 0308 	orr.w	r3, r3, #8
 800c12a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c134:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c136:	2301      	movs	r3, #1
 800c138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c142:	2b00      	cmp	r3, #0
 800c144:	d00b      	beq.n	800c15e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c146:	6a3b      	ldr	r3, [r7, #32]
 800c148:	f043 0302 	orr.w	r3, r3, #2
 800c14c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c156:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c158:	2301      	movs	r3, #1
 800c15a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800c15e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c162:	2b00      	cmp	r3, #0
 800c164:	d01c      	beq.n	800c1a0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c166:	68f8      	ldr	r0, [r7, #12]
 800c168:	f7ff fe56 	bl	800be18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	6859      	ldr	r1, [r3, #4]
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681a      	ldr	r2, [r3, #0]
 800c176:	4b0d      	ldr	r3, [pc, #52]	; (800c1ac <I2C_IsErrorOccurred+0x1d4>)
 800c178:	400b      	ands	r3, r1
 800c17a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c180:	6a3b      	ldr	r3, [r7, #32]
 800c182:	431a      	orrs	r2, r3
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	2220      	movs	r2, #32
 800c18c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	2200      	movs	r2, #0
 800c194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	2200      	movs	r2, #0
 800c19c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800c1a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3728      	adds	r7, #40	; 0x28
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	fe00e800 	.word	0xfe00e800

0800c1b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b087      	sub	sp, #28
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	60f8      	str	r0, [r7, #12]
 800c1b8:	607b      	str	r3, [r7, #4]
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	817b      	strh	r3, [r7, #10]
 800c1be:	4613      	mov	r3, r2
 800c1c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c1c2:	897b      	ldrh	r3, [r7, #10]
 800c1c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c1c8:	7a7b      	ldrb	r3, [r7, #9]
 800c1ca:	041b      	lsls	r3, r3, #16
 800c1cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c1d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c1d6:	6a3b      	ldr	r3, [r7, #32]
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	685a      	ldr	r2, [r3, #4]
 800c1e6:	6a3b      	ldr	r3, [r7, #32]
 800c1e8:	0d5b      	lsrs	r3, r3, #21
 800c1ea:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c1ee:	4b08      	ldr	r3, [pc, #32]	; (800c210 <I2C_TransferConfig+0x60>)
 800c1f0:	430b      	orrs	r3, r1
 800c1f2:	43db      	mvns	r3, r3
 800c1f4:	ea02 0103 	and.w	r1, r2, r3
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	697a      	ldr	r2, [r7, #20]
 800c1fe:	430a      	orrs	r2, r1
 800c200:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c202:	bf00      	nop
 800c204:	371c      	adds	r7, #28
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
 800c20e:	bf00      	nop
 800c210:	03ff63ff 	.word	0x03ff63ff

0800c214 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c214:	b480      	push	{r7}
 800c216:	b083      	sub	sp, #12
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c224:	b2db      	uxtb	r3, r3
 800c226:	2b20      	cmp	r3, #32
 800c228:	d138      	bne.n	800c29c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c230:	2b01      	cmp	r3, #1
 800c232:	d101      	bne.n	800c238 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c234:	2302      	movs	r3, #2
 800c236:	e032      	b.n	800c29e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2201      	movs	r2, #1
 800c23c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2224      	movs	r2, #36	; 0x24
 800c244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f022 0201 	bic.w	r2, r2, #1
 800c256:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	681a      	ldr	r2, [r3, #0]
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c266:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	6819      	ldr	r1, [r3, #0]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	683a      	ldr	r2, [r7, #0]
 800c274:	430a      	orrs	r2, r1
 800c276:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	681a      	ldr	r2, [r3, #0]
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f042 0201 	orr.w	r2, r2, #1
 800c286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2220      	movs	r2, #32
 800c28c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2200      	movs	r2, #0
 800c294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c298:	2300      	movs	r3, #0
 800c29a:	e000      	b.n	800c29e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c29c:	2302      	movs	r3, #2
  }
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	370c      	adds	r7, #12
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a8:	4770      	bx	lr

0800c2aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c2aa:	b480      	push	{r7}
 800c2ac:	b085      	sub	sp, #20
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	6078      	str	r0, [r7, #4]
 800c2b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	2b20      	cmp	r3, #32
 800c2be:	d139      	bne.n	800c334 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c2c6:	2b01      	cmp	r3, #1
 800c2c8:	d101      	bne.n	800c2ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c2ca:	2302      	movs	r3, #2
 800c2cc:	e033      	b.n	800c336 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2201      	movs	r2, #1
 800c2d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2224      	movs	r2, #36	; 0x24
 800c2da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	681a      	ldr	r2, [r3, #0]
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f022 0201 	bic.w	r2, r2, #1
 800c2ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c2fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	021b      	lsls	r3, r3, #8
 800c302:	68fa      	ldr	r2, [r7, #12]
 800c304:	4313      	orrs	r3, r2
 800c306:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	68fa      	ldr	r2, [r7, #12]
 800c30e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	681a      	ldr	r2, [r3, #0]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f042 0201 	orr.w	r2, r2, #1
 800c31e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2220      	movs	r2, #32
 800c324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c330:	2300      	movs	r3, #0
 800c332:	e000      	b.n	800c336 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c334:	2302      	movs	r3, #2
  }
}
 800c336:	4618      	mov	r0, r3
 800c338:	3714      	adds	r7, #20
 800c33a:	46bd      	mov	sp, r7
 800c33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c340:	4770      	bx	lr
	...

0800c344 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c344:	b480      	push	{r7}
 800c346:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c348:	4b04      	ldr	r3, [pc, #16]	; (800c35c <HAL_PWREx_GetVoltageRange+0x18>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800c350:	4618      	mov	r0, r3
 800c352:	46bd      	mov	sp, r7
 800c354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c358:	4770      	bx	lr
 800c35a:	bf00      	nop
 800c35c:	40007000 	.word	0x40007000

0800c360 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c360:	b480      	push	{r7}
 800c362:	b085      	sub	sp, #20
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c36e:	d130      	bne.n	800c3d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c370:	4b23      	ldr	r3, [pc, #140]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c37c:	d038      	beq.n	800c3f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c37e:	4b20      	ldr	r3, [pc, #128]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c386:	4a1e      	ldr	r2, [pc, #120]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c388:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c38c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c38e:	4b1d      	ldr	r3, [pc, #116]	; (800c404 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	2232      	movs	r2, #50	; 0x32
 800c394:	fb02 f303 	mul.w	r3, r2, r3
 800c398:	4a1b      	ldr	r2, [pc, #108]	; (800c408 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800c39a:	fba2 2303 	umull	r2, r3, r2, r3
 800c39e:	0c9b      	lsrs	r3, r3, #18
 800c3a0:	3301      	adds	r3, #1
 800c3a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c3a4:	e002      	b.n	800c3ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	3b01      	subs	r3, #1
 800c3aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c3ac:	4b14      	ldr	r3, [pc, #80]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c3ae:	695b      	ldr	r3, [r3, #20]
 800c3b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3b8:	d102      	bne.n	800c3c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d1f2      	bne.n	800c3a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c3c0:	4b0f      	ldr	r3, [pc, #60]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c3c2:	695b      	ldr	r3, [r3, #20]
 800c3c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3cc:	d110      	bne.n	800c3f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800c3ce:	2303      	movs	r3, #3
 800c3d0:	e00f      	b.n	800c3f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800c3d2:	4b0b      	ldr	r3, [pc, #44]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c3da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3de:	d007      	beq.n	800c3f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c3e0:	4b07      	ldr	r3, [pc, #28]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c3e8:	4a05      	ldr	r2, [pc, #20]	; (800c400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c3ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c3ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800c3f0:	2300      	movs	r3, #0
}
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	3714      	adds	r7, #20
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr
 800c3fe:	bf00      	nop
 800c400:	40007000 	.word	0x40007000
 800c404:	20000014 	.word	0x20000014
 800c408:	431bde83 	.word	0x431bde83

0800c40c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b088      	sub	sp, #32
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d102      	bne.n	800c420 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c41a:	2301      	movs	r3, #1
 800c41c:	f000 bc02 	b.w	800cc24 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c420:	4b96      	ldr	r3, [pc, #600]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c422:	689b      	ldr	r3, [r3, #8]
 800c424:	f003 030c 	and.w	r3, r3, #12
 800c428:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c42a:	4b94      	ldr	r3, [pc, #592]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c42c:	68db      	ldr	r3, [r3, #12]
 800c42e:	f003 0303 	and.w	r3, r3, #3
 800c432:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f003 0310 	and.w	r3, r3, #16
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	f000 80e4 	beq.w	800c60a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c442:	69bb      	ldr	r3, [r7, #24]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d007      	beq.n	800c458 <HAL_RCC_OscConfig+0x4c>
 800c448:	69bb      	ldr	r3, [r7, #24]
 800c44a:	2b0c      	cmp	r3, #12
 800c44c:	f040 808b 	bne.w	800c566 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	2b01      	cmp	r3, #1
 800c454:	f040 8087 	bne.w	800c566 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c458:	4b88      	ldr	r3, [pc, #544]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f003 0302 	and.w	r3, r3, #2
 800c460:	2b00      	cmp	r3, #0
 800c462:	d005      	beq.n	800c470 <HAL_RCC_OscConfig+0x64>
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	699b      	ldr	r3, [r3, #24]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d101      	bne.n	800c470 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800c46c:	2301      	movs	r3, #1
 800c46e:	e3d9      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	6a1a      	ldr	r2, [r3, #32]
 800c474:	4b81      	ldr	r3, [pc, #516]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f003 0308 	and.w	r3, r3, #8
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d004      	beq.n	800c48a <HAL_RCC_OscConfig+0x7e>
 800c480:	4b7e      	ldr	r3, [pc, #504]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c488:	e005      	b.n	800c496 <HAL_RCC_OscConfig+0x8a>
 800c48a:	4b7c      	ldr	r3, [pc, #496]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c48c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c490:	091b      	lsrs	r3, r3, #4
 800c492:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c496:	4293      	cmp	r3, r2
 800c498:	d223      	bcs.n	800c4e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6a1b      	ldr	r3, [r3, #32]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f000 fd8c 	bl	800cfbc <RCC_SetFlashLatencyFromMSIRange>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d001      	beq.n	800c4ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e3ba      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c4ae:	4b73      	ldr	r3, [pc, #460]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	4a72      	ldr	r2, [pc, #456]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4b4:	f043 0308 	orr.w	r3, r3, #8
 800c4b8:	6013      	str	r3, [r2, #0]
 800c4ba:	4b70      	ldr	r3, [pc, #448]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6a1b      	ldr	r3, [r3, #32]
 800c4c6:	496d      	ldr	r1, [pc, #436]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c4cc:	4b6b      	ldr	r3, [pc, #428]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4ce:	685b      	ldr	r3, [r3, #4]
 800c4d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	69db      	ldr	r3, [r3, #28]
 800c4d8:	021b      	lsls	r3, r3, #8
 800c4da:	4968      	ldr	r1, [pc, #416]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4dc:	4313      	orrs	r3, r2
 800c4de:	604b      	str	r3, [r1, #4]
 800c4e0:	e025      	b.n	800c52e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c4e2:	4b66      	ldr	r3, [pc, #408]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4a65      	ldr	r2, [pc, #404]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4e8:	f043 0308 	orr.w	r3, r3, #8
 800c4ec:	6013      	str	r3, [r2, #0]
 800c4ee:	4b63      	ldr	r3, [pc, #396]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6a1b      	ldr	r3, [r3, #32]
 800c4fa:	4960      	ldr	r1, [pc, #384]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c4fc:	4313      	orrs	r3, r2
 800c4fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c500:	4b5e      	ldr	r3, [pc, #376]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	69db      	ldr	r3, [r3, #28]
 800c50c:	021b      	lsls	r3, r3, #8
 800c50e:	495b      	ldr	r1, [pc, #364]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c510:	4313      	orrs	r3, r2
 800c512:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c514:	69bb      	ldr	r3, [r7, #24]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d109      	bne.n	800c52e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6a1b      	ldr	r3, [r3, #32]
 800c51e:	4618      	mov	r0, r3
 800c520:	f000 fd4c 	bl	800cfbc <RCC_SetFlashLatencyFromMSIRange>
 800c524:	4603      	mov	r3, r0
 800c526:	2b00      	cmp	r3, #0
 800c528:	d001      	beq.n	800c52e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800c52a:	2301      	movs	r3, #1
 800c52c:	e37a      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c52e:	f000 fc81 	bl	800ce34 <HAL_RCC_GetSysClockFreq>
 800c532:	4602      	mov	r2, r0
 800c534:	4b51      	ldr	r3, [pc, #324]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	091b      	lsrs	r3, r3, #4
 800c53a:	f003 030f 	and.w	r3, r3, #15
 800c53e:	4950      	ldr	r1, [pc, #320]	; (800c680 <HAL_RCC_OscConfig+0x274>)
 800c540:	5ccb      	ldrb	r3, [r1, r3]
 800c542:	f003 031f 	and.w	r3, r3, #31
 800c546:	fa22 f303 	lsr.w	r3, r2, r3
 800c54a:	4a4e      	ldr	r2, [pc, #312]	; (800c684 <HAL_RCC_OscConfig+0x278>)
 800c54c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800c54e:	4b4e      	ldr	r3, [pc, #312]	; (800c688 <HAL_RCC_OscConfig+0x27c>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4618      	mov	r0, r3
 800c554:	f7fe fd26 	bl	800afa4 <HAL_InitTick>
 800c558:	4603      	mov	r3, r0
 800c55a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800c55c:	7bfb      	ldrb	r3, [r7, #15]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d052      	beq.n	800c608 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800c562:	7bfb      	ldrb	r3, [r7, #15]
 800c564:	e35e      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	699b      	ldr	r3, [r3, #24]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d032      	beq.n	800c5d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c56e:	4b43      	ldr	r3, [pc, #268]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4a42      	ldr	r2, [pc, #264]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c574:	f043 0301 	orr.w	r3, r3, #1
 800c578:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c57a:	f7fe fd63 	bl	800b044 <HAL_GetTick>
 800c57e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c580:	e008      	b.n	800c594 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c582:	f7fe fd5f 	bl	800b044 <HAL_GetTick>
 800c586:	4602      	mov	r2, r0
 800c588:	693b      	ldr	r3, [r7, #16]
 800c58a:	1ad3      	subs	r3, r2, r3
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	d901      	bls.n	800c594 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800c590:	2303      	movs	r3, #3
 800c592:	e347      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c594:	4b39      	ldr	r3, [pc, #228]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f003 0302 	and.w	r3, r3, #2
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d0f0      	beq.n	800c582 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c5a0:	4b36      	ldr	r3, [pc, #216]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4a35      	ldr	r2, [pc, #212]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5a6:	f043 0308 	orr.w	r3, r3, #8
 800c5aa:	6013      	str	r3, [r2, #0]
 800c5ac:	4b33      	ldr	r3, [pc, #204]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6a1b      	ldr	r3, [r3, #32]
 800c5b8:	4930      	ldr	r1, [pc, #192]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5ba:	4313      	orrs	r3, r2
 800c5bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c5be:	4b2f      	ldr	r3, [pc, #188]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5c0:	685b      	ldr	r3, [r3, #4]
 800c5c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	69db      	ldr	r3, [r3, #28]
 800c5ca:	021b      	lsls	r3, r3, #8
 800c5cc:	492b      	ldr	r1, [pc, #172]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	604b      	str	r3, [r1, #4]
 800c5d2:	e01a      	b.n	800c60a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c5d4:	4b29      	ldr	r3, [pc, #164]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	4a28      	ldr	r2, [pc, #160]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5da:	f023 0301 	bic.w	r3, r3, #1
 800c5de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c5e0:	f7fe fd30 	bl	800b044 <HAL_GetTick>
 800c5e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c5e6:	e008      	b.n	800c5fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c5e8:	f7fe fd2c 	bl	800b044 <HAL_GetTick>
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	2b02      	cmp	r3, #2
 800c5f4:	d901      	bls.n	800c5fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800c5f6:	2303      	movs	r3, #3
 800c5f8:	e314      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c5fa:	4b20      	ldr	r3, [pc, #128]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f003 0302 	and.w	r3, r3, #2
 800c602:	2b00      	cmp	r3, #0
 800c604:	d1f0      	bne.n	800c5e8 <HAL_RCC_OscConfig+0x1dc>
 800c606:	e000      	b.n	800c60a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c608:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f003 0301 	and.w	r3, r3, #1
 800c612:	2b00      	cmp	r3, #0
 800c614:	d073      	beq.n	800c6fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c616:	69bb      	ldr	r3, [r7, #24]
 800c618:	2b08      	cmp	r3, #8
 800c61a:	d005      	beq.n	800c628 <HAL_RCC_OscConfig+0x21c>
 800c61c:	69bb      	ldr	r3, [r7, #24]
 800c61e:	2b0c      	cmp	r3, #12
 800c620:	d10e      	bne.n	800c640 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	2b03      	cmp	r3, #3
 800c626:	d10b      	bne.n	800c640 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c628:	4b14      	ldr	r3, [pc, #80]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c630:	2b00      	cmp	r3, #0
 800c632:	d063      	beq.n	800c6fc <HAL_RCC_OscConfig+0x2f0>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	685b      	ldr	r3, [r3, #4]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d15f      	bne.n	800c6fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800c63c:	2301      	movs	r3, #1
 800c63e:	e2f1      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	685b      	ldr	r3, [r3, #4]
 800c644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c648:	d106      	bne.n	800c658 <HAL_RCC_OscConfig+0x24c>
 800c64a:	4b0c      	ldr	r3, [pc, #48]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4a0b      	ldr	r2, [pc, #44]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c654:	6013      	str	r3, [r2, #0]
 800c656:	e025      	b.n	800c6a4 <HAL_RCC_OscConfig+0x298>
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c660:	d114      	bne.n	800c68c <HAL_RCC_OscConfig+0x280>
 800c662:	4b06      	ldr	r3, [pc, #24]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	4a05      	ldr	r2, [pc, #20]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c66c:	6013      	str	r3, [r2, #0]
 800c66e:	4b03      	ldr	r3, [pc, #12]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	4a02      	ldr	r2, [pc, #8]	; (800c67c <HAL_RCC_OscConfig+0x270>)
 800c674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c678:	6013      	str	r3, [r2, #0]
 800c67a:	e013      	b.n	800c6a4 <HAL_RCC_OscConfig+0x298>
 800c67c:	40021000 	.word	0x40021000
 800c680:	080112d0 	.word	0x080112d0
 800c684:	20000014 	.word	0x20000014
 800c688:	2000001c 	.word	0x2000001c
 800c68c:	4ba0      	ldr	r3, [pc, #640]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4a9f      	ldr	r2, [pc, #636]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c696:	6013      	str	r3, [r2, #0]
 800c698:	4b9d      	ldr	r3, [pc, #628]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4a9c      	ldr	r2, [pc, #624]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c69e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c6a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d013      	beq.n	800c6d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6ac:	f7fe fcca 	bl	800b044 <HAL_GetTick>
 800c6b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c6b2:	e008      	b.n	800c6c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c6b4:	f7fe fcc6 	bl	800b044 <HAL_GetTick>
 800c6b8:	4602      	mov	r2, r0
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	1ad3      	subs	r3, r2, r3
 800c6be:	2b64      	cmp	r3, #100	; 0x64
 800c6c0:	d901      	bls.n	800c6c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800c6c2:	2303      	movs	r3, #3
 800c6c4:	e2ae      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c6c6:	4b92      	ldr	r3, [pc, #584]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d0f0      	beq.n	800c6b4 <HAL_RCC_OscConfig+0x2a8>
 800c6d2:	e014      	b.n	800c6fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6d4:	f7fe fcb6 	bl	800b044 <HAL_GetTick>
 800c6d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c6da:	e008      	b.n	800c6ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c6dc:	f7fe fcb2 	bl	800b044 <HAL_GetTick>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	1ad3      	subs	r3, r2, r3
 800c6e6:	2b64      	cmp	r3, #100	; 0x64
 800c6e8:	d901      	bls.n	800c6ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c6ea:	2303      	movs	r3, #3
 800c6ec:	e29a      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c6ee:	4b88      	ldr	r3, [pc, #544]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d1f0      	bne.n	800c6dc <HAL_RCC_OscConfig+0x2d0>
 800c6fa:	e000      	b.n	800c6fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f003 0302 	and.w	r3, r3, #2
 800c706:	2b00      	cmp	r3, #0
 800c708:	d060      	beq.n	800c7cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800c70a:	69bb      	ldr	r3, [r7, #24]
 800c70c:	2b04      	cmp	r3, #4
 800c70e:	d005      	beq.n	800c71c <HAL_RCC_OscConfig+0x310>
 800c710:	69bb      	ldr	r3, [r7, #24]
 800c712:	2b0c      	cmp	r3, #12
 800c714:	d119      	bne.n	800c74a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800c716:	697b      	ldr	r3, [r7, #20]
 800c718:	2b02      	cmp	r3, #2
 800c71a:	d116      	bne.n	800c74a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c71c:	4b7c      	ldr	r3, [pc, #496]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c724:	2b00      	cmp	r3, #0
 800c726:	d005      	beq.n	800c734 <HAL_RCC_OscConfig+0x328>
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	68db      	ldr	r3, [r3, #12]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d101      	bne.n	800c734 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800c730:	2301      	movs	r3, #1
 800c732:	e277      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c734:	4b76      	ldr	r3, [pc, #472]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	691b      	ldr	r3, [r3, #16]
 800c740:	061b      	lsls	r3, r3, #24
 800c742:	4973      	ldr	r1, [pc, #460]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c744:	4313      	orrs	r3, r2
 800c746:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c748:	e040      	b.n	800c7cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	68db      	ldr	r3, [r3, #12]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d023      	beq.n	800c79a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c752:	4b6f      	ldr	r3, [pc, #444]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	4a6e      	ldr	r2, [pc, #440]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c75c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c75e:	f7fe fc71 	bl	800b044 <HAL_GetTick>
 800c762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c764:	e008      	b.n	800c778 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c766:	f7fe fc6d 	bl	800b044 <HAL_GetTick>
 800c76a:	4602      	mov	r2, r0
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	1ad3      	subs	r3, r2, r3
 800c770:	2b02      	cmp	r3, #2
 800c772:	d901      	bls.n	800c778 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800c774:	2303      	movs	r3, #3
 800c776:	e255      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c778:	4b65      	ldr	r3, [pc, #404]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c780:	2b00      	cmp	r3, #0
 800c782:	d0f0      	beq.n	800c766 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c784:	4b62      	ldr	r3, [pc, #392]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	691b      	ldr	r3, [r3, #16]
 800c790:	061b      	lsls	r3, r3, #24
 800c792:	495f      	ldr	r1, [pc, #380]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c794:	4313      	orrs	r3, r2
 800c796:	604b      	str	r3, [r1, #4]
 800c798:	e018      	b.n	800c7cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c79a:	4b5d      	ldr	r3, [pc, #372]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	4a5c      	ldr	r2, [pc, #368]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c7a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c7a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7a6:	f7fe fc4d 	bl	800b044 <HAL_GetTick>
 800c7aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c7ac:	e008      	b.n	800c7c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c7ae:	f7fe fc49 	bl	800b044 <HAL_GetTick>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	1ad3      	subs	r3, r2, r3
 800c7b8:	2b02      	cmp	r3, #2
 800c7ba:	d901      	bls.n	800c7c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800c7bc:	2303      	movs	r3, #3
 800c7be:	e231      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c7c0:	4b53      	ldr	r3, [pc, #332]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d1f0      	bne.n	800c7ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f003 0308 	and.w	r3, r3, #8
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d03c      	beq.n	800c852 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	695b      	ldr	r3, [r3, #20]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d01c      	beq.n	800c81a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c7e0:	4b4b      	ldr	r3, [pc, #300]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c7e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c7e6:	4a4a      	ldr	r2, [pc, #296]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c7e8:	f043 0301 	orr.w	r3, r3, #1
 800c7ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7f0:	f7fe fc28 	bl	800b044 <HAL_GetTick>
 800c7f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c7f6:	e008      	b.n	800c80a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c7f8:	f7fe fc24 	bl	800b044 <HAL_GetTick>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	2b02      	cmp	r3, #2
 800c804:	d901      	bls.n	800c80a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800c806:	2303      	movs	r3, #3
 800c808:	e20c      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c80a:	4b41      	ldr	r3, [pc, #260]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c80c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c810:	f003 0302 	and.w	r3, r3, #2
 800c814:	2b00      	cmp	r3, #0
 800c816:	d0ef      	beq.n	800c7f8 <HAL_RCC_OscConfig+0x3ec>
 800c818:	e01b      	b.n	800c852 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c81a:	4b3d      	ldr	r3, [pc, #244]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c81c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c820:	4a3b      	ldr	r2, [pc, #236]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c822:	f023 0301 	bic.w	r3, r3, #1
 800c826:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c82a:	f7fe fc0b 	bl	800b044 <HAL_GetTick>
 800c82e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c830:	e008      	b.n	800c844 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c832:	f7fe fc07 	bl	800b044 <HAL_GetTick>
 800c836:	4602      	mov	r2, r0
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	1ad3      	subs	r3, r2, r3
 800c83c:	2b02      	cmp	r3, #2
 800c83e:	d901      	bls.n	800c844 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800c840:	2303      	movs	r3, #3
 800c842:	e1ef      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c844:	4b32      	ldr	r3, [pc, #200]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c846:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c84a:	f003 0302 	and.w	r3, r3, #2
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d1ef      	bne.n	800c832 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f003 0304 	and.w	r3, r3, #4
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f000 80a6 	beq.w	800c9ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c860:	2300      	movs	r3, #0
 800c862:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800c864:	4b2a      	ldr	r3, [pc, #168]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d10d      	bne.n	800c88c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c870:	4b27      	ldr	r3, [pc, #156]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c874:	4a26      	ldr	r2, [pc, #152]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c876:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c87a:	6593      	str	r3, [r2, #88]	; 0x58
 800c87c:	4b24      	ldr	r3, [pc, #144]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c87e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c880:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c884:	60bb      	str	r3, [r7, #8]
 800c886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c888:	2301      	movs	r3, #1
 800c88a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c88c:	4b21      	ldr	r3, [pc, #132]	; (800c914 <HAL_RCC_OscConfig+0x508>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c894:	2b00      	cmp	r3, #0
 800c896:	d118      	bne.n	800c8ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c898:	4b1e      	ldr	r3, [pc, #120]	; (800c914 <HAL_RCC_OscConfig+0x508>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	4a1d      	ldr	r2, [pc, #116]	; (800c914 <HAL_RCC_OscConfig+0x508>)
 800c89e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c8a4:	f7fe fbce 	bl	800b044 <HAL_GetTick>
 800c8a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8aa:	e008      	b.n	800c8be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8ac:	f7fe fbca 	bl	800b044 <HAL_GetTick>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	693b      	ldr	r3, [r7, #16]
 800c8b4:	1ad3      	subs	r3, r2, r3
 800c8b6:	2b02      	cmp	r3, #2
 800c8b8:	d901      	bls.n	800c8be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800c8ba:	2303      	movs	r3, #3
 800c8bc:	e1b2      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c8be:	4b15      	ldr	r3, [pc, #84]	; (800c914 <HAL_RCC_OscConfig+0x508>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d0f0      	beq.n	800c8ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	689b      	ldr	r3, [r3, #8]
 800c8ce:	2b01      	cmp	r3, #1
 800c8d0:	d108      	bne.n	800c8e4 <HAL_RCC_OscConfig+0x4d8>
 800c8d2:	4b0f      	ldr	r3, [pc, #60]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c8d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8d8:	4a0d      	ldr	r2, [pc, #52]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c8da:	f043 0301 	orr.w	r3, r3, #1
 800c8de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c8e2:	e029      	b.n	800c938 <HAL_RCC_OscConfig+0x52c>
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	2b05      	cmp	r3, #5
 800c8ea:	d115      	bne.n	800c918 <HAL_RCC_OscConfig+0x50c>
 800c8ec:	4b08      	ldr	r3, [pc, #32]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c8ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8f2:	4a07      	ldr	r2, [pc, #28]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c8f4:	f043 0304 	orr.w	r3, r3, #4
 800c8f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c8fc:	4b04      	ldr	r3, [pc, #16]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c8fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c902:	4a03      	ldr	r2, [pc, #12]	; (800c910 <HAL_RCC_OscConfig+0x504>)
 800c904:	f043 0301 	orr.w	r3, r3, #1
 800c908:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c90c:	e014      	b.n	800c938 <HAL_RCC_OscConfig+0x52c>
 800c90e:	bf00      	nop
 800c910:	40021000 	.word	0x40021000
 800c914:	40007000 	.word	0x40007000
 800c918:	4b9a      	ldr	r3, [pc, #616]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c91a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c91e:	4a99      	ldr	r2, [pc, #612]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c920:	f023 0301 	bic.w	r3, r3, #1
 800c924:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c928:	4b96      	ldr	r3, [pc, #600]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c92a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c92e:	4a95      	ldr	r2, [pc, #596]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c930:	f023 0304 	bic.w	r3, r3, #4
 800c934:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	689b      	ldr	r3, [r3, #8]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d016      	beq.n	800c96e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c940:	f7fe fb80 	bl	800b044 <HAL_GetTick>
 800c944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c946:	e00a      	b.n	800c95e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c948:	f7fe fb7c 	bl	800b044 <HAL_GetTick>
 800c94c:	4602      	mov	r2, r0
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	1ad3      	subs	r3, r2, r3
 800c952:	f241 3288 	movw	r2, #5000	; 0x1388
 800c956:	4293      	cmp	r3, r2
 800c958:	d901      	bls.n	800c95e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800c95a:	2303      	movs	r3, #3
 800c95c:	e162      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c95e:	4b89      	ldr	r3, [pc, #548]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c964:	f003 0302 	and.w	r3, r3, #2
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d0ed      	beq.n	800c948 <HAL_RCC_OscConfig+0x53c>
 800c96c:	e015      	b.n	800c99a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c96e:	f7fe fb69 	bl	800b044 <HAL_GetTick>
 800c972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c974:	e00a      	b.n	800c98c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c976:	f7fe fb65 	bl	800b044 <HAL_GetTick>
 800c97a:	4602      	mov	r2, r0
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	1ad3      	subs	r3, r2, r3
 800c980:	f241 3288 	movw	r2, #5000	; 0x1388
 800c984:	4293      	cmp	r3, r2
 800c986:	d901      	bls.n	800c98c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800c988:	2303      	movs	r3, #3
 800c98a:	e14b      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c98c:	4b7d      	ldr	r3, [pc, #500]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c98e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c992:	f003 0302 	and.w	r3, r3, #2
 800c996:	2b00      	cmp	r3, #0
 800c998:	d1ed      	bne.n	800c976 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c99a:	7ffb      	ldrb	r3, [r7, #31]
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d105      	bne.n	800c9ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c9a0:	4b78      	ldr	r3, [pc, #480]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c9a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9a4:	4a77      	ldr	r2, [pc, #476]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c9a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c9aa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	f003 0320 	and.w	r3, r3, #32
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d03c      	beq.n	800ca32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d01c      	beq.n	800c9fa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c9c0:	4b70      	ldr	r3, [pc, #448]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c9c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c9c6:	4a6f      	ldr	r2, [pc, #444]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c9c8:	f043 0301 	orr.w	r3, r3, #1
 800c9cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9d0:	f7fe fb38 	bl	800b044 <HAL_GetTick>
 800c9d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c9d6:	e008      	b.n	800c9ea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c9d8:	f7fe fb34 	bl	800b044 <HAL_GetTick>
 800c9dc:	4602      	mov	r2, r0
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	1ad3      	subs	r3, r2, r3
 800c9e2:	2b02      	cmp	r3, #2
 800c9e4:	d901      	bls.n	800c9ea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800c9e6:	2303      	movs	r3, #3
 800c9e8:	e11c      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c9ea:	4b66      	ldr	r3, [pc, #408]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c9ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c9f0:	f003 0302 	and.w	r3, r3, #2
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d0ef      	beq.n	800c9d8 <HAL_RCC_OscConfig+0x5cc>
 800c9f8:	e01b      	b.n	800ca32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c9fa:	4b62      	ldr	r3, [pc, #392]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800c9fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ca00:	4a60      	ldr	r2, [pc, #384]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800ca02:	f023 0301 	bic.w	r3, r3, #1
 800ca06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca0a:	f7fe fb1b 	bl	800b044 <HAL_GetTick>
 800ca0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ca10:	e008      	b.n	800ca24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ca12:	f7fe fb17 	bl	800b044 <HAL_GetTick>
 800ca16:	4602      	mov	r2, r0
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	1ad3      	subs	r3, r2, r3
 800ca1c:	2b02      	cmp	r3, #2
 800ca1e:	d901      	bls.n	800ca24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800ca20:	2303      	movs	r3, #3
 800ca22:	e0ff      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ca24:	4b57      	ldr	r3, [pc, #348]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800ca26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ca2a:	f003 0302 	and.w	r3, r3, #2
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d1ef      	bne.n	800ca12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f000 80f3 	beq.w	800cc22 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca40:	2b02      	cmp	r3, #2
 800ca42:	f040 80c9 	bne.w	800cbd8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800ca46:	4b4f      	ldr	r3, [pc, #316]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800ca48:	68db      	ldr	r3, [r3, #12]
 800ca4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	f003 0203 	and.w	r2, r3, #3
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d12c      	bne.n	800cab4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ca5a:	697b      	ldr	r3, [r7, #20]
 800ca5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca64:	3b01      	subs	r3, #1
 800ca66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ca68:	429a      	cmp	r2, r3
 800ca6a:	d123      	bne.n	800cab4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d11b      	bne.n	800cab4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d113      	bne.n	800cab4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ca96:	085b      	lsrs	r3, r3, #1
 800ca98:	3b01      	subs	r3, #1
 800ca9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d109      	bne.n	800cab4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800caa0:	697b      	ldr	r3, [r7, #20]
 800caa2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caaa:	085b      	lsrs	r3, r3, #1
 800caac:	3b01      	subs	r3, #1
 800caae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d06b      	beq.n	800cb8c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	2b0c      	cmp	r3, #12
 800cab8:	d062      	beq.n	800cb80 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800caba:	4b32      	ldr	r3, [pc, #200]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d001      	beq.n	800caca <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800cac6:	2301      	movs	r3, #1
 800cac8:	e0ac      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800caca:	4b2e      	ldr	r3, [pc, #184]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	4a2d      	ldr	r2, [pc, #180]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cad0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cad4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cad6:	f7fe fab5 	bl	800b044 <HAL_GetTick>
 800cada:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cadc:	e008      	b.n	800caf0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cade:	f7fe fab1 	bl	800b044 <HAL_GetTick>
 800cae2:	4602      	mov	r2, r0
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	1ad3      	subs	r3, r2, r3
 800cae8:	2b02      	cmp	r3, #2
 800caea:	d901      	bls.n	800caf0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800caec:	2303      	movs	r3, #3
 800caee:	e099      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800caf0:	4b24      	ldr	r3, [pc, #144]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d1f0      	bne.n	800cade <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cafc:	4b21      	ldr	r3, [pc, #132]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cafe:	68da      	ldr	r2, [r3, #12]
 800cb00:	4b21      	ldr	r3, [pc, #132]	; (800cb88 <HAL_RCC_OscConfig+0x77c>)
 800cb02:	4013      	ands	r3, r2
 800cb04:	687a      	ldr	r2, [r7, #4]
 800cb06:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800cb08:	687a      	ldr	r2, [r7, #4]
 800cb0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cb0c:	3a01      	subs	r2, #1
 800cb0e:	0112      	lsls	r2, r2, #4
 800cb10:	4311      	orrs	r1, r2
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cb16:	0212      	lsls	r2, r2, #8
 800cb18:	4311      	orrs	r1, r2
 800cb1a:	687a      	ldr	r2, [r7, #4]
 800cb1c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800cb1e:	0852      	lsrs	r2, r2, #1
 800cb20:	3a01      	subs	r2, #1
 800cb22:	0552      	lsls	r2, r2, #21
 800cb24:	4311      	orrs	r1, r2
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cb2a:	0852      	lsrs	r2, r2, #1
 800cb2c:	3a01      	subs	r2, #1
 800cb2e:	0652      	lsls	r2, r2, #25
 800cb30:	4311      	orrs	r1, r2
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cb36:	06d2      	lsls	r2, r2, #27
 800cb38:	430a      	orrs	r2, r1
 800cb3a:	4912      	ldr	r1, [pc, #72]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cb3c:	4313      	orrs	r3, r2
 800cb3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800cb40:	4b10      	ldr	r3, [pc, #64]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a0f      	ldr	r2, [pc, #60]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cb46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cb4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cb4c:	4b0d      	ldr	r3, [pc, #52]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cb4e:	68db      	ldr	r3, [r3, #12]
 800cb50:	4a0c      	ldr	r2, [pc, #48]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cb52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cb56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cb58:	f7fe fa74 	bl	800b044 <HAL_GetTick>
 800cb5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cb5e:	e008      	b.n	800cb72 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb60:	f7fe fa70 	bl	800b044 <HAL_GetTick>
 800cb64:	4602      	mov	r2, r0
 800cb66:	693b      	ldr	r3, [r7, #16]
 800cb68:	1ad3      	subs	r3, r2, r3
 800cb6a:	2b02      	cmp	r3, #2
 800cb6c:	d901      	bls.n	800cb72 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800cb6e:	2303      	movs	r3, #3
 800cb70:	e058      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cb72:	4b04      	ldr	r3, [pc, #16]	; (800cb84 <HAL_RCC_OscConfig+0x778>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d0f0      	beq.n	800cb60 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cb7e:	e050      	b.n	800cc22 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800cb80:	2301      	movs	r3, #1
 800cb82:	e04f      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
 800cb84:	40021000 	.word	0x40021000
 800cb88:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cb8c:	4b27      	ldr	r3, [pc, #156]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d144      	bne.n	800cc22 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800cb98:	4b24      	ldr	r3, [pc, #144]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	4a23      	ldr	r2, [pc, #140]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cb9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cba2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cba4:	4b21      	ldr	r3, [pc, #132]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cba6:	68db      	ldr	r3, [r3, #12]
 800cba8:	4a20      	ldr	r2, [pc, #128]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cbaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cbae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cbb0:	f7fe fa48 	bl	800b044 <HAL_GetTick>
 800cbb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cbb6:	e008      	b.n	800cbca <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbb8:	f7fe fa44 	bl	800b044 <HAL_GetTick>
 800cbbc:	4602      	mov	r2, r0
 800cbbe:	693b      	ldr	r3, [r7, #16]
 800cbc0:	1ad3      	subs	r3, r2, r3
 800cbc2:	2b02      	cmp	r3, #2
 800cbc4:	d901      	bls.n	800cbca <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800cbc6:	2303      	movs	r3, #3
 800cbc8:	e02c      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cbca:	4b18      	ldr	r3, [pc, #96]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d0f0      	beq.n	800cbb8 <HAL_RCC_OscConfig+0x7ac>
 800cbd6:	e024      	b.n	800cc22 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cbd8:	69bb      	ldr	r3, [r7, #24]
 800cbda:	2b0c      	cmp	r3, #12
 800cbdc:	d01f      	beq.n	800cc1e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbde:	4b13      	ldr	r3, [pc, #76]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	4a12      	ldr	r2, [pc, #72]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cbe4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cbe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbea:	f7fe fa2b 	bl	800b044 <HAL_GetTick>
 800cbee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cbf0:	e008      	b.n	800cc04 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbf2:	f7fe fa27 	bl	800b044 <HAL_GetTick>
 800cbf6:	4602      	mov	r2, r0
 800cbf8:	693b      	ldr	r3, [r7, #16]
 800cbfa:	1ad3      	subs	r3, r2, r3
 800cbfc:	2b02      	cmp	r3, #2
 800cbfe:	d901      	bls.n	800cc04 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800cc00:	2303      	movs	r3, #3
 800cc02:	e00f      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cc04:	4b09      	ldr	r3, [pc, #36]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d1f0      	bne.n	800cbf2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800cc10:	4b06      	ldr	r3, [pc, #24]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cc12:	68da      	ldr	r2, [r3, #12]
 800cc14:	4905      	ldr	r1, [pc, #20]	; (800cc2c <HAL_RCC_OscConfig+0x820>)
 800cc16:	4b06      	ldr	r3, [pc, #24]	; (800cc30 <HAL_RCC_OscConfig+0x824>)
 800cc18:	4013      	ands	r3, r2
 800cc1a:	60cb      	str	r3, [r1, #12]
 800cc1c:	e001      	b.n	800cc22 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	e000      	b.n	800cc24 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800cc22:	2300      	movs	r3, #0
}
 800cc24:	4618      	mov	r0, r3
 800cc26:	3720      	adds	r7, #32
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	bd80      	pop	{r7, pc}
 800cc2c:	40021000 	.word	0x40021000
 800cc30:	feeefffc 	.word	0xfeeefffc

0800cc34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b084      	sub	sp, #16
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
 800cc3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d101      	bne.n	800cc48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800cc44:	2301      	movs	r3, #1
 800cc46:	e0e7      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800cc48:	4b75      	ldr	r3, [pc, #468]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	f003 0307 	and.w	r3, r3, #7
 800cc50:	683a      	ldr	r2, [r7, #0]
 800cc52:	429a      	cmp	r2, r3
 800cc54:	d910      	bls.n	800cc78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cc56:	4b72      	ldr	r3, [pc, #456]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f023 0207 	bic.w	r2, r3, #7
 800cc5e:	4970      	ldr	r1, [pc, #448]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	4313      	orrs	r3, r2
 800cc64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cc66:	4b6e      	ldr	r3, [pc, #440]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f003 0307 	and.w	r3, r3, #7
 800cc6e:	683a      	ldr	r2, [r7, #0]
 800cc70:	429a      	cmp	r2, r3
 800cc72:	d001      	beq.n	800cc78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800cc74:	2301      	movs	r3, #1
 800cc76:	e0cf      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f003 0302 	and.w	r3, r3, #2
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d010      	beq.n	800cca6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	689a      	ldr	r2, [r3, #8]
 800cc88:	4b66      	ldr	r3, [pc, #408]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cc8a:	689b      	ldr	r3, [r3, #8]
 800cc8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d908      	bls.n	800cca6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cc94:	4b63      	ldr	r3, [pc, #396]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cc96:	689b      	ldr	r3, [r3, #8]
 800cc98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	689b      	ldr	r3, [r3, #8]
 800cca0:	4960      	ldr	r1, [pc, #384]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cca2:	4313      	orrs	r3, r2
 800cca4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f003 0301 	and.w	r3, r3, #1
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d04c      	beq.n	800cd4c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	685b      	ldr	r3, [r3, #4]
 800ccb6:	2b03      	cmp	r3, #3
 800ccb8:	d107      	bne.n	800ccca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ccba:	4b5a      	ldr	r3, [pc, #360]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d121      	bne.n	800cd0a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	e0a6      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	2b02      	cmp	r3, #2
 800ccd0:	d107      	bne.n	800cce2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ccd2:	4b54      	ldr	r3, [pc, #336]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d115      	bne.n	800cd0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ccde:	2301      	movs	r3, #1
 800cce0:	e09a      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	685b      	ldr	r3, [r3, #4]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d107      	bne.n	800ccfa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ccea:	4b4e      	ldr	r3, [pc, #312]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f003 0302 	and.w	r3, r3, #2
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d109      	bne.n	800cd0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	e08e      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ccfa:	4b4a      	ldr	r3, [pc, #296]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d101      	bne.n	800cd0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800cd06:	2301      	movs	r3, #1
 800cd08:	e086      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cd0a:	4b46      	ldr	r3, [pc, #280]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	f023 0203 	bic.w	r2, r3, #3
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	4943      	ldr	r1, [pc, #268]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd1c:	f7fe f992 	bl	800b044 <HAL_GetTick>
 800cd20:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cd22:	e00a      	b.n	800cd3a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cd24:	f7fe f98e 	bl	800b044 <HAL_GetTick>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	1ad3      	subs	r3, r2, r3
 800cd2e:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d901      	bls.n	800cd3a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800cd36:	2303      	movs	r3, #3
 800cd38:	e06e      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cd3a:	4b3a      	ldr	r3, [pc, #232]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cd3c:	689b      	ldr	r3, [r3, #8]
 800cd3e:	f003 020c 	and.w	r2, r3, #12
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	685b      	ldr	r3, [r3, #4]
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d1eb      	bne.n	800cd24 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f003 0302 	and.w	r3, r3, #2
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d010      	beq.n	800cd7a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	689a      	ldr	r2, [r3, #8]
 800cd5c:	4b31      	ldr	r3, [pc, #196]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cd5e:	689b      	ldr	r3, [r3, #8]
 800cd60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cd64:	429a      	cmp	r2, r3
 800cd66:	d208      	bcs.n	800cd7a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cd68:	4b2e      	ldr	r3, [pc, #184]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cd6a:	689b      	ldr	r3, [r3, #8]
 800cd6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	689b      	ldr	r3, [r3, #8]
 800cd74:	492b      	ldr	r1, [pc, #172]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cd76:	4313      	orrs	r3, r2
 800cd78:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800cd7a:	4b29      	ldr	r3, [pc, #164]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f003 0307 	and.w	r3, r3, #7
 800cd82:	683a      	ldr	r2, [r7, #0]
 800cd84:	429a      	cmp	r2, r3
 800cd86:	d210      	bcs.n	800cdaa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cd88:	4b25      	ldr	r3, [pc, #148]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f023 0207 	bic.w	r2, r3, #7
 800cd90:	4923      	ldr	r1, [pc, #140]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	4313      	orrs	r3, r2
 800cd96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cd98:	4b21      	ldr	r3, [pc, #132]	; (800ce20 <HAL_RCC_ClockConfig+0x1ec>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f003 0307 	and.w	r3, r3, #7
 800cda0:	683a      	ldr	r2, [r7, #0]
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d001      	beq.n	800cdaa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800cda6:	2301      	movs	r3, #1
 800cda8:	e036      	b.n	800ce18 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f003 0304 	and.w	r3, r3, #4
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d008      	beq.n	800cdc8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cdb6:	4b1b      	ldr	r3, [pc, #108]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cdb8:	689b      	ldr	r3, [r3, #8]
 800cdba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	68db      	ldr	r3, [r3, #12]
 800cdc2:	4918      	ldr	r1, [pc, #96]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cdc4:	4313      	orrs	r3, r2
 800cdc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f003 0308 	and.w	r3, r3, #8
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d009      	beq.n	800cde8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cdd4:	4b13      	ldr	r3, [pc, #76]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	691b      	ldr	r3, [r3, #16]
 800cde0:	00db      	lsls	r3, r3, #3
 800cde2:	4910      	ldr	r1, [pc, #64]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cde4:	4313      	orrs	r3, r2
 800cde6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cde8:	f000 f824 	bl	800ce34 <HAL_RCC_GetSysClockFreq>
 800cdec:	4602      	mov	r2, r0
 800cdee:	4b0d      	ldr	r3, [pc, #52]	; (800ce24 <HAL_RCC_ClockConfig+0x1f0>)
 800cdf0:	689b      	ldr	r3, [r3, #8]
 800cdf2:	091b      	lsrs	r3, r3, #4
 800cdf4:	f003 030f 	and.w	r3, r3, #15
 800cdf8:	490b      	ldr	r1, [pc, #44]	; (800ce28 <HAL_RCC_ClockConfig+0x1f4>)
 800cdfa:	5ccb      	ldrb	r3, [r1, r3]
 800cdfc:	f003 031f 	and.w	r3, r3, #31
 800ce00:	fa22 f303 	lsr.w	r3, r2, r3
 800ce04:	4a09      	ldr	r2, [pc, #36]	; (800ce2c <HAL_RCC_ClockConfig+0x1f8>)
 800ce06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ce08:	4b09      	ldr	r3, [pc, #36]	; (800ce30 <HAL_RCC_ClockConfig+0x1fc>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7fe f8c9 	bl	800afa4 <HAL_InitTick>
 800ce12:	4603      	mov	r3, r0
 800ce14:	72fb      	strb	r3, [r7, #11]

  return status;
 800ce16:	7afb      	ldrb	r3, [r7, #11]
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3710      	adds	r7, #16
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	40022000 	.word	0x40022000
 800ce24:	40021000 	.word	0x40021000
 800ce28:	080112d0 	.word	0x080112d0
 800ce2c:	20000014 	.word	0x20000014
 800ce30:	2000001c 	.word	0x2000001c

0800ce34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b089      	sub	sp, #36	; 0x24
 800ce38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	61fb      	str	r3, [r7, #28]
 800ce3e:	2300      	movs	r3, #0
 800ce40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ce42:	4b3e      	ldr	r3, [pc, #248]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800ce44:	689b      	ldr	r3, [r3, #8]
 800ce46:	f003 030c 	and.w	r3, r3, #12
 800ce4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ce4c:	4b3b      	ldr	r3, [pc, #236]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800ce4e:	68db      	ldr	r3, [r3, #12]
 800ce50:	f003 0303 	and.w	r3, r3, #3
 800ce54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d005      	beq.n	800ce68 <HAL_RCC_GetSysClockFreq+0x34>
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	2b0c      	cmp	r3, #12
 800ce60:	d121      	bne.n	800cea6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d11e      	bne.n	800cea6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ce68:	4b34      	ldr	r3, [pc, #208]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f003 0308 	and.w	r3, r3, #8
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d107      	bne.n	800ce84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ce74:	4b31      	ldr	r3, [pc, #196]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800ce76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce7a:	0a1b      	lsrs	r3, r3, #8
 800ce7c:	f003 030f 	and.w	r3, r3, #15
 800ce80:	61fb      	str	r3, [r7, #28]
 800ce82:	e005      	b.n	800ce90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ce84:	4b2d      	ldr	r3, [pc, #180]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	091b      	lsrs	r3, r3, #4
 800ce8a:	f003 030f 	and.w	r3, r3, #15
 800ce8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800ce90:	4a2b      	ldr	r2, [pc, #172]	; (800cf40 <HAL_RCC_GetSysClockFreq+0x10c>)
 800ce92:	69fb      	ldr	r3, [r7, #28]
 800ce94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ce9a:	693b      	ldr	r3, [r7, #16]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d10d      	bne.n	800cebc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800cea4:	e00a      	b.n	800cebc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	2b04      	cmp	r3, #4
 800ceaa:	d102      	bne.n	800ceb2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ceac:	4b25      	ldr	r3, [pc, #148]	; (800cf44 <HAL_RCC_GetSysClockFreq+0x110>)
 800ceae:	61bb      	str	r3, [r7, #24]
 800ceb0:	e004      	b.n	800cebc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	2b08      	cmp	r3, #8
 800ceb6:	d101      	bne.n	800cebc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ceb8:	4b23      	ldr	r3, [pc, #140]	; (800cf48 <HAL_RCC_GetSysClockFreq+0x114>)
 800ceba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	2b0c      	cmp	r3, #12
 800cec0:	d134      	bne.n	800cf2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cec2:	4b1e      	ldr	r3, [pc, #120]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800cec4:	68db      	ldr	r3, [r3, #12]
 800cec6:	f003 0303 	and.w	r3, r3, #3
 800ceca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	2b02      	cmp	r3, #2
 800ced0:	d003      	beq.n	800ceda <HAL_RCC_GetSysClockFreq+0xa6>
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	2b03      	cmp	r3, #3
 800ced6:	d003      	beq.n	800cee0 <HAL_RCC_GetSysClockFreq+0xac>
 800ced8:	e005      	b.n	800cee6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800ceda:	4b1a      	ldr	r3, [pc, #104]	; (800cf44 <HAL_RCC_GetSysClockFreq+0x110>)
 800cedc:	617b      	str	r3, [r7, #20]
      break;
 800cede:	e005      	b.n	800ceec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800cee0:	4b19      	ldr	r3, [pc, #100]	; (800cf48 <HAL_RCC_GetSysClockFreq+0x114>)
 800cee2:	617b      	str	r3, [r7, #20]
      break;
 800cee4:	e002      	b.n	800ceec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800cee6:	69fb      	ldr	r3, [r7, #28]
 800cee8:	617b      	str	r3, [r7, #20]
      break;
 800ceea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ceec:	4b13      	ldr	r3, [pc, #76]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800ceee:	68db      	ldr	r3, [r3, #12]
 800cef0:	091b      	lsrs	r3, r3, #4
 800cef2:	f003 0307 	and.w	r3, r3, #7
 800cef6:	3301      	adds	r3, #1
 800cef8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800cefa:	4b10      	ldr	r3, [pc, #64]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800cefc:	68db      	ldr	r3, [r3, #12]
 800cefe:	0a1b      	lsrs	r3, r3, #8
 800cf00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf04:	697a      	ldr	r2, [r7, #20]
 800cf06:	fb03 f202 	mul.w	r2, r3, r2
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cf12:	4b0a      	ldr	r3, [pc, #40]	; (800cf3c <HAL_RCC_GetSysClockFreq+0x108>)
 800cf14:	68db      	ldr	r3, [r3, #12]
 800cf16:	0e5b      	lsrs	r3, r3, #25
 800cf18:	f003 0303 	and.w	r3, r3, #3
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	005b      	lsls	r3, r3, #1
 800cf20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800cf22:	697a      	ldr	r2, [r7, #20]
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800cf2c:	69bb      	ldr	r3, [r7, #24]
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3724      	adds	r7, #36	; 0x24
 800cf32:	46bd      	mov	sp, r7
 800cf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf38:	4770      	bx	lr
 800cf3a:	bf00      	nop
 800cf3c:	40021000 	.word	0x40021000
 800cf40:	080112e8 	.word	0x080112e8
 800cf44:	00f42400 	.word	0x00f42400
 800cf48:	007a1200 	.word	0x007a1200

0800cf4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cf4c:	b480      	push	{r7}
 800cf4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cf50:	4b03      	ldr	r3, [pc, #12]	; (800cf60 <HAL_RCC_GetHCLKFreq+0x14>)
 800cf52:	681b      	ldr	r3, [r3, #0]
}
 800cf54:	4618      	mov	r0, r3
 800cf56:	46bd      	mov	sp, r7
 800cf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5c:	4770      	bx	lr
 800cf5e:	bf00      	nop
 800cf60:	20000014 	.word	0x20000014

0800cf64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800cf68:	f7ff fff0 	bl	800cf4c <HAL_RCC_GetHCLKFreq>
 800cf6c:	4602      	mov	r2, r0
 800cf6e:	4b06      	ldr	r3, [pc, #24]	; (800cf88 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cf70:	689b      	ldr	r3, [r3, #8]
 800cf72:	0a1b      	lsrs	r3, r3, #8
 800cf74:	f003 0307 	and.w	r3, r3, #7
 800cf78:	4904      	ldr	r1, [pc, #16]	; (800cf8c <HAL_RCC_GetPCLK1Freq+0x28>)
 800cf7a:	5ccb      	ldrb	r3, [r1, r3]
 800cf7c:	f003 031f 	and.w	r3, r3, #31
 800cf80:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cf84:	4618      	mov	r0, r3
 800cf86:	bd80      	pop	{r7, pc}
 800cf88:	40021000 	.word	0x40021000
 800cf8c:	080112e0 	.word	0x080112e0

0800cf90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800cf94:	f7ff ffda 	bl	800cf4c <HAL_RCC_GetHCLKFreq>
 800cf98:	4602      	mov	r2, r0
 800cf9a:	4b06      	ldr	r3, [pc, #24]	; (800cfb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cf9c:	689b      	ldr	r3, [r3, #8]
 800cf9e:	0adb      	lsrs	r3, r3, #11
 800cfa0:	f003 0307 	and.w	r3, r3, #7
 800cfa4:	4904      	ldr	r1, [pc, #16]	; (800cfb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800cfa6:	5ccb      	ldrb	r3, [r1, r3]
 800cfa8:	f003 031f 	and.w	r3, r3, #31
 800cfac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	bd80      	pop	{r7, pc}
 800cfb4:	40021000 	.word	0x40021000
 800cfb8:	080112e0 	.word	0x080112e0

0800cfbc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b086      	sub	sp, #24
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800cfc8:	4b2a      	ldr	r3, [pc, #168]	; (800d074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cfca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cfcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d003      	beq.n	800cfdc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800cfd4:	f7ff f9b6 	bl	800c344 <HAL_PWREx_GetVoltageRange>
 800cfd8:	6178      	str	r0, [r7, #20]
 800cfda:	e014      	b.n	800d006 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800cfdc:	4b25      	ldr	r3, [pc, #148]	; (800d074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cfde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cfe0:	4a24      	ldr	r2, [pc, #144]	; (800d074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cfe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfe6:	6593      	str	r3, [r2, #88]	; 0x58
 800cfe8:	4b22      	ldr	r3, [pc, #136]	; (800d074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cfea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cfec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cff0:	60fb      	str	r3, [r7, #12]
 800cff2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800cff4:	f7ff f9a6 	bl	800c344 <HAL_PWREx_GetVoltageRange>
 800cff8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800cffa:	4b1e      	ldr	r3, [pc, #120]	; (800d074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cffe:	4a1d      	ldr	r2, [pc, #116]	; (800d074 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d004:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d006:	697b      	ldr	r3, [r7, #20]
 800d008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d00c:	d10b      	bne.n	800d026 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2b80      	cmp	r3, #128	; 0x80
 800d012:	d919      	bls.n	800d048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2ba0      	cmp	r3, #160	; 0xa0
 800d018:	d902      	bls.n	800d020 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d01a:	2302      	movs	r3, #2
 800d01c:	613b      	str	r3, [r7, #16]
 800d01e:	e013      	b.n	800d048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d020:	2301      	movs	r3, #1
 800d022:	613b      	str	r3, [r7, #16]
 800d024:	e010      	b.n	800d048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2b80      	cmp	r3, #128	; 0x80
 800d02a:	d902      	bls.n	800d032 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d02c:	2303      	movs	r3, #3
 800d02e:	613b      	str	r3, [r7, #16]
 800d030:	e00a      	b.n	800d048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2b80      	cmp	r3, #128	; 0x80
 800d036:	d102      	bne.n	800d03e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d038:	2302      	movs	r3, #2
 800d03a:	613b      	str	r3, [r7, #16]
 800d03c:	e004      	b.n	800d048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2b70      	cmp	r3, #112	; 0x70
 800d042:	d101      	bne.n	800d048 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d044:	2301      	movs	r3, #1
 800d046:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d048:	4b0b      	ldr	r3, [pc, #44]	; (800d078 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f023 0207 	bic.w	r2, r3, #7
 800d050:	4909      	ldr	r1, [pc, #36]	; (800d078 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	4313      	orrs	r3, r2
 800d056:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d058:	4b07      	ldr	r3, [pc, #28]	; (800d078 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f003 0307 	and.w	r3, r3, #7
 800d060:	693a      	ldr	r2, [r7, #16]
 800d062:	429a      	cmp	r2, r3
 800d064:	d001      	beq.n	800d06a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800d066:	2301      	movs	r3, #1
 800d068:	e000      	b.n	800d06c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800d06a:	2300      	movs	r3, #0
}
 800d06c:	4618      	mov	r0, r3
 800d06e:	3718      	adds	r7, #24
 800d070:	46bd      	mov	sp, r7
 800d072:	bd80      	pop	{r7, pc}
 800d074:	40021000 	.word	0x40021000
 800d078:	40022000 	.word	0x40022000

0800d07c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b086      	sub	sp, #24
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d084:	2300      	movs	r3, #0
 800d086:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d088:	2300      	movs	r3, #0
 800d08a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d094:	2b00      	cmp	r3, #0
 800d096:	d031      	beq.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d09c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d0a0:	d01a      	beq.n	800d0d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800d0a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d0a6:	d814      	bhi.n	800d0d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d009      	beq.n	800d0c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800d0ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d0b0:	d10f      	bne.n	800d0d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800d0b2:	4b5d      	ldr	r3, [pc, #372]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d0b4:	68db      	ldr	r3, [r3, #12]
 800d0b6:	4a5c      	ldr	r2, [pc, #368]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d0b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d0bc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d0be:	e00c      	b.n	800d0da <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	3304      	adds	r3, #4
 800d0c4:	2100      	movs	r1, #0
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	f000 fa22 	bl	800d510 <RCCEx_PLLSAI1_Config>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d0d0:	e003      	b.n	800d0da <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	74fb      	strb	r3, [r7, #19]
      break;
 800d0d6:	e000      	b.n	800d0da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800d0d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d0da:	7cfb      	ldrb	r3, [r7, #19]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d10b      	bne.n	800d0f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d0e0:	4b51      	ldr	r3, [pc, #324]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d0e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d0e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d0ee:	494e      	ldr	r1, [pc, #312]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d0f6:	e001      	b.n	800d0fc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0f8:	7cfb      	ldrb	r3, [r7, #19]
 800d0fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d104:	2b00      	cmp	r3, #0
 800d106:	f000 809e 	beq.w	800d246 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d10a:	2300      	movs	r3, #0
 800d10c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d10e:	4b46      	ldr	r3, [pc, #280]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d116:	2b00      	cmp	r3, #0
 800d118:	d101      	bne.n	800d11e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800d11a:	2301      	movs	r3, #1
 800d11c:	e000      	b.n	800d120 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800d11e:	2300      	movs	r3, #0
 800d120:	2b00      	cmp	r3, #0
 800d122:	d00d      	beq.n	800d140 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d124:	4b40      	ldr	r3, [pc, #256]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d128:	4a3f      	ldr	r2, [pc, #252]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d12a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d12e:	6593      	str	r3, [r2, #88]	; 0x58
 800d130:	4b3d      	ldr	r3, [pc, #244]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d138:	60bb      	str	r3, [r7, #8]
 800d13a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d13c:	2301      	movs	r3, #1
 800d13e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d140:	4b3a      	ldr	r3, [pc, #232]	; (800d22c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	4a39      	ldr	r2, [pc, #228]	; (800d22c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800d146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d14a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d14c:	f7fd ff7a 	bl	800b044 <HAL_GetTick>
 800d150:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d152:	e009      	b.n	800d168 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d154:	f7fd ff76 	bl	800b044 <HAL_GetTick>
 800d158:	4602      	mov	r2, r0
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	1ad3      	subs	r3, r2, r3
 800d15e:	2b02      	cmp	r3, #2
 800d160:	d902      	bls.n	800d168 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800d162:	2303      	movs	r3, #3
 800d164:	74fb      	strb	r3, [r7, #19]
        break;
 800d166:	e005      	b.n	800d174 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d168:	4b30      	ldr	r3, [pc, #192]	; (800d22c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d170:	2b00      	cmp	r3, #0
 800d172:	d0ef      	beq.n	800d154 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800d174:	7cfb      	ldrb	r3, [r7, #19]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d15a      	bne.n	800d230 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d17a:	4b2b      	ldr	r3, [pc, #172]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d17c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d180:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d184:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d01e      	beq.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d190:	697a      	ldr	r2, [r7, #20]
 800d192:	429a      	cmp	r2, r3
 800d194:	d019      	beq.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d196:	4b24      	ldr	r3, [pc, #144]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d198:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d19c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d1a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d1a2:	4b21      	ldr	r3, [pc, #132]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1a8:	4a1f      	ldr	r2, [pc, #124]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d1aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d1ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d1b2:	4b1d      	ldr	r3, [pc, #116]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d1b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1b8:	4a1b      	ldr	r2, [pc, #108]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d1ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d1be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d1c2:	4a19      	ldr	r2, [pc, #100]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d1ca:	697b      	ldr	r3, [r7, #20]
 800d1cc:	f003 0301 	and.w	r3, r3, #1
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d016      	beq.n	800d202 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1d4:	f7fd ff36 	bl	800b044 <HAL_GetTick>
 800d1d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d1da:	e00b      	b.n	800d1f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d1dc:	f7fd ff32 	bl	800b044 <HAL_GetTick>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	1ad3      	subs	r3, r2, r3
 800d1e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d902      	bls.n	800d1f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800d1ee:	2303      	movs	r3, #3
 800d1f0:	74fb      	strb	r3, [r7, #19]
            break;
 800d1f2:	e006      	b.n	800d202 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d1f4:	4b0c      	ldr	r3, [pc, #48]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d1f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d1fa:	f003 0302 	and.w	r3, r3, #2
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d0ec      	beq.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800d202:	7cfb      	ldrb	r3, [r7, #19]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d10b      	bne.n	800d220 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d208:	4b07      	ldr	r3, [pc, #28]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d20a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d20e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d216:	4904      	ldr	r1, [pc, #16]	; (800d228 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800d218:	4313      	orrs	r3, r2
 800d21a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d21e:	e009      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d220:	7cfb      	ldrb	r3, [r7, #19]
 800d222:	74bb      	strb	r3, [r7, #18]
 800d224:	e006      	b.n	800d234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800d226:	bf00      	nop
 800d228:	40021000 	.word	0x40021000
 800d22c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d230:	7cfb      	ldrb	r3, [r7, #19]
 800d232:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d234:	7c7b      	ldrb	r3, [r7, #17]
 800d236:	2b01      	cmp	r3, #1
 800d238:	d105      	bne.n	800d246 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d23a:	4b8d      	ldr	r3, [pc, #564]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d23c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d23e:	4a8c      	ldr	r2, [pc, #560]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d240:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d244:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	f003 0301 	and.w	r3, r3, #1
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d00a      	beq.n	800d268 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d252:	4b87      	ldr	r3, [pc, #540]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d258:	f023 0203 	bic.w	r2, r3, #3
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6a1b      	ldr	r3, [r3, #32]
 800d260:	4983      	ldr	r1, [pc, #524]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d262:	4313      	orrs	r3, r2
 800d264:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f003 0302 	and.w	r3, r3, #2
 800d270:	2b00      	cmp	r3, #0
 800d272:	d00a      	beq.n	800d28a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d274:	4b7e      	ldr	r3, [pc, #504]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d27a:	f023 020c 	bic.w	r2, r3, #12
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d282:	497b      	ldr	r1, [pc, #492]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d284:	4313      	orrs	r3, r2
 800d286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f003 0304 	and.w	r3, r3, #4
 800d292:	2b00      	cmp	r3, #0
 800d294:	d00a      	beq.n	800d2ac <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d296:	4b76      	ldr	r3, [pc, #472]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d29c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2a4:	4972      	ldr	r1, [pc, #456]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f003 0320 	and.w	r3, r3, #32
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d00a      	beq.n	800d2ce <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d2b8:	4b6d      	ldr	r3, [pc, #436]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d2ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c6:	496a      	ldr	r1, [pc, #424]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d00a      	beq.n	800d2f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d2da:	4b65      	ldr	r3, [pc, #404]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d2dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2e8:	4961      	ldr	r1, [pc, #388]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d00a      	beq.n	800d312 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d2fc:	4b5c      	ldr	r3, [pc, #368]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d302:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d30a:	4959      	ldr	r1, [pc, #356]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d30c:	4313      	orrs	r3, r2
 800d30e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d00a      	beq.n	800d334 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d31e:	4b54      	ldr	r3, [pc, #336]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d324:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d32c:	4950      	ldr	r1, [pc, #320]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d32e:	4313      	orrs	r3, r2
 800d330:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d00a      	beq.n	800d356 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d340:	4b4b      	ldr	r3, [pc, #300]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d346:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d34e:	4948      	ldr	r1, [pc, #288]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d350:	4313      	orrs	r3, r2
 800d352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d00a      	beq.n	800d378 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d362:	4b43      	ldr	r3, [pc, #268]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d368:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d370:	493f      	ldr	r1, [pc, #252]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d372:	4313      	orrs	r3, r2
 800d374:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d380:	2b00      	cmp	r3, #0
 800d382:	d028      	beq.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d384:	4b3a      	ldr	r3, [pc, #232]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d38a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d392:	4937      	ldr	r1, [pc, #220]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d394:	4313      	orrs	r3, r2
 800d396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d39e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d3a2:	d106      	bne.n	800d3b2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d3a4:	4b32      	ldr	r3, [pc, #200]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d3a6:	68db      	ldr	r3, [r3, #12]
 800d3a8:	4a31      	ldr	r2, [pc, #196]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d3aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d3ae:	60d3      	str	r3, [r2, #12]
 800d3b0:	e011      	b.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d3b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d3ba:	d10c      	bne.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	3304      	adds	r3, #4
 800d3c0:	2101      	movs	r1, #1
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f000 f8a4 	bl	800d510 <RCCEx_PLLSAI1_Config>
 800d3c8:	4603      	mov	r3, r0
 800d3ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800d3cc:	7cfb      	ldrb	r3, [r7, #19]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d001      	beq.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800d3d2:	7cfb      	ldrb	r3, [r7, #19]
 800d3d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d028      	beq.n	800d434 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800d3e2:	4b23      	ldr	r3, [pc, #140]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d3e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3f0:	491f      	ldr	r1, [pc, #124]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d400:	d106      	bne.n	800d410 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d402:	4b1b      	ldr	r3, [pc, #108]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d404:	68db      	ldr	r3, [r3, #12]
 800d406:	4a1a      	ldr	r2, [pc, #104]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d408:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d40c:	60d3      	str	r3, [r2, #12]
 800d40e:	e011      	b.n	800d434 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d414:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d418:	d10c      	bne.n	800d434 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	3304      	adds	r3, #4
 800d41e:	2101      	movs	r1, #1
 800d420:	4618      	mov	r0, r3
 800d422:	f000 f875 	bl	800d510 <RCCEx_PLLSAI1_Config>
 800d426:	4603      	mov	r3, r0
 800d428:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d42a:	7cfb      	ldrb	r3, [r7, #19]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d001      	beq.n	800d434 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800d430:	7cfb      	ldrb	r3, [r7, #19]
 800d432:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d02b      	beq.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d440:	4b0b      	ldr	r3, [pc, #44]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d446:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d44e:	4908      	ldr	r1, [pc, #32]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d450:	4313      	orrs	r3, r2
 800d452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d45a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d45e:	d109      	bne.n	800d474 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d460:	4b03      	ldr	r3, [pc, #12]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d462:	68db      	ldr	r3, [r3, #12]
 800d464:	4a02      	ldr	r2, [pc, #8]	; (800d470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800d466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d46a:	60d3      	str	r3, [r2, #12]
 800d46c:	e014      	b.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800d46e:	bf00      	nop
 800d470:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d478:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d47c:	d10c      	bne.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	3304      	adds	r3, #4
 800d482:	2101      	movs	r1, #1
 800d484:	4618      	mov	r0, r3
 800d486:	f000 f843 	bl	800d510 <RCCEx_PLLSAI1_Config>
 800d48a:	4603      	mov	r3, r0
 800d48c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d48e:	7cfb      	ldrb	r3, [r7, #19]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d001      	beq.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800d494:	7cfb      	ldrb	r3, [r7, #19]
 800d496:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d01c      	beq.n	800d4de <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d4a4:	4b19      	ldr	r3, [pc, #100]	; (800d50c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800d4a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d4b2:	4916      	ldr	r1, [pc, #88]	; (800d50c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d4be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d4c2:	d10c      	bne.n	800d4de <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	3304      	adds	r3, #4
 800d4c8:	2102      	movs	r1, #2
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f000 f820 	bl	800d510 <RCCEx_PLLSAI1_Config>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d4d4:	7cfb      	ldrb	r3, [r7, #19]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d001      	beq.n	800d4de <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800d4da:	7cfb      	ldrb	r3, [r7, #19]
 800d4dc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d00a      	beq.n	800d500 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d4ea:	4b08      	ldr	r3, [pc, #32]	; (800d50c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800d4ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4f0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4f8:	4904      	ldr	r1, [pc, #16]	; (800d50c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d500:	7cbb      	ldrb	r3, [r7, #18]
}
 800d502:	4618      	mov	r0, r3
 800d504:	3718      	adds	r7, #24
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}
 800d50a:	bf00      	nop
 800d50c:	40021000 	.word	0x40021000

0800d510 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b084      	sub	sp, #16
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
 800d518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d51a:	2300      	movs	r3, #0
 800d51c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d51e:	4b74      	ldr	r3, [pc, #464]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	f003 0303 	and.w	r3, r3, #3
 800d526:	2b00      	cmp	r3, #0
 800d528:	d018      	beq.n	800d55c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800d52a:	4b71      	ldr	r3, [pc, #452]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d52c:	68db      	ldr	r3, [r3, #12]
 800d52e:	f003 0203 	and.w	r2, r3, #3
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	429a      	cmp	r2, r3
 800d538:	d10d      	bne.n	800d556 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
       ||
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d009      	beq.n	800d556 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800d542:	4b6b      	ldr	r3, [pc, #428]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d544:	68db      	ldr	r3, [r3, #12]
 800d546:	091b      	lsrs	r3, r3, #4
 800d548:	f003 0307 	and.w	r3, r3, #7
 800d54c:	1c5a      	adds	r2, r3, #1
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	685b      	ldr	r3, [r3, #4]
       ||
 800d552:	429a      	cmp	r2, r3
 800d554:	d047      	beq.n	800d5e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800d556:	2301      	movs	r3, #1
 800d558:	73fb      	strb	r3, [r7, #15]
 800d55a:	e044      	b.n	800d5e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	2b03      	cmp	r3, #3
 800d562:	d018      	beq.n	800d596 <RCCEx_PLLSAI1_Config+0x86>
 800d564:	2b03      	cmp	r3, #3
 800d566:	d825      	bhi.n	800d5b4 <RCCEx_PLLSAI1_Config+0xa4>
 800d568:	2b01      	cmp	r3, #1
 800d56a:	d002      	beq.n	800d572 <RCCEx_PLLSAI1_Config+0x62>
 800d56c:	2b02      	cmp	r3, #2
 800d56e:	d009      	beq.n	800d584 <RCCEx_PLLSAI1_Config+0x74>
 800d570:	e020      	b.n	800d5b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d572:	4b5f      	ldr	r3, [pc, #380]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f003 0302 	and.w	r3, r3, #2
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d11d      	bne.n	800d5ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800d57e:	2301      	movs	r3, #1
 800d580:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d582:	e01a      	b.n	800d5ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d584:	4b5a      	ldr	r3, [pc, #360]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d116      	bne.n	800d5be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800d590:	2301      	movs	r3, #1
 800d592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d594:	e013      	b.n	800d5be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d596:	4b56      	ldr	r3, [pc, #344]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d10f      	bne.n	800d5c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d5a2:	4b53      	ldr	r3, [pc, #332]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d109      	bne.n	800d5c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d5b2:	e006      	b.n	800d5c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	73fb      	strb	r3, [r7, #15]
      break;
 800d5b8:	e004      	b.n	800d5c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d5ba:	bf00      	nop
 800d5bc:	e002      	b.n	800d5c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d5be:	bf00      	nop
 800d5c0:	e000      	b.n	800d5c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d5c2:	bf00      	nop
    }

    if(status == HAL_OK)
 800d5c4:	7bfb      	ldrb	r3, [r7, #15]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d10d      	bne.n	800d5e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d5ca:	4b49      	ldr	r3, [pc, #292]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d5cc:	68db      	ldr	r3, [r3, #12]
 800d5ce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6819      	ldr	r1, [r3, #0]
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	685b      	ldr	r3, [r3, #4]
 800d5da:	3b01      	subs	r3, #1
 800d5dc:	011b      	lsls	r3, r3, #4
 800d5de:	430b      	orrs	r3, r1
 800d5e0:	4943      	ldr	r1, [pc, #268]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d5e2:	4313      	orrs	r3, r2
 800d5e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800d5e6:	7bfb      	ldrb	r3, [r7, #15]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d17c      	bne.n	800d6e6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800d5ec:	4b40      	ldr	r3, [pc, #256]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4a3f      	ldr	r2, [pc, #252]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d5f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d5f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d5f8:	f7fd fd24 	bl	800b044 <HAL_GetTick>
 800d5fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d5fe:	e009      	b.n	800d614 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d600:	f7fd fd20 	bl	800b044 <HAL_GetTick>
 800d604:	4602      	mov	r2, r0
 800d606:	68bb      	ldr	r3, [r7, #8]
 800d608:	1ad3      	subs	r3, r2, r3
 800d60a:	2b02      	cmp	r3, #2
 800d60c:	d902      	bls.n	800d614 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800d60e:	2303      	movs	r3, #3
 800d610:	73fb      	strb	r3, [r7, #15]
        break;
 800d612:	e005      	b.n	800d620 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d614:	4b36      	ldr	r3, [pc, #216]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d1ef      	bne.n	800d600 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800d620:	7bfb      	ldrb	r3, [r7, #15]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d15f      	bne.n	800d6e6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d110      	bne.n	800d64e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d62c:	4b30      	ldr	r3, [pc, #192]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d62e:	691b      	ldr	r3, [r3, #16]
 800d630:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800d634:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d638:	687a      	ldr	r2, [r7, #4]
 800d63a:	6892      	ldr	r2, [r2, #8]
 800d63c:	0211      	lsls	r1, r2, #8
 800d63e:	687a      	ldr	r2, [r7, #4]
 800d640:	68d2      	ldr	r2, [r2, #12]
 800d642:	06d2      	lsls	r2, r2, #27
 800d644:	430a      	orrs	r2, r1
 800d646:	492a      	ldr	r1, [pc, #168]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d648:	4313      	orrs	r3, r2
 800d64a:	610b      	str	r3, [r1, #16]
 800d64c:	e027      	b.n	800d69e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d112      	bne.n	800d67a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d654:	4b26      	ldr	r3, [pc, #152]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d656:	691b      	ldr	r3, [r3, #16]
 800d658:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800d65c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d660:	687a      	ldr	r2, [r7, #4]
 800d662:	6892      	ldr	r2, [r2, #8]
 800d664:	0211      	lsls	r1, r2, #8
 800d666:	687a      	ldr	r2, [r7, #4]
 800d668:	6912      	ldr	r2, [r2, #16]
 800d66a:	0852      	lsrs	r2, r2, #1
 800d66c:	3a01      	subs	r2, #1
 800d66e:	0552      	lsls	r2, r2, #21
 800d670:	430a      	orrs	r2, r1
 800d672:	491f      	ldr	r1, [pc, #124]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d674:	4313      	orrs	r3, r2
 800d676:	610b      	str	r3, [r1, #16]
 800d678:	e011      	b.n	800d69e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d67a:	4b1d      	ldr	r3, [pc, #116]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d67c:	691b      	ldr	r3, [r3, #16]
 800d67e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800d682:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	6892      	ldr	r2, [r2, #8]
 800d68a:	0211      	lsls	r1, r2, #8
 800d68c:	687a      	ldr	r2, [r7, #4]
 800d68e:	6952      	ldr	r2, [r2, #20]
 800d690:	0852      	lsrs	r2, r2, #1
 800d692:	3a01      	subs	r2, #1
 800d694:	0652      	lsls	r2, r2, #25
 800d696:	430a      	orrs	r2, r1
 800d698:	4915      	ldr	r1, [pc, #84]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d69a:	4313      	orrs	r3, r2
 800d69c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800d69e:	4b14      	ldr	r3, [pc, #80]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	4a13      	ldr	r2, [pc, #76]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d6a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d6a8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6aa:	f7fd fccb 	bl	800b044 <HAL_GetTick>
 800d6ae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d6b0:	e009      	b.n	800d6c6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d6b2:	f7fd fcc7 	bl	800b044 <HAL_GetTick>
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	1ad3      	subs	r3, r2, r3
 800d6bc:	2b02      	cmp	r3, #2
 800d6be:	d902      	bls.n	800d6c6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800d6c0:	2303      	movs	r3, #3
 800d6c2:	73fb      	strb	r3, [r7, #15]
          break;
 800d6c4:	e005      	b.n	800d6d2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d6c6:	4b0a      	ldr	r3, [pc, #40]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d0ef      	beq.n	800d6b2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800d6d2:	7bfb      	ldrb	r3, [r7, #15]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d106      	bne.n	800d6e6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d6d8:	4b05      	ldr	r3, [pc, #20]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d6da:	691a      	ldr	r2, [r3, #16]
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	699b      	ldr	r3, [r3, #24]
 800d6e0:	4903      	ldr	r1, [pc, #12]	; (800d6f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d6e2:	4313      	orrs	r3, r2
 800d6e4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800d6e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3710      	adds	r7, #16
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}
 800d6f0:	40021000 	.word	0x40021000

0800d6f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b084      	sub	sp, #16
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d101      	bne.n	800d706 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d702:	2301      	movs	r3, #1
 800d704:	e095      	b.n	800d832 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d108      	bne.n	800d720 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d716:	d009      	beq.n	800d72c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2200      	movs	r2, #0
 800d71c:	61da      	str	r2, [r3, #28]
 800d71e:	e005      	b.n	800d72c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	2200      	movs	r2, #0
 800d724:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	2200      	movs	r2, #0
 800d72a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	2200      	movs	r2, #0
 800d730:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d738:	b2db      	uxtb	r3, r3
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d106      	bne.n	800d74c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2200      	movs	r2, #0
 800d742:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	f7f5 fa6c 	bl	8002c24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2202      	movs	r2, #2
 800d750:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	681a      	ldr	r2, [r3, #0]
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d762:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	68db      	ldr	r3, [r3, #12]
 800d768:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d76c:	d902      	bls.n	800d774 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d76e:	2300      	movs	r3, #0
 800d770:	60fb      	str	r3, [r7, #12]
 800d772:	e002      	b.n	800d77a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d774:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d778:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	68db      	ldr	r3, [r3, #12]
 800d77e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d782:	d007      	beq.n	800d794 <HAL_SPI_Init+0xa0>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	68db      	ldr	r3, [r3, #12]
 800d788:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d78c:	d002      	beq.n	800d794 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2200      	movs	r2, #0
 800d792:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	685b      	ldr	r3, [r3, #4]
 800d798:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	689b      	ldr	r3, [r3, #8]
 800d7a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800d7a4:	431a      	orrs	r2, r3
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	691b      	ldr	r3, [r3, #16]
 800d7aa:	f003 0302 	and.w	r3, r3, #2
 800d7ae:	431a      	orrs	r2, r3
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	695b      	ldr	r3, [r3, #20]
 800d7b4:	f003 0301 	and.w	r3, r3, #1
 800d7b8:	431a      	orrs	r2, r3
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	699b      	ldr	r3, [r3, #24]
 800d7be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d7c2:	431a      	orrs	r2, r3
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	69db      	ldr	r3, [r3, #28]
 800d7c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d7cc:	431a      	orrs	r2, r3
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6a1b      	ldr	r3, [r3, #32]
 800d7d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7d6:	ea42 0103 	orr.w	r1, r2, r3
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7de:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	430a      	orrs	r2, r1
 800d7e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	699b      	ldr	r3, [r3, #24]
 800d7ee:	0c1b      	lsrs	r3, r3, #16
 800d7f0:	f003 0204 	and.w	r2, r3, #4
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7f8:	f003 0310 	and.w	r3, r3, #16
 800d7fc:	431a      	orrs	r2, r3
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d802:	f003 0308 	and.w	r3, r3, #8
 800d806:	431a      	orrs	r2, r3
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	68db      	ldr	r3, [r3, #12]
 800d80c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800d810:	ea42 0103 	orr.w	r1, r2, r3
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	430a      	orrs	r2, r1
 800d820:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2200      	movs	r2, #0
 800d826:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2201      	movs	r2, #1
 800d82c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d830:	2300      	movs	r3, #0
}
 800d832:	4618      	mov	r0, r3
 800d834:	3710      	adds	r7, #16
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}

0800d83a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d83a:	b580      	push	{r7, lr}
 800d83c:	b088      	sub	sp, #32
 800d83e:	af00      	add	r7, sp, #0
 800d840:	60f8      	str	r0, [r7, #12]
 800d842:	60b9      	str	r1, [r7, #8]
 800d844:	603b      	str	r3, [r7, #0]
 800d846:	4613      	mov	r3, r2
 800d848:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d84a:	2300      	movs	r3, #0
 800d84c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d854:	2b01      	cmp	r3, #1
 800d856:	d101      	bne.n	800d85c <HAL_SPI_Transmit+0x22>
 800d858:	2302      	movs	r3, #2
 800d85a:	e158      	b.n	800db0e <HAL_SPI_Transmit+0x2d4>
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	2201      	movs	r2, #1
 800d860:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d864:	f7fd fbee 	bl	800b044 <HAL_GetTick>
 800d868:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800d86a:	88fb      	ldrh	r3, [r7, #6]
 800d86c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d874:	b2db      	uxtb	r3, r3
 800d876:	2b01      	cmp	r3, #1
 800d878:	d002      	beq.n	800d880 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800d87a:	2302      	movs	r3, #2
 800d87c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d87e:	e13d      	b.n	800dafc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d002      	beq.n	800d88c <HAL_SPI_Transmit+0x52>
 800d886:	88fb      	ldrh	r3, [r7, #6]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d102      	bne.n	800d892 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800d88c:	2301      	movs	r3, #1
 800d88e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d890:	e134      	b.n	800dafc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2203      	movs	r2, #3
 800d896:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2200      	movs	r2, #0
 800d89e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	68ba      	ldr	r2, [r7, #8]
 800d8a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	88fa      	ldrh	r2, [r7, #6]
 800d8aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	88fa      	ldrh	r2, [r7, #6]
 800d8b0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	689b      	ldr	r3, [r3, #8]
 800d8d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8dc:	d10f      	bne.n	800d8fe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	681a      	ldr	r2, [r3, #0]
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d8ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	681a      	ldr	r2, [r3, #0]
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d8fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d908:	2b40      	cmp	r3, #64	; 0x40
 800d90a:	d007      	beq.n	800d91c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	681a      	ldr	r2, [r3, #0]
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d91a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	68db      	ldr	r3, [r3, #12]
 800d920:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d924:	d94b      	bls.n	800d9be <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	685b      	ldr	r3, [r3, #4]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d002      	beq.n	800d934 <HAL_SPI_Transmit+0xfa>
 800d92e:	8afb      	ldrh	r3, [r7, #22]
 800d930:	2b01      	cmp	r3, #1
 800d932:	d13e      	bne.n	800d9b2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d938:	881a      	ldrh	r2, [r3, #0]
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d944:	1c9a      	adds	r2, r3, #2
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d94e:	b29b      	uxth	r3, r3
 800d950:	3b01      	subs	r3, #1
 800d952:	b29a      	uxth	r2, r3
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d958:	e02b      	b.n	800d9b2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	689b      	ldr	r3, [r3, #8]
 800d960:	f003 0302 	and.w	r3, r3, #2
 800d964:	2b02      	cmp	r3, #2
 800d966:	d112      	bne.n	800d98e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d96c:	881a      	ldrh	r2, [r3, #0]
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d978:	1c9a      	adds	r2, r3, #2
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d982:	b29b      	uxth	r3, r3
 800d984:	3b01      	subs	r3, #1
 800d986:	b29a      	uxth	r2, r3
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d98c:	e011      	b.n	800d9b2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d98e:	f7fd fb59 	bl	800b044 <HAL_GetTick>
 800d992:	4602      	mov	r2, r0
 800d994:	69bb      	ldr	r3, [r7, #24]
 800d996:	1ad3      	subs	r3, r2, r3
 800d998:	683a      	ldr	r2, [r7, #0]
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d803      	bhi.n	800d9a6 <HAL_SPI_Transmit+0x16c>
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9a4:	d102      	bne.n	800d9ac <HAL_SPI_Transmit+0x172>
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d102      	bne.n	800d9b2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800d9ac:	2303      	movs	r3, #3
 800d9ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d9b0:	e0a4      	b.n	800dafc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d1ce      	bne.n	800d95a <HAL_SPI_Transmit+0x120>
 800d9bc:	e07c      	b.n	800dab8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	685b      	ldr	r3, [r3, #4]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d002      	beq.n	800d9cc <HAL_SPI_Transmit+0x192>
 800d9c6:	8afb      	ldrh	r3, [r7, #22]
 800d9c8:	2b01      	cmp	r3, #1
 800d9ca:	d170      	bne.n	800daae <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9d0:	b29b      	uxth	r3, r3
 800d9d2:	2b01      	cmp	r3, #1
 800d9d4:	d912      	bls.n	800d9fc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9da:	881a      	ldrh	r2, [r3, #0]
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9e6:	1c9a      	adds	r2, r3, #2
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9f0:	b29b      	uxth	r3, r3
 800d9f2:	3b02      	subs	r3, #2
 800d9f4:	b29a      	uxth	r2, r3
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d9fa:	e058      	b.n	800daae <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	330c      	adds	r3, #12
 800da06:	7812      	ldrb	r2, [r2, #0]
 800da08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da0e:	1c5a      	adds	r2, r3, #1
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da18:	b29b      	uxth	r3, r3
 800da1a:	3b01      	subs	r3, #1
 800da1c:	b29a      	uxth	r2, r3
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800da22:	e044      	b.n	800daae <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	689b      	ldr	r3, [r3, #8]
 800da2a:	f003 0302 	and.w	r3, r3, #2
 800da2e:	2b02      	cmp	r3, #2
 800da30:	d12b      	bne.n	800da8a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da36:	b29b      	uxth	r3, r3
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d912      	bls.n	800da62 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da40:	881a      	ldrh	r2, [r3, #0]
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da4c:	1c9a      	adds	r2, r3, #2
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da56:	b29b      	uxth	r3, r3
 800da58:	3b02      	subs	r3, #2
 800da5a:	b29a      	uxth	r2, r3
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800da60:	e025      	b.n	800daae <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	330c      	adds	r3, #12
 800da6c:	7812      	ldrb	r2, [r2, #0]
 800da6e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da74:	1c5a      	adds	r2, r3, #1
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da7e:	b29b      	uxth	r3, r3
 800da80:	3b01      	subs	r3, #1
 800da82:	b29a      	uxth	r2, r3
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	87da      	strh	r2, [r3, #62]	; 0x3e
 800da88:	e011      	b.n	800daae <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800da8a:	f7fd fadb 	bl	800b044 <HAL_GetTick>
 800da8e:	4602      	mov	r2, r0
 800da90:	69bb      	ldr	r3, [r7, #24]
 800da92:	1ad3      	subs	r3, r2, r3
 800da94:	683a      	ldr	r2, [r7, #0]
 800da96:	429a      	cmp	r2, r3
 800da98:	d803      	bhi.n	800daa2 <HAL_SPI_Transmit+0x268>
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daa0:	d102      	bne.n	800daa8 <HAL_SPI_Transmit+0x26e>
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d102      	bne.n	800daae <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800daa8:	2303      	movs	r3, #3
 800daaa:	77fb      	strb	r3, [r7, #31]
          goto error;
 800daac:	e026      	b.n	800dafc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dab2:	b29b      	uxth	r3, r3
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d1b5      	bne.n	800da24 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dab8:	69ba      	ldr	r2, [r7, #24]
 800daba:	6839      	ldr	r1, [r7, #0]
 800dabc:	68f8      	ldr	r0, [r7, #12]
 800dabe:	f000 fce3 	bl	800e488 <SPI_EndRxTxTransaction>
 800dac2:	4603      	mov	r3, r0
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d002      	beq.n	800dace <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	2220      	movs	r2, #32
 800dacc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	689b      	ldr	r3, [r3, #8]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d10a      	bne.n	800daec <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dad6:	2300      	movs	r3, #0
 800dad8:	613b      	str	r3, [r7, #16]
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	68db      	ldr	r3, [r3, #12]
 800dae0:	613b      	str	r3, [r7, #16]
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	613b      	str	r3, [r7, #16]
 800daea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d002      	beq.n	800dafa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800daf4:	2301      	movs	r3, #1
 800daf6:	77fb      	strb	r3, [r7, #31]
 800daf8:	e000      	b.n	800dafc <HAL_SPI_Transmit+0x2c2>
  }

error:
 800dafa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2201      	movs	r2, #1
 800db00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	2200      	movs	r2, #0
 800db08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800db0c:	7ffb      	ldrb	r3, [r7, #31]
}
 800db0e:	4618      	mov	r0, r3
 800db10:	3720      	adds	r7, #32
 800db12:	46bd      	mov	sp, r7
 800db14:	bd80      	pop	{r7, pc}

0800db16 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800db16:	b580      	push	{r7, lr}
 800db18:	b088      	sub	sp, #32
 800db1a:	af02      	add	r7, sp, #8
 800db1c:	60f8      	str	r0, [r7, #12]
 800db1e:	60b9      	str	r1, [r7, #8]
 800db20:	603b      	str	r3, [r7, #0]
 800db22:	4613      	mov	r3, r2
 800db24:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800db26:	2300      	movs	r3, #0
 800db28:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	685b      	ldr	r3, [r3, #4]
 800db2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800db32:	d112      	bne.n	800db5a <HAL_SPI_Receive+0x44>
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	689b      	ldr	r3, [r3, #8]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d10e      	bne.n	800db5a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	2204      	movs	r2, #4
 800db40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800db44:	88fa      	ldrh	r2, [r7, #6]
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	9300      	str	r3, [sp, #0]
 800db4a:	4613      	mov	r3, r2
 800db4c:	68ba      	ldr	r2, [r7, #8]
 800db4e:	68b9      	ldr	r1, [r7, #8]
 800db50:	68f8      	ldr	r0, [r7, #12]
 800db52:	f000 f910 	bl	800dd76 <HAL_SPI_TransmitReceive>
 800db56:	4603      	mov	r3, r0
 800db58:	e109      	b.n	800dd6e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800db60:	2b01      	cmp	r3, #1
 800db62:	d101      	bne.n	800db68 <HAL_SPI_Receive+0x52>
 800db64:	2302      	movs	r3, #2
 800db66:	e102      	b.n	800dd6e <HAL_SPI_Receive+0x258>
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	2201      	movs	r2, #1
 800db6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800db70:	f7fd fa68 	bl	800b044 <HAL_GetTick>
 800db74:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800db7c:	b2db      	uxtb	r3, r3
 800db7e:	2b01      	cmp	r3, #1
 800db80:	d002      	beq.n	800db88 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800db82:	2302      	movs	r3, #2
 800db84:	75fb      	strb	r3, [r7, #23]
    goto error;
 800db86:	e0e9      	b.n	800dd5c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800db88:	68bb      	ldr	r3, [r7, #8]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d002      	beq.n	800db94 <HAL_SPI_Receive+0x7e>
 800db8e:	88fb      	ldrh	r3, [r7, #6]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d102      	bne.n	800db9a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800db94:	2301      	movs	r3, #1
 800db96:	75fb      	strb	r3, [r7, #23]
    goto error;
 800db98:	e0e0      	b.n	800dd5c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2204      	movs	r2, #4
 800db9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	2200      	movs	r2, #0
 800dba6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	68ba      	ldr	r2, [r7, #8]
 800dbac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	88fa      	ldrh	r2, [r7, #6]
 800dbb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	88fa      	ldrh	r2, [r7, #6]
 800dbba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2200      	movs	r2, #0
 800dbce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	2200      	movs	r2, #0
 800dbda:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	68db      	ldr	r3, [r3, #12]
 800dbe0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dbe4:	d908      	bls.n	800dbf8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	685a      	ldr	r2, [r3, #4]
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dbf4:	605a      	str	r2, [r3, #4]
 800dbf6:	e007      	b.n	800dc08 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	685a      	ldr	r2, [r3, #4]
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800dc06:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	689b      	ldr	r3, [r3, #8]
 800dc0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dc10:	d10f      	bne.n	800dc32 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	681a      	ldr	r2, [r3, #0]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dc20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	681a      	ldr	r2, [r3, #0]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800dc30:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc3c:	2b40      	cmp	r3, #64	; 0x40
 800dc3e:	d007      	beq.n	800dc50 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	681a      	ldr	r2, [r3, #0]
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dc4e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	68db      	ldr	r3, [r3, #12]
 800dc54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dc58:	d867      	bhi.n	800dd2a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800dc5a:	e030      	b.n	800dcbe <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	689b      	ldr	r3, [r3, #8]
 800dc62:	f003 0301 	and.w	r3, r3, #1
 800dc66:	2b01      	cmp	r3, #1
 800dc68:	d117      	bne.n	800dc9a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f103 020c 	add.w	r2, r3, #12
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc76:	7812      	ldrb	r2, [r2, #0]
 800dc78:	b2d2      	uxtb	r2, r2
 800dc7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc80:	1c5a      	adds	r2, r3, #1
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800dc8c:	b29b      	uxth	r3, r3
 800dc8e:	3b01      	subs	r3, #1
 800dc90:	b29a      	uxth	r2, r3
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800dc98:	e011      	b.n	800dcbe <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dc9a:	f7fd f9d3 	bl	800b044 <HAL_GetTick>
 800dc9e:	4602      	mov	r2, r0
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	1ad3      	subs	r3, r2, r3
 800dca4:	683a      	ldr	r2, [r7, #0]
 800dca6:	429a      	cmp	r2, r3
 800dca8:	d803      	bhi.n	800dcb2 <HAL_SPI_Receive+0x19c>
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcb0:	d102      	bne.n	800dcb8 <HAL_SPI_Receive+0x1a2>
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d102      	bne.n	800dcbe <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800dcb8:	2303      	movs	r3, #3
 800dcba:	75fb      	strb	r3, [r7, #23]
          goto error;
 800dcbc:	e04e      	b.n	800dd5c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800dcc4:	b29b      	uxth	r3, r3
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d1c8      	bne.n	800dc5c <HAL_SPI_Receive+0x146>
 800dcca:	e034      	b.n	800dd36 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	689b      	ldr	r3, [r3, #8]
 800dcd2:	f003 0301 	and.w	r3, r3, #1
 800dcd6:	2b01      	cmp	r3, #1
 800dcd8:	d115      	bne.n	800dd06 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	68da      	ldr	r2, [r3, #12]
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dce4:	b292      	uxth	r2, r2
 800dce6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dcec:	1c9a      	adds	r2, r3, #2
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800dcf8:	b29b      	uxth	r3, r3
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	b29a      	uxth	r2, r3
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800dd04:	e011      	b.n	800dd2a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd06:	f7fd f99d 	bl	800b044 <HAL_GetTick>
 800dd0a:	4602      	mov	r2, r0
 800dd0c:	693b      	ldr	r3, [r7, #16]
 800dd0e:	1ad3      	subs	r3, r2, r3
 800dd10:	683a      	ldr	r2, [r7, #0]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d803      	bhi.n	800dd1e <HAL_SPI_Receive+0x208>
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd1c:	d102      	bne.n	800dd24 <HAL_SPI_Receive+0x20e>
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d102      	bne.n	800dd2a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800dd24:	2303      	movs	r3, #3
 800dd26:	75fb      	strb	r3, [r7, #23]
          goto error;
 800dd28:	e018      	b.n	800dd5c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800dd30:	b29b      	uxth	r3, r3
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d1ca      	bne.n	800dccc <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dd36:	693a      	ldr	r2, [r7, #16]
 800dd38:	6839      	ldr	r1, [r7, #0]
 800dd3a:	68f8      	ldr	r0, [r7, #12]
 800dd3c:	f000 fb4c 	bl	800e3d8 <SPI_EndRxTransaction>
 800dd40:	4603      	mov	r3, r0
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d002      	beq.n	800dd4c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2220      	movs	r2, #32
 800dd4a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d002      	beq.n	800dd5a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800dd54:	2301      	movs	r3, #1
 800dd56:	75fb      	strb	r3, [r7, #23]
 800dd58:	e000      	b.n	800dd5c <HAL_SPI_Receive+0x246>
  }

error :
 800dd5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2201      	movs	r2, #1
 800dd60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	2200      	movs	r2, #0
 800dd68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800dd6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3718      	adds	r7, #24
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}

0800dd76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800dd76:	b580      	push	{r7, lr}
 800dd78:	b08a      	sub	sp, #40	; 0x28
 800dd7a:	af00      	add	r7, sp, #0
 800dd7c:	60f8      	str	r0, [r7, #12]
 800dd7e:	60b9      	str	r1, [r7, #8]
 800dd80:	607a      	str	r2, [r7, #4]
 800dd82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800dd84:	2301      	movs	r3, #1
 800dd86:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800dd94:	2b01      	cmp	r3, #1
 800dd96:	d101      	bne.n	800dd9c <HAL_SPI_TransmitReceive+0x26>
 800dd98:	2302      	movs	r3, #2
 800dd9a:	e1fb      	b.n	800e194 <HAL_SPI_TransmitReceive+0x41e>
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	2201      	movs	r2, #1
 800dda0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dda4:	f7fd f94e 	bl	800b044 <HAL_GetTick>
 800dda8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ddb0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	685b      	ldr	r3, [r3, #4]
 800ddb6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800ddb8:	887b      	ldrh	r3, [r7, #2]
 800ddba:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800ddbc:	887b      	ldrh	r3, [r7, #2]
 800ddbe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ddc0:	7efb      	ldrb	r3, [r7, #27]
 800ddc2:	2b01      	cmp	r3, #1
 800ddc4:	d00e      	beq.n	800dde4 <HAL_SPI_TransmitReceive+0x6e>
 800ddc6:	697b      	ldr	r3, [r7, #20]
 800ddc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ddcc:	d106      	bne.n	800dddc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	689b      	ldr	r3, [r3, #8]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d102      	bne.n	800dddc <HAL_SPI_TransmitReceive+0x66>
 800ddd6:	7efb      	ldrb	r3, [r7, #27]
 800ddd8:	2b04      	cmp	r3, #4
 800ddda:	d003      	beq.n	800dde4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800dddc:	2302      	movs	r3, #2
 800ddde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800dde2:	e1cd      	b.n	800e180 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d005      	beq.n	800ddf6 <HAL_SPI_TransmitReceive+0x80>
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d002      	beq.n	800ddf6 <HAL_SPI_TransmitReceive+0x80>
 800ddf0:	887b      	ldrh	r3, [r7, #2]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d103      	bne.n	800ddfe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800ddfc:	e1c0      	b.n	800e180 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800de04:	b2db      	uxtb	r3, r3
 800de06:	2b04      	cmp	r3, #4
 800de08:	d003      	beq.n	800de12 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2205      	movs	r2, #5
 800de0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	2200      	movs	r2, #0
 800de16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	887a      	ldrh	r2, [r7, #2]
 800de22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	887a      	ldrh	r2, [r7, #2]
 800de2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	68ba      	ldr	r2, [r7, #8]
 800de32:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	887a      	ldrh	r2, [r7, #2]
 800de38:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	887a      	ldrh	r2, [r7, #2]
 800de3e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	2200      	movs	r2, #0
 800de44:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2200      	movs	r2, #0
 800de4a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	68db      	ldr	r3, [r3, #12]
 800de50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800de54:	d802      	bhi.n	800de5c <HAL_SPI_TransmitReceive+0xe6>
 800de56:	8a3b      	ldrh	r3, [r7, #16]
 800de58:	2b01      	cmp	r3, #1
 800de5a:	d908      	bls.n	800de6e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	685a      	ldr	r2, [r3, #4]
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800de6a:	605a      	str	r2, [r3, #4]
 800de6c:	e007      	b.n	800de7e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	685a      	ldr	r2, [r3, #4]
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800de7c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de88:	2b40      	cmp	r3, #64	; 0x40
 800de8a:	d007      	beq.n	800de9c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	681a      	ldr	r2, [r3, #0]
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800de9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	68db      	ldr	r3, [r3, #12]
 800dea0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dea4:	d97c      	bls.n	800dfa0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	685b      	ldr	r3, [r3, #4]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d002      	beq.n	800deb4 <HAL_SPI_TransmitReceive+0x13e>
 800deae:	8a7b      	ldrh	r3, [r7, #18]
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d169      	bne.n	800df88 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800deb8:	881a      	ldrh	r2, [r3, #0]
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dec4:	1c9a      	adds	r2, r3, #2
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dece:	b29b      	uxth	r3, r3
 800ded0:	3b01      	subs	r3, #1
 800ded2:	b29a      	uxth	r2, r3
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ded8:	e056      	b.n	800df88 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	f003 0302 	and.w	r3, r3, #2
 800dee4:	2b02      	cmp	r3, #2
 800dee6:	d11b      	bne.n	800df20 <HAL_SPI_TransmitReceive+0x1aa>
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800deec:	b29b      	uxth	r3, r3
 800deee:	2b00      	cmp	r3, #0
 800def0:	d016      	beq.n	800df20 <HAL_SPI_TransmitReceive+0x1aa>
 800def2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def4:	2b01      	cmp	r3, #1
 800def6:	d113      	bne.n	800df20 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800defc:	881a      	ldrh	r2, [r3, #0]
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df08:	1c9a      	adds	r2, r3, #2
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df12:	b29b      	uxth	r3, r3
 800df14:	3b01      	subs	r3, #1
 800df16:	b29a      	uxth	r2, r3
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800df1c:	2300      	movs	r3, #0
 800df1e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	689b      	ldr	r3, [r3, #8]
 800df26:	f003 0301 	and.w	r3, r3, #1
 800df2a:	2b01      	cmp	r3, #1
 800df2c:	d11c      	bne.n	800df68 <HAL_SPI_TransmitReceive+0x1f2>
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800df34:	b29b      	uxth	r3, r3
 800df36:	2b00      	cmp	r3, #0
 800df38:	d016      	beq.n	800df68 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	68da      	ldr	r2, [r3, #12]
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df44:	b292      	uxth	r2, r2
 800df46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df4c:	1c9a      	adds	r2, r3, #2
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800df58:	b29b      	uxth	r3, r3
 800df5a:	3b01      	subs	r3, #1
 800df5c:	b29a      	uxth	r2, r3
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800df64:	2301      	movs	r3, #1
 800df66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800df68:	f7fd f86c 	bl	800b044 <HAL_GetTick>
 800df6c:	4602      	mov	r2, r0
 800df6e:	69fb      	ldr	r3, [r7, #28]
 800df70:	1ad3      	subs	r3, r2, r3
 800df72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df74:	429a      	cmp	r2, r3
 800df76:	d807      	bhi.n	800df88 <HAL_SPI_TransmitReceive+0x212>
 800df78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df7e:	d003      	beq.n	800df88 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800df80:	2303      	movs	r3, #3
 800df82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800df86:	e0fb      	b.n	800e180 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df8c:	b29b      	uxth	r3, r3
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d1a3      	bne.n	800deda <HAL_SPI_TransmitReceive+0x164>
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800df98:	b29b      	uxth	r3, r3
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d19d      	bne.n	800deda <HAL_SPI_TransmitReceive+0x164>
 800df9e:	e0df      	b.n	800e160 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d003      	beq.n	800dfb0 <HAL_SPI_TransmitReceive+0x23a>
 800dfa8:	8a7b      	ldrh	r3, [r7, #18]
 800dfaa:	2b01      	cmp	r3, #1
 800dfac:	f040 80cb 	bne.w	800e146 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dfb4:	b29b      	uxth	r3, r3
 800dfb6:	2b01      	cmp	r3, #1
 800dfb8:	d912      	bls.n	800dfe0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfbe:	881a      	ldrh	r2, [r3, #0]
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfca:	1c9a      	adds	r2, r3, #2
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dfd4:	b29b      	uxth	r3, r3
 800dfd6:	3b02      	subs	r3, #2
 800dfd8:	b29a      	uxth	r2, r3
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800dfde:	e0b2      	b.n	800e146 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	330c      	adds	r3, #12
 800dfea:	7812      	ldrb	r2, [r2, #0]
 800dfec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dff2:	1c5a      	adds	r2, r3, #1
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dffc:	b29b      	uxth	r3, r3
 800dffe:	3b01      	subs	r3, #1
 800e000:	b29a      	uxth	r2, r3
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e006:	e09e      	b.n	800e146 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	689b      	ldr	r3, [r3, #8]
 800e00e:	f003 0302 	and.w	r3, r3, #2
 800e012:	2b02      	cmp	r3, #2
 800e014:	d134      	bne.n	800e080 <HAL_SPI_TransmitReceive+0x30a>
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d02f      	beq.n	800e080 <HAL_SPI_TransmitReceive+0x30a>
 800e020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e022:	2b01      	cmp	r3, #1
 800e024:	d12c      	bne.n	800e080 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d912      	bls.n	800e056 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e034:	881a      	ldrh	r2, [r3, #0]
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e040:	1c9a      	adds	r2, r3, #2
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e04a:	b29b      	uxth	r3, r3
 800e04c:	3b02      	subs	r3, #2
 800e04e:	b29a      	uxth	r2, r3
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e054:	e012      	b.n	800e07c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	330c      	adds	r3, #12
 800e060:	7812      	ldrb	r2, [r2, #0]
 800e062:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e068:	1c5a      	adds	r2, r3, #1
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e072:	b29b      	uxth	r3, r3
 800e074:	3b01      	subs	r3, #1
 800e076:	b29a      	uxth	r2, r3
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e07c:	2300      	movs	r3, #0
 800e07e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	689b      	ldr	r3, [r3, #8]
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	2b01      	cmp	r3, #1
 800e08c:	d148      	bne.n	800e120 <HAL_SPI_TransmitReceive+0x3aa>
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e094:	b29b      	uxth	r3, r3
 800e096:	2b00      	cmp	r3, #0
 800e098:	d042      	beq.n	800e120 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e0a0:	b29b      	uxth	r3, r3
 800e0a2:	2b01      	cmp	r3, #1
 800e0a4:	d923      	bls.n	800e0ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	68da      	ldr	r2, [r3, #12]
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0b0:	b292      	uxth	r2, r2
 800e0b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0b8:	1c9a      	adds	r2, r3, #2
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e0c4:	b29b      	uxth	r3, r3
 800e0c6:	3b02      	subs	r3, #2
 800e0c8:	b29a      	uxth	r2, r3
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e0d6:	b29b      	uxth	r3, r3
 800e0d8:	2b01      	cmp	r3, #1
 800e0da:	d81f      	bhi.n	800e11c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	685a      	ldr	r2, [r3, #4]
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e0ea:	605a      	str	r2, [r3, #4]
 800e0ec:	e016      	b.n	800e11c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	f103 020c 	add.w	r2, r3, #12
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0fa:	7812      	ldrb	r2, [r2, #0]
 800e0fc:	b2d2      	uxtb	r2, r2
 800e0fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e104:	1c5a      	adds	r2, r3, #1
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e110:	b29b      	uxth	r3, r3
 800e112:	3b01      	subs	r3, #1
 800e114:	b29a      	uxth	r2, r3
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e11c:	2301      	movs	r3, #1
 800e11e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e120:	f7fc ff90 	bl	800b044 <HAL_GetTick>
 800e124:	4602      	mov	r2, r0
 800e126:	69fb      	ldr	r3, [r7, #28]
 800e128:	1ad3      	subs	r3, r2, r3
 800e12a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e12c:	429a      	cmp	r2, r3
 800e12e:	d803      	bhi.n	800e138 <HAL_SPI_TransmitReceive+0x3c2>
 800e130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e132:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e136:	d102      	bne.n	800e13e <HAL_SPI_TransmitReceive+0x3c8>
 800e138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d103      	bne.n	800e146 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800e13e:	2303      	movs	r3, #3
 800e140:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800e144:	e01c      	b.n	800e180 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e14a:	b29b      	uxth	r3, r3
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	f47f af5b 	bne.w	800e008 <HAL_SPI_TransmitReceive+0x292>
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e158:	b29b      	uxth	r3, r3
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	f47f af54 	bne.w	800e008 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e160:	69fa      	ldr	r2, [r7, #28]
 800e162:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e164:	68f8      	ldr	r0, [r7, #12]
 800e166:	f000 f98f 	bl	800e488 <SPI_EndRxTxTransaction>
 800e16a:	4603      	mov	r3, r0
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d006      	beq.n	800e17e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800e170:	2301      	movs	r3, #1
 800e172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	2220      	movs	r2, #32
 800e17a:	661a      	str	r2, [r3, #96]	; 0x60
 800e17c:	e000      	b.n	800e180 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800e17e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2201      	movs	r2, #1
 800e184:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2200      	movs	r2, #0
 800e18c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e190:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800e194:	4618      	mov	r0, r3
 800e196:	3728      	adds	r7, #40	; 0x28
 800e198:	46bd      	mov	sp, r7
 800e19a:	bd80      	pop	{r7, pc}

0800e19c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b088      	sub	sp, #32
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	60f8      	str	r0, [r7, #12]
 800e1a4:	60b9      	str	r1, [r7, #8]
 800e1a6:	603b      	str	r3, [r7, #0]
 800e1a8:	4613      	mov	r3, r2
 800e1aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e1ac:	f7fc ff4a 	bl	800b044 <HAL_GetTick>
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1b4:	1a9b      	subs	r3, r3, r2
 800e1b6:	683a      	ldr	r2, [r7, #0]
 800e1b8:	4413      	add	r3, r2
 800e1ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e1bc:	f7fc ff42 	bl	800b044 <HAL_GetTick>
 800e1c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e1c2:	4b39      	ldr	r3, [pc, #228]	; (800e2a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	015b      	lsls	r3, r3, #5
 800e1c8:	0d1b      	lsrs	r3, r3, #20
 800e1ca:	69fa      	ldr	r2, [r7, #28]
 800e1cc:	fb02 f303 	mul.w	r3, r2, r3
 800e1d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e1d2:	e054      	b.n	800e27e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1da:	d050      	beq.n	800e27e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e1dc:	f7fc ff32 	bl	800b044 <HAL_GetTick>
 800e1e0:	4602      	mov	r2, r0
 800e1e2:	69bb      	ldr	r3, [r7, #24]
 800e1e4:	1ad3      	subs	r3, r2, r3
 800e1e6:	69fa      	ldr	r2, [r7, #28]
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	d902      	bls.n	800e1f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800e1ec:	69fb      	ldr	r3, [r7, #28]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d13d      	bne.n	800e26e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	685a      	ldr	r2, [r3, #4]
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e200:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	685b      	ldr	r3, [r3, #4]
 800e206:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e20a:	d111      	bne.n	800e230 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	689b      	ldr	r3, [r3, #8]
 800e210:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e214:	d004      	beq.n	800e220 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	689b      	ldr	r3, [r3, #8]
 800e21a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e21e:	d107      	bne.n	800e230 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	681a      	ldr	r2, [r3, #0]
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e22e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e238:	d10f      	bne.n	800e25a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	681a      	ldr	r2, [r3, #0]
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e248:	601a      	str	r2, [r3, #0]
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	681a      	ldr	r2, [r3, #0]
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e258:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	2201      	movs	r2, #1
 800e25e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	2200      	movs	r2, #0
 800e266:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800e26a:	2303      	movs	r3, #3
 800e26c:	e017      	b.n	800e29e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d101      	bne.n	800e278 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e274:	2300      	movs	r3, #0
 800e276:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e278:	697b      	ldr	r3, [r7, #20]
 800e27a:	3b01      	subs	r3, #1
 800e27c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	689a      	ldr	r2, [r3, #8]
 800e284:	68bb      	ldr	r3, [r7, #8]
 800e286:	4013      	ands	r3, r2
 800e288:	68ba      	ldr	r2, [r7, #8]
 800e28a:	429a      	cmp	r2, r3
 800e28c:	bf0c      	ite	eq
 800e28e:	2301      	moveq	r3, #1
 800e290:	2300      	movne	r3, #0
 800e292:	b2db      	uxtb	r3, r3
 800e294:	461a      	mov	r2, r3
 800e296:	79fb      	ldrb	r3, [r7, #7]
 800e298:	429a      	cmp	r2, r3
 800e29a:	d19b      	bne.n	800e1d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e29c:	2300      	movs	r3, #0
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3720      	adds	r7, #32
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	20000014 	.word	0x20000014

0800e2ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b08a      	sub	sp, #40	; 0x28
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	60f8      	str	r0, [r7, #12]
 800e2b4:	60b9      	str	r1, [r7, #8]
 800e2b6:	607a      	str	r2, [r7, #4]
 800e2b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e2be:	f7fc fec1 	bl	800b044 <HAL_GetTick>
 800e2c2:	4602      	mov	r2, r0
 800e2c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2c6:	1a9b      	subs	r3, r3, r2
 800e2c8:	683a      	ldr	r2, [r7, #0]
 800e2ca:	4413      	add	r3, r2
 800e2cc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800e2ce:	f7fc feb9 	bl	800b044 <HAL_GetTick>
 800e2d2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	330c      	adds	r3, #12
 800e2da:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e2dc:	4b3d      	ldr	r3, [pc, #244]	; (800e3d4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e2de:	681a      	ldr	r2, [r3, #0]
 800e2e0:	4613      	mov	r3, r2
 800e2e2:	009b      	lsls	r3, r3, #2
 800e2e4:	4413      	add	r3, r2
 800e2e6:	00da      	lsls	r2, r3, #3
 800e2e8:	1ad3      	subs	r3, r2, r3
 800e2ea:	0d1b      	lsrs	r3, r3, #20
 800e2ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e2ee:	fb02 f303 	mul.w	r3, r2, r3
 800e2f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e2f4:	e060      	b.n	800e3b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e2f6:	68bb      	ldr	r3, [r7, #8]
 800e2f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e2fc:	d107      	bne.n	800e30e <SPI_WaitFifoStateUntilTimeout+0x62>
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d104      	bne.n	800e30e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e304:	69fb      	ldr	r3, [r7, #28]
 800e306:	781b      	ldrb	r3, [r3, #0]
 800e308:	b2db      	uxtb	r3, r3
 800e30a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e30c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e314:	d050      	beq.n	800e3b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e316:	f7fc fe95 	bl	800b044 <HAL_GetTick>
 800e31a:	4602      	mov	r2, r0
 800e31c:	6a3b      	ldr	r3, [r7, #32]
 800e31e:	1ad3      	subs	r3, r2, r3
 800e320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e322:	429a      	cmp	r2, r3
 800e324:	d902      	bls.n	800e32c <SPI_WaitFifoStateUntilTimeout+0x80>
 800e326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d13d      	bne.n	800e3a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	685a      	ldr	r2, [r3, #4]
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e33a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e344:	d111      	bne.n	800e36a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	689b      	ldr	r3, [r3, #8]
 800e34a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e34e:	d004      	beq.n	800e35a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	689b      	ldr	r3, [r3, #8]
 800e354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e358:	d107      	bne.n	800e36a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	681a      	ldr	r2, [r3, #0]
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e368:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e36e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e372:	d10f      	bne.n	800e394 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e382:	601a      	str	r2, [r3, #0]
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	681a      	ldr	r2, [r3, #0]
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e392:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	2201      	movs	r2, #1
 800e398:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	2200      	movs	r2, #0
 800e3a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800e3a4:	2303      	movs	r3, #3
 800e3a6:	e010      	b.n	800e3ca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e3a8:	69bb      	ldr	r3, [r7, #24]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d101      	bne.n	800e3b2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800e3b2:	69bb      	ldr	r3, [r7, #24]
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	689a      	ldr	r2, [r3, #8]
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	4013      	ands	r3, r2
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	429a      	cmp	r2, r3
 800e3c6:	d196      	bne.n	800e2f6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e3c8:	2300      	movs	r3, #0
}
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	3728      	adds	r7, #40	; 0x28
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	bd80      	pop	{r7, pc}
 800e3d2:	bf00      	nop
 800e3d4:	20000014 	.word	0x20000014

0800e3d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b086      	sub	sp, #24
 800e3dc:	af02      	add	r7, sp, #8
 800e3de:	60f8      	str	r0, [r7, #12]
 800e3e0:	60b9      	str	r1, [r7, #8]
 800e3e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	685b      	ldr	r3, [r3, #4]
 800e3e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e3ec:	d111      	bne.n	800e412 <SPI_EndRxTransaction+0x3a>
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	689b      	ldr	r3, [r3, #8]
 800e3f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e3f6:	d004      	beq.n	800e402 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	689b      	ldr	r3, [r3, #8]
 800e3fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e400:	d107      	bne.n	800e412 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	681a      	ldr	r2, [r3, #0]
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e410:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	9300      	str	r3, [sp, #0]
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	2200      	movs	r2, #0
 800e41a:	2180      	movs	r1, #128	; 0x80
 800e41c:	68f8      	ldr	r0, [r7, #12]
 800e41e:	f7ff febd 	bl	800e19c <SPI_WaitFlagStateUntilTimeout>
 800e422:	4603      	mov	r3, r0
 800e424:	2b00      	cmp	r3, #0
 800e426:	d007      	beq.n	800e438 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e42c:	f043 0220 	orr.w	r2, r3, #32
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e434:	2303      	movs	r3, #3
 800e436:	e023      	b.n	800e480 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	685b      	ldr	r3, [r3, #4]
 800e43c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e440:	d11d      	bne.n	800e47e <SPI_EndRxTransaction+0xa6>
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	689b      	ldr	r3, [r3, #8]
 800e446:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e44a:	d004      	beq.n	800e456 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	689b      	ldr	r3, [r3, #8]
 800e450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e454:	d113      	bne.n	800e47e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	9300      	str	r3, [sp, #0]
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	2200      	movs	r2, #0
 800e45e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800e462:	68f8      	ldr	r0, [r7, #12]
 800e464:	f7ff ff22 	bl	800e2ac <SPI_WaitFifoStateUntilTimeout>
 800e468:	4603      	mov	r3, r0
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d007      	beq.n	800e47e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e472:	f043 0220 	orr.w	r2, r3, #32
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800e47a:	2303      	movs	r3, #3
 800e47c:	e000      	b.n	800e480 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800e47e:	2300      	movs	r3, #0
}
 800e480:	4618      	mov	r0, r3
 800e482:	3710      	adds	r7, #16
 800e484:	46bd      	mov	sp, r7
 800e486:	bd80      	pop	{r7, pc}

0800e488 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b086      	sub	sp, #24
 800e48c:	af02      	add	r7, sp, #8
 800e48e:	60f8      	str	r0, [r7, #12]
 800e490:	60b9      	str	r1, [r7, #8]
 800e492:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	9300      	str	r3, [sp, #0]
 800e498:	68bb      	ldr	r3, [r7, #8]
 800e49a:	2200      	movs	r2, #0
 800e49c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800e4a0:	68f8      	ldr	r0, [r7, #12]
 800e4a2:	f7ff ff03 	bl	800e2ac <SPI_WaitFifoStateUntilTimeout>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d007      	beq.n	800e4bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e4b0:	f043 0220 	orr.w	r2, r3, #32
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e4b8:	2303      	movs	r3, #3
 800e4ba:	e027      	b.n	800e50c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	9300      	str	r3, [sp, #0]
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	2180      	movs	r1, #128	; 0x80
 800e4c6:	68f8      	ldr	r0, [r7, #12]
 800e4c8:	f7ff fe68 	bl	800e19c <SPI_WaitFlagStateUntilTimeout>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d007      	beq.n	800e4e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e4d6:	f043 0220 	orr.w	r2, r3, #32
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e4de:	2303      	movs	r3, #3
 800e4e0:	e014      	b.n	800e50c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	9300      	str	r3, [sp, #0]
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800e4ee:	68f8      	ldr	r0, [r7, #12]
 800e4f0:	f7ff fedc 	bl	800e2ac <SPI_WaitFifoStateUntilTimeout>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d007      	beq.n	800e50a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e4fe:	f043 0220 	orr.w	r2, r3, #32
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e506:	2303      	movs	r3, #3
 800e508:	e000      	b.n	800e50c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e50a:	2300      	movs	r3, #0
}
 800e50c:	4618      	mov	r0, r3
 800e50e:	3710      	adds	r7, #16
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}

0800e514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b082      	sub	sp, #8
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d101      	bne.n	800e526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e522:	2301      	movs	r3, #1
 800e524:	e049      	b.n	800e5ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e52c:	b2db      	uxtb	r3, r3
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d106      	bne.n	800e540 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2200      	movs	r2, #0
 800e536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f7f4 fbe8 	bl	8002d10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2202      	movs	r2, #2
 800e544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681a      	ldr	r2, [r3, #0]
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	3304      	adds	r3, #4
 800e550:	4619      	mov	r1, r3
 800e552:	4610      	mov	r0, r2
 800e554:	f000 fae6 	bl	800eb24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2201      	movs	r2, #1
 800e55c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2201      	movs	r2, #1
 800e564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2201      	movs	r2, #1
 800e56c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2201      	movs	r2, #1
 800e574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2201      	movs	r2, #1
 800e57c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2201      	movs	r2, #1
 800e584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2201      	movs	r2, #1
 800e58c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	2201      	movs	r2, #1
 800e594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2201      	movs	r2, #1
 800e59c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2201      	movs	r2, #1
 800e5a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	2201      	movs	r2, #1
 800e5ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2201      	movs	r2, #1
 800e5b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e5b8:	2300      	movs	r3, #0
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3708      	adds	r7, #8
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd80      	pop	{r7, pc}
	...

0800e5c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b085      	sub	sp, #20
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e5d2:	b2db      	uxtb	r3, r3
 800e5d4:	2b01      	cmp	r3, #1
 800e5d6:	d001      	beq.n	800e5dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e5d8:	2301      	movs	r3, #1
 800e5da:	e033      	b.n	800e644 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2202      	movs	r2, #2
 800e5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a19      	ldr	r2, [pc, #100]	; (800e650 <HAL_TIM_Base_Start+0x8c>)
 800e5ea:	4293      	cmp	r3, r2
 800e5ec:	d009      	beq.n	800e602 <HAL_TIM_Base_Start+0x3e>
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5f6:	d004      	beq.n	800e602 <HAL_TIM_Base_Start+0x3e>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a15      	ldr	r2, [pc, #84]	; (800e654 <HAL_TIM_Base_Start+0x90>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d115      	bne.n	800e62e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	689a      	ldr	r2, [r3, #8]
 800e608:	4b13      	ldr	r3, [pc, #76]	; (800e658 <HAL_TIM_Base_Start+0x94>)
 800e60a:	4013      	ands	r3, r2
 800e60c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2b06      	cmp	r3, #6
 800e612:	d015      	beq.n	800e640 <HAL_TIM_Base_Start+0x7c>
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e61a:	d011      	beq.n	800e640 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	681a      	ldr	r2, [r3, #0]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	f042 0201 	orr.w	r2, r2, #1
 800e62a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e62c:	e008      	b.n	800e640 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	681a      	ldr	r2, [r3, #0]
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	f042 0201 	orr.w	r2, r2, #1
 800e63c:	601a      	str	r2, [r3, #0]
 800e63e:	e000      	b.n	800e642 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e640:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e642:	2300      	movs	r3, #0
}
 800e644:	4618      	mov	r0, r3
 800e646:	3714      	adds	r7, #20
 800e648:	46bd      	mov	sp, r7
 800e64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64e:	4770      	bx	lr
 800e650:	40012c00 	.word	0x40012c00
 800e654:	40014000 	.word	0x40014000
 800e658:	00010007 	.word	0x00010007

0800e65c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b085      	sub	sp, #20
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	2b01      	cmp	r3, #1
 800e66e:	d001      	beq.n	800e674 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e670:	2301      	movs	r3, #1
 800e672:	e03b      	b.n	800e6ec <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	2202      	movs	r2, #2
 800e678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	68da      	ldr	r2, [r3, #12]
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	f042 0201 	orr.w	r2, r2, #1
 800e68a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	4a19      	ldr	r2, [pc, #100]	; (800e6f8 <HAL_TIM_Base_Start_IT+0x9c>)
 800e692:	4293      	cmp	r3, r2
 800e694:	d009      	beq.n	800e6aa <HAL_TIM_Base_Start_IT+0x4e>
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e69e:	d004      	beq.n	800e6aa <HAL_TIM_Base_Start_IT+0x4e>
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4a15      	ldr	r2, [pc, #84]	; (800e6fc <HAL_TIM_Base_Start_IT+0xa0>)
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d115      	bne.n	800e6d6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	689a      	ldr	r2, [r3, #8]
 800e6b0:	4b13      	ldr	r3, [pc, #76]	; (800e700 <HAL_TIM_Base_Start_IT+0xa4>)
 800e6b2:	4013      	ands	r3, r2
 800e6b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	2b06      	cmp	r3, #6
 800e6ba:	d015      	beq.n	800e6e8 <HAL_TIM_Base_Start_IT+0x8c>
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e6c2:	d011      	beq.n	800e6e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	f042 0201 	orr.w	r2, r2, #1
 800e6d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6d4:	e008      	b.n	800e6e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	681a      	ldr	r2, [r3, #0]
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	f042 0201 	orr.w	r2, r2, #1
 800e6e4:	601a      	str	r2, [r3, #0]
 800e6e6:	e000      	b.n	800e6ea <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e6ea:	2300      	movs	r3, #0
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	3714      	adds	r7, #20
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f6:	4770      	bx	lr
 800e6f8:	40012c00 	.word	0x40012c00
 800e6fc:	40014000 	.word	0x40014000
 800e700:	00010007 	.word	0x00010007

0800e704 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b082      	sub	sp, #8
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	691b      	ldr	r3, [r3, #16]
 800e712:	f003 0302 	and.w	r3, r3, #2
 800e716:	2b02      	cmp	r3, #2
 800e718:	d122      	bne.n	800e760 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	68db      	ldr	r3, [r3, #12]
 800e720:	f003 0302 	and.w	r3, r3, #2
 800e724:	2b02      	cmp	r3, #2
 800e726:	d11b      	bne.n	800e760 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f06f 0202 	mvn.w	r2, #2
 800e730:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	2201      	movs	r2, #1
 800e736:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	699b      	ldr	r3, [r3, #24]
 800e73e:	f003 0303 	and.w	r3, r3, #3
 800e742:	2b00      	cmp	r3, #0
 800e744:	d003      	beq.n	800e74e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f000 f9ce 	bl	800eae8 <HAL_TIM_IC_CaptureCallback>
 800e74c:	e005      	b.n	800e75a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e74e:	6878      	ldr	r0, [r7, #4]
 800e750:	f000 f9c0 	bl	800ead4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e754:	6878      	ldr	r0, [r7, #4]
 800e756:	f000 f9d1 	bl	800eafc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	2200      	movs	r2, #0
 800e75e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	691b      	ldr	r3, [r3, #16]
 800e766:	f003 0304 	and.w	r3, r3, #4
 800e76a:	2b04      	cmp	r3, #4
 800e76c:	d122      	bne.n	800e7b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	68db      	ldr	r3, [r3, #12]
 800e774:	f003 0304 	and.w	r3, r3, #4
 800e778:	2b04      	cmp	r3, #4
 800e77a:	d11b      	bne.n	800e7b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f06f 0204 	mvn.w	r2, #4
 800e784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	2202      	movs	r2, #2
 800e78a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	699b      	ldr	r3, [r3, #24]
 800e792:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e796:	2b00      	cmp	r3, #0
 800e798:	d003      	beq.n	800e7a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f000 f9a4 	bl	800eae8 <HAL_TIM_IC_CaptureCallback>
 800e7a0:	e005      	b.n	800e7ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f000 f996 	bl	800ead4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e7a8:	6878      	ldr	r0, [r7, #4]
 800e7aa:	f000 f9a7 	bl	800eafc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	691b      	ldr	r3, [r3, #16]
 800e7ba:	f003 0308 	and.w	r3, r3, #8
 800e7be:	2b08      	cmp	r3, #8
 800e7c0:	d122      	bne.n	800e808 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	68db      	ldr	r3, [r3, #12]
 800e7c8:	f003 0308 	and.w	r3, r3, #8
 800e7cc:	2b08      	cmp	r3, #8
 800e7ce:	d11b      	bne.n	800e808 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f06f 0208 	mvn.w	r2, #8
 800e7d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	2204      	movs	r2, #4
 800e7de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	69db      	ldr	r3, [r3, #28]
 800e7e6:	f003 0303 	and.w	r3, r3, #3
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d003      	beq.n	800e7f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e7ee:	6878      	ldr	r0, [r7, #4]
 800e7f0:	f000 f97a 	bl	800eae8 <HAL_TIM_IC_CaptureCallback>
 800e7f4:	e005      	b.n	800e802 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f96c 	bl	800ead4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e7fc:	6878      	ldr	r0, [r7, #4]
 800e7fe:	f000 f97d 	bl	800eafc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2200      	movs	r2, #0
 800e806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	691b      	ldr	r3, [r3, #16]
 800e80e:	f003 0310 	and.w	r3, r3, #16
 800e812:	2b10      	cmp	r3, #16
 800e814:	d122      	bne.n	800e85c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	68db      	ldr	r3, [r3, #12]
 800e81c:	f003 0310 	and.w	r3, r3, #16
 800e820:	2b10      	cmp	r3, #16
 800e822:	d11b      	bne.n	800e85c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	f06f 0210 	mvn.w	r2, #16
 800e82c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	2208      	movs	r2, #8
 800e832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	69db      	ldr	r3, [r3, #28]
 800e83a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d003      	beq.n	800e84a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f000 f950 	bl	800eae8 <HAL_TIM_IC_CaptureCallback>
 800e848:	e005      	b.n	800e856 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f000 f942 	bl	800ead4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f000 f953 	bl	800eafc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	2200      	movs	r2, #0
 800e85a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	691b      	ldr	r3, [r3, #16]
 800e862:	f003 0301 	and.w	r3, r3, #1
 800e866:	2b01      	cmp	r3, #1
 800e868:	d10e      	bne.n	800e888 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	68db      	ldr	r3, [r3, #12]
 800e870:	f003 0301 	and.w	r3, r3, #1
 800e874:	2b01      	cmp	r3, #1
 800e876:	d107      	bne.n	800e888 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	f06f 0201 	mvn.w	r2, #1
 800e880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e882:	6878      	ldr	r0, [r7, #4]
 800e884:	f7f3 faf0 	bl	8001e68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	691b      	ldr	r3, [r3, #16]
 800e88e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e892:	2b80      	cmp	r3, #128	; 0x80
 800e894:	d10e      	bne.n	800e8b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	68db      	ldr	r3, [r3, #12]
 800e89c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e8a0:	2b80      	cmp	r3, #128	; 0x80
 800e8a2:	d107      	bne.n	800e8b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e8ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e8ae:	6878      	ldr	r0, [r7, #4]
 800e8b0:	f000 faa6 	bl	800ee00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	691b      	ldr	r3, [r3, #16]
 800e8ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e8be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e8c2:	d10e      	bne.n	800e8e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	68db      	ldr	r3, [r3, #12]
 800e8ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e8ce:	2b80      	cmp	r3, #128	; 0x80
 800e8d0:	d107      	bne.n	800e8e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e8da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e8dc:	6878      	ldr	r0, [r7, #4]
 800e8de:	f000 fa99 	bl	800ee14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	691b      	ldr	r3, [r3, #16]
 800e8e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8ec:	2b40      	cmp	r3, #64	; 0x40
 800e8ee:	d10e      	bne.n	800e90e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	68db      	ldr	r3, [r3, #12]
 800e8f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8fa:	2b40      	cmp	r3, #64	; 0x40
 800e8fc:	d107      	bne.n	800e90e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f000 f901 	bl	800eb10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	f003 0320 	and.w	r3, r3, #32
 800e918:	2b20      	cmp	r3, #32
 800e91a:	d10e      	bne.n	800e93a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	68db      	ldr	r3, [r3, #12]
 800e922:	f003 0320 	and.w	r3, r3, #32
 800e926:	2b20      	cmp	r3, #32
 800e928:	d107      	bne.n	800e93a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f06f 0220 	mvn.w	r2, #32
 800e932:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e934:	6878      	ldr	r0, [r7, #4]
 800e936:	f000 fa59 	bl	800edec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e93a:	bf00      	nop
 800e93c:	3708      	adds	r7, #8
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}

0800e942 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e942:	b580      	push	{r7, lr}
 800e944:	b084      	sub	sp, #16
 800e946:	af00      	add	r7, sp, #0
 800e948:	6078      	str	r0, [r7, #4]
 800e94a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e94c:	2300      	movs	r3, #0
 800e94e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e956:	2b01      	cmp	r3, #1
 800e958:	d101      	bne.n	800e95e <HAL_TIM_ConfigClockSource+0x1c>
 800e95a:	2302      	movs	r3, #2
 800e95c:	e0b6      	b.n	800eacc <HAL_TIM_ConfigClockSource+0x18a>
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2201      	movs	r2, #1
 800e962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2202      	movs	r2, #2
 800e96a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e976:	68bb      	ldr	r3, [r7, #8]
 800e978:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e97c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e980:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e982:	68bb      	ldr	r3, [r7, #8]
 800e984:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e988:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	68ba      	ldr	r2, [r7, #8]
 800e990:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e99a:	d03e      	beq.n	800ea1a <HAL_TIM_ConfigClockSource+0xd8>
 800e99c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e9a0:	f200 8087 	bhi.w	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e9a8:	f000 8086 	beq.w	800eab8 <HAL_TIM_ConfigClockSource+0x176>
 800e9ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e9b0:	d87f      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9b2:	2b70      	cmp	r3, #112	; 0x70
 800e9b4:	d01a      	beq.n	800e9ec <HAL_TIM_ConfigClockSource+0xaa>
 800e9b6:	2b70      	cmp	r3, #112	; 0x70
 800e9b8:	d87b      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9ba:	2b60      	cmp	r3, #96	; 0x60
 800e9bc:	d050      	beq.n	800ea60 <HAL_TIM_ConfigClockSource+0x11e>
 800e9be:	2b60      	cmp	r3, #96	; 0x60
 800e9c0:	d877      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9c2:	2b50      	cmp	r3, #80	; 0x50
 800e9c4:	d03c      	beq.n	800ea40 <HAL_TIM_ConfigClockSource+0xfe>
 800e9c6:	2b50      	cmp	r3, #80	; 0x50
 800e9c8:	d873      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9ca:	2b40      	cmp	r3, #64	; 0x40
 800e9cc:	d058      	beq.n	800ea80 <HAL_TIM_ConfigClockSource+0x13e>
 800e9ce:	2b40      	cmp	r3, #64	; 0x40
 800e9d0:	d86f      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9d2:	2b30      	cmp	r3, #48	; 0x30
 800e9d4:	d064      	beq.n	800eaa0 <HAL_TIM_ConfigClockSource+0x15e>
 800e9d6:	2b30      	cmp	r3, #48	; 0x30
 800e9d8:	d86b      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9da:	2b20      	cmp	r3, #32
 800e9dc:	d060      	beq.n	800eaa0 <HAL_TIM_ConfigClockSource+0x15e>
 800e9de:	2b20      	cmp	r3, #32
 800e9e0:	d867      	bhi.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d05c      	beq.n	800eaa0 <HAL_TIM_ConfigClockSource+0x15e>
 800e9e6:	2b10      	cmp	r3, #16
 800e9e8:	d05a      	beq.n	800eaa0 <HAL_TIM_ConfigClockSource+0x15e>
 800e9ea:	e062      	b.n	800eab2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6818      	ldr	r0, [r3, #0]
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	6899      	ldr	r1, [r3, #8]
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	685a      	ldr	r2, [r3, #4]
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	68db      	ldr	r3, [r3, #12]
 800e9fc:	f000 f970 	bl	800ece0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	689b      	ldr	r3, [r3, #8]
 800ea06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ea0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	68ba      	ldr	r2, [r7, #8]
 800ea16:	609a      	str	r2, [r3, #8]
      break;
 800ea18:	e04f      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	6818      	ldr	r0, [r3, #0]
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	6899      	ldr	r1, [r3, #8]
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	685a      	ldr	r2, [r3, #4]
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	68db      	ldr	r3, [r3, #12]
 800ea2a:	f000 f959 	bl	800ece0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	689a      	ldr	r2, [r3, #8]
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ea3c:	609a      	str	r2, [r3, #8]
      break;
 800ea3e:	e03c      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	6818      	ldr	r0, [r3, #0]
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	6859      	ldr	r1, [r3, #4]
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	68db      	ldr	r3, [r3, #12]
 800ea4c:	461a      	mov	r2, r3
 800ea4e:	f000 f8cd 	bl	800ebec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	2150      	movs	r1, #80	; 0x50
 800ea58:	4618      	mov	r0, r3
 800ea5a:	f000 f926 	bl	800ecaa <TIM_ITRx_SetConfig>
      break;
 800ea5e:	e02c      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	6818      	ldr	r0, [r3, #0]
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	6859      	ldr	r1, [r3, #4]
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	68db      	ldr	r3, [r3, #12]
 800ea6c:	461a      	mov	r2, r3
 800ea6e:	f000 f8ec 	bl	800ec4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	2160      	movs	r1, #96	; 0x60
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f000 f916 	bl	800ecaa <TIM_ITRx_SetConfig>
      break;
 800ea7e:	e01c      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6818      	ldr	r0, [r3, #0]
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	6859      	ldr	r1, [r3, #4]
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	68db      	ldr	r3, [r3, #12]
 800ea8c:	461a      	mov	r2, r3
 800ea8e:	f000 f8ad 	bl	800ebec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2140      	movs	r1, #64	; 0x40
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f000 f906 	bl	800ecaa <TIM_ITRx_SetConfig>
      break;
 800ea9e:	e00c      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681a      	ldr	r2, [r3, #0]
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	4619      	mov	r1, r3
 800eaaa:	4610      	mov	r0, r2
 800eaac:	f000 f8fd 	bl	800ecaa <TIM_ITRx_SetConfig>
      break;
 800eab0:	e003      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800eab2:	2301      	movs	r3, #1
 800eab4:	73fb      	strb	r3, [r7, #15]
      break;
 800eab6:	e000      	b.n	800eaba <HAL_TIM_ConfigClockSource+0x178>
      break;
 800eab8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2201      	movs	r2, #1
 800eabe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2200      	movs	r2, #0
 800eac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800eaca:	7bfb      	ldrb	r3, [r7, #15]
}
 800eacc:	4618      	mov	r0, r3
 800eace:	3710      	adds	r7, #16
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bd80      	pop	{r7, pc}

0800ead4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b083      	sub	sp, #12
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800eadc:	bf00      	nop
 800eade:	370c      	adds	r7, #12
 800eae0:	46bd      	mov	sp, r7
 800eae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae6:	4770      	bx	lr

0800eae8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800eae8:	b480      	push	{r7}
 800eaea:	b083      	sub	sp, #12
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800eaf0:	bf00      	nop
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800eafc:	b480      	push	{r7}
 800eafe:	b083      	sub	sp, #12
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800eb04:	bf00      	nop
 800eb06:	370c      	adds	r7, #12
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0e:	4770      	bx	lr

0800eb10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800eb10:	b480      	push	{r7}
 800eb12:	b083      	sub	sp, #12
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800eb18:	bf00      	nop
 800eb1a:	370c      	adds	r7, #12
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr

0800eb24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800eb24:	b480      	push	{r7}
 800eb26:	b085      	sub	sp, #20
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
 800eb2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	4a2a      	ldr	r2, [pc, #168]	; (800ebe0 <TIM_Base_SetConfig+0xbc>)
 800eb38:	4293      	cmp	r3, r2
 800eb3a:	d003      	beq.n	800eb44 <TIM_Base_SetConfig+0x20>
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb42:	d108      	bne.n	800eb56 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	68fa      	ldr	r2, [r7, #12]
 800eb52:	4313      	orrs	r3, r2
 800eb54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	4a21      	ldr	r2, [pc, #132]	; (800ebe0 <TIM_Base_SetConfig+0xbc>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d00b      	beq.n	800eb76 <TIM_Base_SetConfig+0x52>
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb64:	d007      	beq.n	800eb76 <TIM_Base_SetConfig+0x52>
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	4a1e      	ldr	r2, [pc, #120]	; (800ebe4 <TIM_Base_SetConfig+0xc0>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d003      	beq.n	800eb76 <TIM_Base_SetConfig+0x52>
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	4a1d      	ldr	r2, [pc, #116]	; (800ebe8 <TIM_Base_SetConfig+0xc4>)
 800eb72:	4293      	cmp	r3, r2
 800eb74:	d108      	bne.n	800eb88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	68db      	ldr	r3, [r3, #12]
 800eb82:	68fa      	ldr	r2, [r7, #12]
 800eb84:	4313      	orrs	r3, r2
 800eb86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	695b      	ldr	r3, [r3, #20]
 800eb92:	4313      	orrs	r3, r2
 800eb94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	68fa      	ldr	r2, [r7, #12]
 800eb9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	689a      	ldr	r2, [r3, #8]
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	681a      	ldr	r2, [r3, #0]
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	4a0c      	ldr	r2, [pc, #48]	; (800ebe0 <TIM_Base_SetConfig+0xbc>)
 800ebb0:	4293      	cmp	r3, r2
 800ebb2:	d007      	beq.n	800ebc4 <TIM_Base_SetConfig+0xa0>
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	4a0b      	ldr	r2, [pc, #44]	; (800ebe4 <TIM_Base_SetConfig+0xc0>)
 800ebb8:	4293      	cmp	r3, r2
 800ebba:	d003      	beq.n	800ebc4 <TIM_Base_SetConfig+0xa0>
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	4a0a      	ldr	r2, [pc, #40]	; (800ebe8 <TIM_Base_SetConfig+0xc4>)
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d103      	bne.n	800ebcc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	691a      	ldr	r2, [r3, #16]
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	2201      	movs	r2, #1
 800ebd0:	615a      	str	r2, [r3, #20]
}
 800ebd2:	bf00      	nop
 800ebd4:	3714      	adds	r7, #20
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebdc:	4770      	bx	lr
 800ebde:	bf00      	nop
 800ebe0:	40012c00 	.word	0x40012c00
 800ebe4:	40014000 	.word	0x40014000
 800ebe8:	40014400 	.word	0x40014400

0800ebec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ebec:	b480      	push	{r7}
 800ebee:	b087      	sub	sp, #28
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	60f8      	str	r0, [r7, #12]
 800ebf4:	60b9      	str	r1, [r7, #8]
 800ebf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	6a1b      	ldr	r3, [r3, #32]
 800ebfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	6a1b      	ldr	r3, [r3, #32]
 800ec02:	f023 0201 	bic.w	r2, r3, #1
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	699b      	ldr	r3, [r3, #24]
 800ec0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ec16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	011b      	lsls	r3, r3, #4
 800ec1c:	693a      	ldr	r2, [r7, #16]
 800ec1e:	4313      	orrs	r3, r2
 800ec20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ec22:	697b      	ldr	r3, [r7, #20]
 800ec24:	f023 030a 	bic.w	r3, r3, #10
 800ec28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ec2a:	697a      	ldr	r2, [r7, #20]
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	4313      	orrs	r3, r2
 800ec30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	693a      	ldr	r2, [r7, #16]
 800ec36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	697a      	ldr	r2, [r7, #20]
 800ec3c:	621a      	str	r2, [r3, #32]
}
 800ec3e:	bf00      	nop
 800ec40:	371c      	adds	r7, #28
 800ec42:	46bd      	mov	sp, r7
 800ec44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec48:	4770      	bx	lr

0800ec4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ec4a:	b480      	push	{r7}
 800ec4c:	b087      	sub	sp, #28
 800ec4e:	af00      	add	r7, sp, #0
 800ec50:	60f8      	str	r0, [r7, #12]
 800ec52:	60b9      	str	r1, [r7, #8]
 800ec54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	6a1b      	ldr	r3, [r3, #32]
 800ec5a:	f023 0210 	bic.w	r2, r3, #16
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	699b      	ldr	r3, [r3, #24]
 800ec66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	6a1b      	ldr	r3, [r3, #32]
 800ec6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ec6e:	697b      	ldr	r3, [r7, #20]
 800ec70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ec74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	031b      	lsls	r3, r3, #12
 800ec7a:	697a      	ldr	r2, [r7, #20]
 800ec7c:	4313      	orrs	r3, r2
 800ec7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ec80:	693b      	ldr	r3, [r7, #16]
 800ec82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ec86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ec88:	68bb      	ldr	r3, [r7, #8]
 800ec8a:	011b      	lsls	r3, r3, #4
 800ec8c:	693a      	ldr	r2, [r7, #16]
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	697a      	ldr	r2, [r7, #20]
 800ec96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	693a      	ldr	r2, [r7, #16]
 800ec9c:	621a      	str	r2, [r3, #32]
}
 800ec9e:	bf00      	nop
 800eca0:	371c      	adds	r7, #28
 800eca2:	46bd      	mov	sp, r7
 800eca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca8:	4770      	bx	lr

0800ecaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ecaa:	b480      	push	{r7}
 800ecac:	b085      	sub	sp, #20
 800ecae:	af00      	add	r7, sp, #0
 800ecb0:	6078      	str	r0, [r7, #4]
 800ecb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	689b      	ldr	r3, [r3, #8]
 800ecb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ecc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ecc2:	683a      	ldr	r2, [r7, #0]
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	4313      	orrs	r3, r2
 800ecc8:	f043 0307 	orr.w	r3, r3, #7
 800eccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	68fa      	ldr	r2, [r7, #12]
 800ecd2:	609a      	str	r2, [r3, #8]
}
 800ecd4:	bf00      	nop
 800ecd6:	3714      	adds	r7, #20
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecde:	4770      	bx	lr

0800ece0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ece0:	b480      	push	{r7}
 800ece2:	b087      	sub	sp, #28
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60f8      	str	r0, [r7, #12]
 800ece8:	60b9      	str	r1, [r7, #8]
 800ecea:	607a      	str	r2, [r7, #4]
 800ecec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	689b      	ldr	r3, [r3, #8]
 800ecf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ecf4:	697b      	ldr	r3, [r7, #20]
 800ecf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ecfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	021a      	lsls	r2, r3, #8
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	431a      	orrs	r2, r3
 800ed04:	68bb      	ldr	r3, [r7, #8]
 800ed06:	4313      	orrs	r3, r2
 800ed08:	697a      	ldr	r2, [r7, #20]
 800ed0a:	4313      	orrs	r3, r2
 800ed0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	697a      	ldr	r2, [r7, #20]
 800ed12:	609a      	str	r2, [r3, #8]
}
 800ed14:	bf00      	nop
 800ed16:	371c      	adds	r7, #28
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1e:	4770      	bx	lr

0800ed20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ed20:	b480      	push	{r7}
 800ed22:	b085      	sub	sp, #20
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
 800ed28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	d101      	bne.n	800ed38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ed34:	2302      	movs	r3, #2
 800ed36:	e04f      	b.n	800edd8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2201      	movs	r2, #1
 800ed3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2202      	movs	r2, #2
 800ed44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	689b      	ldr	r3, [r3, #8]
 800ed56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	4a21      	ldr	r2, [pc, #132]	; (800ede4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800ed5e:	4293      	cmp	r3, r2
 800ed60:	d108      	bne.n	800ed74 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ed68:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	68fa      	ldr	r2, [r7, #12]
 800ed70:	4313      	orrs	r3, r2
 800ed72:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	68fa      	ldr	r2, [r7, #12]
 800ed82:	4313      	orrs	r3, r2
 800ed84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	68fa      	ldr	r2, [r7, #12]
 800ed8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	4a14      	ldr	r2, [pc, #80]	; (800ede4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d009      	beq.n	800edac <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eda0:	d004      	beq.n	800edac <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	4a10      	ldr	r2, [pc, #64]	; (800ede8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800eda8:	4293      	cmp	r3, r2
 800edaa:	d10c      	bne.n	800edc6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800edac:	68bb      	ldr	r3, [r7, #8]
 800edae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800edb2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	689b      	ldr	r3, [r3, #8]
 800edb8:	68ba      	ldr	r2, [r7, #8]
 800edba:	4313      	orrs	r3, r2
 800edbc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	68ba      	ldr	r2, [r7, #8]
 800edc4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	2201      	movs	r2, #1
 800edca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	2200      	movs	r2, #0
 800edd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800edd6:	2300      	movs	r3, #0
}
 800edd8:	4618      	mov	r0, r3
 800edda:	3714      	adds	r7, #20
 800eddc:	46bd      	mov	sp, r7
 800edde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede2:	4770      	bx	lr
 800ede4:	40012c00 	.word	0x40012c00
 800ede8:	40014000 	.word	0x40014000

0800edec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800edec:	b480      	push	{r7}
 800edee:	b083      	sub	sp, #12
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800edf4:	bf00      	nop
 800edf6:	370c      	adds	r7, #12
 800edf8:	46bd      	mov	sp, r7
 800edfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfe:	4770      	bx	lr

0800ee00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ee00:	b480      	push	{r7}
 800ee02:	b083      	sub	sp, #12
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ee08:	bf00      	nop
 800ee0a:	370c      	adds	r7, #12
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b083      	sub	sp, #12
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ee1c:	bf00      	nop
 800ee1e:	370c      	adds	r7, #12
 800ee20:	46bd      	mov	sp, r7
 800ee22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee26:	4770      	bx	lr

0800ee28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	b082      	sub	sp, #8
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d101      	bne.n	800ee3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ee36:	2301      	movs	r3, #1
 800ee38:	e040      	b.n	800eebc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d106      	bne.n	800ee50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	2200      	movs	r2, #0
 800ee46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f7f3 fdec 	bl	8002a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2224      	movs	r2, #36	; 0x24
 800ee54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	681a      	ldr	r2, [r3, #0]
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	f022 0201 	bic.w	r2, r2, #1
 800ee64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f000 fbe8 	bl	800f63c <UART_SetConfig>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	2b01      	cmp	r3, #1
 800ee70:	d101      	bne.n	800ee76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ee72:	2301      	movs	r3, #1
 800ee74:	e022      	b.n	800eebc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d002      	beq.n	800ee84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f000 fe36 	bl	800faf0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	685a      	ldr	r2, [r3, #4]
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ee92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	689a      	ldr	r2, [r3, #8]
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800eea2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	681a      	ldr	r2, [r3, #0]
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	f042 0201 	orr.w	r2, r2, #1
 800eeb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f000 febd 	bl	800fc34 <UART_CheckIdleState>
 800eeba:	4603      	mov	r3, r0
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3708      	adds	r7, #8
 800eec0:	46bd      	mov	sp, r7
 800eec2:	bd80      	pop	{r7, pc}

0800eec4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800eec4:	b480      	push	{r7}
 800eec6:	b08b      	sub	sp, #44	; 0x2c
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	60f8      	str	r0, [r7, #12]
 800eecc:	60b9      	str	r1, [r7, #8]
 800eece:	4613      	mov	r3, r2
 800eed0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800eed6:	2b20      	cmp	r3, #32
 800eed8:	d156      	bne.n	800ef88 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d002      	beq.n	800eee6 <HAL_UART_Transmit_IT+0x22>
 800eee0:	88fb      	ldrh	r3, [r7, #6]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d101      	bne.n	800eeea <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800eee6:	2301      	movs	r3, #1
 800eee8:	e04f      	b.n	800ef8a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800eef0:	2b01      	cmp	r3, #1
 800eef2:	d101      	bne.n	800eef8 <HAL_UART_Transmit_IT+0x34>
 800eef4:	2302      	movs	r3, #2
 800eef6:	e048      	b.n	800ef8a <HAL_UART_Transmit_IT+0xc6>
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	2201      	movs	r2, #1
 800eefc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	68ba      	ldr	r2, [r7, #8]
 800ef04:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	88fa      	ldrh	r2, [r7, #6]
 800ef0a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	88fa      	ldrh	r2, [r7, #6]
 800ef12:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	2200      	movs	r2, #0
 800ef1a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2221      	movs	r2, #33	; 0x21
 800ef28:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	689b      	ldr	r3, [r3, #8]
 800ef2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef32:	d107      	bne.n	800ef44 <HAL_UART_Transmit_IT+0x80>
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	691b      	ldr	r3, [r3, #16]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d103      	bne.n	800ef44 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	4a16      	ldr	r2, [pc, #88]	; (800ef98 <HAL_UART_Transmit_IT+0xd4>)
 800ef40:	669a      	str	r2, [r3, #104]	; 0x68
 800ef42:	e002      	b.n	800ef4a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	4a15      	ldr	r2, [pc, #84]	; (800ef9c <HAL_UART_Transmit_IT+0xd8>)
 800ef48:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef58:	697b      	ldr	r3, [r7, #20]
 800ef5a:	e853 3f00 	ldrex	r3, [r3]
 800ef5e:	613b      	str	r3, [r7, #16]
   return(result);
 800ef60:	693b      	ldr	r3, [r7, #16]
 800ef62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef66:	627b      	str	r3, [r7, #36]	; 0x24
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	461a      	mov	r2, r3
 800ef6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef70:	623b      	str	r3, [r7, #32]
 800ef72:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef74:	69f9      	ldr	r1, [r7, #28]
 800ef76:	6a3a      	ldr	r2, [r7, #32]
 800ef78:	e841 2300 	strex	r3, r2, [r1]
 800ef7c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ef7e:	69bb      	ldr	r3, [r7, #24]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d1e6      	bne.n	800ef52 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800ef84:	2300      	movs	r3, #0
 800ef86:	e000      	b.n	800ef8a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800ef88:	2302      	movs	r3, #2
  }
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	372c      	adds	r7, #44	; 0x2c
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr
 800ef96:	bf00      	nop
 800ef98:	0801018f 	.word	0x0801018f
 800ef9c:	080100d7 	.word	0x080100d7

0800efa0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b08a      	sub	sp, #40	; 0x28
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	60f8      	str	r0, [r7, #12]
 800efa8:	60b9      	str	r1, [r7, #8]
 800efaa:	4613      	mov	r3, r2
 800efac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800efb2:	2b20      	cmp	r3, #32
 800efb4:	d142      	bne.n	800f03c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800efb6:	68bb      	ldr	r3, [r7, #8]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d002      	beq.n	800efc2 <HAL_UART_Receive_IT+0x22>
 800efbc:	88fb      	ldrh	r3, [r7, #6]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d101      	bne.n	800efc6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800efc2:	2301      	movs	r3, #1
 800efc4:	e03b      	b.n	800f03e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800efcc:	2b01      	cmp	r3, #1
 800efce:	d101      	bne.n	800efd4 <HAL_UART_Receive_IT+0x34>
 800efd0:	2302      	movs	r3, #2
 800efd2:	e034      	b.n	800f03e <HAL_UART_Receive_IT+0x9e>
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	2201      	movs	r2, #1
 800efd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	2200      	movs	r2, #0
 800efe0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	4a18      	ldr	r2, [pc, #96]	; (800f048 <HAL_UART_Receive_IT+0xa8>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d01f      	beq.n	800f02c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	685b      	ldr	r3, [r3, #4]
 800eff2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d018      	beq.n	800f02c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f000:	697b      	ldr	r3, [r7, #20]
 800f002:	e853 3f00 	ldrex	r3, [r3]
 800f006:	613b      	str	r3, [r7, #16]
   return(result);
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f00e:	627b      	str	r3, [r7, #36]	; 0x24
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	461a      	mov	r2, r3
 800f016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f018:	623b      	str	r3, [r7, #32]
 800f01a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f01c:	69f9      	ldr	r1, [r7, #28]
 800f01e:	6a3a      	ldr	r2, [r7, #32]
 800f020:	e841 2300 	strex	r3, r2, [r1]
 800f024:	61bb      	str	r3, [r7, #24]
   return(result);
 800f026:	69bb      	ldr	r3, [r7, #24]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d1e6      	bne.n	800effa <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f02c:	88fb      	ldrh	r3, [r7, #6]
 800f02e:	461a      	mov	r2, r3
 800f030:	68b9      	ldr	r1, [r7, #8]
 800f032:	68f8      	ldr	r0, [r7, #12]
 800f034:	f000 ff0c 	bl	800fe50 <UART_Start_Receive_IT>
 800f038:	4603      	mov	r3, r0
 800f03a:	e000      	b.n	800f03e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800f03c:	2302      	movs	r3, #2
  }
}
 800f03e:	4618      	mov	r0, r3
 800f040:	3728      	adds	r7, #40	; 0x28
 800f042:	46bd      	mov	sp, r7
 800f044:	bd80      	pop	{r7, pc}
 800f046:	bf00      	nop
 800f048:	40008000 	.word	0x40008000

0800f04c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b0ba      	sub	sp, #232	; 0xe8
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	69db      	ldr	r3, [r3, #28]
 800f05a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	689b      	ldr	r3, [r3, #8]
 800f06e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f072:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800f076:	f640 030f 	movw	r3, #2063	; 0x80f
 800f07a:	4013      	ands	r3, r2
 800f07c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800f080:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f084:	2b00      	cmp	r3, #0
 800f086:	d115      	bne.n	800f0b4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800f088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f08c:	f003 0320 	and.w	r3, r3, #32
 800f090:	2b00      	cmp	r3, #0
 800f092:	d00f      	beq.n	800f0b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f098:	f003 0320 	and.w	r3, r3, #32
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d009      	beq.n	800f0b4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	f000 82a6 	beq.w	800f5f6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	4798      	blx	r3
      }
      return;
 800f0b2:	e2a0      	b.n	800f5f6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800f0b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	f000 8117 	beq.w	800f2ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800f0be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f0c2:	f003 0301 	and.w	r3, r3, #1
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d106      	bne.n	800f0d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800f0ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800f0ce:	4b85      	ldr	r3, [pc, #532]	; (800f2e4 <HAL_UART_IRQHandler+0x298>)
 800f0d0:	4013      	ands	r3, r2
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	f000 810a 	beq.w	800f2ec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f0d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f0dc:	f003 0301 	and.w	r3, r3, #1
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d011      	beq.n	800f108 <HAL_UART_IRQHandler+0xbc>
 800f0e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f0e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d00b      	beq.n	800f108 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	2201      	movs	r2, #1
 800f0f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f0fe:	f043 0201 	orr.w	r2, r3, #1
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f10c:	f003 0302 	and.w	r3, r3, #2
 800f110:	2b00      	cmp	r3, #0
 800f112:	d011      	beq.n	800f138 <HAL_UART_IRQHandler+0xec>
 800f114:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f118:	f003 0301 	and.w	r3, r3, #1
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d00b      	beq.n	800f138 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	2202      	movs	r2, #2
 800f126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f12e:	f043 0204 	orr.w	r2, r3, #4
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f13c:	f003 0304 	and.w	r3, r3, #4
 800f140:	2b00      	cmp	r3, #0
 800f142:	d011      	beq.n	800f168 <HAL_UART_IRQHandler+0x11c>
 800f144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f148:	f003 0301 	and.w	r3, r3, #1
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d00b      	beq.n	800f168 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	2204      	movs	r2, #4
 800f156:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f15e:	f043 0202 	orr.w	r2, r3, #2
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f16c:	f003 0308 	and.w	r3, r3, #8
 800f170:	2b00      	cmp	r3, #0
 800f172:	d017      	beq.n	800f1a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f178:	f003 0320 	and.w	r3, r3, #32
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d105      	bne.n	800f18c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800f180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f184:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d00b      	beq.n	800f1a4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	2208      	movs	r2, #8
 800f192:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f19a:	f043 0208 	orr.w	r2, r3, #8
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f1a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d012      	beq.n	800f1d6 <HAL_UART_IRQHandler+0x18a>
 800f1b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f1b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d00c      	beq.n	800f1d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f1c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1cc:	f043 0220 	orr.w	r2, r3, #32
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	f000 820c 	beq.w	800f5fa <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800f1e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1e6:	f003 0320 	and.w	r3, r3, #32
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d00d      	beq.n	800f20a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f1ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f1f2:	f003 0320 	and.w	r3, r3, #32
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d007      	beq.n	800f20a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d003      	beq.n	800f20a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f206:	6878      	ldr	r0, [r7, #4]
 800f208:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f210:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	689b      	ldr	r3, [r3, #8]
 800f21a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f21e:	2b40      	cmp	r3, #64	; 0x40
 800f220:	d005      	beq.n	800f22e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f222:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f226:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d04f      	beq.n	800f2ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f22e:	6878      	ldr	r0, [r7, #4]
 800f230:	f000 fed8 	bl	800ffe4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	689b      	ldr	r3, [r3, #8]
 800f23a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f23e:	2b40      	cmp	r3, #64	; 0x40
 800f240:	d141      	bne.n	800f2c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	3308      	adds	r3, #8
 800f248:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f24c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f250:	e853 3f00 	ldrex	r3, [r3]
 800f254:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800f258:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f25c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f260:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	3308      	adds	r3, #8
 800f26a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800f26e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800f272:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f276:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800f27a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f27e:	e841 2300 	strex	r3, r2, [r1]
 800f282:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800f286:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d1d9      	bne.n	800f242 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f292:	2b00      	cmp	r3, #0
 800f294:	d013      	beq.n	800f2be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f29a:	4a13      	ldr	r2, [pc, #76]	; (800f2e8 <HAL_UART_IRQHandler+0x29c>)
 800f29c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	f7fc f84d 	bl	800b342 <HAL_DMA_Abort_IT>
 800f2a8:	4603      	mov	r3, r0
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d017      	beq.n	800f2de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f2b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2b4:	687a      	ldr	r2, [r7, #4]
 800f2b6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800f2b8:	4610      	mov	r0, r2
 800f2ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2bc:	e00f      	b.n	800f2de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f000 f9a6 	bl	800f610 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2c4:	e00b      	b.n	800f2de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f2c6:	6878      	ldr	r0, [r7, #4]
 800f2c8:	f000 f9a2 	bl	800f610 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2cc:	e007      	b.n	800f2de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f2ce:	6878      	ldr	r0, [r7, #4]
 800f2d0:	f000 f99e 	bl	800f610 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2200      	movs	r2, #0
 800f2d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800f2dc:	e18d      	b.n	800f5fa <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2de:	bf00      	nop
    return;
 800f2e0:	e18b      	b.n	800f5fa <HAL_UART_IRQHandler+0x5ae>
 800f2e2:	bf00      	nop
 800f2e4:	04000120 	.word	0x04000120
 800f2e8:	080100ab 	.word	0x080100ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f2f0:	2b01      	cmp	r3, #1
 800f2f2:	f040 8146 	bne.w	800f582 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f2f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f2fa:	f003 0310 	and.w	r3, r3, #16
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f000 813f 	beq.w	800f582 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f308:	f003 0310 	and.w	r3, r3, #16
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	f000 8138 	beq.w	800f582 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	2210      	movs	r2, #16
 800f318:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	689b      	ldr	r3, [r3, #8]
 800f320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f324:	2b40      	cmp	r3, #64	; 0x40
 800f326:	f040 80b4 	bne.w	800f492 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	685b      	ldr	r3, [r3, #4]
 800f332:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f336:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	f000 815f 	beq.w	800f5fe <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f346:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f34a:	429a      	cmp	r2, r3
 800f34c:	f080 8157 	bcs.w	800f5fe <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f356:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	f003 0320 	and.w	r3, r3, #32
 800f366:	2b00      	cmp	r3, #0
 800f368:	f040 8085 	bne.w	800f476 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f374:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f378:	e853 3f00 	ldrex	r3, [r3]
 800f37c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800f380:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f384:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f388:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	461a      	mov	r2, r3
 800f392:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f396:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f39a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f39e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800f3a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f3a6:	e841 2300 	strex	r3, r2, [r1]
 800f3aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800f3ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d1da      	bne.n	800f36c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	3308      	adds	r3, #8
 800f3bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f3c0:	e853 3f00 	ldrex	r3, [r3]
 800f3c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800f3c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f3c8:	f023 0301 	bic.w	r3, r3, #1
 800f3cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	3308      	adds	r3, #8
 800f3d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800f3da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f3de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800f3e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f3e6:	e841 2300 	strex	r3, r2, [r1]
 800f3ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800f3ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d1e1      	bne.n	800f3b6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	3308      	adds	r3, #8
 800f3f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f3fc:	e853 3f00 	ldrex	r3, [r3]
 800f400:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800f402:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f404:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f408:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	3308      	adds	r3, #8
 800f412:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f416:	66fa      	str	r2, [r7, #108]	; 0x6c
 800f418:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f41a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f41c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f41e:	e841 2300 	strex	r3, r2, [r1]
 800f422:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800f424:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f426:	2b00      	cmp	r3, #0
 800f428:	d1e3      	bne.n	800f3f2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	2220      	movs	r2, #32
 800f42e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	2200      	movs	r2, #0
 800f434:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f43c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f43e:	e853 3f00 	ldrex	r3, [r3]
 800f442:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f444:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f446:	f023 0310 	bic.w	r3, r3, #16
 800f44a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	461a      	mov	r2, r3
 800f454:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f458:	65bb      	str	r3, [r7, #88]	; 0x58
 800f45a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f45c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f45e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f460:	e841 2300 	strex	r3, r2, [r1]
 800f464:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d1e4      	bne.n	800f436 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f470:	4618      	mov	r0, r3
 800f472:	f7fb ff28 	bl	800b2c6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f482:	b29b      	uxth	r3, r3
 800f484:	1ad3      	subs	r3, r2, r3
 800f486:	b29b      	uxth	r3, r3
 800f488:	4619      	mov	r1, r3
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	f000 f8ca 	bl	800f624 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f490:	e0b5      	b.n	800f5fe <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	1ad3      	subs	r3, r2, r3
 800f4a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f4ac:	b29b      	uxth	r3, r3
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	f000 80a7 	beq.w	800f602 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800f4b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	f000 80a2 	beq.w	800f602 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4c6:	e853 3f00 	ldrex	r3, [r3]
 800f4ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f4cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f4ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f4d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	461a      	mov	r2, r3
 800f4dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f4e0:	647b      	str	r3, [r7, #68]	; 0x44
 800f4e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f4e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4e8:	e841 2300 	strex	r3, r2, [r1]
 800f4ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f4ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d1e4      	bne.n	800f4be <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	3308      	adds	r3, #8
 800f4fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4fe:	e853 3f00 	ldrex	r3, [r3]
 800f502:	623b      	str	r3, [r7, #32]
   return(result);
 800f504:	6a3b      	ldr	r3, [r7, #32]
 800f506:	f023 0301 	bic.w	r3, r3, #1
 800f50a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	3308      	adds	r3, #8
 800f514:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f518:	633a      	str	r2, [r7, #48]	; 0x30
 800f51a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f51c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f51e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f520:	e841 2300 	strex	r3, r2, [r1]
 800f524:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d1e3      	bne.n	800f4f4 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2220      	movs	r2, #32
 800f530:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	2200      	movs	r2, #0
 800f536:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2200      	movs	r2, #0
 800f53c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f544:	693b      	ldr	r3, [r7, #16]
 800f546:	e853 3f00 	ldrex	r3, [r3]
 800f54a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	f023 0310 	bic.w	r3, r3, #16
 800f552:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	461a      	mov	r2, r3
 800f55c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f560:	61fb      	str	r3, [r7, #28]
 800f562:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f564:	69b9      	ldr	r1, [r7, #24]
 800f566:	69fa      	ldr	r2, [r7, #28]
 800f568:	e841 2300 	strex	r3, r2, [r1]
 800f56c:	617b      	str	r3, [r7, #20]
   return(result);
 800f56e:	697b      	ldr	r3, [r7, #20]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d1e4      	bne.n	800f53e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f578:	4619      	mov	r1, r3
 800f57a:	6878      	ldr	r0, [r7, #4]
 800f57c:	f000 f852 	bl	800f624 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f580:	e03f      	b.n	800f602 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f586:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d00e      	beq.n	800f5ac <HAL_UART_IRQHandler+0x560>
 800f58e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f596:	2b00      	cmp	r3, #0
 800f598:	d008      	beq.n	800f5ac <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f5a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f5a4:	6878      	ldr	r0, [r7, #4]
 800f5a6:	f000 ffdc 	bl	8010562 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f5aa:	e02d      	b.n	800f608 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800f5ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f5b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d00e      	beq.n	800f5d6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800f5b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f5bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d008      	beq.n	800f5d6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d01c      	beq.n	800f606 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f5d0:	6878      	ldr	r0, [r7, #4]
 800f5d2:	4798      	blx	r3
    }
    return;
 800f5d4:	e017      	b.n	800f606 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f5d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f5da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d012      	beq.n	800f608 <HAL_UART_IRQHandler+0x5bc>
 800f5e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f5e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d00c      	beq.n	800f608 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f000 fe2d 	bl	801024e <UART_EndTransmit_IT>
    return;
 800f5f4:	e008      	b.n	800f608 <HAL_UART_IRQHandler+0x5bc>
      return;
 800f5f6:	bf00      	nop
 800f5f8:	e006      	b.n	800f608 <HAL_UART_IRQHandler+0x5bc>
    return;
 800f5fa:	bf00      	nop
 800f5fc:	e004      	b.n	800f608 <HAL_UART_IRQHandler+0x5bc>
      return;
 800f5fe:	bf00      	nop
 800f600:	e002      	b.n	800f608 <HAL_UART_IRQHandler+0x5bc>
      return;
 800f602:	bf00      	nop
 800f604:	e000      	b.n	800f608 <HAL_UART_IRQHandler+0x5bc>
    return;
 800f606:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800f608:	37e8      	adds	r7, #232	; 0xe8
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bd80      	pop	{r7, pc}
 800f60e:	bf00      	nop

0800f610 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f610:	b480      	push	{r7}
 800f612:	b083      	sub	sp, #12
 800f614:	af00      	add	r7, sp, #0
 800f616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f618:	bf00      	nop
 800f61a:	370c      	adds	r7, #12
 800f61c:	46bd      	mov	sp, r7
 800f61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f622:	4770      	bx	lr

0800f624 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f624:	b480      	push	{r7}
 800f626:	b083      	sub	sp, #12
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
 800f62c:	460b      	mov	r3, r1
 800f62e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f630:	bf00      	nop
 800f632:	370c      	adds	r7, #12
 800f634:	46bd      	mov	sp, r7
 800f636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63a:	4770      	bx	lr

0800f63c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f63c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f640:	b08a      	sub	sp, #40	; 0x28
 800f642:	af00      	add	r7, sp, #0
 800f644:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f646:	2300      	movs	r3, #0
 800f648:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	689a      	ldr	r2, [r3, #8]
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	691b      	ldr	r3, [r3, #16]
 800f654:	431a      	orrs	r2, r3
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	695b      	ldr	r3, [r3, #20]
 800f65a:	431a      	orrs	r2, r3
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	69db      	ldr	r3, [r3, #28]
 800f660:	4313      	orrs	r3, r2
 800f662:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	681a      	ldr	r2, [r3, #0]
 800f66a:	4b9e      	ldr	r3, [pc, #632]	; (800f8e4 <UART_SetConfig+0x2a8>)
 800f66c:	4013      	ands	r3, r2
 800f66e:	68fa      	ldr	r2, [r7, #12]
 800f670:	6812      	ldr	r2, [r2, #0]
 800f672:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f674:	430b      	orrs	r3, r1
 800f676:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	68da      	ldr	r2, [r3, #12]
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	430a      	orrs	r2, r1
 800f68c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	699b      	ldr	r3, [r3, #24]
 800f692:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	4a93      	ldr	r2, [pc, #588]	; (800f8e8 <UART_SetConfig+0x2ac>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d004      	beq.n	800f6a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	6a1b      	ldr	r3, [r3, #32]
 800f6a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f6a4:	4313      	orrs	r3, r2
 800f6a6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	689b      	ldr	r3, [r3, #8]
 800f6ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f6b8:	430a      	orrs	r2, r1
 800f6ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	4a8a      	ldr	r2, [pc, #552]	; (800f8ec <UART_SetConfig+0x2b0>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d126      	bne.n	800f714 <UART_SetConfig+0xd8>
 800f6c6:	4b8a      	ldr	r3, [pc, #552]	; (800f8f0 <UART_SetConfig+0x2b4>)
 800f6c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f6cc:	f003 0303 	and.w	r3, r3, #3
 800f6d0:	2b03      	cmp	r3, #3
 800f6d2:	d81b      	bhi.n	800f70c <UART_SetConfig+0xd0>
 800f6d4:	a201      	add	r2, pc, #4	; (adr r2, 800f6dc <UART_SetConfig+0xa0>)
 800f6d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6da:	bf00      	nop
 800f6dc:	0800f6ed 	.word	0x0800f6ed
 800f6e0:	0800f6fd 	.word	0x0800f6fd
 800f6e4:	0800f6f5 	.word	0x0800f6f5
 800f6e8:	0800f705 	.word	0x0800f705
 800f6ec:	2301      	movs	r3, #1
 800f6ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f6f2:	e0ab      	b.n	800f84c <UART_SetConfig+0x210>
 800f6f4:	2302      	movs	r3, #2
 800f6f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f6fa:	e0a7      	b.n	800f84c <UART_SetConfig+0x210>
 800f6fc:	2304      	movs	r3, #4
 800f6fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f702:	e0a3      	b.n	800f84c <UART_SetConfig+0x210>
 800f704:	2308      	movs	r3, #8
 800f706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f70a:	e09f      	b.n	800f84c <UART_SetConfig+0x210>
 800f70c:	2310      	movs	r3, #16
 800f70e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f712:	e09b      	b.n	800f84c <UART_SetConfig+0x210>
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	4a76      	ldr	r2, [pc, #472]	; (800f8f4 <UART_SetConfig+0x2b8>)
 800f71a:	4293      	cmp	r3, r2
 800f71c:	d138      	bne.n	800f790 <UART_SetConfig+0x154>
 800f71e:	4b74      	ldr	r3, [pc, #464]	; (800f8f0 <UART_SetConfig+0x2b4>)
 800f720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f724:	f003 030c 	and.w	r3, r3, #12
 800f728:	2b0c      	cmp	r3, #12
 800f72a:	d82d      	bhi.n	800f788 <UART_SetConfig+0x14c>
 800f72c:	a201      	add	r2, pc, #4	; (adr r2, 800f734 <UART_SetConfig+0xf8>)
 800f72e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f732:	bf00      	nop
 800f734:	0800f769 	.word	0x0800f769
 800f738:	0800f789 	.word	0x0800f789
 800f73c:	0800f789 	.word	0x0800f789
 800f740:	0800f789 	.word	0x0800f789
 800f744:	0800f779 	.word	0x0800f779
 800f748:	0800f789 	.word	0x0800f789
 800f74c:	0800f789 	.word	0x0800f789
 800f750:	0800f789 	.word	0x0800f789
 800f754:	0800f771 	.word	0x0800f771
 800f758:	0800f789 	.word	0x0800f789
 800f75c:	0800f789 	.word	0x0800f789
 800f760:	0800f789 	.word	0x0800f789
 800f764:	0800f781 	.word	0x0800f781
 800f768:	2300      	movs	r3, #0
 800f76a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f76e:	e06d      	b.n	800f84c <UART_SetConfig+0x210>
 800f770:	2302      	movs	r3, #2
 800f772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f776:	e069      	b.n	800f84c <UART_SetConfig+0x210>
 800f778:	2304      	movs	r3, #4
 800f77a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f77e:	e065      	b.n	800f84c <UART_SetConfig+0x210>
 800f780:	2308      	movs	r3, #8
 800f782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f786:	e061      	b.n	800f84c <UART_SetConfig+0x210>
 800f788:	2310      	movs	r3, #16
 800f78a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f78e:	e05d      	b.n	800f84c <UART_SetConfig+0x210>
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	4a58      	ldr	r2, [pc, #352]	; (800f8f8 <UART_SetConfig+0x2bc>)
 800f796:	4293      	cmp	r3, r2
 800f798:	d125      	bne.n	800f7e6 <UART_SetConfig+0x1aa>
 800f79a:	4b55      	ldr	r3, [pc, #340]	; (800f8f0 <UART_SetConfig+0x2b4>)
 800f79c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f7a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f7a4:	2b30      	cmp	r3, #48	; 0x30
 800f7a6:	d016      	beq.n	800f7d6 <UART_SetConfig+0x19a>
 800f7a8:	2b30      	cmp	r3, #48	; 0x30
 800f7aa:	d818      	bhi.n	800f7de <UART_SetConfig+0x1a2>
 800f7ac:	2b20      	cmp	r3, #32
 800f7ae:	d00a      	beq.n	800f7c6 <UART_SetConfig+0x18a>
 800f7b0:	2b20      	cmp	r3, #32
 800f7b2:	d814      	bhi.n	800f7de <UART_SetConfig+0x1a2>
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d002      	beq.n	800f7be <UART_SetConfig+0x182>
 800f7b8:	2b10      	cmp	r3, #16
 800f7ba:	d008      	beq.n	800f7ce <UART_SetConfig+0x192>
 800f7bc:	e00f      	b.n	800f7de <UART_SetConfig+0x1a2>
 800f7be:	2300      	movs	r3, #0
 800f7c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f7c4:	e042      	b.n	800f84c <UART_SetConfig+0x210>
 800f7c6:	2302      	movs	r3, #2
 800f7c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f7cc:	e03e      	b.n	800f84c <UART_SetConfig+0x210>
 800f7ce:	2304      	movs	r3, #4
 800f7d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f7d4:	e03a      	b.n	800f84c <UART_SetConfig+0x210>
 800f7d6:	2308      	movs	r3, #8
 800f7d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f7dc:	e036      	b.n	800f84c <UART_SetConfig+0x210>
 800f7de:	2310      	movs	r3, #16
 800f7e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f7e4:	e032      	b.n	800f84c <UART_SetConfig+0x210>
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	4a3f      	ldr	r2, [pc, #252]	; (800f8e8 <UART_SetConfig+0x2ac>)
 800f7ec:	4293      	cmp	r3, r2
 800f7ee:	d12a      	bne.n	800f846 <UART_SetConfig+0x20a>
 800f7f0:	4b3f      	ldr	r3, [pc, #252]	; (800f8f0 <UART_SetConfig+0x2b4>)
 800f7f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f7f6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800f7fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f7fe:	d01a      	beq.n	800f836 <UART_SetConfig+0x1fa>
 800f800:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f804:	d81b      	bhi.n	800f83e <UART_SetConfig+0x202>
 800f806:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f80a:	d00c      	beq.n	800f826 <UART_SetConfig+0x1ea>
 800f80c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f810:	d815      	bhi.n	800f83e <UART_SetConfig+0x202>
 800f812:	2b00      	cmp	r3, #0
 800f814:	d003      	beq.n	800f81e <UART_SetConfig+0x1e2>
 800f816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f81a:	d008      	beq.n	800f82e <UART_SetConfig+0x1f2>
 800f81c:	e00f      	b.n	800f83e <UART_SetConfig+0x202>
 800f81e:	2300      	movs	r3, #0
 800f820:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f824:	e012      	b.n	800f84c <UART_SetConfig+0x210>
 800f826:	2302      	movs	r3, #2
 800f828:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f82c:	e00e      	b.n	800f84c <UART_SetConfig+0x210>
 800f82e:	2304      	movs	r3, #4
 800f830:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f834:	e00a      	b.n	800f84c <UART_SetConfig+0x210>
 800f836:	2308      	movs	r3, #8
 800f838:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f83c:	e006      	b.n	800f84c <UART_SetConfig+0x210>
 800f83e:	2310      	movs	r3, #16
 800f840:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800f844:	e002      	b.n	800f84c <UART_SetConfig+0x210>
 800f846:	2310      	movs	r3, #16
 800f848:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	4a25      	ldr	r2, [pc, #148]	; (800f8e8 <UART_SetConfig+0x2ac>)
 800f852:	4293      	cmp	r3, r2
 800f854:	f040 808a 	bne.w	800f96c <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f858:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f85c:	2b08      	cmp	r3, #8
 800f85e:	d824      	bhi.n	800f8aa <UART_SetConfig+0x26e>
 800f860:	a201      	add	r2, pc, #4	; (adr r2, 800f868 <UART_SetConfig+0x22c>)
 800f862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f866:	bf00      	nop
 800f868:	0800f88d 	.word	0x0800f88d
 800f86c:	0800f8ab 	.word	0x0800f8ab
 800f870:	0800f895 	.word	0x0800f895
 800f874:	0800f8ab 	.word	0x0800f8ab
 800f878:	0800f89b 	.word	0x0800f89b
 800f87c:	0800f8ab 	.word	0x0800f8ab
 800f880:	0800f8ab 	.word	0x0800f8ab
 800f884:	0800f8ab 	.word	0x0800f8ab
 800f888:	0800f8a3 	.word	0x0800f8a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f88c:	f7fd fb6a 	bl	800cf64 <HAL_RCC_GetPCLK1Freq>
 800f890:	61f8      	str	r0, [r7, #28]
        break;
 800f892:	e010      	b.n	800f8b6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f894:	4b19      	ldr	r3, [pc, #100]	; (800f8fc <UART_SetConfig+0x2c0>)
 800f896:	61fb      	str	r3, [r7, #28]
        break;
 800f898:	e00d      	b.n	800f8b6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f89a:	f7fd facb 	bl	800ce34 <HAL_RCC_GetSysClockFreq>
 800f89e:	61f8      	str	r0, [r7, #28]
        break;
 800f8a0:	e009      	b.n	800f8b6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f8a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f8a6:	61fb      	str	r3, [r7, #28]
        break;
 800f8a8:	e005      	b.n	800f8b6 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800f8aa:	2300      	movs	r3, #0
 800f8ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800f8b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f8b6:	69fb      	ldr	r3, [r7, #28]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	f000 8109 	beq.w	800fad0 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	685a      	ldr	r2, [r3, #4]
 800f8c2:	4613      	mov	r3, r2
 800f8c4:	005b      	lsls	r3, r3, #1
 800f8c6:	4413      	add	r3, r2
 800f8c8:	69fa      	ldr	r2, [r7, #28]
 800f8ca:	429a      	cmp	r2, r3
 800f8cc:	d305      	bcc.n	800f8da <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	685b      	ldr	r3, [r3, #4]
 800f8d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f8d4:	69fa      	ldr	r2, [r7, #28]
 800f8d6:	429a      	cmp	r2, r3
 800f8d8:	d912      	bls.n	800f900 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800f8da:	2301      	movs	r3, #1
 800f8dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800f8e0:	e0f6      	b.n	800fad0 <UART_SetConfig+0x494>
 800f8e2:	bf00      	nop
 800f8e4:	efff69f3 	.word	0xefff69f3
 800f8e8:	40008000 	.word	0x40008000
 800f8ec:	40013800 	.word	0x40013800
 800f8f0:	40021000 	.word	0x40021000
 800f8f4:	40004400 	.word	0x40004400
 800f8f8:	40004800 	.word	0x40004800
 800f8fc:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800f900:	69fb      	ldr	r3, [r7, #28]
 800f902:	2200      	movs	r2, #0
 800f904:	461c      	mov	r4, r3
 800f906:	4615      	mov	r5, r2
 800f908:	f04f 0200 	mov.w	r2, #0
 800f90c:	f04f 0300 	mov.w	r3, #0
 800f910:	022b      	lsls	r3, r5, #8
 800f912:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800f916:	0222      	lsls	r2, r4, #8
 800f918:	68f9      	ldr	r1, [r7, #12]
 800f91a:	6849      	ldr	r1, [r1, #4]
 800f91c:	0849      	lsrs	r1, r1, #1
 800f91e:	2000      	movs	r0, #0
 800f920:	4688      	mov	r8, r1
 800f922:	4681      	mov	r9, r0
 800f924:	eb12 0a08 	adds.w	sl, r2, r8
 800f928:	eb43 0b09 	adc.w	fp, r3, r9
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	685b      	ldr	r3, [r3, #4]
 800f930:	2200      	movs	r2, #0
 800f932:	603b      	str	r3, [r7, #0]
 800f934:	607a      	str	r2, [r7, #4]
 800f936:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f93a:	4650      	mov	r0, sl
 800f93c:	4659      	mov	r1, fp
 800f93e:	f7f0 fc9f 	bl	8000280 <__aeabi_uldivmod>
 800f942:	4602      	mov	r2, r0
 800f944:	460b      	mov	r3, r1
 800f946:	4613      	mov	r3, r2
 800f948:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f94a:	69bb      	ldr	r3, [r7, #24]
 800f94c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f950:	d308      	bcc.n	800f964 <UART_SetConfig+0x328>
 800f952:	69bb      	ldr	r3, [r7, #24]
 800f954:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f958:	d204      	bcs.n	800f964 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	69ba      	ldr	r2, [r7, #24]
 800f960:	60da      	str	r2, [r3, #12]
 800f962:	e0b5      	b.n	800fad0 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800f964:	2301      	movs	r3, #1
 800f966:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800f96a:	e0b1      	b.n	800fad0 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	69db      	ldr	r3, [r3, #28]
 800f970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f974:	d15d      	bne.n	800fa32 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800f976:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f97a:	2b08      	cmp	r3, #8
 800f97c:	d827      	bhi.n	800f9ce <UART_SetConfig+0x392>
 800f97e:	a201      	add	r2, pc, #4	; (adr r2, 800f984 <UART_SetConfig+0x348>)
 800f980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f984:	0800f9a9 	.word	0x0800f9a9
 800f988:	0800f9b1 	.word	0x0800f9b1
 800f98c:	0800f9b9 	.word	0x0800f9b9
 800f990:	0800f9cf 	.word	0x0800f9cf
 800f994:	0800f9bf 	.word	0x0800f9bf
 800f998:	0800f9cf 	.word	0x0800f9cf
 800f99c:	0800f9cf 	.word	0x0800f9cf
 800f9a0:	0800f9cf 	.word	0x0800f9cf
 800f9a4:	0800f9c7 	.word	0x0800f9c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f9a8:	f7fd fadc 	bl	800cf64 <HAL_RCC_GetPCLK1Freq>
 800f9ac:	61f8      	str	r0, [r7, #28]
        break;
 800f9ae:	e014      	b.n	800f9da <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f9b0:	f7fd faee 	bl	800cf90 <HAL_RCC_GetPCLK2Freq>
 800f9b4:	61f8      	str	r0, [r7, #28]
        break;
 800f9b6:	e010      	b.n	800f9da <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f9b8:	4b4c      	ldr	r3, [pc, #304]	; (800faec <UART_SetConfig+0x4b0>)
 800f9ba:	61fb      	str	r3, [r7, #28]
        break;
 800f9bc:	e00d      	b.n	800f9da <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f9be:	f7fd fa39 	bl	800ce34 <HAL_RCC_GetSysClockFreq>
 800f9c2:	61f8      	str	r0, [r7, #28]
        break;
 800f9c4:	e009      	b.n	800f9da <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f9c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f9ca:	61fb      	str	r3, [r7, #28]
        break;
 800f9cc:	e005      	b.n	800f9da <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800f9d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f9da:	69fb      	ldr	r3, [r7, #28]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d077      	beq.n	800fad0 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f9e0:	69fb      	ldr	r3, [r7, #28]
 800f9e2:	005a      	lsls	r2, r3, #1
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	685b      	ldr	r3, [r3, #4]
 800f9e8:	085b      	lsrs	r3, r3, #1
 800f9ea:	441a      	add	r2, r3
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	685b      	ldr	r3, [r3, #4]
 800f9f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f9f4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f9f6:	69bb      	ldr	r3, [r7, #24]
 800f9f8:	2b0f      	cmp	r3, #15
 800f9fa:	d916      	bls.n	800fa2a <UART_SetConfig+0x3ee>
 800f9fc:	69bb      	ldr	r3, [r7, #24]
 800f9fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fa02:	d212      	bcs.n	800fa2a <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fa04:	69bb      	ldr	r3, [r7, #24]
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	f023 030f 	bic.w	r3, r3, #15
 800fa0c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fa0e:	69bb      	ldr	r3, [r7, #24]
 800fa10:	085b      	lsrs	r3, r3, #1
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	f003 0307 	and.w	r3, r3, #7
 800fa18:	b29a      	uxth	r2, r3
 800fa1a:	8afb      	ldrh	r3, [r7, #22]
 800fa1c:	4313      	orrs	r3, r2
 800fa1e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	8afa      	ldrh	r2, [r7, #22]
 800fa26:	60da      	str	r2, [r3, #12]
 800fa28:	e052      	b.n	800fad0 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800fa2a:	2301      	movs	r3, #1
 800fa2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800fa30:	e04e      	b.n	800fad0 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fa32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fa36:	2b08      	cmp	r3, #8
 800fa38:	d827      	bhi.n	800fa8a <UART_SetConfig+0x44e>
 800fa3a:	a201      	add	r2, pc, #4	; (adr r2, 800fa40 <UART_SetConfig+0x404>)
 800fa3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa40:	0800fa65 	.word	0x0800fa65
 800fa44:	0800fa6d 	.word	0x0800fa6d
 800fa48:	0800fa75 	.word	0x0800fa75
 800fa4c:	0800fa8b 	.word	0x0800fa8b
 800fa50:	0800fa7b 	.word	0x0800fa7b
 800fa54:	0800fa8b 	.word	0x0800fa8b
 800fa58:	0800fa8b 	.word	0x0800fa8b
 800fa5c:	0800fa8b 	.word	0x0800fa8b
 800fa60:	0800fa83 	.word	0x0800fa83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fa64:	f7fd fa7e 	bl	800cf64 <HAL_RCC_GetPCLK1Freq>
 800fa68:	61f8      	str	r0, [r7, #28]
        break;
 800fa6a:	e014      	b.n	800fa96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fa6c:	f7fd fa90 	bl	800cf90 <HAL_RCC_GetPCLK2Freq>
 800fa70:	61f8      	str	r0, [r7, #28]
        break;
 800fa72:	e010      	b.n	800fa96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fa74:	4b1d      	ldr	r3, [pc, #116]	; (800faec <UART_SetConfig+0x4b0>)
 800fa76:	61fb      	str	r3, [r7, #28]
        break;
 800fa78:	e00d      	b.n	800fa96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fa7a:	f7fd f9db 	bl	800ce34 <HAL_RCC_GetSysClockFreq>
 800fa7e:	61f8      	str	r0, [r7, #28]
        break;
 800fa80:	e009      	b.n	800fa96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fa82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fa86:	61fb      	str	r3, [r7, #28]
        break;
 800fa88:	e005      	b.n	800fa96 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800fa8e:	2301      	movs	r3, #1
 800fa90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800fa94:	bf00      	nop
    }

    if (pclk != 0U)
 800fa96:	69fb      	ldr	r3, [r7, #28]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d019      	beq.n	800fad0 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	685b      	ldr	r3, [r3, #4]
 800faa0:	085a      	lsrs	r2, r3, #1
 800faa2:	69fb      	ldr	r3, [r7, #28]
 800faa4:	441a      	add	r2, r3
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	685b      	ldr	r3, [r3, #4]
 800faaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800faae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fab0:	69bb      	ldr	r3, [r7, #24]
 800fab2:	2b0f      	cmp	r3, #15
 800fab4:	d909      	bls.n	800faca <UART_SetConfig+0x48e>
 800fab6:	69bb      	ldr	r3, [r7, #24]
 800fab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fabc:	d205      	bcs.n	800faca <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fabe:	69bb      	ldr	r3, [r7, #24]
 800fac0:	b29a      	uxth	r2, r3
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	60da      	str	r2, [r3, #12]
 800fac8:	e002      	b.n	800fad0 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800faca:	2301      	movs	r3, #1
 800facc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	2200      	movs	r2, #0
 800fad4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	2200      	movs	r2, #0
 800fada:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800fadc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800fae0:	4618      	mov	r0, r3
 800fae2:	3728      	adds	r7, #40	; 0x28
 800fae4:	46bd      	mov	sp, r7
 800fae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800faea:	bf00      	nop
 800faec:	00f42400 	.word	0x00f42400

0800faf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800faf0:	b480      	push	{r7}
 800faf2:	b083      	sub	sp, #12
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fafc:	f003 0301 	and.w	r3, r3, #1
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d00a      	beq.n	800fb1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	685b      	ldr	r3, [r3, #4]
 800fb0a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	430a      	orrs	r2, r1
 800fb18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb1e:	f003 0302 	and.w	r3, r3, #2
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d00a      	beq.n	800fb3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	685b      	ldr	r3, [r3, #4]
 800fb2c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	430a      	orrs	r2, r1
 800fb3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb40:	f003 0304 	and.w	r3, r3, #4
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d00a      	beq.n	800fb5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	685b      	ldr	r3, [r3, #4]
 800fb4e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	430a      	orrs	r2, r1
 800fb5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb62:	f003 0308 	and.w	r3, r3, #8
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d00a      	beq.n	800fb80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	685b      	ldr	r3, [r3, #4]
 800fb70:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	430a      	orrs	r2, r1
 800fb7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb84:	f003 0310 	and.w	r3, r3, #16
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d00a      	beq.n	800fba2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	689b      	ldr	r3, [r3, #8]
 800fb92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	430a      	orrs	r2, r1
 800fba0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fba6:	f003 0320 	and.w	r3, r3, #32
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d00a      	beq.n	800fbc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	689b      	ldr	r3, [r3, #8]
 800fbb4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	430a      	orrs	r2, r1
 800fbc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d01a      	beq.n	800fc06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	685b      	ldr	r3, [r3, #4]
 800fbd6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	430a      	orrs	r2, r1
 800fbe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fbea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fbee:	d10a      	bne.n	800fc06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	685b      	ldr	r3, [r3, #4]
 800fbf6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	430a      	orrs	r2, r1
 800fc04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d00a      	beq.n	800fc28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	685b      	ldr	r3, [r3, #4]
 800fc18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	430a      	orrs	r2, r1
 800fc26:	605a      	str	r2, [r3, #4]
  }
}
 800fc28:	bf00      	nop
 800fc2a:	370c      	adds	r7, #12
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc32:	4770      	bx	lr

0800fc34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b086      	sub	sp, #24
 800fc38:	af02      	add	r7, sp, #8
 800fc3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	2200      	movs	r2, #0
 800fc40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fc44:	f7fb f9fe 	bl	800b044 <HAL_GetTick>
 800fc48:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	f003 0308 	and.w	r3, r3, #8
 800fc54:	2b08      	cmp	r3, #8
 800fc56:	d10e      	bne.n	800fc76 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fc58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fc5c:	9300      	str	r3, [sp, #0]
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	2200      	movs	r2, #0
 800fc62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800fc66:	6878      	ldr	r0, [r7, #4]
 800fc68:	f000 f82d 	bl	800fcc6 <UART_WaitOnFlagUntilTimeout>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d001      	beq.n	800fc76 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fc72:	2303      	movs	r3, #3
 800fc74:	e023      	b.n	800fcbe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	f003 0304 	and.w	r3, r3, #4
 800fc80:	2b04      	cmp	r3, #4
 800fc82:	d10e      	bne.n	800fca2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fc84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fc88:	9300      	str	r3, [sp, #0]
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	f000 f817 	bl	800fcc6 <UART_WaitOnFlagUntilTimeout>
 800fc98:	4603      	mov	r3, r0
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d001      	beq.n	800fca2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fc9e:	2303      	movs	r3, #3
 800fca0:	e00d      	b.n	800fcbe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	2220      	movs	r2, #32
 800fca6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	2220      	movs	r2, #32
 800fcac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800fcbc:	2300      	movs	r3, #0
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	3710      	adds	r7, #16
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}

0800fcc6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fcc6:	b580      	push	{r7, lr}
 800fcc8:	b09c      	sub	sp, #112	; 0x70
 800fcca:	af00      	add	r7, sp, #0
 800fccc:	60f8      	str	r0, [r7, #12]
 800fcce:	60b9      	str	r1, [r7, #8]
 800fcd0:	603b      	str	r3, [r7, #0]
 800fcd2:	4613      	mov	r3, r2
 800fcd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fcd6:	e0a5      	b.n	800fe24 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fcd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fcda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcde:	f000 80a1 	beq.w	800fe24 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fce2:	f7fb f9af 	bl	800b044 <HAL_GetTick>
 800fce6:	4602      	mov	r2, r0
 800fce8:	683b      	ldr	r3, [r7, #0]
 800fcea:	1ad3      	subs	r3, r2, r3
 800fcec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800fcee:	429a      	cmp	r2, r3
 800fcf0:	d302      	bcc.n	800fcf8 <UART_WaitOnFlagUntilTimeout+0x32>
 800fcf2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d13e      	bne.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd00:	e853 3f00 	ldrex	r3, [r3]
 800fd04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800fd06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800fd0c:	667b      	str	r3, [r7, #100]	; 0x64
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	461a      	mov	r2, r3
 800fd14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fd16:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fd18:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fd1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fd1e:	e841 2300 	strex	r3, r2, [r1]
 800fd22:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800fd24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d1e6      	bne.n	800fcf8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	3308      	adds	r3, #8
 800fd30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd34:	e853 3f00 	ldrex	r3, [r3]
 800fd38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fd3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd3c:	f023 0301 	bic.w	r3, r3, #1
 800fd40:	663b      	str	r3, [r7, #96]	; 0x60
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	3308      	adds	r3, #8
 800fd48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fd4a:	64ba      	str	r2, [r7, #72]	; 0x48
 800fd4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fd50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fd52:	e841 2300 	strex	r3, r2, [r1]
 800fd56:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800fd58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d1e5      	bne.n	800fd2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	2220      	movs	r2, #32
 800fd62:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	2220      	movs	r2, #32
 800fd68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800fd72:	2303      	movs	r3, #3
 800fd74:	e067      	b.n	800fe46 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	f003 0304 	and.w	r3, r3, #4
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d04f      	beq.n	800fe24 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	69db      	ldr	r3, [r3, #28]
 800fd8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fd8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fd92:	d147      	bne.n	800fe24 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fd9c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fda4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fda6:	e853 3f00 	ldrex	r3, [r3]
 800fdaa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fdac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800fdb2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	461a      	mov	r2, r3
 800fdba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdbc:	637b      	str	r3, [r7, #52]	; 0x34
 800fdbe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdc0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fdc2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fdc4:	e841 2300 	strex	r3, r2, [r1]
 800fdc8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800fdca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d1e6      	bne.n	800fd9e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	3308      	adds	r3, #8
 800fdd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	e853 3f00 	ldrex	r3, [r3]
 800fdde:	613b      	str	r3, [r7, #16]
   return(result);
 800fde0:	693b      	ldr	r3, [r7, #16]
 800fde2:	f023 0301 	bic.w	r3, r3, #1
 800fde6:	66bb      	str	r3, [r7, #104]	; 0x68
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	3308      	adds	r3, #8
 800fdee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fdf0:	623a      	str	r2, [r7, #32]
 800fdf2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdf4:	69f9      	ldr	r1, [r7, #28]
 800fdf6:	6a3a      	ldr	r2, [r7, #32]
 800fdf8:	e841 2300 	strex	r3, r2, [r1]
 800fdfc:	61bb      	str	r3, [r7, #24]
   return(result);
 800fdfe:	69bb      	ldr	r3, [r7, #24]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d1e5      	bne.n	800fdd0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	2220      	movs	r2, #32
 800fe08:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	2220      	movs	r2, #32
 800fe0e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	2220      	movs	r2, #32
 800fe14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800fe20:	2303      	movs	r3, #3
 800fe22:	e010      	b.n	800fe46 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	69da      	ldr	r2, [r3, #28]
 800fe2a:	68bb      	ldr	r3, [r7, #8]
 800fe2c:	4013      	ands	r3, r2
 800fe2e:	68ba      	ldr	r2, [r7, #8]
 800fe30:	429a      	cmp	r2, r3
 800fe32:	bf0c      	ite	eq
 800fe34:	2301      	moveq	r3, #1
 800fe36:	2300      	movne	r3, #0
 800fe38:	b2db      	uxtb	r3, r3
 800fe3a:	461a      	mov	r2, r3
 800fe3c:	79fb      	ldrb	r3, [r7, #7]
 800fe3e:	429a      	cmp	r2, r3
 800fe40:	f43f af4a 	beq.w	800fcd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fe44:	2300      	movs	r3, #0
}
 800fe46:	4618      	mov	r0, r3
 800fe48:	3770      	adds	r7, #112	; 0x70
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	bd80      	pop	{r7, pc}
	...

0800fe50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b097      	sub	sp, #92	; 0x5c
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	60f8      	str	r0, [r7, #12]
 800fe58:	60b9      	str	r1, [r7, #8]
 800fe5a:	4613      	mov	r3, r2
 800fe5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	68ba      	ldr	r2, [r7, #8]
 800fe62:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	88fa      	ldrh	r2, [r7, #6]
 800fe68:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	88fa      	ldrh	r2, [r7, #6]
 800fe70:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2200      	movs	r2, #0
 800fe78:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	689b      	ldr	r3, [r3, #8]
 800fe7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe82:	d10e      	bne.n	800fea2 <UART_Start_Receive_IT+0x52>
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	691b      	ldr	r3, [r3, #16]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d105      	bne.n	800fe98 <UART_Start_Receive_IT+0x48>
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800fe92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800fe96:	e02d      	b.n	800fef4 <UART_Start_Receive_IT+0xa4>
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	22ff      	movs	r2, #255	; 0xff
 800fe9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800fea0:	e028      	b.n	800fef4 <UART_Start_Receive_IT+0xa4>
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	689b      	ldr	r3, [r3, #8]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d10d      	bne.n	800fec6 <UART_Start_Receive_IT+0x76>
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	691b      	ldr	r3, [r3, #16]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d104      	bne.n	800febc <UART_Start_Receive_IT+0x6c>
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	22ff      	movs	r2, #255	; 0xff
 800feb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800feba:	e01b      	b.n	800fef4 <UART_Start_Receive_IT+0xa4>
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	227f      	movs	r2, #127	; 0x7f
 800fec0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800fec4:	e016      	b.n	800fef4 <UART_Start_Receive_IT+0xa4>
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	689b      	ldr	r3, [r3, #8]
 800feca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fece:	d10d      	bne.n	800feec <UART_Start_Receive_IT+0x9c>
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	691b      	ldr	r3, [r3, #16]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d104      	bne.n	800fee2 <UART_Start_Receive_IT+0x92>
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	227f      	movs	r2, #127	; 0x7f
 800fedc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800fee0:	e008      	b.n	800fef4 <UART_Start_Receive_IT+0xa4>
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	223f      	movs	r2, #63	; 0x3f
 800fee6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800feea:	e003      	b.n	800fef4 <UART_Start_Receive_IT+0xa4>
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	2200      	movs	r2, #0
 800fef0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	2200      	movs	r2, #0
 800fef8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	2222      	movs	r2, #34	; 0x22
 800ff00:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	3308      	adds	r3, #8
 800ff08:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff0c:	e853 3f00 	ldrex	r3, [r3]
 800ff10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ff12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff14:	f043 0301 	orr.w	r3, r3, #1
 800ff18:	657b      	str	r3, [r7, #84]	; 0x54
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	3308      	adds	r3, #8
 800ff20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ff22:	64ba      	str	r2, [r7, #72]	; 0x48
 800ff24:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ff28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ff2a:	e841 2300 	strex	r3, r2, [r1]
 800ff2e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ff30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d1e5      	bne.n	800ff02 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	689b      	ldr	r3, [r3, #8]
 800ff3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ff3e:	d107      	bne.n	800ff50 <UART_Start_Receive_IT+0x100>
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	691b      	ldr	r3, [r3, #16]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d103      	bne.n	800ff50 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	4a24      	ldr	r2, [pc, #144]	; (800ffdc <UART_Start_Receive_IT+0x18c>)
 800ff4c:	665a      	str	r2, [r3, #100]	; 0x64
 800ff4e:	e002      	b.n	800ff56 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	4a23      	ldr	r2, [pc, #140]	; (800ffe0 <UART_Start_Receive_IT+0x190>)
 800ff54:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	2200      	movs	r2, #0
 800ff5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	691b      	ldr	r3, [r3, #16]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d019      	beq.n	800ff9a <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff6e:	e853 3f00 	ldrex	r3, [r3]
 800ff72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ff74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff76:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800ff7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	461a      	mov	r2, r3
 800ff82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff84:	637b      	str	r3, [r7, #52]	; 0x34
 800ff86:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ff8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff8c:	e841 2300 	strex	r3, r2, [r1]
 800ff90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ff92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d1e6      	bne.n	800ff66 <UART_Start_Receive_IT+0x116>
 800ff98:	e018      	b.n	800ffcc <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	e853 3f00 	ldrex	r3, [r3]
 800ffa6:	613b      	str	r3, [r7, #16]
   return(result);
 800ffa8:	693b      	ldr	r3, [r7, #16]
 800ffaa:	f043 0320 	orr.w	r3, r3, #32
 800ffae:	653b      	str	r3, [r7, #80]	; 0x50
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	461a      	mov	r2, r3
 800ffb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffb8:	623b      	str	r3, [r7, #32]
 800ffba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffbc:	69f9      	ldr	r1, [r7, #28]
 800ffbe:	6a3a      	ldr	r2, [r7, #32]
 800ffc0:	e841 2300 	strex	r3, r2, [r1]
 800ffc4:	61bb      	str	r3, [r7, #24]
   return(result);
 800ffc6:	69bb      	ldr	r3, [r7, #24]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d1e6      	bne.n	800ff9a <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800ffcc:	2300      	movs	r3, #0
}
 800ffce:	4618      	mov	r0, r3
 800ffd0:	375c      	adds	r7, #92	; 0x5c
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd8:	4770      	bx	lr
 800ffda:	bf00      	nop
 800ffdc:	08010403 	.word	0x08010403
 800ffe0:	080102a3 	.word	0x080102a3

0800ffe4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b095      	sub	sp, #84	; 0x54
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fff4:	e853 3f00 	ldrex	r3, [r3]
 800fff8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fffc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010000:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	461a      	mov	r2, r3
 8010008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801000a:	643b      	str	r3, [r7, #64]	; 0x40
 801000c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801000e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010010:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010012:	e841 2300 	strex	r3, r2, [r1]
 8010016:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801001a:	2b00      	cmp	r3, #0
 801001c:	d1e6      	bne.n	800ffec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	3308      	adds	r3, #8
 8010024:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010026:	6a3b      	ldr	r3, [r7, #32]
 8010028:	e853 3f00 	ldrex	r3, [r3]
 801002c:	61fb      	str	r3, [r7, #28]
   return(result);
 801002e:	69fb      	ldr	r3, [r7, #28]
 8010030:	f023 0301 	bic.w	r3, r3, #1
 8010034:	64bb      	str	r3, [r7, #72]	; 0x48
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	3308      	adds	r3, #8
 801003c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801003e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010040:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010042:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010044:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010046:	e841 2300 	strex	r3, r2, [r1]
 801004a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801004c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801004e:	2b00      	cmp	r3, #0
 8010050:	d1e5      	bne.n	801001e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010056:	2b01      	cmp	r3, #1
 8010058:	d118      	bne.n	801008c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	e853 3f00 	ldrex	r3, [r3]
 8010066:	60bb      	str	r3, [r7, #8]
   return(result);
 8010068:	68bb      	ldr	r3, [r7, #8]
 801006a:	f023 0310 	bic.w	r3, r3, #16
 801006e:	647b      	str	r3, [r7, #68]	; 0x44
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	461a      	mov	r2, r3
 8010076:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010078:	61bb      	str	r3, [r7, #24]
 801007a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801007c:	6979      	ldr	r1, [r7, #20]
 801007e:	69ba      	ldr	r2, [r7, #24]
 8010080:	e841 2300 	strex	r3, r2, [r1]
 8010084:	613b      	str	r3, [r7, #16]
   return(result);
 8010086:	693b      	ldr	r3, [r7, #16]
 8010088:	2b00      	cmp	r3, #0
 801008a:	d1e6      	bne.n	801005a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2220      	movs	r2, #32
 8010090:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2200      	movs	r2, #0
 8010096:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	2200      	movs	r2, #0
 801009c:	665a      	str	r2, [r3, #100]	; 0x64
}
 801009e:	bf00      	nop
 80100a0:	3754      	adds	r7, #84	; 0x54
 80100a2:	46bd      	mov	sp, r7
 80100a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a8:	4770      	bx	lr

080100aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80100aa:	b580      	push	{r7, lr}
 80100ac:	b084      	sub	sp, #16
 80100ae:	af00      	add	r7, sp, #0
 80100b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	2200      	movs	r2, #0
 80100bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	2200      	movs	r2, #0
 80100c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80100c8:	68f8      	ldr	r0, [r7, #12]
 80100ca:	f7ff faa1 	bl	800f610 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80100ce:	bf00      	nop
 80100d0:	3710      	adds	r7, #16
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}

080100d6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80100d6:	b480      	push	{r7}
 80100d8:	b08f      	sub	sp, #60	; 0x3c
 80100da:	af00      	add	r7, sp, #0
 80100dc:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80100e2:	2b21      	cmp	r3, #33	; 0x21
 80100e4:	d14d      	bne.n	8010182 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80100ec:	b29b      	uxth	r3, r3
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d132      	bne.n	8010158 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100f8:	6a3b      	ldr	r3, [r7, #32]
 80100fa:	e853 3f00 	ldrex	r3, [r3]
 80100fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8010100:	69fb      	ldr	r3, [r7, #28]
 8010102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010106:	637b      	str	r3, [r7, #52]	; 0x34
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	461a      	mov	r2, r3
 801010e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010110:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010112:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010114:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010116:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010118:	e841 2300 	strex	r3, r2, [r1]
 801011c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801011e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010120:	2b00      	cmp	r3, #0
 8010122:	d1e6      	bne.n	80100f2 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	e853 3f00 	ldrex	r3, [r3]
 8010130:	60bb      	str	r3, [r7, #8]
   return(result);
 8010132:	68bb      	ldr	r3, [r7, #8]
 8010134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010138:	633b      	str	r3, [r7, #48]	; 0x30
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	461a      	mov	r2, r3
 8010140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010142:	61bb      	str	r3, [r7, #24]
 8010144:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010146:	6979      	ldr	r1, [r7, #20]
 8010148:	69ba      	ldr	r2, [r7, #24]
 801014a:	e841 2300 	strex	r3, r2, [r1]
 801014e:	613b      	str	r3, [r7, #16]
   return(result);
 8010150:	693b      	ldr	r3, [r7, #16]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d1e6      	bne.n	8010124 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8010156:	e014      	b.n	8010182 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801015c:	781a      	ldrb	r2, [r3, #0]
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	b292      	uxth	r2, r2
 8010164:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801016a:	1c5a      	adds	r2, r3, #1
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8010176:	b29b      	uxth	r3, r3
 8010178:	3b01      	subs	r3, #1
 801017a:	b29a      	uxth	r2, r3
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8010182:	bf00      	nop
 8010184:	373c      	adds	r7, #60	; 0x3c
 8010186:	46bd      	mov	sp, r7
 8010188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018c:	4770      	bx	lr

0801018e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801018e:	b480      	push	{r7}
 8010190:	b091      	sub	sp, #68	; 0x44
 8010192:	af00      	add	r7, sp, #0
 8010194:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801019a:	2b21      	cmp	r3, #33	; 0x21
 801019c:	d151      	bne.n	8010242 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80101a4:	b29b      	uxth	r3, r3
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d132      	bne.n	8010210 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101b2:	e853 3f00 	ldrex	r3, [r3]
 80101b6:	623b      	str	r3, [r7, #32]
   return(result);
 80101b8:	6a3b      	ldr	r3, [r7, #32]
 80101ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80101be:	63bb      	str	r3, [r7, #56]	; 0x38
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	461a      	mov	r2, r3
 80101c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101c8:	633b      	str	r3, [r7, #48]	; 0x30
 80101ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80101ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101d0:	e841 2300 	strex	r3, r2, [r1]
 80101d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80101d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d1e6      	bne.n	80101aa <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101e2:	693b      	ldr	r3, [r7, #16]
 80101e4:	e853 3f00 	ldrex	r3, [r3]
 80101e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101f0:	637b      	str	r3, [r7, #52]	; 0x34
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	461a      	mov	r2, r3
 80101f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80101fa:	61fb      	str	r3, [r7, #28]
 80101fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101fe:	69b9      	ldr	r1, [r7, #24]
 8010200:	69fa      	ldr	r2, [r7, #28]
 8010202:	e841 2300 	strex	r3, r2, [r1]
 8010206:	617b      	str	r3, [r7, #20]
   return(result);
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d1e6      	bne.n	80101dc <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801020e:	e018      	b.n	8010242 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010214:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8010216:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010218:	881a      	ldrh	r2, [r3, #0]
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010222:	b292      	uxth	r2, r2
 8010224:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801022a:	1c9a      	adds	r2, r3, #2
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8010236:	b29b      	uxth	r3, r3
 8010238:	3b01      	subs	r3, #1
 801023a:	b29a      	uxth	r2, r3
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8010242:	bf00      	nop
 8010244:	3744      	adds	r7, #68	; 0x44
 8010246:	46bd      	mov	sp, r7
 8010248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801024c:	4770      	bx	lr

0801024e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801024e:	b580      	push	{r7, lr}
 8010250:	b088      	sub	sp, #32
 8010252:	af00      	add	r7, sp, #0
 8010254:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	e853 3f00 	ldrex	r3, [r3]
 8010262:	60bb      	str	r3, [r7, #8]
   return(result);
 8010264:	68bb      	ldr	r3, [r7, #8]
 8010266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801026a:	61fb      	str	r3, [r7, #28]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	461a      	mov	r2, r3
 8010272:	69fb      	ldr	r3, [r7, #28]
 8010274:	61bb      	str	r3, [r7, #24]
 8010276:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010278:	6979      	ldr	r1, [r7, #20]
 801027a:	69ba      	ldr	r2, [r7, #24]
 801027c:	e841 2300 	strex	r3, r2, [r1]
 8010280:	613b      	str	r3, [r7, #16]
   return(result);
 8010282:	693b      	ldr	r3, [r7, #16]
 8010284:	2b00      	cmp	r3, #0
 8010286:	d1e6      	bne.n	8010256 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	2220      	movs	r2, #32
 801028c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	2200      	movs	r2, #0
 8010292:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f7f9 f801 	bl	800929c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801029a:	bf00      	nop
 801029c:	3720      	adds	r7, #32
 801029e:	46bd      	mov	sp, r7
 80102a0:	bd80      	pop	{r7, pc}

080102a2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80102a2:	b580      	push	{r7, lr}
 80102a4:	b096      	sub	sp, #88	; 0x58
 80102a6:	af00      	add	r7, sp, #0
 80102a8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80102b0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80102b8:	2b22      	cmp	r3, #34	; 0x22
 80102ba:	f040 8094 	bne.w	80103e6 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80102c4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80102c8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80102cc:	b2d9      	uxtb	r1, r3
 80102ce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80102d2:	b2da      	uxtb	r2, r3
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80102d8:	400a      	ands	r2, r1
 80102da:	b2d2      	uxtb	r2, r2
 80102dc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80102e2:	1c5a      	adds	r2, r3, #1
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80102ee:	b29b      	uxth	r3, r3
 80102f0:	3b01      	subs	r3, #1
 80102f2:	b29a      	uxth	r2, r3
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8010300:	b29b      	uxth	r3, r3
 8010302:	2b00      	cmp	r3, #0
 8010304:	d179      	bne.n	80103fa <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801030c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801030e:	e853 3f00 	ldrex	r3, [r3]
 8010312:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010316:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801031a:	653b      	str	r3, [r7, #80]	; 0x50
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	461a      	mov	r2, r3
 8010322:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010324:	647b      	str	r3, [r7, #68]	; 0x44
 8010326:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010328:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801032a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801032c:	e841 2300 	strex	r3, r2, [r1]
 8010330:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010334:	2b00      	cmp	r3, #0
 8010336:	d1e6      	bne.n	8010306 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	3308      	adds	r3, #8
 801033e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010342:	e853 3f00 	ldrex	r3, [r3]
 8010346:	623b      	str	r3, [r7, #32]
   return(result);
 8010348:	6a3b      	ldr	r3, [r7, #32]
 801034a:	f023 0301 	bic.w	r3, r3, #1
 801034e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	3308      	adds	r3, #8
 8010356:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010358:	633a      	str	r2, [r7, #48]	; 0x30
 801035a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801035c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801035e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010360:	e841 2300 	strex	r3, r2, [r1]
 8010364:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010368:	2b00      	cmp	r3, #0
 801036a:	d1e5      	bne.n	8010338 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	2220      	movs	r2, #32
 8010370:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	2200      	movs	r2, #0
 8010376:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801037c:	2b01      	cmp	r3, #1
 801037e:	d12e      	bne.n	80103de <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2200      	movs	r2, #0
 8010384:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801038c:	693b      	ldr	r3, [r7, #16]
 801038e:	e853 3f00 	ldrex	r3, [r3]
 8010392:	60fb      	str	r3, [r7, #12]
   return(result);
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	f023 0310 	bic.w	r3, r3, #16
 801039a:	64bb      	str	r3, [r7, #72]	; 0x48
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	461a      	mov	r2, r3
 80103a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80103a4:	61fb      	str	r3, [r7, #28]
 80103a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103a8:	69b9      	ldr	r1, [r7, #24]
 80103aa:	69fa      	ldr	r2, [r7, #28]
 80103ac:	e841 2300 	strex	r3, r2, [r1]
 80103b0:	617b      	str	r3, [r7, #20]
   return(result);
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d1e6      	bne.n	8010386 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	69db      	ldr	r3, [r3, #28]
 80103be:	f003 0310 	and.w	r3, r3, #16
 80103c2:	2b10      	cmp	r3, #16
 80103c4:	d103      	bne.n	80103ce <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	2210      	movs	r2, #16
 80103cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80103d4:	4619      	mov	r1, r3
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f7ff f924 	bl	800f624 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80103dc:	e00d      	b.n	80103fa <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f7f1 fdc0 	bl	8001f64 <HAL_UART_RxCpltCallback>
}
 80103e4:	e009      	b.n	80103fa <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	8b1b      	ldrh	r3, [r3, #24]
 80103ec:	b29a      	uxth	r2, r3
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	f042 0208 	orr.w	r2, r2, #8
 80103f6:	b292      	uxth	r2, r2
 80103f8:	831a      	strh	r2, [r3, #24]
}
 80103fa:	bf00      	nop
 80103fc:	3758      	adds	r7, #88	; 0x58
 80103fe:	46bd      	mov	sp, r7
 8010400:	bd80      	pop	{r7, pc}

08010402 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010402:	b580      	push	{r7, lr}
 8010404:	b096      	sub	sp, #88	; 0x58
 8010406:	af00      	add	r7, sp, #0
 8010408:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010410:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010418:	2b22      	cmp	r3, #34	; 0x22
 801041a:	f040 8094 	bne.w	8010546 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010424:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801042c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 801042e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8010432:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010436:	4013      	ands	r3, r2
 8010438:	b29a      	uxth	r2, r3
 801043a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801043c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010442:	1c9a      	adds	r2, r3, #2
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 801044e:	b29b      	uxth	r3, r3
 8010450:	3b01      	subs	r3, #1
 8010452:	b29a      	uxth	r2, r3
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8010460:	b29b      	uxth	r3, r3
 8010462:	2b00      	cmp	r3, #0
 8010464:	d179      	bne.n	801055a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801046c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801046e:	e853 3f00 	ldrex	r3, [r3]
 8010472:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010476:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801047a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	461a      	mov	r2, r3
 8010482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010484:	643b      	str	r3, [r7, #64]	; 0x40
 8010486:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010488:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801048a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801048c:	e841 2300 	strex	r3, r2, [r1]
 8010490:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010494:	2b00      	cmp	r3, #0
 8010496:	d1e6      	bne.n	8010466 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	3308      	adds	r3, #8
 801049e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104a0:	6a3b      	ldr	r3, [r7, #32]
 80104a2:	e853 3f00 	ldrex	r3, [r3]
 80104a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80104a8:	69fb      	ldr	r3, [r7, #28]
 80104aa:	f023 0301 	bic.w	r3, r3, #1
 80104ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	3308      	adds	r3, #8
 80104b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80104b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80104ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80104be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80104c0:	e841 2300 	strex	r3, r2, [r1]
 80104c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80104c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d1e5      	bne.n	8010498 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2220      	movs	r2, #32
 80104d0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	2200      	movs	r2, #0
 80104d6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80104dc:	2b01      	cmp	r3, #1
 80104de:	d12e      	bne.n	801053e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	2200      	movs	r2, #0
 80104e4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	e853 3f00 	ldrex	r3, [r3]
 80104f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	f023 0310 	bic.w	r3, r3, #16
 80104fa:	647b      	str	r3, [r7, #68]	; 0x44
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	461a      	mov	r2, r3
 8010502:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010504:	61bb      	str	r3, [r7, #24]
 8010506:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010508:	6979      	ldr	r1, [r7, #20]
 801050a:	69ba      	ldr	r2, [r7, #24]
 801050c:	e841 2300 	strex	r3, r2, [r1]
 8010510:	613b      	str	r3, [r7, #16]
   return(result);
 8010512:	693b      	ldr	r3, [r7, #16]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d1e6      	bne.n	80104e6 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	69db      	ldr	r3, [r3, #28]
 801051e:	f003 0310 	and.w	r3, r3, #16
 8010522:	2b10      	cmp	r3, #16
 8010524:	d103      	bne.n	801052e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	2210      	movs	r2, #16
 801052c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8010534:	4619      	mov	r1, r3
 8010536:	6878      	ldr	r0, [r7, #4]
 8010538:	f7ff f874 	bl	800f624 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801053c:	e00d      	b.n	801055a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 801053e:	6878      	ldr	r0, [r7, #4]
 8010540:	f7f1 fd10 	bl	8001f64 <HAL_UART_RxCpltCallback>
}
 8010544:	e009      	b.n	801055a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	8b1b      	ldrh	r3, [r3, #24]
 801054c:	b29a      	uxth	r2, r3
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	f042 0208 	orr.w	r2, r2, #8
 8010556:	b292      	uxth	r2, r2
 8010558:	831a      	strh	r2, [r3, #24]
}
 801055a:	bf00      	nop
 801055c:	3758      	adds	r7, #88	; 0x58
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}

08010562 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010562:	b480      	push	{r7}
 8010564:	b083      	sub	sp, #12
 8010566:	af00      	add	r7, sp, #0
 8010568:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801056a:	bf00      	nop
 801056c:	370c      	adds	r7, #12
 801056e:	46bd      	mov	sp, r7
 8010570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010574:	4770      	bx	lr

08010576 <_ZdlPvj>:
 8010576:	f000 b800 	b.w	801057a <_ZdlPv>

0801057a <_ZdlPv>:
 801057a:	f000 b82b 	b.w	80105d4 <free>
	...

08010580 <__errno>:
 8010580:	4b01      	ldr	r3, [pc, #4]	; (8010588 <__errno+0x8>)
 8010582:	6818      	ldr	r0, [r3, #0]
 8010584:	4770      	bx	lr
 8010586:	bf00      	nop
 8010588:	20000024 	.word	0x20000024

0801058c <__libc_init_array>:
 801058c:	b570      	push	{r4, r5, r6, lr}
 801058e:	4d0d      	ldr	r5, [pc, #52]	; (80105c4 <__libc_init_array+0x38>)
 8010590:	4c0d      	ldr	r4, [pc, #52]	; (80105c8 <__libc_init_array+0x3c>)
 8010592:	1b64      	subs	r4, r4, r5
 8010594:	10a4      	asrs	r4, r4, #2
 8010596:	2600      	movs	r6, #0
 8010598:	42a6      	cmp	r6, r4
 801059a:	d109      	bne.n	80105b0 <__libc_init_array+0x24>
 801059c:	4d0b      	ldr	r5, [pc, #44]	; (80105cc <__libc_init_array+0x40>)
 801059e:	4c0c      	ldr	r4, [pc, #48]	; (80105d0 <__libc_init_array+0x44>)
 80105a0:	f000 fc96 	bl	8010ed0 <_init>
 80105a4:	1b64      	subs	r4, r4, r5
 80105a6:	10a4      	asrs	r4, r4, #2
 80105a8:	2600      	movs	r6, #0
 80105aa:	42a6      	cmp	r6, r4
 80105ac:	d105      	bne.n	80105ba <__libc_init_array+0x2e>
 80105ae:	bd70      	pop	{r4, r5, r6, pc}
 80105b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80105b4:	4798      	blx	r3
 80105b6:	3601      	adds	r6, #1
 80105b8:	e7ee      	b.n	8010598 <__libc_init_array+0xc>
 80105ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80105be:	4798      	blx	r3
 80105c0:	3601      	adds	r6, #1
 80105c2:	e7f2      	b.n	80105aa <__libc_init_array+0x1e>
 80105c4:	080113f4 	.word	0x080113f4
 80105c8:	080113f4 	.word	0x080113f4
 80105cc:	080113f4 	.word	0x080113f4
 80105d0:	080113fc 	.word	0x080113fc

080105d4 <free>:
 80105d4:	4b02      	ldr	r3, [pc, #8]	; (80105e0 <free+0xc>)
 80105d6:	4601      	mov	r1, r0
 80105d8:	6818      	ldr	r0, [r3, #0]
 80105da:	f000 b819 	b.w	8010610 <_free_r>
 80105de:	bf00      	nop
 80105e0:	20000024 	.word	0x20000024

080105e4 <memcpy>:
 80105e4:	440a      	add	r2, r1
 80105e6:	4291      	cmp	r1, r2
 80105e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80105ec:	d100      	bne.n	80105f0 <memcpy+0xc>
 80105ee:	4770      	bx	lr
 80105f0:	b510      	push	{r4, lr}
 80105f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80105f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80105fa:	4291      	cmp	r1, r2
 80105fc:	d1f9      	bne.n	80105f2 <memcpy+0xe>
 80105fe:	bd10      	pop	{r4, pc}

08010600 <memset>:
 8010600:	4402      	add	r2, r0
 8010602:	4603      	mov	r3, r0
 8010604:	4293      	cmp	r3, r2
 8010606:	d100      	bne.n	801060a <memset+0xa>
 8010608:	4770      	bx	lr
 801060a:	f803 1b01 	strb.w	r1, [r3], #1
 801060e:	e7f9      	b.n	8010604 <memset+0x4>

08010610 <_free_r>:
 8010610:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010612:	2900      	cmp	r1, #0
 8010614:	d044      	beq.n	80106a0 <_free_r+0x90>
 8010616:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801061a:	9001      	str	r0, [sp, #4]
 801061c:	2b00      	cmp	r3, #0
 801061e:	f1a1 0404 	sub.w	r4, r1, #4
 8010622:	bfb8      	it	lt
 8010624:	18e4      	addlt	r4, r4, r3
 8010626:	f000 f903 	bl	8010830 <__malloc_lock>
 801062a:	4a1e      	ldr	r2, [pc, #120]	; (80106a4 <_free_r+0x94>)
 801062c:	9801      	ldr	r0, [sp, #4]
 801062e:	6813      	ldr	r3, [r2, #0]
 8010630:	b933      	cbnz	r3, 8010640 <_free_r+0x30>
 8010632:	6063      	str	r3, [r4, #4]
 8010634:	6014      	str	r4, [r2, #0]
 8010636:	b003      	add	sp, #12
 8010638:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801063c:	f000 b8fe 	b.w	801083c <__malloc_unlock>
 8010640:	42a3      	cmp	r3, r4
 8010642:	d908      	bls.n	8010656 <_free_r+0x46>
 8010644:	6825      	ldr	r5, [r4, #0]
 8010646:	1961      	adds	r1, r4, r5
 8010648:	428b      	cmp	r3, r1
 801064a:	bf01      	itttt	eq
 801064c:	6819      	ldreq	r1, [r3, #0]
 801064e:	685b      	ldreq	r3, [r3, #4]
 8010650:	1949      	addeq	r1, r1, r5
 8010652:	6021      	streq	r1, [r4, #0]
 8010654:	e7ed      	b.n	8010632 <_free_r+0x22>
 8010656:	461a      	mov	r2, r3
 8010658:	685b      	ldr	r3, [r3, #4]
 801065a:	b10b      	cbz	r3, 8010660 <_free_r+0x50>
 801065c:	42a3      	cmp	r3, r4
 801065e:	d9fa      	bls.n	8010656 <_free_r+0x46>
 8010660:	6811      	ldr	r1, [r2, #0]
 8010662:	1855      	adds	r5, r2, r1
 8010664:	42a5      	cmp	r5, r4
 8010666:	d10b      	bne.n	8010680 <_free_r+0x70>
 8010668:	6824      	ldr	r4, [r4, #0]
 801066a:	4421      	add	r1, r4
 801066c:	1854      	adds	r4, r2, r1
 801066e:	42a3      	cmp	r3, r4
 8010670:	6011      	str	r1, [r2, #0]
 8010672:	d1e0      	bne.n	8010636 <_free_r+0x26>
 8010674:	681c      	ldr	r4, [r3, #0]
 8010676:	685b      	ldr	r3, [r3, #4]
 8010678:	6053      	str	r3, [r2, #4]
 801067a:	4421      	add	r1, r4
 801067c:	6011      	str	r1, [r2, #0]
 801067e:	e7da      	b.n	8010636 <_free_r+0x26>
 8010680:	d902      	bls.n	8010688 <_free_r+0x78>
 8010682:	230c      	movs	r3, #12
 8010684:	6003      	str	r3, [r0, #0]
 8010686:	e7d6      	b.n	8010636 <_free_r+0x26>
 8010688:	6825      	ldr	r5, [r4, #0]
 801068a:	1961      	adds	r1, r4, r5
 801068c:	428b      	cmp	r3, r1
 801068e:	bf04      	itt	eq
 8010690:	6819      	ldreq	r1, [r3, #0]
 8010692:	685b      	ldreq	r3, [r3, #4]
 8010694:	6063      	str	r3, [r4, #4]
 8010696:	bf04      	itt	eq
 8010698:	1949      	addeq	r1, r1, r5
 801069a:	6021      	streq	r1, [r4, #0]
 801069c:	6054      	str	r4, [r2, #4]
 801069e:	e7ca      	b.n	8010636 <_free_r+0x26>
 80106a0:	b003      	add	sp, #12
 80106a2:	bd30      	pop	{r4, r5, pc}
 80106a4:	20000f3c 	.word	0x20000f3c

080106a8 <sbrk_aligned>:
 80106a8:	b570      	push	{r4, r5, r6, lr}
 80106aa:	4e0e      	ldr	r6, [pc, #56]	; (80106e4 <sbrk_aligned+0x3c>)
 80106ac:	460c      	mov	r4, r1
 80106ae:	6831      	ldr	r1, [r6, #0]
 80106b0:	4605      	mov	r5, r0
 80106b2:	b911      	cbnz	r1, 80106ba <sbrk_aligned+0x12>
 80106b4:	f000 f88c 	bl	80107d0 <_sbrk_r>
 80106b8:	6030      	str	r0, [r6, #0]
 80106ba:	4621      	mov	r1, r4
 80106bc:	4628      	mov	r0, r5
 80106be:	f000 f887 	bl	80107d0 <_sbrk_r>
 80106c2:	1c43      	adds	r3, r0, #1
 80106c4:	d00a      	beq.n	80106dc <sbrk_aligned+0x34>
 80106c6:	1cc4      	adds	r4, r0, #3
 80106c8:	f024 0403 	bic.w	r4, r4, #3
 80106cc:	42a0      	cmp	r0, r4
 80106ce:	d007      	beq.n	80106e0 <sbrk_aligned+0x38>
 80106d0:	1a21      	subs	r1, r4, r0
 80106d2:	4628      	mov	r0, r5
 80106d4:	f000 f87c 	bl	80107d0 <_sbrk_r>
 80106d8:	3001      	adds	r0, #1
 80106da:	d101      	bne.n	80106e0 <sbrk_aligned+0x38>
 80106dc:	f04f 34ff 	mov.w	r4, #4294967295
 80106e0:	4620      	mov	r0, r4
 80106e2:	bd70      	pop	{r4, r5, r6, pc}
 80106e4:	20000f40 	.word	0x20000f40

080106e8 <_malloc_r>:
 80106e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ec:	1ccd      	adds	r5, r1, #3
 80106ee:	f025 0503 	bic.w	r5, r5, #3
 80106f2:	3508      	adds	r5, #8
 80106f4:	2d0c      	cmp	r5, #12
 80106f6:	bf38      	it	cc
 80106f8:	250c      	movcc	r5, #12
 80106fa:	2d00      	cmp	r5, #0
 80106fc:	4607      	mov	r7, r0
 80106fe:	db01      	blt.n	8010704 <_malloc_r+0x1c>
 8010700:	42a9      	cmp	r1, r5
 8010702:	d905      	bls.n	8010710 <_malloc_r+0x28>
 8010704:	230c      	movs	r3, #12
 8010706:	603b      	str	r3, [r7, #0]
 8010708:	2600      	movs	r6, #0
 801070a:	4630      	mov	r0, r6
 801070c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010710:	4e2e      	ldr	r6, [pc, #184]	; (80107cc <_malloc_r+0xe4>)
 8010712:	f000 f88d 	bl	8010830 <__malloc_lock>
 8010716:	6833      	ldr	r3, [r6, #0]
 8010718:	461c      	mov	r4, r3
 801071a:	bb34      	cbnz	r4, 801076a <_malloc_r+0x82>
 801071c:	4629      	mov	r1, r5
 801071e:	4638      	mov	r0, r7
 8010720:	f7ff ffc2 	bl	80106a8 <sbrk_aligned>
 8010724:	1c43      	adds	r3, r0, #1
 8010726:	4604      	mov	r4, r0
 8010728:	d14d      	bne.n	80107c6 <_malloc_r+0xde>
 801072a:	6834      	ldr	r4, [r6, #0]
 801072c:	4626      	mov	r6, r4
 801072e:	2e00      	cmp	r6, #0
 8010730:	d140      	bne.n	80107b4 <_malloc_r+0xcc>
 8010732:	6823      	ldr	r3, [r4, #0]
 8010734:	4631      	mov	r1, r6
 8010736:	4638      	mov	r0, r7
 8010738:	eb04 0803 	add.w	r8, r4, r3
 801073c:	f000 f848 	bl	80107d0 <_sbrk_r>
 8010740:	4580      	cmp	r8, r0
 8010742:	d13a      	bne.n	80107ba <_malloc_r+0xd2>
 8010744:	6821      	ldr	r1, [r4, #0]
 8010746:	3503      	adds	r5, #3
 8010748:	1a6d      	subs	r5, r5, r1
 801074a:	f025 0503 	bic.w	r5, r5, #3
 801074e:	3508      	adds	r5, #8
 8010750:	2d0c      	cmp	r5, #12
 8010752:	bf38      	it	cc
 8010754:	250c      	movcc	r5, #12
 8010756:	4629      	mov	r1, r5
 8010758:	4638      	mov	r0, r7
 801075a:	f7ff ffa5 	bl	80106a8 <sbrk_aligned>
 801075e:	3001      	adds	r0, #1
 8010760:	d02b      	beq.n	80107ba <_malloc_r+0xd2>
 8010762:	6823      	ldr	r3, [r4, #0]
 8010764:	442b      	add	r3, r5
 8010766:	6023      	str	r3, [r4, #0]
 8010768:	e00e      	b.n	8010788 <_malloc_r+0xa0>
 801076a:	6822      	ldr	r2, [r4, #0]
 801076c:	1b52      	subs	r2, r2, r5
 801076e:	d41e      	bmi.n	80107ae <_malloc_r+0xc6>
 8010770:	2a0b      	cmp	r2, #11
 8010772:	d916      	bls.n	80107a2 <_malloc_r+0xba>
 8010774:	1961      	adds	r1, r4, r5
 8010776:	42a3      	cmp	r3, r4
 8010778:	6025      	str	r5, [r4, #0]
 801077a:	bf18      	it	ne
 801077c:	6059      	strne	r1, [r3, #4]
 801077e:	6863      	ldr	r3, [r4, #4]
 8010780:	bf08      	it	eq
 8010782:	6031      	streq	r1, [r6, #0]
 8010784:	5162      	str	r2, [r4, r5]
 8010786:	604b      	str	r3, [r1, #4]
 8010788:	4638      	mov	r0, r7
 801078a:	f104 060b 	add.w	r6, r4, #11
 801078e:	f000 f855 	bl	801083c <__malloc_unlock>
 8010792:	f026 0607 	bic.w	r6, r6, #7
 8010796:	1d23      	adds	r3, r4, #4
 8010798:	1af2      	subs	r2, r6, r3
 801079a:	d0b6      	beq.n	801070a <_malloc_r+0x22>
 801079c:	1b9b      	subs	r3, r3, r6
 801079e:	50a3      	str	r3, [r4, r2]
 80107a0:	e7b3      	b.n	801070a <_malloc_r+0x22>
 80107a2:	6862      	ldr	r2, [r4, #4]
 80107a4:	42a3      	cmp	r3, r4
 80107a6:	bf0c      	ite	eq
 80107a8:	6032      	streq	r2, [r6, #0]
 80107aa:	605a      	strne	r2, [r3, #4]
 80107ac:	e7ec      	b.n	8010788 <_malloc_r+0xa0>
 80107ae:	4623      	mov	r3, r4
 80107b0:	6864      	ldr	r4, [r4, #4]
 80107b2:	e7b2      	b.n	801071a <_malloc_r+0x32>
 80107b4:	4634      	mov	r4, r6
 80107b6:	6876      	ldr	r6, [r6, #4]
 80107b8:	e7b9      	b.n	801072e <_malloc_r+0x46>
 80107ba:	230c      	movs	r3, #12
 80107bc:	603b      	str	r3, [r7, #0]
 80107be:	4638      	mov	r0, r7
 80107c0:	f000 f83c 	bl	801083c <__malloc_unlock>
 80107c4:	e7a1      	b.n	801070a <_malloc_r+0x22>
 80107c6:	6025      	str	r5, [r4, #0]
 80107c8:	e7de      	b.n	8010788 <_malloc_r+0xa0>
 80107ca:	bf00      	nop
 80107cc:	20000f3c 	.word	0x20000f3c

080107d0 <_sbrk_r>:
 80107d0:	b538      	push	{r3, r4, r5, lr}
 80107d2:	4d06      	ldr	r5, [pc, #24]	; (80107ec <_sbrk_r+0x1c>)
 80107d4:	2300      	movs	r3, #0
 80107d6:	4604      	mov	r4, r0
 80107d8:	4608      	mov	r0, r1
 80107da:	602b      	str	r3, [r5, #0]
 80107dc:	f7f2 fb4a 	bl	8002e74 <_sbrk>
 80107e0:	1c43      	adds	r3, r0, #1
 80107e2:	d102      	bne.n	80107ea <_sbrk_r+0x1a>
 80107e4:	682b      	ldr	r3, [r5, #0]
 80107e6:	b103      	cbz	r3, 80107ea <_sbrk_r+0x1a>
 80107e8:	6023      	str	r3, [r4, #0]
 80107ea:	bd38      	pop	{r3, r4, r5, pc}
 80107ec:	20000f44 	.word	0x20000f44

080107f0 <siprintf>:
 80107f0:	b40e      	push	{r1, r2, r3}
 80107f2:	b500      	push	{lr}
 80107f4:	b09c      	sub	sp, #112	; 0x70
 80107f6:	ab1d      	add	r3, sp, #116	; 0x74
 80107f8:	9002      	str	r0, [sp, #8]
 80107fa:	9006      	str	r0, [sp, #24]
 80107fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010800:	4809      	ldr	r0, [pc, #36]	; (8010828 <siprintf+0x38>)
 8010802:	9107      	str	r1, [sp, #28]
 8010804:	9104      	str	r1, [sp, #16]
 8010806:	4909      	ldr	r1, [pc, #36]	; (801082c <siprintf+0x3c>)
 8010808:	f853 2b04 	ldr.w	r2, [r3], #4
 801080c:	9105      	str	r1, [sp, #20]
 801080e:	6800      	ldr	r0, [r0, #0]
 8010810:	9301      	str	r3, [sp, #4]
 8010812:	a902      	add	r1, sp, #8
 8010814:	f000 f874 	bl	8010900 <_svfiprintf_r>
 8010818:	9b02      	ldr	r3, [sp, #8]
 801081a:	2200      	movs	r2, #0
 801081c:	701a      	strb	r2, [r3, #0]
 801081e:	b01c      	add	sp, #112	; 0x70
 8010820:	f85d eb04 	ldr.w	lr, [sp], #4
 8010824:	b003      	add	sp, #12
 8010826:	4770      	bx	lr
 8010828:	20000024 	.word	0x20000024
 801082c:	ffff0208 	.word	0xffff0208

08010830 <__malloc_lock>:
 8010830:	4801      	ldr	r0, [pc, #4]	; (8010838 <__malloc_lock+0x8>)
 8010832:	f000 baf9 	b.w	8010e28 <__retarget_lock_acquire_recursive>
 8010836:	bf00      	nop
 8010838:	20000f48 	.word	0x20000f48

0801083c <__malloc_unlock>:
 801083c:	4801      	ldr	r0, [pc, #4]	; (8010844 <__malloc_unlock+0x8>)
 801083e:	f000 baf4 	b.w	8010e2a <__retarget_lock_release_recursive>
 8010842:	bf00      	nop
 8010844:	20000f48 	.word	0x20000f48

08010848 <__ssputs_r>:
 8010848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801084c:	688e      	ldr	r6, [r1, #8]
 801084e:	429e      	cmp	r6, r3
 8010850:	4682      	mov	sl, r0
 8010852:	460c      	mov	r4, r1
 8010854:	4690      	mov	r8, r2
 8010856:	461f      	mov	r7, r3
 8010858:	d838      	bhi.n	80108cc <__ssputs_r+0x84>
 801085a:	898a      	ldrh	r2, [r1, #12]
 801085c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010860:	d032      	beq.n	80108c8 <__ssputs_r+0x80>
 8010862:	6825      	ldr	r5, [r4, #0]
 8010864:	6909      	ldr	r1, [r1, #16]
 8010866:	eba5 0901 	sub.w	r9, r5, r1
 801086a:	6965      	ldr	r5, [r4, #20]
 801086c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010870:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010874:	3301      	adds	r3, #1
 8010876:	444b      	add	r3, r9
 8010878:	106d      	asrs	r5, r5, #1
 801087a:	429d      	cmp	r5, r3
 801087c:	bf38      	it	cc
 801087e:	461d      	movcc	r5, r3
 8010880:	0553      	lsls	r3, r2, #21
 8010882:	d531      	bpl.n	80108e8 <__ssputs_r+0xa0>
 8010884:	4629      	mov	r1, r5
 8010886:	f7ff ff2f 	bl	80106e8 <_malloc_r>
 801088a:	4606      	mov	r6, r0
 801088c:	b950      	cbnz	r0, 80108a4 <__ssputs_r+0x5c>
 801088e:	230c      	movs	r3, #12
 8010890:	f8ca 3000 	str.w	r3, [sl]
 8010894:	89a3      	ldrh	r3, [r4, #12]
 8010896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801089a:	81a3      	strh	r3, [r4, #12]
 801089c:	f04f 30ff 	mov.w	r0, #4294967295
 80108a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108a4:	6921      	ldr	r1, [r4, #16]
 80108a6:	464a      	mov	r2, r9
 80108a8:	f7ff fe9c 	bl	80105e4 <memcpy>
 80108ac:	89a3      	ldrh	r3, [r4, #12]
 80108ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80108b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108b6:	81a3      	strh	r3, [r4, #12]
 80108b8:	6126      	str	r6, [r4, #16]
 80108ba:	6165      	str	r5, [r4, #20]
 80108bc:	444e      	add	r6, r9
 80108be:	eba5 0509 	sub.w	r5, r5, r9
 80108c2:	6026      	str	r6, [r4, #0]
 80108c4:	60a5      	str	r5, [r4, #8]
 80108c6:	463e      	mov	r6, r7
 80108c8:	42be      	cmp	r6, r7
 80108ca:	d900      	bls.n	80108ce <__ssputs_r+0x86>
 80108cc:	463e      	mov	r6, r7
 80108ce:	6820      	ldr	r0, [r4, #0]
 80108d0:	4632      	mov	r2, r6
 80108d2:	4641      	mov	r1, r8
 80108d4:	f000 faaa 	bl	8010e2c <memmove>
 80108d8:	68a3      	ldr	r3, [r4, #8]
 80108da:	1b9b      	subs	r3, r3, r6
 80108dc:	60a3      	str	r3, [r4, #8]
 80108de:	6823      	ldr	r3, [r4, #0]
 80108e0:	4433      	add	r3, r6
 80108e2:	6023      	str	r3, [r4, #0]
 80108e4:	2000      	movs	r0, #0
 80108e6:	e7db      	b.n	80108a0 <__ssputs_r+0x58>
 80108e8:	462a      	mov	r2, r5
 80108ea:	f000 fab9 	bl	8010e60 <_realloc_r>
 80108ee:	4606      	mov	r6, r0
 80108f0:	2800      	cmp	r0, #0
 80108f2:	d1e1      	bne.n	80108b8 <__ssputs_r+0x70>
 80108f4:	6921      	ldr	r1, [r4, #16]
 80108f6:	4650      	mov	r0, sl
 80108f8:	f7ff fe8a 	bl	8010610 <_free_r>
 80108fc:	e7c7      	b.n	801088e <__ssputs_r+0x46>
	...

08010900 <_svfiprintf_r>:
 8010900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010904:	4698      	mov	r8, r3
 8010906:	898b      	ldrh	r3, [r1, #12]
 8010908:	061b      	lsls	r3, r3, #24
 801090a:	b09d      	sub	sp, #116	; 0x74
 801090c:	4607      	mov	r7, r0
 801090e:	460d      	mov	r5, r1
 8010910:	4614      	mov	r4, r2
 8010912:	d50e      	bpl.n	8010932 <_svfiprintf_r+0x32>
 8010914:	690b      	ldr	r3, [r1, #16]
 8010916:	b963      	cbnz	r3, 8010932 <_svfiprintf_r+0x32>
 8010918:	2140      	movs	r1, #64	; 0x40
 801091a:	f7ff fee5 	bl	80106e8 <_malloc_r>
 801091e:	6028      	str	r0, [r5, #0]
 8010920:	6128      	str	r0, [r5, #16]
 8010922:	b920      	cbnz	r0, 801092e <_svfiprintf_r+0x2e>
 8010924:	230c      	movs	r3, #12
 8010926:	603b      	str	r3, [r7, #0]
 8010928:	f04f 30ff 	mov.w	r0, #4294967295
 801092c:	e0d1      	b.n	8010ad2 <_svfiprintf_r+0x1d2>
 801092e:	2340      	movs	r3, #64	; 0x40
 8010930:	616b      	str	r3, [r5, #20]
 8010932:	2300      	movs	r3, #0
 8010934:	9309      	str	r3, [sp, #36]	; 0x24
 8010936:	2320      	movs	r3, #32
 8010938:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801093c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010940:	2330      	movs	r3, #48	; 0x30
 8010942:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010aec <_svfiprintf_r+0x1ec>
 8010946:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801094a:	f04f 0901 	mov.w	r9, #1
 801094e:	4623      	mov	r3, r4
 8010950:	469a      	mov	sl, r3
 8010952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010956:	b10a      	cbz	r2, 801095c <_svfiprintf_r+0x5c>
 8010958:	2a25      	cmp	r2, #37	; 0x25
 801095a:	d1f9      	bne.n	8010950 <_svfiprintf_r+0x50>
 801095c:	ebba 0b04 	subs.w	fp, sl, r4
 8010960:	d00b      	beq.n	801097a <_svfiprintf_r+0x7a>
 8010962:	465b      	mov	r3, fp
 8010964:	4622      	mov	r2, r4
 8010966:	4629      	mov	r1, r5
 8010968:	4638      	mov	r0, r7
 801096a:	f7ff ff6d 	bl	8010848 <__ssputs_r>
 801096e:	3001      	adds	r0, #1
 8010970:	f000 80aa 	beq.w	8010ac8 <_svfiprintf_r+0x1c8>
 8010974:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010976:	445a      	add	r2, fp
 8010978:	9209      	str	r2, [sp, #36]	; 0x24
 801097a:	f89a 3000 	ldrb.w	r3, [sl]
 801097e:	2b00      	cmp	r3, #0
 8010980:	f000 80a2 	beq.w	8010ac8 <_svfiprintf_r+0x1c8>
 8010984:	2300      	movs	r3, #0
 8010986:	f04f 32ff 	mov.w	r2, #4294967295
 801098a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801098e:	f10a 0a01 	add.w	sl, sl, #1
 8010992:	9304      	str	r3, [sp, #16]
 8010994:	9307      	str	r3, [sp, #28]
 8010996:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801099a:	931a      	str	r3, [sp, #104]	; 0x68
 801099c:	4654      	mov	r4, sl
 801099e:	2205      	movs	r2, #5
 80109a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109a4:	4851      	ldr	r0, [pc, #324]	; (8010aec <_svfiprintf_r+0x1ec>)
 80109a6:	f7ef fc1b 	bl	80001e0 <memchr>
 80109aa:	9a04      	ldr	r2, [sp, #16]
 80109ac:	b9d8      	cbnz	r0, 80109e6 <_svfiprintf_r+0xe6>
 80109ae:	06d0      	lsls	r0, r2, #27
 80109b0:	bf44      	itt	mi
 80109b2:	2320      	movmi	r3, #32
 80109b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80109b8:	0711      	lsls	r1, r2, #28
 80109ba:	bf44      	itt	mi
 80109bc:	232b      	movmi	r3, #43	; 0x2b
 80109be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80109c2:	f89a 3000 	ldrb.w	r3, [sl]
 80109c6:	2b2a      	cmp	r3, #42	; 0x2a
 80109c8:	d015      	beq.n	80109f6 <_svfiprintf_r+0xf6>
 80109ca:	9a07      	ldr	r2, [sp, #28]
 80109cc:	4654      	mov	r4, sl
 80109ce:	2000      	movs	r0, #0
 80109d0:	f04f 0c0a 	mov.w	ip, #10
 80109d4:	4621      	mov	r1, r4
 80109d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109da:	3b30      	subs	r3, #48	; 0x30
 80109dc:	2b09      	cmp	r3, #9
 80109de:	d94e      	bls.n	8010a7e <_svfiprintf_r+0x17e>
 80109e0:	b1b0      	cbz	r0, 8010a10 <_svfiprintf_r+0x110>
 80109e2:	9207      	str	r2, [sp, #28]
 80109e4:	e014      	b.n	8010a10 <_svfiprintf_r+0x110>
 80109e6:	eba0 0308 	sub.w	r3, r0, r8
 80109ea:	fa09 f303 	lsl.w	r3, r9, r3
 80109ee:	4313      	orrs	r3, r2
 80109f0:	9304      	str	r3, [sp, #16]
 80109f2:	46a2      	mov	sl, r4
 80109f4:	e7d2      	b.n	801099c <_svfiprintf_r+0x9c>
 80109f6:	9b03      	ldr	r3, [sp, #12]
 80109f8:	1d19      	adds	r1, r3, #4
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	9103      	str	r1, [sp, #12]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	bfbb      	ittet	lt
 8010a02:	425b      	neglt	r3, r3
 8010a04:	f042 0202 	orrlt.w	r2, r2, #2
 8010a08:	9307      	strge	r3, [sp, #28]
 8010a0a:	9307      	strlt	r3, [sp, #28]
 8010a0c:	bfb8      	it	lt
 8010a0e:	9204      	strlt	r2, [sp, #16]
 8010a10:	7823      	ldrb	r3, [r4, #0]
 8010a12:	2b2e      	cmp	r3, #46	; 0x2e
 8010a14:	d10c      	bne.n	8010a30 <_svfiprintf_r+0x130>
 8010a16:	7863      	ldrb	r3, [r4, #1]
 8010a18:	2b2a      	cmp	r3, #42	; 0x2a
 8010a1a:	d135      	bne.n	8010a88 <_svfiprintf_r+0x188>
 8010a1c:	9b03      	ldr	r3, [sp, #12]
 8010a1e:	1d1a      	adds	r2, r3, #4
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	9203      	str	r2, [sp, #12]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	bfb8      	it	lt
 8010a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8010a2c:	3402      	adds	r4, #2
 8010a2e:	9305      	str	r3, [sp, #20]
 8010a30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010afc <_svfiprintf_r+0x1fc>
 8010a34:	7821      	ldrb	r1, [r4, #0]
 8010a36:	2203      	movs	r2, #3
 8010a38:	4650      	mov	r0, sl
 8010a3a:	f7ef fbd1 	bl	80001e0 <memchr>
 8010a3e:	b140      	cbz	r0, 8010a52 <_svfiprintf_r+0x152>
 8010a40:	2340      	movs	r3, #64	; 0x40
 8010a42:	eba0 000a 	sub.w	r0, r0, sl
 8010a46:	fa03 f000 	lsl.w	r0, r3, r0
 8010a4a:	9b04      	ldr	r3, [sp, #16]
 8010a4c:	4303      	orrs	r3, r0
 8010a4e:	3401      	adds	r4, #1
 8010a50:	9304      	str	r3, [sp, #16]
 8010a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a56:	4826      	ldr	r0, [pc, #152]	; (8010af0 <_svfiprintf_r+0x1f0>)
 8010a58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a5c:	2206      	movs	r2, #6
 8010a5e:	f7ef fbbf 	bl	80001e0 <memchr>
 8010a62:	2800      	cmp	r0, #0
 8010a64:	d038      	beq.n	8010ad8 <_svfiprintf_r+0x1d8>
 8010a66:	4b23      	ldr	r3, [pc, #140]	; (8010af4 <_svfiprintf_r+0x1f4>)
 8010a68:	bb1b      	cbnz	r3, 8010ab2 <_svfiprintf_r+0x1b2>
 8010a6a:	9b03      	ldr	r3, [sp, #12]
 8010a6c:	3307      	adds	r3, #7
 8010a6e:	f023 0307 	bic.w	r3, r3, #7
 8010a72:	3308      	adds	r3, #8
 8010a74:	9303      	str	r3, [sp, #12]
 8010a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a78:	4433      	add	r3, r6
 8010a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8010a7c:	e767      	b.n	801094e <_svfiprintf_r+0x4e>
 8010a7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a82:	460c      	mov	r4, r1
 8010a84:	2001      	movs	r0, #1
 8010a86:	e7a5      	b.n	80109d4 <_svfiprintf_r+0xd4>
 8010a88:	2300      	movs	r3, #0
 8010a8a:	3401      	adds	r4, #1
 8010a8c:	9305      	str	r3, [sp, #20]
 8010a8e:	4619      	mov	r1, r3
 8010a90:	f04f 0c0a 	mov.w	ip, #10
 8010a94:	4620      	mov	r0, r4
 8010a96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a9a:	3a30      	subs	r2, #48	; 0x30
 8010a9c:	2a09      	cmp	r2, #9
 8010a9e:	d903      	bls.n	8010aa8 <_svfiprintf_r+0x1a8>
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d0c5      	beq.n	8010a30 <_svfiprintf_r+0x130>
 8010aa4:	9105      	str	r1, [sp, #20]
 8010aa6:	e7c3      	b.n	8010a30 <_svfiprintf_r+0x130>
 8010aa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8010aac:	4604      	mov	r4, r0
 8010aae:	2301      	movs	r3, #1
 8010ab0:	e7f0      	b.n	8010a94 <_svfiprintf_r+0x194>
 8010ab2:	ab03      	add	r3, sp, #12
 8010ab4:	9300      	str	r3, [sp, #0]
 8010ab6:	462a      	mov	r2, r5
 8010ab8:	4b0f      	ldr	r3, [pc, #60]	; (8010af8 <_svfiprintf_r+0x1f8>)
 8010aba:	a904      	add	r1, sp, #16
 8010abc:	4638      	mov	r0, r7
 8010abe:	f3af 8000 	nop.w
 8010ac2:	1c42      	adds	r2, r0, #1
 8010ac4:	4606      	mov	r6, r0
 8010ac6:	d1d6      	bne.n	8010a76 <_svfiprintf_r+0x176>
 8010ac8:	89ab      	ldrh	r3, [r5, #12]
 8010aca:	065b      	lsls	r3, r3, #25
 8010acc:	f53f af2c 	bmi.w	8010928 <_svfiprintf_r+0x28>
 8010ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010ad2:	b01d      	add	sp, #116	; 0x74
 8010ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ad8:	ab03      	add	r3, sp, #12
 8010ada:	9300      	str	r3, [sp, #0]
 8010adc:	462a      	mov	r2, r5
 8010ade:	4b06      	ldr	r3, [pc, #24]	; (8010af8 <_svfiprintf_r+0x1f8>)
 8010ae0:	a904      	add	r1, sp, #16
 8010ae2:	4638      	mov	r0, r7
 8010ae4:	f000 f87a 	bl	8010bdc <_printf_i>
 8010ae8:	e7eb      	b.n	8010ac2 <_svfiprintf_r+0x1c2>
 8010aea:	bf00      	nop
 8010aec:	080113b8 	.word	0x080113b8
 8010af0:	080113c2 	.word	0x080113c2
 8010af4:	00000000 	.word	0x00000000
 8010af8:	08010849 	.word	0x08010849
 8010afc:	080113be 	.word	0x080113be

08010b00 <_printf_common>:
 8010b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b04:	4616      	mov	r6, r2
 8010b06:	4699      	mov	r9, r3
 8010b08:	688a      	ldr	r2, [r1, #8]
 8010b0a:	690b      	ldr	r3, [r1, #16]
 8010b0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010b10:	4293      	cmp	r3, r2
 8010b12:	bfb8      	it	lt
 8010b14:	4613      	movlt	r3, r2
 8010b16:	6033      	str	r3, [r6, #0]
 8010b18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010b1c:	4607      	mov	r7, r0
 8010b1e:	460c      	mov	r4, r1
 8010b20:	b10a      	cbz	r2, 8010b26 <_printf_common+0x26>
 8010b22:	3301      	adds	r3, #1
 8010b24:	6033      	str	r3, [r6, #0]
 8010b26:	6823      	ldr	r3, [r4, #0]
 8010b28:	0699      	lsls	r1, r3, #26
 8010b2a:	bf42      	ittt	mi
 8010b2c:	6833      	ldrmi	r3, [r6, #0]
 8010b2e:	3302      	addmi	r3, #2
 8010b30:	6033      	strmi	r3, [r6, #0]
 8010b32:	6825      	ldr	r5, [r4, #0]
 8010b34:	f015 0506 	ands.w	r5, r5, #6
 8010b38:	d106      	bne.n	8010b48 <_printf_common+0x48>
 8010b3a:	f104 0a19 	add.w	sl, r4, #25
 8010b3e:	68e3      	ldr	r3, [r4, #12]
 8010b40:	6832      	ldr	r2, [r6, #0]
 8010b42:	1a9b      	subs	r3, r3, r2
 8010b44:	42ab      	cmp	r3, r5
 8010b46:	dc26      	bgt.n	8010b96 <_printf_common+0x96>
 8010b48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010b4c:	1e13      	subs	r3, r2, #0
 8010b4e:	6822      	ldr	r2, [r4, #0]
 8010b50:	bf18      	it	ne
 8010b52:	2301      	movne	r3, #1
 8010b54:	0692      	lsls	r2, r2, #26
 8010b56:	d42b      	bmi.n	8010bb0 <_printf_common+0xb0>
 8010b58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010b5c:	4649      	mov	r1, r9
 8010b5e:	4638      	mov	r0, r7
 8010b60:	47c0      	blx	r8
 8010b62:	3001      	adds	r0, #1
 8010b64:	d01e      	beq.n	8010ba4 <_printf_common+0xa4>
 8010b66:	6823      	ldr	r3, [r4, #0]
 8010b68:	68e5      	ldr	r5, [r4, #12]
 8010b6a:	6832      	ldr	r2, [r6, #0]
 8010b6c:	f003 0306 	and.w	r3, r3, #6
 8010b70:	2b04      	cmp	r3, #4
 8010b72:	bf08      	it	eq
 8010b74:	1aad      	subeq	r5, r5, r2
 8010b76:	68a3      	ldr	r3, [r4, #8]
 8010b78:	6922      	ldr	r2, [r4, #16]
 8010b7a:	bf0c      	ite	eq
 8010b7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010b80:	2500      	movne	r5, #0
 8010b82:	4293      	cmp	r3, r2
 8010b84:	bfc4      	itt	gt
 8010b86:	1a9b      	subgt	r3, r3, r2
 8010b88:	18ed      	addgt	r5, r5, r3
 8010b8a:	2600      	movs	r6, #0
 8010b8c:	341a      	adds	r4, #26
 8010b8e:	42b5      	cmp	r5, r6
 8010b90:	d11a      	bne.n	8010bc8 <_printf_common+0xc8>
 8010b92:	2000      	movs	r0, #0
 8010b94:	e008      	b.n	8010ba8 <_printf_common+0xa8>
 8010b96:	2301      	movs	r3, #1
 8010b98:	4652      	mov	r2, sl
 8010b9a:	4649      	mov	r1, r9
 8010b9c:	4638      	mov	r0, r7
 8010b9e:	47c0      	blx	r8
 8010ba0:	3001      	adds	r0, #1
 8010ba2:	d103      	bne.n	8010bac <_printf_common+0xac>
 8010ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010bac:	3501      	adds	r5, #1
 8010bae:	e7c6      	b.n	8010b3e <_printf_common+0x3e>
 8010bb0:	18e1      	adds	r1, r4, r3
 8010bb2:	1c5a      	adds	r2, r3, #1
 8010bb4:	2030      	movs	r0, #48	; 0x30
 8010bb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010bba:	4422      	add	r2, r4
 8010bbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010bc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010bc4:	3302      	adds	r3, #2
 8010bc6:	e7c7      	b.n	8010b58 <_printf_common+0x58>
 8010bc8:	2301      	movs	r3, #1
 8010bca:	4622      	mov	r2, r4
 8010bcc:	4649      	mov	r1, r9
 8010bce:	4638      	mov	r0, r7
 8010bd0:	47c0      	blx	r8
 8010bd2:	3001      	adds	r0, #1
 8010bd4:	d0e6      	beq.n	8010ba4 <_printf_common+0xa4>
 8010bd6:	3601      	adds	r6, #1
 8010bd8:	e7d9      	b.n	8010b8e <_printf_common+0x8e>
	...

08010bdc <_printf_i>:
 8010bdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010be0:	7e0f      	ldrb	r7, [r1, #24]
 8010be2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010be4:	2f78      	cmp	r7, #120	; 0x78
 8010be6:	4691      	mov	r9, r2
 8010be8:	4680      	mov	r8, r0
 8010bea:	460c      	mov	r4, r1
 8010bec:	469a      	mov	sl, r3
 8010bee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010bf2:	d807      	bhi.n	8010c04 <_printf_i+0x28>
 8010bf4:	2f62      	cmp	r7, #98	; 0x62
 8010bf6:	d80a      	bhi.n	8010c0e <_printf_i+0x32>
 8010bf8:	2f00      	cmp	r7, #0
 8010bfa:	f000 80d8 	beq.w	8010dae <_printf_i+0x1d2>
 8010bfe:	2f58      	cmp	r7, #88	; 0x58
 8010c00:	f000 80a3 	beq.w	8010d4a <_printf_i+0x16e>
 8010c04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010c08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010c0c:	e03a      	b.n	8010c84 <_printf_i+0xa8>
 8010c0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010c12:	2b15      	cmp	r3, #21
 8010c14:	d8f6      	bhi.n	8010c04 <_printf_i+0x28>
 8010c16:	a101      	add	r1, pc, #4	; (adr r1, 8010c1c <_printf_i+0x40>)
 8010c18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010c1c:	08010c75 	.word	0x08010c75
 8010c20:	08010c89 	.word	0x08010c89
 8010c24:	08010c05 	.word	0x08010c05
 8010c28:	08010c05 	.word	0x08010c05
 8010c2c:	08010c05 	.word	0x08010c05
 8010c30:	08010c05 	.word	0x08010c05
 8010c34:	08010c89 	.word	0x08010c89
 8010c38:	08010c05 	.word	0x08010c05
 8010c3c:	08010c05 	.word	0x08010c05
 8010c40:	08010c05 	.word	0x08010c05
 8010c44:	08010c05 	.word	0x08010c05
 8010c48:	08010d95 	.word	0x08010d95
 8010c4c:	08010cb9 	.word	0x08010cb9
 8010c50:	08010d77 	.word	0x08010d77
 8010c54:	08010c05 	.word	0x08010c05
 8010c58:	08010c05 	.word	0x08010c05
 8010c5c:	08010db7 	.word	0x08010db7
 8010c60:	08010c05 	.word	0x08010c05
 8010c64:	08010cb9 	.word	0x08010cb9
 8010c68:	08010c05 	.word	0x08010c05
 8010c6c:	08010c05 	.word	0x08010c05
 8010c70:	08010d7f 	.word	0x08010d7f
 8010c74:	682b      	ldr	r3, [r5, #0]
 8010c76:	1d1a      	adds	r2, r3, #4
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	602a      	str	r2, [r5, #0]
 8010c7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010c80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010c84:	2301      	movs	r3, #1
 8010c86:	e0a3      	b.n	8010dd0 <_printf_i+0x1f4>
 8010c88:	6820      	ldr	r0, [r4, #0]
 8010c8a:	6829      	ldr	r1, [r5, #0]
 8010c8c:	0606      	lsls	r6, r0, #24
 8010c8e:	f101 0304 	add.w	r3, r1, #4
 8010c92:	d50a      	bpl.n	8010caa <_printf_i+0xce>
 8010c94:	680e      	ldr	r6, [r1, #0]
 8010c96:	602b      	str	r3, [r5, #0]
 8010c98:	2e00      	cmp	r6, #0
 8010c9a:	da03      	bge.n	8010ca4 <_printf_i+0xc8>
 8010c9c:	232d      	movs	r3, #45	; 0x2d
 8010c9e:	4276      	negs	r6, r6
 8010ca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010ca4:	485e      	ldr	r0, [pc, #376]	; (8010e20 <_printf_i+0x244>)
 8010ca6:	230a      	movs	r3, #10
 8010ca8:	e019      	b.n	8010cde <_printf_i+0x102>
 8010caa:	680e      	ldr	r6, [r1, #0]
 8010cac:	602b      	str	r3, [r5, #0]
 8010cae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010cb2:	bf18      	it	ne
 8010cb4:	b236      	sxthne	r6, r6
 8010cb6:	e7ef      	b.n	8010c98 <_printf_i+0xbc>
 8010cb8:	682b      	ldr	r3, [r5, #0]
 8010cba:	6820      	ldr	r0, [r4, #0]
 8010cbc:	1d19      	adds	r1, r3, #4
 8010cbe:	6029      	str	r1, [r5, #0]
 8010cc0:	0601      	lsls	r1, r0, #24
 8010cc2:	d501      	bpl.n	8010cc8 <_printf_i+0xec>
 8010cc4:	681e      	ldr	r6, [r3, #0]
 8010cc6:	e002      	b.n	8010cce <_printf_i+0xf2>
 8010cc8:	0646      	lsls	r6, r0, #25
 8010cca:	d5fb      	bpl.n	8010cc4 <_printf_i+0xe8>
 8010ccc:	881e      	ldrh	r6, [r3, #0]
 8010cce:	4854      	ldr	r0, [pc, #336]	; (8010e20 <_printf_i+0x244>)
 8010cd0:	2f6f      	cmp	r7, #111	; 0x6f
 8010cd2:	bf0c      	ite	eq
 8010cd4:	2308      	moveq	r3, #8
 8010cd6:	230a      	movne	r3, #10
 8010cd8:	2100      	movs	r1, #0
 8010cda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010cde:	6865      	ldr	r5, [r4, #4]
 8010ce0:	60a5      	str	r5, [r4, #8]
 8010ce2:	2d00      	cmp	r5, #0
 8010ce4:	bfa2      	ittt	ge
 8010ce6:	6821      	ldrge	r1, [r4, #0]
 8010ce8:	f021 0104 	bicge.w	r1, r1, #4
 8010cec:	6021      	strge	r1, [r4, #0]
 8010cee:	b90e      	cbnz	r6, 8010cf4 <_printf_i+0x118>
 8010cf0:	2d00      	cmp	r5, #0
 8010cf2:	d04d      	beq.n	8010d90 <_printf_i+0x1b4>
 8010cf4:	4615      	mov	r5, r2
 8010cf6:	fbb6 f1f3 	udiv	r1, r6, r3
 8010cfa:	fb03 6711 	mls	r7, r3, r1, r6
 8010cfe:	5dc7      	ldrb	r7, [r0, r7]
 8010d00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010d04:	4637      	mov	r7, r6
 8010d06:	42bb      	cmp	r3, r7
 8010d08:	460e      	mov	r6, r1
 8010d0a:	d9f4      	bls.n	8010cf6 <_printf_i+0x11a>
 8010d0c:	2b08      	cmp	r3, #8
 8010d0e:	d10b      	bne.n	8010d28 <_printf_i+0x14c>
 8010d10:	6823      	ldr	r3, [r4, #0]
 8010d12:	07de      	lsls	r6, r3, #31
 8010d14:	d508      	bpl.n	8010d28 <_printf_i+0x14c>
 8010d16:	6923      	ldr	r3, [r4, #16]
 8010d18:	6861      	ldr	r1, [r4, #4]
 8010d1a:	4299      	cmp	r1, r3
 8010d1c:	bfde      	ittt	le
 8010d1e:	2330      	movle	r3, #48	; 0x30
 8010d20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010d24:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010d28:	1b52      	subs	r2, r2, r5
 8010d2a:	6122      	str	r2, [r4, #16]
 8010d2c:	f8cd a000 	str.w	sl, [sp]
 8010d30:	464b      	mov	r3, r9
 8010d32:	aa03      	add	r2, sp, #12
 8010d34:	4621      	mov	r1, r4
 8010d36:	4640      	mov	r0, r8
 8010d38:	f7ff fee2 	bl	8010b00 <_printf_common>
 8010d3c:	3001      	adds	r0, #1
 8010d3e:	d14c      	bne.n	8010dda <_printf_i+0x1fe>
 8010d40:	f04f 30ff 	mov.w	r0, #4294967295
 8010d44:	b004      	add	sp, #16
 8010d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d4a:	4835      	ldr	r0, [pc, #212]	; (8010e20 <_printf_i+0x244>)
 8010d4c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010d50:	6829      	ldr	r1, [r5, #0]
 8010d52:	6823      	ldr	r3, [r4, #0]
 8010d54:	f851 6b04 	ldr.w	r6, [r1], #4
 8010d58:	6029      	str	r1, [r5, #0]
 8010d5a:	061d      	lsls	r5, r3, #24
 8010d5c:	d514      	bpl.n	8010d88 <_printf_i+0x1ac>
 8010d5e:	07df      	lsls	r7, r3, #31
 8010d60:	bf44      	itt	mi
 8010d62:	f043 0320 	orrmi.w	r3, r3, #32
 8010d66:	6023      	strmi	r3, [r4, #0]
 8010d68:	b91e      	cbnz	r6, 8010d72 <_printf_i+0x196>
 8010d6a:	6823      	ldr	r3, [r4, #0]
 8010d6c:	f023 0320 	bic.w	r3, r3, #32
 8010d70:	6023      	str	r3, [r4, #0]
 8010d72:	2310      	movs	r3, #16
 8010d74:	e7b0      	b.n	8010cd8 <_printf_i+0xfc>
 8010d76:	6823      	ldr	r3, [r4, #0]
 8010d78:	f043 0320 	orr.w	r3, r3, #32
 8010d7c:	6023      	str	r3, [r4, #0]
 8010d7e:	2378      	movs	r3, #120	; 0x78
 8010d80:	4828      	ldr	r0, [pc, #160]	; (8010e24 <_printf_i+0x248>)
 8010d82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010d86:	e7e3      	b.n	8010d50 <_printf_i+0x174>
 8010d88:	0659      	lsls	r1, r3, #25
 8010d8a:	bf48      	it	mi
 8010d8c:	b2b6      	uxthmi	r6, r6
 8010d8e:	e7e6      	b.n	8010d5e <_printf_i+0x182>
 8010d90:	4615      	mov	r5, r2
 8010d92:	e7bb      	b.n	8010d0c <_printf_i+0x130>
 8010d94:	682b      	ldr	r3, [r5, #0]
 8010d96:	6826      	ldr	r6, [r4, #0]
 8010d98:	6961      	ldr	r1, [r4, #20]
 8010d9a:	1d18      	adds	r0, r3, #4
 8010d9c:	6028      	str	r0, [r5, #0]
 8010d9e:	0635      	lsls	r5, r6, #24
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	d501      	bpl.n	8010da8 <_printf_i+0x1cc>
 8010da4:	6019      	str	r1, [r3, #0]
 8010da6:	e002      	b.n	8010dae <_printf_i+0x1d2>
 8010da8:	0670      	lsls	r0, r6, #25
 8010daa:	d5fb      	bpl.n	8010da4 <_printf_i+0x1c8>
 8010dac:	8019      	strh	r1, [r3, #0]
 8010dae:	2300      	movs	r3, #0
 8010db0:	6123      	str	r3, [r4, #16]
 8010db2:	4615      	mov	r5, r2
 8010db4:	e7ba      	b.n	8010d2c <_printf_i+0x150>
 8010db6:	682b      	ldr	r3, [r5, #0]
 8010db8:	1d1a      	adds	r2, r3, #4
 8010dba:	602a      	str	r2, [r5, #0]
 8010dbc:	681d      	ldr	r5, [r3, #0]
 8010dbe:	6862      	ldr	r2, [r4, #4]
 8010dc0:	2100      	movs	r1, #0
 8010dc2:	4628      	mov	r0, r5
 8010dc4:	f7ef fa0c 	bl	80001e0 <memchr>
 8010dc8:	b108      	cbz	r0, 8010dce <_printf_i+0x1f2>
 8010dca:	1b40      	subs	r0, r0, r5
 8010dcc:	6060      	str	r0, [r4, #4]
 8010dce:	6863      	ldr	r3, [r4, #4]
 8010dd0:	6123      	str	r3, [r4, #16]
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010dd8:	e7a8      	b.n	8010d2c <_printf_i+0x150>
 8010dda:	6923      	ldr	r3, [r4, #16]
 8010ddc:	462a      	mov	r2, r5
 8010dde:	4649      	mov	r1, r9
 8010de0:	4640      	mov	r0, r8
 8010de2:	47d0      	blx	sl
 8010de4:	3001      	adds	r0, #1
 8010de6:	d0ab      	beq.n	8010d40 <_printf_i+0x164>
 8010de8:	6823      	ldr	r3, [r4, #0]
 8010dea:	079b      	lsls	r3, r3, #30
 8010dec:	d413      	bmi.n	8010e16 <_printf_i+0x23a>
 8010dee:	68e0      	ldr	r0, [r4, #12]
 8010df0:	9b03      	ldr	r3, [sp, #12]
 8010df2:	4298      	cmp	r0, r3
 8010df4:	bfb8      	it	lt
 8010df6:	4618      	movlt	r0, r3
 8010df8:	e7a4      	b.n	8010d44 <_printf_i+0x168>
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	4632      	mov	r2, r6
 8010dfe:	4649      	mov	r1, r9
 8010e00:	4640      	mov	r0, r8
 8010e02:	47d0      	blx	sl
 8010e04:	3001      	adds	r0, #1
 8010e06:	d09b      	beq.n	8010d40 <_printf_i+0x164>
 8010e08:	3501      	adds	r5, #1
 8010e0a:	68e3      	ldr	r3, [r4, #12]
 8010e0c:	9903      	ldr	r1, [sp, #12]
 8010e0e:	1a5b      	subs	r3, r3, r1
 8010e10:	42ab      	cmp	r3, r5
 8010e12:	dcf2      	bgt.n	8010dfa <_printf_i+0x21e>
 8010e14:	e7eb      	b.n	8010dee <_printf_i+0x212>
 8010e16:	2500      	movs	r5, #0
 8010e18:	f104 0619 	add.w	r6, r4, #25
 8010e1c:	e7f5      	b.n	8010e0a <_printf_i+0x22e>
 8010e1e:	bf00      	nop
 8010e20:	080113c9 	.word	0x080113c9
 8010e24:	080113da 	.word	0x080113da

08010e28 <__retarget_lock_acquire_recursive>:
 8010e28:	4770      	bx	lr

08010e2a <__retarget_lock_release_recursive>:
 8010e2a:	4770      	bx	lr

08010e2c <memmove>:
 8010e2c:	4288      	cmp	r0, r1
 8010e2e:	b510      	push	{r4, lr}
 8010e30:	eb01 0402 	add.w	r4, r1, r2
 8010e34:	d902      	bls.n	8010e3c <memmove+0x10>
 8010e36:	4284      	cmp	r4, r0
 8010e38:	4623      	mov	r3, r4
 8010e3a:	d807      	bhi.n	8010e4c <memmove+0x20>
 8010e3c:	1e43      	subs	r3, r0, #1
 8010e3e:	42a1      	cmp	r1, r4
 8010e40:	d008      	beq.n	8010e54 <memmove+0x28>
 8010e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e4a:	e7f8      	b.n	8010e3e <memmove+0x12>
 8010e4c:	4402      	add	r2, r0
 8010e4e:	4601      	mov	r1, r0
 8010e50:	428a      	cmp	r2, r1
 8010e52:	d100      	bne.n	8010e56 <memmove+0x2a>
 8010e54:	bd10      	pop	{r4, pc}
 8010e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010e5e:	e7f7      	b.n	8010e50 <memmove+0x24>

08010e60 <_realloc_r>:
 8010e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e64:	4680      	mov	r8, r0
 8010e66:	4614      	mov	r4, r2
 8010e68:	460e      	mov	r6, r1
 8010e6a:	b921      	cbnz	r1, 8010e76 <_realloc_r+0x16>
 8010e6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e70:	4611      	mov	r1, r2
 8010e72:	f7ff bc39 	b.w	80106e8 <_malloc_r>
 8010e76:	b92a      	cbnz	r2, 8010e84 <_realloc_r+0x24>
 8010e78:	f7ff fbca 	bl	8010610 <_free_r>
 8010e7c:	4625      	mov	r5, r4
 8010e7e:	4628      	mov	r0, r5
 8010e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e84:	f000 f81b 	bl	8010ebe <_malloc_usable_size_r>
 8010e88:	4284      	cmp	r4, r0
 8010e8a:	4607      	mov	r7, r0
 8010e8c:	d802      	bhi.n	8010e94 <_realloc_r+0x34>
 8010e8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010e92:	d812      	bhi.n	8010eba <_realloc_r+0x5a>
 8010e94:	4621      	mov	r1, r4
 8010e96:	4640      	mov	r0, r8
 8010e98:	f7ff fc26 	bl	80106e8 <_malloc_r>
 8010e9c:	4605      	mov	r5, r0
 8010e9e:	2800      	cmp	r0, #0
 8010ea0:	d0ed      	beq.n	8010e7e <_realloc_r+0x1e>
 8010ea2:	42bc      	cmp	r4, r7
 8010ea4:	4622      	mov	r2, r4
 8010ea6:	4631      	mov	r1, r6
 8010ea8:	bf28      	it	cs
 8010eaa:	463a      	movcs	r2, r7
 8010eac:	f7ff fb9a 	bl	80105e4 <memcpy>
 8010eb0:	4631      	mov	r1, r6
 8010eb2:	4640      	mov	r0, r8
 8010eb4:	f7ff fbac 	bl	8010610 <_free_r>
 8010eb8:	e7e1      	b.n	8010e7e <_realloc_r+0x1e>
 8010eba:	4635      	mov	r5, r6
 8010ebc:	e7df      	b.n	8010e7e <_realloc_r+0x1e>

08010ebe <_malloc_usable_size_r>:
 8010ebe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ec2:	1f18      	subs	r0, r3, #4
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	bfbc      	itt	lt
 8010ec8:	580b      	ldrlt	r3, [r1, r0]
 8010eca:	18c0      	addlt	r0, r0, r3
 8010ecc:	4770      	bx	lr
	...

08010ed0 <_init>:
 8010ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ed2:	bf00      	nop
 8010ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ed6:	bc08      	pop	{r3}
 8010ed8:	469e      	mov	lr, r3
 8010eda:	4770      	bx	lr

08010edc <_fini>:
 8010edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ede:	bf00      	nop
 8010ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ee2:	bc08      	pop	{r3}
 8010ee4:	469e      	mov	lr, r3
 8010ee6:	4770      	bx	lr
