--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Procesador.twx Procesador.ncd -o Procesador.twr
Procesador.pcf

Design file:              Procesador.ncd
Physical constraint file: Procesador.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
salidaAlu<0> |   20.374(R)|clk_BUFGP         |   0.000|
salidaAlu<1> |   20.106(R)|clk_BUFGP         |   0.000|
salidaAlu<2> |   20.207(R)|clk_BUFGP         |   0.000|
salidaAlu<3> |   21.088(R)|clk_BUFGP         |   0.000|
salidaAlu<4> |   20.718(R)|clk_BUFGP         |   0.000|
salidaAlu<5> |   21.009(R)|clk_BUFGP         |   0.000|
salidaAlu<6> |   20.682(R)|clk_BUFGP         |   0.000|
salidaAlu<7> |   21.348(R)|clk_BUFGP         |   0.000|
salidaAlu<8> |   21.439(R)|clk_BUFGP         |   0.000|
salidaAlu<9> |   21.262(R)|clk_BUFGP         |   0.000|
salidaAlu<10>|   21.056(R)|clk_BUFGP         |   0.000|
salidaAlu<11>|   21.241(R)|clk_BUFGP         |   0.000|
salidaAlu<12>|   20.391(R)|clk_BUFGP         |   0.000|
salidaAlu<13>|   21.952(R)|clk_BUFGP         |   0.000|
salidaAlu<14>|   20.936(R)|clk_BUFGP         |   0.000|
salidaAlu<15>|   21.261(R)|clk_BUFGP         |   0.000|
salidaAlu<16>|   21.130(R)|clk_BUFGP         |   0.000|
salidaAlu<17>|   21.795(R)|clk_BUFGP         |   0.000|
salidaAlu<18>|   21.779(R)|clk_BUFGP         |   0.000|
salidaAlu<19>|   21.566(R)|clk_BUFGP         |   0.000|
salidaAlu<20>|   20.990(R)|clk_BUFGP         |   0.000|
salidaAlu<21>|   21.450(R)|clk_BUFGP         |   0.000|
salidaAlu<22>|   21.211(R)|clk_BUFGP         |   0.000|
salidaAlu<23>|   21.333(R)|clk_BUFGP         |   0.000|
salidaAlu<24>|   21.815(R)|clk_BUFGP         |   0.000|
salidaAlu<25>|   22.440(R)|clk_BUFGP         |   0.000|
salidaAlu<26>|   20.803(R)|clk_BUFGP         |   0.000|
salidaAlu<27>|   21.446(R)|clk_BUFGP         |   0.000|
salidaAlu<28>|   21.444(R)|clk_BUFGP         |   0.000|
salidaAlu<29>|   21.948(R)|clk_BUFGP         |   0.000|
salidaAlu<30>|   21.058(R)|clk_BUFGP         |   0.000|
salidaAlu<31>|   21.815(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock reset to Pad
-------------+------------+---------------------------+--------+
             | clk (edge) |                           | Clock  |
Destination  |   to PAD   |Internal Clock(s)          | Phase  |
-------------+------------+---------------------------+--------+
salidaAlu<0> |   17.523(F)|IM_out<31>                 |   0.000|
             |   20.994(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<1> |   17.776(F)|IM_out<31>                 |   0.000|
             |   21.461(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<2> |   17.458(F)|IM_out<31>                 |   0.000|
             |   20.843(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<3> |   16.577(F)|IM_out<31>                 |   0.000|
             |   21.724(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<4> |   17.596(F)|IM_out<31>                 |   0.000|
             |   21.354(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<5> |   16.687(F)|IM_out<31>                 |   0.000|
             |   21.645(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<6> |   17.739(F)|IM_out<31>                 |   0.000|
             |   21.318(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<7> |   17.603(F)|IM_out<31>                 |   0.000|
             |   21.984(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<8> |   18.652(F)|IM_out<31>                 |   0.000|
             |   22.557(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<9> |   17.233(F)|IM_out<31>                 |   0.000|
             |   21.898(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<10>|   17.518(F)|IM_out<31>                 |   0.000|
             |   21.692(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<11>|   18.006(F)|IM_out<31>                 |   0.000|
             |   21.877(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<12>|   16.366(F)|IM_out<31>                 |   0.000|
             |   20.961(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<13>|   18.056(F)|IM_out<31>                 |   0.000|
             |   22.588(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<14>|   17.076(F)|IM_out<31>                 |   0.000|
             |   21.572(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<15>|   16.750(F)|IM_out<31>                 |   0.000|
             |   21.897(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<16>|   17.515(F)|IM_out<31>                 |   0.000|
             |   21.766(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<17>|   17.284(F)|IM_out<31>                 |   0.000|
             |   22.431(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<18>|   17.650(F)|IM_out<31>                 |   0.000|
             |   22.415(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<19>|   17.491(F)|IM_out<31>                 |   0.000|
             |   22.202(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<20>|   16.479(F)|IM_out<31>                 |   0.000|
             |   21.626(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<21>|   16.956(F)|IM_out<31>                 |   0.000|
             |   22.086(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<22>|   17.107(F)|IM_out<31>                 |   0.000|
             |   21.847(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<23>|   16.822(F)|IM_out<31>                 |   0.000|
             |   21.969(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<24>|   17.304(F)|IM_out<31>                 |   0.000|
             |   22.451(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<25>|   17.929(F)|IM_out<31>                 |   0.000|
             |   23.076(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<26>|   16.577(F)|IM_out<31>                 |   0.000|
             |   21.439(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<27>|   16.751(F)|IM_out<31>                 |   0.000|
             |   22.016(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<28>|   17.151(F)|IM_out<31>                 |   0.000|
             |   22.080(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<29>|   17.556(F)|IM_out<31>                 |   0.000|
             |   22.584(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<30>|   17.353(F)|IM_out<31>                 |   0.000|
             |   21.694(F)|Inst_RF/registro_11_not0000|   0.000|
salidaAlu<31>|   17.304(F)|IM_out<31>                 |   0.000|
             |   22.451(F)|Inst_RF/registro_11_not0000|   0.000|
-------------+------------+---------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.836|         |         |         |
reset          |    1.062|    4.292|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   16.172|         |
reset          |         |         |   13.938|   13.938|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |salidaAlu<0>   |   19.556|
reset          |salidaAlu<1>   |   19.288|
reset          |salidaAlu<2>   |   19.389|
reset          |salidaAlu<3>   |   20.270|
reset          |salidaAlu<4>   |   19.900|
reset          |salidaAlu<5>   |   20.191|
reset          |salidaAlu<6>   |   19.864|
reset          |salidaAlu<7>   |   20.530|
reset          |salidaAlu<8>   |   20.621|
reset          |salidaAlu<9>   |   20.444|
reset          |salidaAlu<10>  |   20.238|
reset          |salidaAlu<11>  |   20.423|
reset          |salidaAlu<12>  |   19.573|
reset          |salidaAlu<13>  |   21.134|
reset          |salidaAlu<14>  |   20.118|
reset          |salidaAlu<15>  |   20.443|
reset          |salidaAlu<16>  |   20.312|
reset          |salidaAlu<17>  |   20.977|
reset          |salidaAlu<18>  |   20.961|
reset          |salidaAlu<19>  |   20.748|
reset          |salidaAlu<20>  |   20.172|
reset          |salidaAlu<21>  |   20.632|
reset          |salidaAlu<22>  |   20.393|
reset          |salidaAlu<23>  |   20.515|
reset          |salidaAlu<24>  |   20.997|
reset          |salidaAlu<25>  |   21.622|
reset          |salidaAlu<26>  |   19.985|
reset          |salidaAlu<27>  |   20.628|
reset          |salidaAlu<28>  |   20.626|
reset          |salidaAlu<29>  |   21.130|
reset          |salidaAlu<30>  |   20.240|
reset          |salidaAlu<31>  |   20.997|
---------------+---------------+---------+


Analysis completed Fri Apr 21 17:06:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



