#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018e05e5a000 .scope module, "bit_reversal_tb" "bit_reversal_tb" 2 2;
 .timescale 0 0;
P_0000018e06057020 .param/l "N" 0 2 3, +C4<00000000000000000000000000000100>;
v0000018e05e5c530_0 .var "Xi", 15 0;
v0000018e05e5c5d0_0 .var/i "i", 31 0;
v0000018e05e5c670_0 .net "res", 15 0, v0000018e05e5c490_0;  1 drivers
S_0000018e05e5c300 .scope module, "a1" "bit_reversal" 2 7, 3 1 0, S_0000018e05e5a000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Xi";
    .port_info 1 /OUTPUT 16 "res";
P_0000018e06057820 .param/l "N" 0 3 2, +C4<00000000000000000000000000000100>;
v0000018e05e573e0_0 .net "Xi", 15 0, v0000018e05e5c530_0;  1 drivers
v0000018e05e57050_0 .var/i "i", 31 0;
v0000018e05e5c490_0 .var "res", 15 0;
E_0000018e06057860 .event anyedge, v0000018e05e573e0_0;
    .scope S_0000018e05e5c300;
T_0 ;
    %wait E_0000018e06057860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e05e57050_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000018e05e57050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018e05e573e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0000018e05e57050_0;
    %sub;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0000018e05e57050_0;
    %store/vec4 v0000018e05e5c490_0, 4, 1;
    %load/vec4 v0000018e05e57050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018e05e57050_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018e05e5a000;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "bit_reversal.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018e05e5a000 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018e05e5c530_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018e05e5c5d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000018e05e5c5d0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 15 "$random" 32 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0000018e05e5c530_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 17 "$display", "Xi is %b, and then after bit reverse is %b", v0000018e05e5c530_0, v0000018e05e5c670_0 {0 0 0};
    %load/vec4 v0000018e05e5c5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018e05e5c5d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\bit_reversal_tb.v";
    "./bit_reversal.v";
