(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h8d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire14;
  wire signed [(4'h8):(1'h0)] wire6;
  wire [(5'h14):(1'h0)] wire5;
  wire [(5'h11):(1'h0)] wire4;
  reg [(5'h14):(1'h0)] reg9 = (1'h0);
  reg [(3'h5):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg12 = (1'h0);
  reg signed [(4'he):(1'h0)] reg11 = (1'h0);
  reg [(4'hb):(1'h0)] forvar10 = (1'h0);
  reg [(4'he):(1'h0)] forvar8 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg7 = (1'h0);
  assign y = {wire14,
                 wire6,
                 wire5,
                 wire4,
                 reg9,
                 reg13,
                 reg12,
                 reg11,
                 forvar10,
                 forvar8,
                 reg7,
                 (1'h0)};
  assign wire4 = (!(~&{($signed(wire2) ?
                         wire3[(4'ha):(3'h6)] : $unsigned(wire0))}));
  assign wire5 = $signed((((~|$signed((8'hb4))) >> ($signed((8'ha7)) >> wire0)) ?
                     {(8'h9f)} : wire0[(2'h2):(1'h1)]));
  assign wire6 = ($unsigned(wire4[(2'h3):(2'h3)]) ?
                     $unsigned((((~|wire4) >> (^~wire0)) ?
                         ({wire0, wire0} ?
                             $unsigned(wire2) : wire2[(2'h2):(1'h0)]) : wire1)) : wire1[(1'h1):(1'h0)]);
  always
    @(posedge clk) begin
      reg7 = wire4;
      for (forvar8 = (1'h0); (forvar8 < (2'h3)); forvar8 = (forvar8 + (1'h1)))
        begin
          reg9 <= (reg7[(5'h10):(4'ha)] == $unsigned($signed((+{wire1,
              wire0}))));
          for (forvar10 = (1'h0); (forvar10 < (3'h4)); forvar10 = (forvar10 + (1'h1)))
            begin
              reg11 = ($unsigned(wire5[(4'he):(3'h6)]) ?
                  $signed($unsigned(reg9)) : (|(((~|wire5) ?
                      $signed(forvar10) : wire4[(5'h10):(2'h2)]) ^~ (wire1 ?
                      $signed(wire5) : wire4))));
              reg12 = ((wire0[(1'h1):(1'h1)] || reg7[(4'hf):(1'h1)]) ?
                  $signed($unsigned((~^$signed(reg9)))) : (~$signed((~&$unsigned(wire1)))));
            end
          reg13 = (8'ha0);
        end
    end
  assign wire14 = (&(~^(reg9 || $unsigned((wire6 ? wire0 : wire2)))));
endmodule