{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693271890385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271890386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:18:10 2023 " "Processing started: Tue Aug 29 02:18:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271890386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271890386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car_parking_system -c car_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off car_parking_system -c car_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271890387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693271891474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693271891475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 car_fsm-behaviour " "Found design unit 1: car_fsm-behaviour" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914613 ""} { "Info" "ISGN_ENTITY_NAME" "1 car_fsm " "Found entity 1: car_fsm" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-decode " "Found design unit 1: seg-decode" {  } { { "seg.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914616 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_fourbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int_to_fourbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_to_four_bit-behaviour " "Found design unit 1: int_to_four_bit-behaviour" {  } { { "int_to_fourbit.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_fourbit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914619 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_to_four_bit " "Found entity 1: int_to_four_bit" {  } { { "int_to_fourbit.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_fourbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_to_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int_to_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_to_bit-behaviour " "Found design unit 1: int_to_bit-behaviour" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914622 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_to_bit " "Found entity 1: int_to_bit" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271914622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car_fsm " "Elaborating entity \"car_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693271914730 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_btn car_fsm.vhd(229) " "VHDL Process Statement warning at car_fsm.vhd(229): signal \"reset_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271914735 "|car_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state car_fsm.vhd(231) " "VHDL Process Statement warning at car_fsm.vhd(231): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271914735 "|car_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display1_number_of_car car_fsm.vhd(247) " "VHDL Process Statement warning at car_fsm.vhd(247): signal \"display1_number_of_car\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271914735 "|car_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display0_number_of_car car_fsm.vhd(248) " "VHDL Process Statement warning at car_fsm.vhd(248): signal \"display0_number_of_car\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693271914736 "|car_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_led car_fsm.vhd(240) " "VHDL Process Statement warning at car_fsm.vhd(240): inferring latch(es) for signal or variable \"status_led\", which holds its previous value in one or more paths through the process" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693271914737 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[0\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[0\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914741 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[1\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[1\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914741 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[2\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[2\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914741 "|car_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_led\[3\] car_fsm.vhd(240) " "Inferred latch for \"status_led\[3\]\" at car_fsm.vhd(240)" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271914741 "|car_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_to_bit int_to_bit:display_number_of_cars " "Elaborating entity \"int_to_bit\" for hierarchy \"int_to_bit:display_number_of_cars\"" {  } { { "car_fsm.vhd" "display_number_of_cars" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271914771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_to_four_bit int_to_bit:display_number_of_cars\|int_to_four_bit:convNumToFourBit0 " "Elaborating entity \"int_to_four_bit\" for hierarchy \"int_to_bit:display_number_of_cars\|int_to_four_bit:convNumToFourBit0\"" {  } { { "int_to_display.vhd" "convNumToFourBit0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271914774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg int_to_bit:display_number_of_cars\|seg:convFourBitToSeg0 " "Elaborating entity \"seg\" for hierarchy \"int_to_bit:display_number_of_cars\|seg:convFourBitToSeg0\"" {  } { { "int_to_display.vhd" "convFourBitToSeg0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271914784 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "int_to_bit:display_number_of_cars\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"int_to_bit:display_number_of_cars\|Div0\"" {  } { { "int_to_display.vhd" "Div0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271915320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "int_to_bit:display_number_of_cars\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"int_to_bit:display_number_of_cars\|Mod1\"" {  } { { "int_to_display.vhd" "Mod1" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271915320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "int_to_bit:display_number_of_cars\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"int_to_bit:display_number_of_cars\|Mod0\"" {  } { { "int_to_display.vhd" "Mod0" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271915320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1693271915320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int_to_bit:display_number_of_cars\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"int_to_bit:display_number_of_cars\|lpm_divide:Div0\"" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271915394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int_to_bit:display_number_of_cars\|lpm_divide:Div0 " "Instantiated megafunction \"int_to_bit:display_number_of_cars\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915394 ""}  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693271915394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int_to_bit:display_number_of_cars\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"int_to_bit:display_number_of_cars\|lpm_divide:Mod1\"" {  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271915764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int_to_bit:display_number_of_cars\|lpm_divide:Mod1 " "Instantiated megafunction \"int_to_bit:display_number_of_cars\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693271915764 ""}  } { { "int_to_display.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/int_to_display.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693271915764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/lpm_divide_ekl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/alt_u_div_4fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271915959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271915959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[0\]\$latch " "Latch status_led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693271916385 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693271916385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[1\]\$latch " "Latch status_led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693271916385 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693271916385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[2\]\$latch " "Latch status_led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693271916385 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693271916385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "status_led\[3\]\$latch " "Latch status_led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_btn " "Ports D and ENA on the latch are fed by the same signal reset_btn" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693271916386 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 240 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693271916386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693271916706 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "int_to_bit:display_number_of_cars\|lpm_divide:Mod1\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"int_to_bit:display_number_of_cars\|lpm_divide:Mod1\|lpm_divide_ekl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/db/alt_u_div_4fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1693271917430 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1693271917430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693271917899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271917899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693271918053 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693271918053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693271918053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693271918053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693271918096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:18:38 2023 " "Processing ended: Tue Aug 29 02:18:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693271918096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693271918096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693271918096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271918096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693271920247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271920248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:18:39 2023 " "Processing started: Tue Aug 29 02:18:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271920248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693271920248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off car_parking_system -c car_fsm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off car_parking_system -c car_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693271920248 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693271920475 ""}
{ "Info" "0" "" "Project  = car_parking_system" {  } {  } 0 0 "Project  = car_parking_system" 0 0 "Fitter" 0 0 1693271920477 ""}
{ "Info" "0" "" "Revision = car_fsm" {  } {  } 0 0 "Revision = car_fsm" 0 0 "Fitter" 0 0 1693271920477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693271920658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693271920659 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "car_fsm 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"car_fsm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693271920680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693271920762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693271920762 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693271921202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693271921217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1693271921519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1693271921519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1693271921527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1693271921527 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1693271921529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1693271921529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1693271921529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1693271921529 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693271921534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693271923473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car_fsm.sdc " "Synopsys Design Constraints File file not found: 'car_fsm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693271923474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693271923474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693271923480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693271923481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693271923481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1693271923540 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693271923540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1hz  " "Automatically promoted node clk_1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.STOP " "Destination node next_state.STOP" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1hz~0 " "Destination node clk_1hz~0" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1693271923540 ""}  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693271923540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "output_logic~0  " "Automatically promoted node output_logic~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display5~0 " "Destination node display5~0" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display5~1 " "Destination node display5~1" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display5~2 " "Destination node display5~2" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display5~3 " "Destination node display5~3" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display4~0 " "Destination node display4~0" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display4~1 " "Destination node display4~1" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display3~9 " "Destination node display3~9" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display3~11 " "Destination node display3~11" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display3~12 " "Destination node display3~12" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display3~13 " "Destination node display3~13" {  } { { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1693271923540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1693271923540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1693271923540 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1693271923540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693271924339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693271924339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1693271924340 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693271924341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693271924343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693271924344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693271924344 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693271924344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693271924345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693271924345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693271924345 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693271924640 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1693271924649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693271928967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693271929205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693271929256 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693271932465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693271932466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693271933831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1693271937296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693271937296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1693271938934 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693271938934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693271938939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693271939298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693271939322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693271940301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693271940302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693271941627 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693271944021 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_btn 3.3 V Schmitt Trigger B8 " "Pin reset_btn uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { reset_btn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_btn" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "signal_btn 3.3 V Schmitt Trigger A7 " "Pin signal_btn uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { signal_btn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "signal_btn" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "front_sensor 3.3-V LVTTL B14 " "Pin front_sensor uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { front_sensor } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "front_sensor" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "back_sensor 3.3-V LVTTL F15 " "Pin back_sensor uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { back_sensor } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "back_sensor" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "password\[0\] 3.3-V LVTTL C10 " "Pin password\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { password[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "password\[0\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "password\[1\] 3.3-V LVTTL C11 " "Pin password\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { password[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "password\[1\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "set_password\[1\] 3.3-V LVTTL B12 " "Pin set_password\[1\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { set_password[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_password\[1\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "set_password\[0\] 3.3-V LVTTL A12 " "Pin set_password\[0\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { set_password[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_password\[0\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "password\[2\] 3.3-V LVTTL D12 " "Pin password\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { password[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "password\[2\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "password\[3\] 3.3-V LVTTL C12 " "Pin password\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { password[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "password\[3\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "set_password\[3\] 3.3-V LVTTL A14 " "Pin set_password\[3\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { set_password[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_password\[3\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "set_password\[2\] 3.3-V LVTTL A13 " "Pin set_password\[2\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { set_password[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_password\[2\]" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "car_fsm.vhd" "" { Text "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/car_fsm.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1693271944827 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1693271944827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/output_files/car_fsm.fit.smsg " "Generated suppressed messages file C:/Users/oluwa/Downloads/EEE308/PROJECT/SIMPLE_CAR_SYSTEM/output_files/car_fsm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693271944970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5373 " "Peak virtual memory: 5373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693271945966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:19:05 2023 " "Processing ended: Tue Aug 29 02:19:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693271945966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693271945966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693271945966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693271945966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693271947741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271947742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:19:07 2023 " "Processing started: Tue Aug 29 02:19:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271947742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693271947742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off car_parking_system -c car_fsm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off car_parking_system -c car_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693271947742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1693271948515 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1693271951793 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693271952130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693271953902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:19:13 2023 " "Processing ended: Tue Aug 29 02:19:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693271953902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693271953902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693271953902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693271953902 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693271954697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693271956256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271956258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:19:15 2023 " "Processing started: Tue Aug 29 02:19:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271956258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693271956258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta car_parking_system -c car_fsm " "Command: quartus_sta car_parking_system -c car_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693271956258 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693271956530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693271957007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693271957007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957082 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693271957537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car_fsm.sdc " "Synopsys Design Constraints File file not found: 'car_fsm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693271957587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957588 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1hz clk_1hz " "create_clock -period 1.000 -name clk_1hz clk_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693271957591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693271957591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_btn reset_btn " "create_clock -period 1.000 -name reset_btn reset_btn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693271957591 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693271957591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693271957594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693271957596 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693271957598 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693271957622 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1693271957636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693271957642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.736 " "Worst-case setup slack is -5.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.736            -101.416 clk  " "   -5.736            -101.416 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.347             -40.488 clk_1hz  " "   -3.347             -40.488 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995              -9.784 reset_btn  " "   -2.995              -9.784 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 reset_btn  " "    0.021               0.000 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk_1hz  " "    0.245               0.000 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clk  " "    0.425               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.820 " "Worst-case recovery slack is -1.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820             -11.438 clk_1hz  " "   -1.820             -11.438 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660             -16.094 clk  " "   -0.660             -16.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.175 " "Worst-case removal slack is -0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 clk_1hz  " "   -0.175              -0.175 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clk  " "    0.434               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_btn  " "   -3.000              -3.000 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 clk_1hz  " "   -1.403             -26.657 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271957732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271957732 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693271957771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693271957832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693271959411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693271959592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693271959607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.227 " "Worst-case setup slack is -5.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.227             -91.651 clk  " "   -5.227             -91.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.001             -36.349 clk_1hz  " "   -3.001             -36.349 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.858              -9.093 reset_btn  " "   -2.858              -9.093 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271959629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 reset_btn  " "    0.100               0.000 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_1hz  " "    0.299               0.000 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk  " "    0.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271959673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.696 " "Worst-case recovery slack is -1.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696             -10.657 clk_1hz  " "   -1.696             -10.657 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572             -13.949 clk  " "   -0.572             -13.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271959680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.138 " "Worst-case removal slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.138 clk_1hz  " "   -0.138              -0.138 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk  " "    0.497               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271959707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_btn  " "   -3.000              -3.000 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 clk_1hz  " "   -1.403             -26.657 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271959714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271959714 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693271959748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693271960089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693271960092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.938 " "Worst-case setup slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938             -26.482 clk  " "   -1.938             -26.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353             -14.972 clk_1hz  " "   -1.353             -14.972 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -2.110 reset_btn  " "   -0.619              -2.110 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271960097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.226 " "Worst-case hold slack is -0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -0.651 clk_1hz  " "   -0.226              -0.651 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.491 reset_btn  " "   -0.165              -0.491 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 clk  " "   -0.009              -0.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271960119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.663 " "Worst-case recovery slack is -0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -3.967 clk_1hz  " "   -0.663              -3.967 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -8.424 clk  " "   -0.343              -8.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271960128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.287 " "Worst-case removal slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -1.418 clk_1hz  " "   -0.287              -1.418 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -2.171 clk  " "   -0.096              -2.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271960154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.589 clk  " "   -3.000             -34.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.668 reset_btn  " "   -3.000              -3.668 reset_btn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 clk_1hz  " "   -1.000             -19.000 clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693271960170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693271960170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693271962176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693271962182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693271962360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:19:22 2023 " "Processing ended: Tue Aug 29 02:19:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693271962360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693271962360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693271962360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693271962360 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693271963338 ""}
