# WinterOrb

WinterOrb, a toy tomasulo cpu with verilog implementation.

Click [here](https://github.com/ACMClassCourses/RISCV-CPU) for mor details.

![](https://img.shields.io/badge/version-1.0.0-green.svg)
![](https://img.shields.io/badge/ISA-rv32i-yellow.svg)
![](https://img.shields.io/github/last-commit/Rainy-Memory/WinterOrb)

![](https://img.shields.io/github/languages/top/Rainy-Memory/WinterOrb)
![](https://img.shields.io/github/languages/code-size/Rainy-Memory/WinterOrb)
![](https://img.shields.io/github/repo-size/Rainy-Memory/WinterOrb)

## Implementation Details

* Tomasulo algorithm with 16-entry Reorder Buffer
* 128 2-bit saturating counter for branch prediction
* 512B direct-mapped i-cache

## Progress

 - [x] coding
 - [x] simulation
 - [x] FPGA