.text
.global setup_uart, uart_recv, uart_send

/*	Configure UART controller and enable it
 *	Input:
 *	Return:
**/
setup_uart:

	str r0, [r13], #-0x4
	str r1, [r13], #-0x4
	str r2, [r13], #-0x4

	@ GPIO alt function 0(0b100) for 14 and 15 
	
	ldr r0, =0x20200000 	@ GPIO base address
	ldr r1, =0x24000		@ GPIO alt function 0(0b100) for 14 and 15
	
	ldr r2, [r0, #0x4]		@ GPIO function select 1
	orr r2, r2, r1			@ Change state only for 14 and 15 GPIOs
	str r2, [r0, #0x4]		@ Enable function 0 for GPIO 14 and 15
	
	@ Setup UART on 14(TX) and 15(RX) GPIOs
	
	ldr r0, =0x20201000 	@UART base address

	mov r1, #0x0
	str r1, [r0, #0x30] 	@ Disable UART

	mov r1, #0x1
	str r1, [r0, #0x24] 	@ Integer divisor 1

	mov r1, #0x28
	str r1, [r0, #0x28] 	@ Fraction divisor 40

	ldr r1, =0x7FF
	str r1, [r0, #0x44] 	@ Clear pending interrupts

	mov r1, #0x70			@ Set 1 into 4,5,6 bits
	str r1, [r0, #0x2C] 	@ Setup FIFO enabled and 8bit data length
	
	ldr r1, =0x7F2			@ Set 1 into 1,4-10 bits
	str r1, [r0, #0x38] 	@ Mask all interrupts

	ldr r1, =0x301			@ Set 1 into 0,8,9 bits
	str r1, [r0, #0x30] 	@ Enable UART, transmitter and receiver

	ldr r2, [r13, #0x4]!
	ldr r1, [r13, #0x4]!
	ldr r0, [r13, #0x4]!

	mov pc, lr

/*	Receive byte via UART
 *	Input:
 *	Return:	r0 - error code
 *			r1 - data
**/
uart_recv:

	str r2, [r13], #-0x4

	ldr r1, =0x20201000 	@ UART base address
	mov r2, #0x64			@ 100 attempts to transfer data
	mov r0, #0x1			@ Set return ERROR (timeout)

	1:						@ Wait while recv FIFO is empty
	@ TODO What about little delay here????
	ldr r0, [r1, #0x18]		@ Read recv FIFO empty flag
	and r0, r0, #0x10		@ Check flag

	@ Data was received
	moveq r0, #0x0			@ Set return OK
	@ !!!!!!!!
	ldreq r1, [r1]			@ Load data from FIFO into r1
	beq 2f					@ Go to exit

	@ Data wasn't received
	sub r2, r2, #0x1		@ Decrement and check remaining receive attemts count
	bne 1b					@ Make one more attempt to transfer

	2:
	ldr r2, [r13, #0x4]!

	mov pc, lr

/*	Send byte via UART
 *	Input:	r0 - data (byte)
 *	Return:	r0 - error code
**/
uart_send:

	str r1, [r13], #-0x4
	str r2, [r13], #-0x4

	ldr r1, =0x20201000 	@ UART base address
	str r0, [r1]			@ Store data into FIFO from r0
	mov r2, #0x64			@ 100 attempts to transfer data

	1:						@ Wait while trans FIFO is full
	ldr r0, [r1, #0x18]		@ Read trans FIFO full flag
	@ TODO What about little delay here????
	and r0, r0, #0x20		@ Check flag

	@ Data was transfered
	moveq r0, #0x0			@ Set return OK
	beq 2f					@ Go to exit

	@ Data wasn't transfered
	sub r2, r2, #0x1		@ Decrement and check remaining transfer attemts count
	moveq r0, #0x1			@ Set return ERROR (timeout)
	bne 1b					@ Make one more attempt to transfer

	2:
	ldr r2, [r13, #0x4]!
	ldr r1, [r13, #0x4]!

	mov pc, lr
