<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_mci.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_mci.h,v $
 * Revision 1.2  2006/09/05 12:32:13  haraldkipp
 * Timeout multiplier settings renamed to follow Atmel's convention.
 * 4-bit bus SDC setting corrected.
 * Several comments added or corrected.
 *
 * Revision 1.1  2006/08/31 19:10:37  haraldkipp
 * New peripheral register definitions for the AT91SAM9260.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>MMC Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CR_OFF" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a0">MCI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CR" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a1">MCI_CR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_MCIEN" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a2">MCI_MCIEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_MCIDIS" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a3">MCI_MCIDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PWSEN" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a4">MCI_PWSEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power save mode enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PWSDIS" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a5">MCI_PWSDIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power save mode disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SWRST" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a6">MCI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_MR_OFF" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a7">MCI_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_MR" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a8">MCI_MR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CLKDIV" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a9">MCI_CLKDIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CLKDIV_LSB" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a10">MCI_CLKDIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PWSDIV" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a11">MCI_PWSDIV</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power saving divider mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PWSDIV_LSB" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a12">MCI_PWSDIV_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power saving divider LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RDPROOF" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a13">MCI_RDPROOF</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable read proof. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_WRPROOF" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a14">MCI_WRPROOF</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable write proof. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PDCFBYTE" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a15">MCI_PDCFBYTE</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force PDC byte transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PDCPADV" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a16">MCI_PDCPADV</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC padding value. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_PDCMODE" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a17">MCI_PDCMODE</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC-oriented mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BLKLEN" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a18">MCI_BLKLEN</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data block length mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BLKLEN_LSB" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a19">MCI_BLKLEN_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data block length LSB. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Data Timeout Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOR_OFF" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a20">MCI_DTOR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOR" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a21">MCI_DTOR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_DTOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOCYC" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a22">MCI_DTOCYC</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout cycle number mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOCYC_LSB" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a23">MCI_DTOCYC_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout cycle number LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a24">MCI_DTOMUL</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_1" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a25">MCI_DTOMUL_1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_16" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a26">MCI_DTOMUL_16</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 16. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_128" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a27">MCI_DTOMUL_128</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 128. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_256" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a28">MCI_DTOMUL_256</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 256. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_1K" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a29">MCI_DTOMUL_1K</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 1024. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_4K" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a30">MCI_DTOMUL_4K</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 4096. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_64K" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a31">MCI_DTOMUL_64K</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 65536. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOMUL_1M" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a32">MCI_DTOMUL_1M</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 1048576. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC SDCard/SDIO Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDCR_OFF" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a33">MCI_SDCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDCR" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a34">MCI_SDCR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_SDCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDCSEL" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a35">MCI_SDCSEL</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO slot mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDCSEL_SLOTA" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a36">MCI_SDCSEL_SLOTA</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slot A selected. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDCSEL_SLOTB" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a37">MCI_SDCSEL_SLOTB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slot B selected. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDCBUS" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a38">MCI_SDCBUS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO 4-bit bus. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Argument Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_ARGR_OFF" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a39">MCI_ARGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Argument register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_ARGR" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a40">MCI_ARGR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_ARGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Argument register address. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Command Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CMDR_OFF" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a41">MCI_CMDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CMDR" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a42">MCI_CMDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_CMDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CMDNB" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a43">MCI_CMDNB</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command number mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CMDNB_LSB" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a44">MCI_CMDNB_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command number LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RSPTYP" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a45">MCI_RSPTYP</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response type mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RSPTYP_NONE" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a46">MCI_RSPTYP_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No response. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RSPTYP_48" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a47">MCI_RSPTYP_48</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">48-bit response. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RSPTYP_136" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a48">MCI_RSPTYP_136</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">136-bit response. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SPCMD" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a49">MCI_SPCMD</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Special command mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SPCMD_NONE" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a50">MCI_SPCMD_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not a special command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SPCMD_INIT" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a51">MCI_SPCMD_INIT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialization command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SPCMD_SYNC" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a52">MCI_SPCMD_SYNC</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronized command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SPCMD_ICMD" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a53">MCI_SPCMD_ICMD</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SPCMD_IRSP" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a54">MCI_SPCMD_IRSP</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt response. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_OPCMD" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a55">MCI_OPCMD</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Open drain command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_MAXLAT" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a56">MCI_MAXLAT</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum latency for command to response. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRCMD" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a57">MCI_TRCMD</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer command mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRCMD_NONE" ref="a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a58">MCI_TRCMD_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No data transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRCMD_START" ref="a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a59">MCI_TRCMD_START</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start data transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRCMD_STOP" ref="a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a60">MCI_TRCMD_STOP</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop data transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRDIR" ref="a61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a61">MCI_TRDIR</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRTYP" ref="a62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a62">MCI_TRTYP</a>&nbsp;&nbsp;&nbsp;0x00380000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer type mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRTYP_MMC_SBLK" ref="a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a63">MCI_TRTYP_MMC_SBLK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDC single block transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRTYP_MMC_MBLK" ref="a64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a64">MCI_TRTYP_MMC_MBLK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDC multiple block transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRTYP_MMC_STREAM" ref="a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a65">MCI_TRTYP_MMC_STREAM</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC stream transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRTYP_SDIO_BYTE" ref="a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a66">MCI_TRTYP_SDIO_BYTE</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO byte transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TRTYP_SDIO_BLK" ref="a67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a67">MCI_TRTYP_SDIO_BLK</a>&nbsp;&nbsp;&nbsp;0x00280000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO block transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IOSPCMD" ref="a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a68">MCI_IOSPCMD</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specila SDIO command mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IOSPCMD_NONE" ref="a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a69">MCI_IOSPCMD_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not a special SDIO command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IOSPCMD_SUSPEND" ref="a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a70">MCI_IOSPCMD_SUSPEND</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO suspend command. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IOSPCMD_RESUME" ref="a71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a71">MCI_IOSPCMD_RESUME</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO resume command. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Block Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BLKR_OFF" ref="a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a72">MCI_BLKR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BLKR" ref="a73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a73">MCI_BLKR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_BLKR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BCNT" ref="a74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a74">MCI_BCNT</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDIO block count or SDIO byte count mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BCNT_LSB" ref="a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a75">MCI_BCNT_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDIO block count or SDIO byte count LSB. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Response Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RSPR_OFF" ref="a76" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a76">MCI_RSPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RSPR" ref="a77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a77">MCI_RSPR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_RSPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response register address. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Receive Data Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RDR_OFF" ref="a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a78">MCI_RDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RDR" ref="a79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a79">MCI_RDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_RDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register address. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Transmit Data Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a80"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TDR_OFF" ref="a80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a80">MCI_TDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TDR" ref="a81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a81">MCI_TDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_TDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register address. <br></td></tr>
<tr><td colspan="2"><br><h2>MMC Interrupt and Status Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a82"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SR_OFF" ref="a82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a82">MCI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SR" ref="a83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a83">MCI_SR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a84"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IER_OFF" ref="a84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a84">MCI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IER" ref="a85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a85">MCI_IER</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IDR_OFF" ref="a86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a86">MCI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IDR" ref="a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a87">MCI_IDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a88"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IMR_OFF" ref="a88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a88">MCI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_IMR" ref="a89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a89">MCI_IMR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a90"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_CMDRDY" ref="a90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a90">MCI_CMDRDY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RXRDY" ref="a91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a91">MCI_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a92"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TXRDY" ref="a92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a92">MCI_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_BLKE" ref="a93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a93">MCI_BLKE</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data block ended. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a94"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTIP" ref="a94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a94">MCI_DTIP</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data transfer in progress. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_NOTBUSY" ref="a95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a95">MCI_NOTBUSY</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCI not busy. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a96"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_ENDRX" ref="a96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a96">MCI_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of receive buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a97"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_ENDTX" ref="a97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a97">MCI_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of transmit buffer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a98"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDIOIRQA" ref="a98" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a98">MCI_SDIOIRQA</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undocumented. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a99"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_SDIOIRQB" ref="a99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a99">MCI_SDIOIRQB</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undocumented. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a100"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RXBUFF" ref="a100" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a100">MCI_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer full. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a101"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_TXBUFE" ref="a101" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a101">MCI_TXBUFE</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer empty. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a102"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RINDE" ref="a102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a102">MCI_RINDE</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response index error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a103"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RDIRE" ref="a103" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a103">MCI_RDIRE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response direction error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a104"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RCRCE" ref="a104" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a104">MCI_RCRCE</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response CRC error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a105"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RENDE" ref="a105" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a105">MCI_RENDE</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response end bit error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a106"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_RTOE" ref="a106" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a106">MCI_RTOE</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response timeout error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a107"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DCRCE" ref="a107" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a107">MCI_DCRCE</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data CRC error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a108"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_DTOE" ref="a108" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a108">MCI_DTOE</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Date timeout error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a109"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_OVRE" ref="a109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a109">MCI_OVRE</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a110"></a><!-- doxytag: member="arch/arm/at91_mci.h::MCI_UNRE" ref="a110" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="arch_2arm_2at91__mci_8h.html#a110">MCI_UNRE</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Underrun error. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
