Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:28:17 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/sobel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[5]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[6]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.264ns (42.928%)  route 3.010ns (57.072%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.577 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.062    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.417 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.417    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.930 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.930    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.186 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.132    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_5_fu_847_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.433 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.247    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[7]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.264ns (43.034%)  route 2.997ns (56.966%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086_reg[3]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.564 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.049    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.404 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.404    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.917 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.917    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.173 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.119    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_3_fu_780_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.420 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.234    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.264ns (43.034%)  route 2.997ns (56.966%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086_reg[3]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln13_reg_1086[3]
                         LUT3 (Prop_lut3_I0_O)        0.321     2.564 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_4/O
                         net (fo=2, unplaced)         0.485     3.049    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.355     3.404 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_8/O
                         net (fo=1, unplaced)         0.000     3.404    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.917 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.917    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.173 f  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_fu_774_p2_carry__1/O[2]
                         net (fo=9, unplaced)         0.946     5.119    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_3_fu_780_p3
                         LUT4 (Prop_lut4_I0_O)        0.301     5.420 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101[7]_i_1/O
                         net (fo=8, unplaced)         0.814     6.234    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101[7]_i_1_n_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_S)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_x_reg_1101_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.131    




