// Seed: 427079743
module module_0;
  always @(posedge 1'b0 or negedge 1) #1;
endmodule
module module_1 ();
  wire id_1;
  module_0();
endmodule
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input tri1 id_5
    , id_12,
    input supply1 id_6,
    input wor module_2,
    output supply1 id_8,
    output wire id_9,
    output wire id_10
);
endmodule
module module_3 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4
);
  tri1 id_6;
  generate
    if (id_6) begin : id_7
      id_8(
          .id_0(), .id_1(1), .id_2(id_9), .id_3(1'h0), .id_4(1)
      );
    end
  endgenerate
  tri id_10;
  always @(posedge 1'b0) release id_0;
  module_2(
      id_2, id_4, id_4, id_1, id_2, id_1, id_1, id_1, id_0, id_2, id_2
  );
  always @(posedge id_3) begin
    id_6 = id_3 - id_1;
  end
  assign id_6 = id_10;
  id_11(
      .id_0(1), .id_1(1'b0), .id_2(id_0), .id_3(|id_10), .id_4(id_4)
  );
  wire id_12;
endmodule
