=====
SETUP
6.196
4.695
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.979
rx/uart_rx_valid_Z_s2
3.558
4.011
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
4.695
=====
SETUP
6.613
4.277
10.891
clk_ibuf
0.000
0.683
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
0.926
1.158
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n112_s2
1.580
2.150
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n110_s2
2.154
2.607
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s4
2.624
3.141
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s3
3.563
4.133
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1
4.277
=====
SETUP
6.681
4.209
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.973
tx/n453_s5
3.161
3.710
tx/bit_counter_2_s0
4.209
=====
SETUP
6.681
4.209
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.973
tx/n453_s5
3.161
3.710
tx/bit_counter_3_s0
4.209
=====
SETUP
6.758
4.133
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_1_s0
4.133
=====
SETUP
6.758
4.133
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_2_s0
4.133
=====
SETUP
6.758
4.133
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_3_s0
4.133
=====
SETUP
6.758
4.133
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_4_s0
4.133
=====
SETUP
6.758
4.133
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_5_s0
4.133
=====
SETUP
6.758
4.133
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_6_s0
4.133
=====
SETUP
6.792
4.098
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.988
rx/n476_s0
3.164
3.734
rx/cycle_counter_7_s0
4.098
=====
SETUP
6.792
4.098
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.988
rx/n476_s0
3.164
3.734
rx/cycle_counter_8_s0
4.098
=====
SETUP
6.792
4.098
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.988
rx/n476_s0
3.164
3.734
rx/cycle_counter_9_s0
4.098
=====
SETUP
6.792
4.098
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.988
rx/n476_s0
3.164
3.734
rx/cycle_counter_10_s0
4.098
=====
SETUP
6.792
4.098
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.988
rx/n476_s0
3.164
3.734
rx/cycle_counter_11_s0
4.098
=====
SETUP
6.792
4.098
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.988
rx/n476_s0
3.164
3.734
rx/cycle_counter_12_s0
4.098
=====
SETUP
6.871
4.020
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.979
rx/n_fsm_state_0_s8
3.558
4.020
rx/fsm_state_0_s0
4.020
=====
SETUP
6.871
4.020
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/n63_s7
2.526
2.979
rx/n_fsm_state_1_s9
3.558
4.020
rx/fsm_state_1_s0
4.020
=====
SETUP
6.882
4.009
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_5_s0
0.926
1.158
rx/n63_s11
1.319
1.889
rx/n63_s9
2.061
2.523
rx/uart_rx_valid_Z_s0
2.526
2.988
rx/n93_s2
3.165
3.492
rx/bit_counter_1_s0
4.009
=====
SETUP
6.905
3.985
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_7_s0
3.985
=====
SETUP
6.905
3.985
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_8_s0
3.985
=====
SETUP
6.905
3.985
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_9_s0
3.985
=====
SETUP
6.905
3.985
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_10_s0
3.985
=====
SETUP
6.905
3.985
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_11_s0
3.985
=====
SETUP
6.905
3.985
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_9_s0
0.926
1.158
tx/n453_s4
1.314
1.884
tx/n453_s3
1.886
2.348
tx/n453_s1
2.520
2.982
tx/n437_s0
3.157
3.619
tx/cycle_counter_12_s0
3.985
=====
HOLD
-0.289
1.673
1.962
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/n652_s1
1.329
1.673
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
1.673
=====
HOLD
0.359
1.337
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.337
=====
HOLD
0.360
1.338
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.338
=====
HOLD
0.360
1.338
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.338
=====
HOLD
0.363
1.471
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_5_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.471
=====
HOLD
0.363
1.471
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_4_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.471
=====
HOLD
0.364
1.473
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_3_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.473
=====
HOLD
0.364
1.473
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.473
=====
HOLD
0.364
1.473
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_0_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.473
=====
HOLD
0.378
1.487
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_7_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.487
=====
HOLD
0.378
1.487
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_6_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.487
=====
HOLD
0.379
1.488
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_1_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.488
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_3_s0
0.860
1.062
rx/n318_s
1.064
1.296
rx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_7_s0
0.860
1.062
rx/n314_s
1.064
1.296
rx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/bit_counter_3_s0
0.860
1.062
rx/n262_s0
1.064
1.296
rx/bit_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/txd_reg_s4
0.860
1.062
tx/n361_s4
1.064
1.296
tx/txd_reg_s4
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_0_s1
0.860
1.062
tx/n289_s3
1.064
1.296
tx/cycle_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_3_s0
0.860
1.062
tx/n286_s
1.064
1.296
tx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_7_s0
0.860
1.062
tx/n282_s
1.064
1.296
tx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_9_s0
0.860
1.062
tx/n280_s
1.064
1.296
tx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_0_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_0_s4
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_0_s0
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_3_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_3_s2
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_3_s0
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_7_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_7_s1
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_7_s0
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_12_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_12_s2
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_12_s0
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/word_count_14_s0
1.916
2.118
gw_gao_inst_0/u_ao_top/data_to_word_counter_14_s2
2.121
2.353
gw_gao_inst_0/u_ao_top/word_count_14_s0
2.353
