INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P2/lab2_1_1/lab2_1_1.srcs/sources_1/new/fulladder_dataflow.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladder_dataflow
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P2/lab2_1_1/lab2_1_1.srcs/sim_1/imports/DSED_G1/fulladder_dataflow_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladder_dataflow_tb
