<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\micom_connect\micom_connect.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\sdram\ip_sdram_tangnano20k.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_bus.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_decoder.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_double_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_graphic123m.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_interrupt.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_256byte.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_line_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_register.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_spinforam.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_wait_control.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\gowin_pll\gowin_pll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\ram\ip_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\rom\ip_hello_world_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart_inst.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 17 23:07:04 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangnano20k_step4</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 189.770MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.666s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.237s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.609s, Peak memory usage = 189.770MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.425s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 189.770MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.193s, Peak memory usage = 189.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 44s, Elapsed time = 0h 0m 45s, Peak memory usage = 210.238MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.395s, Peak memory usage = 210.238MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.359s, Peak memory usage = 210.238MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 49s, Elapsed time = 0h 0m 51s, Peak memory usage = 210.238MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1207</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>372</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>643</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4788</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>326</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1336</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3126</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>111</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>111</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4987(4804 LUT, 111 ALU, 12 RAM16) / 20736</td>
<td>25%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1207 / 15915</td>
<td>8%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1207 / 15915</td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 46</td>
<td>44%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.6</td>
<td>0.000</td>
<td>139.704</td>
<td> </td>
<td> </td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.9</td>
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.9</td>
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.9</td>
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.6</td>
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>138.735(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>54.318(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_timer_1_s3/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_sdram/ff_main_timer_1_s3/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n180_s5/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n180_s5/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n177_s5/I3</td>
</tr>
<tr>
<td>2.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n177_s5/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n175_s5/I3</td>
</tr>
<tr>
<td>3.811</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n175_s5/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_timer_12_s3/I3</td>
</tr>
<tr>
<td>4.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_sdram/ff_main_timer_12_s3/F</td>
</tr>
<tr>
<td>5.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n136_s11/I1</td>
</tr>
<tr>
<td>5.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/n136_s11/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n139_s10/I1</td>
</tr>
<tr>
<td>6.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n139_s10/F</td>
</tr>
<tr>
<td>7.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n139_s9/I3</td>
</tr>
<tr>
<td>7.559</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n139_s9/F</td>
</tr>
<tr>
<td>8.033</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_state_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_state_1_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_main_state_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.149, 43.901%; route: 3.792, 52.865%; tC2Q: 0.232, 3.234%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_timer_1_s3/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_sdram/ff_main_timer_1_s3/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n180_s5/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n180_s5/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n177_s5/I3</td>
</tr>
<tr>
<td>2.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n177_s5/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n175_s5/I3</td>
</tr>
<tr>
<td>3.811</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n175_s5/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_timer_12_s3/I3</td>
</tr>
<tr>
<td>4.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_sdram/ff_main_timer_12_s3/F</td>
</tr>
<tr>
<td>5.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n136_s11/I1</td>
</tr>
<tr>
<td>5.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/n136_s11/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n141_s9/I2</td>
</tr>
<tr>
<td>6.612</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n141_s9/F</td>
</tr>
<tr>
<td>7.086</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n141_s12/I3</td>
</tr>
<tr>
<td>7.457</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n141_s12/F</td>
</tr>
<tr>
<td>7.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.047, 43.092%; route: 3.792, 53.627%; tC2Q: 0.232, 3.281%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_timer_1_s3/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_sdram/ff_main_timer_1_s3/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n180_s5/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n180_s5/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n177_s5/I3</td>
</tr>
<tr>
<td>2.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n177_s5/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n175_s5/I3</td>
</tr>
<tr>
<td>3.811</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n175_s5/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_timer_12_s3/I3</td>
</tr>
<tr>
<td>4.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_sdram/ff_main_timer_12_s3/F</td>
</tr>
<tr>
<td>5.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n136_s11/I1</td>
</tr>
<tr>
<td>5.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/n136_s11/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n133_s10/I3</td>
</tr>
<tr>
<td>6.530</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n133_s10/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n133_s9/I2</td>
</tr>
<tr>
<td>7.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n133_s9/F</td>
</tr>
<tr>
<td>7.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_state_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.047, 43.092%; route: 3.792, 53.627%; tC2Q: 0.232, 3.281%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_timer_1_s3/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_sdram/ff_main_timer_1_s3/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n180_s5/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n180_s5/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n177_s5/I3</td>
</tr>
<tr>
<td>2.966</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n177_s5/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n175_s5/I3</td>
</tr>
<tr>
<td>3.811</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_sdram/n175_s5/F</td>
</tr>
<tr>
<td>4.285</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_timer_12_s3/I3</td>
</tr>
<tr>
<td>4.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_sdram/ff_main_timer_12_s3/F</td>
</tr>
<tr>
<td>5.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n136_s11/I1</td>
</tr>
<tr>
<td>5.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/n136_s11/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n131_s9/I3</td>
</tr>
<tr>
<td>6.530</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n131_s9/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n131_s8/I2</td>
</tr>
<tr>
<td>7.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n131_s8/F</td>
</tr>
<tr>
<td>7.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_state_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>90</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_state_4_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_main_state_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.047, 43.092%; route: 3.792, 53.627%; tC2Q: 0.232, 3.281%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_mreq_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>1151</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_6_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>u_z80/u_cz80/ir_6_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n332_s3/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_z80/u_cz80/n332_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/preservec_Z_s4/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_z80/u_cz80/u_mcode/preservec_Z_s4/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s10/I3</td>
</tr>
<tr>
<td>3.941</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s10/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s8/I2</td>
</tr>
<tr>
<td>4.868</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s8/F</td>
</tr>
<tr>
<td>5.342</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s7/I3</td>
</tr>
<tr>
<td>5.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s7/F</td>
</tr>
<tr>
<td>6.187</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s6/I0</td>
</tr>
<tr>
<td>6.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s6/F</td>
</tr>
<tr>
<td>7.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s5/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s5/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_rd_s11/I0</td>
</tr>
<tr>
<td>8.724</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/ff_rd_s11/F</td>
</tr>
<tr>
<td>9.198</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_mreq_s3/I1</td>
</tr>
<tr>
<td>9.768</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/ff_mreq_s3/F</td>
</tr>
<tr>
<td>10.128</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/ff_mreq_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.126</td>
<td>0.484</td>
<td>tCL</td>
<td>FF</td>
<td>1151</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.600</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_mreq_s1/CLK</td>
</tr>
<tr>
<td>12.565</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/ff_mreq_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.426, 47.673%; route: 4.626, 49.828%; tC2Q: 0.232, 2.499%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
