module counter(
  input D,
  input clk,
  input rst,
  output Q
);
  always @(posedge clk)
  if(rst) begin
    Q<=1'b0;
  end
  else begin
    q<=D;
  end
