# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica2-2.srcs/sources_1/new/ALU.vhd" \
"../../../../practica2-2.srcs/sources_1/new/completeAssembly.vhd" \
"../../../../practica2-2.srcs/sources_1/new/decoHEX.vhd" \
"../../../../practica2-2.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
