{"vcs1":{"timestamp_begin":1731450886.903376620, "rt":1.74, "ut":0.54, "st":0.23}}
{"vcselab":{"timestamp_begin":1731450888.712104569, "rt":0.82, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1731450889.602209564, "rt":0.31, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731450886.283533809}
{"VCS_COMP_START_TIME": 1731450886.283533809}
{"VCS_COMP_END_TIME": 1731450911.577988292}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331556}}
{"stitch_vcselab": {"peak_mem": 231552}}
