INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_0/sim/HA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/src/HA_util_vector_logic_0_1/sim/HA_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/ipshared/bc19/sim/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_0/sim/FA_HA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_HA_0_1/sim/FA_HA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/src/FA_util_vector_logic_0_0/sim/FA_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/ipshared/fd31/sim/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_0/sim/binadd4b_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_1/sim/binadd4b_FA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_2/sim/binadd4b_FA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/src/binadd4b_FA_0_3/sim/binadd4b_FA_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b_FA_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ipshared/ee05/sim/binadd4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binadd4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_0/sim/BCDAWOC_binadd4b_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_binadd4b_0_1/sim/BCDAWOC_binadd4b_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_binadd4b_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_0/sim/BCDAWOC_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_0_1/sim/BCDAWOC_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_xlconstant_0_0/sim/BCDAWOC_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/sim/BCDAWOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_1_0/sim/BCDAWOC_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.ip_user_files/bd/BCDAWOC/ip/BCDAWOC_util_vector_logic_2_0/sim/BCDAWOC_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dsdl/exp1/exp1/exp1.srcs/sim_1/new/BCDAWOC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDAWOC_tb
