=============================================================
   Generated by:   Genus(TM) Synthesis Solution 25.11-s095_1
   Generated on:   Feb 09 2026  01:48:36 pm
   Reporting on:   design:counter_16bit
=============================================================

Summary
-------
|------------------------------------------------------------|
|                              | Sinks        | Bits         |
|------------------------------+--------------+--------------|
| Total clock gates            | 0  (0.00%)   | -            |
| Total sinks                  | 16 (100.00%) | 16 (100.00%) |
|------------------------------------------------------------|
| Synthesis clock gates        | 0  (0.00%)   | -            |
| User clock gates             | 0  (0.00%)   | -            |
|------------------------------------------------------------|
| Sinks gated by Synthesis CGs | 0  (0.00%)   | 0  (0.00%)   |
| Sinks gated only by user CGs | 0  (0.00%)   | 0  (0.00%)   |
|------------------------------------------------------------|
| Total gated sinks            | 0  (0.00%)   | 0  (0.00%)   |
| Total ungated sinks          | 16 (100.00%) | 16 (100.00%) |
|------------------------------------------------------------|

Qualified Sinks Summary
-----------------------
|----------------------------------------------------------------------------------------------------------|
|                                                | Of Total                    | Of Allowed / Not Allowed  |
|                                                | Sinks        | Bits         | Sinks       | Bits        |
|------------------------------------------------+--------------+--------------+-------------+-------------|
| Total sinks                                    | 16 (100.00%) | 16 (100.00%) | -           | -           |
|----------------------------------------------------------------------------------------------------------|
|   Sinks allowed for Synthesis clock gating     | 16 (100.00%) | 16 (100.00%) | -           | -           |
|     Sinks not gated by Synthesis CGs           | 16 (100.00%) | 16 (100.00%) | 100.00%     | 100.00%     |
|----------------------------------------------------------------------------------------------------------|
|   Sinks not allowed for Synthesis clock gating | 0  (0.00%)   | 0  (0.00%)   | -           | -           |
|----------------------------------------------------------------------------------------------------------|

Level Summary
-------------
No clock gates found at any level

Multibit Sink Summary
---------------------
|---------------------------------------------------------------------------------------|
| Width | Count | Bits | Gated by Synthesis CGs | Gated only by user CGs | Ungated      |
|-------+-------+------+------------------------+------------------------+--------------|
| 1-bit |    16 |   16 | 0 (0.00%)              | 0 (0.00%)              | 16 (100.00%) |
|---------------------------------------------------------------------------------------|

