{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 19:03:56 2014 " "Info: Processing started: Sat Jun 14 19:03:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit lab3 --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit lab3 --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"lab3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\] " "Info: Pin o_data\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[0] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 637 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\] " "Info: Pin o_data\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[1] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 629 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\] " "Info: Pin o_data\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[2] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 621 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\] " "Info: Pin o_data\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[3] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 613 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\] " "Info: Pin o_data\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[4] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 605 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\] " "Info: Pin o_data\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[5] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 597 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[6\] " "Info: Pin o_data\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[6] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 589 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[7\] " "Info: Pin o_data\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_data[7] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 581 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { clk } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 653 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_valid " "Info: Pin i_valid not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_valid } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 645 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_valid } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { reset } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 565 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[0\] " "Info: Pin i_data\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[0] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[1\] " "Info: Pin i_data\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[1] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[2\] " "Info: Pin i_data\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[2] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[3\] " "Info: Pin i_data\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[3] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[4\] " "Info: Pin i_data\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[4] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[5\] " "Info: Pin i_data\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[5] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[6\] " "Info: Pin i_data\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[6] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[7\] " "Info: Pin i_data\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_data[7] } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 559 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { clk } } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 653 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 10 8 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register modgen_counter_9_0:modgen_counter_counter\|nx59247z17 register nx23346z1 -2.851 ns " "Info: Slack time is -2.851 ns between source register \"modgen_counter_9_0:modgen_counter_counter\|nx59247z17\" and destination register \"nx23346z1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns nx23346z1 3 REG Unassigned 1 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'nx23346z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl nx23346z1 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 857 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.672 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns nx23346z1 3 REG Unassigned 1 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'nx23346z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl nx23346z1 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 857 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns modgen_counter_9_0:modgen_counter_counter\|nx59247z17 3 REG Unassigned 3 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter\|nx59247z17'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl modgen_counter_9_0:modgen_counter_counter|nx59247z17 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 460 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.672 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns clk~clkctrl 2 COMB Unassigned 25 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { clk clk~clkctrl } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns modgen_counter_9_0:modgen_counter_counter\|nx59247z17 3 REG Unassigned 3 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter\|nx59247z17'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl modgen_counter_9_0:modgen_counter_counter|nx59247z17 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 460 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 551 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 460 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 857 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.612 ns - Longest register register " "Info: - Longest register to register delay is 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns modgen_counter_9_0:modgen_counter_counter\|nx59247z17 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter\|nx59247z17'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 460 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.178 ns) 0.973 ns nx7124z4 2 COMB Unassigned 1 " "Info: 2: + IC(0.795 ns) + CELL(0.178 ns) = 0.973 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'nx7124z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.973 ns" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 nx7124z4 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 806 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 1.650 ns nx7124z1 3 COMB Unassigned 17 " "Info: 3: + IC(0.499 ns) + CELL(0.178 ns) = 1.650 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'nx7124z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.677 ns" { nx7124z4 nx7124z1 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 786 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 2.326 ns modgen_counter_8_0:modgen_counter_o_data\|nx58250z2 4 COMB Unassigned 16 " "Info: 4: + IC(0.155 ns) + CELL(0.521 ns) = 2.326 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'modgen_counter_8_0:modgen_counter_o_data\|nx58250z2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.676 ns" { nx7124z1 modgen_counter_8_0:modgen_counter_o_data|nx58250z2 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 159 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.758 ns) 3.612 ns nx23346z1 5 REG Unassigned 1 " "Info: 5: + IC(0.528 ns) + CELL(0.758 ns) = 3.612 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'nx23346z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.286 ns" { modgen_counter_8_0:modgen_counter_o_data|nx58250z2 nx23346z1 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 857 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 45.27 % ) " "Info: Total cell delay = 1.635 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 54.73 % ) " "Info: Total interconnect delay = 1.977 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.612 ns" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 nx7124z4 nx7124z1 modgen_counter_8_0:modgen_counter_o_data|nx58250z2 nx23346z1 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.612 ns" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 nx7124z4 nx7124z1 modgen_counter_8_0:modgen_counter_o_data|nx58250z2 nx23346z1 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.612 ns register register " "Info: Estimated most critical path is register to register delay of 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns modgen_counter_9_0:modgen_counter_counter\|nx59247z17 1 REG LAB_X44_Y35 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y35; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter\|nx59247z17'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 460 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.178 ns) 0.973 ns nx7124z4 2 COMB LAB_X45_Y35 1 " "Info: 2: + IC(0.795 ns) + CELL(0.178 ns) = 0.973 ns; Loc. = LAB_X45_Y35; Fanout = 1; COMB Node = 'nx7124z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.973 ns" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 nx7124z4 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 806 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 1.650 ns nx7124z1 3 COMB LAB_X45_Y35 17 " "Info: 3: + IC(0.499 ns) + CELL(0.178 ns) = 1.650 ns; Loc. = LAB_X45_Y35; Fanout = 17; COMB Node = 'nx7124z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.677 ns" { nx7124z4 nx7124z1 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 786 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 2.326 ns modgen_counter_8_0:modgen_counter_o_data\|nx58250z2 4 COMB LAB_X45_Y35 16 " "Info: 4: + IC(0.155 ns) + CELL(0.521 ns) = 2.326 ns; Loc. = LAB_X45_Y35; Fanout = 16; COMB Node = 'modgen_counter_8_0:modgen_counter_o_data\|nx58250z2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.676 ns" { nx7124z1 modgen_counter_8_0:modgen_counter_o_data|nx58250z2 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 159 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.758 ns) 3.612 ns nx23346z1 5 REG LAB_X46_Y35 1 " "Info: 5: + IC(0.528 ns) + CELL(0.758 ns) = 3.612 ns; Loc. = LAB_X46_Y35; Fanout = 1; REG Node = 'nx23346z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.286 ns" { modgen_counter_8_0:modgen_counter_o_data|nx58250z2 nx23346z1 } "NODE_NAME" } } { "lab3_logic.edf" "" { Text "/home/rsawhney/ece327/ece327/lab3/uw_tmp/lab3_logic.edf" 857 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 45.27 % ) " "Info: Total cell delay = 1.635 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 54.73 % ) " "Info: Total interconnect delay = 1.977 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.612 ns" { modgen_counter_9_0:modgen_counter_counter|nx59247z17 nx7124z4 nx7124z1 modgen_counter_8_0:modgen_counter_o_data|nx58250z2 nx23346z1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\] 0 " "Info: Pin \"o_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\] 0 " "Info: Pin \"o_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\] 0 " "Info: Pin \"o_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\] 0 " "Info: Pin \"o_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\] 0 " "Info: Pin \"o_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\] 0 " "Info: Pin \"o_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[6\] 0 " "Info: Pin \"o_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[7\] 0 " "Info: Pin \"o_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 19:04:03 2014 " "Info: Processing ended: Sat Jun 14 19:04:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
