{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558666116084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666116084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:48:35 2019 " "Processing started: Fri May 24 05:48:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666116084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558666116084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyCircuit -c MyCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyCircuit -c MyCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558666116084 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558666116382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dff_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_16bit " "Found design unit 1: DFF_16bit" {  } { { "DFF_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg-StructuralArchUnit " "Found design unit 2: reg-StructuralArchUnit" {  } { { "DFF_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "DFF_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dff1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF1bit " "Found design unit 1: DFF1bit" {  } { { "DFF1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFF1-StructuralArchUnit " "Found design unit 2: DFF1-StructuralArchUnit" {  } { { "DFF1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_func3.vhd 63 31 " "Found 63 design units, including 31 entities, in source file basic_func3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_func3 " "Found design unit 1: basic_func3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MPlexerNo1-FunctUnitLogic " "Found design unit 2: MPlexerNo1-FunctUnitLogic" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MPlexerNo2-FunctUnitLogic2 " "Found design unit 3: MPlexerNo2-FunctUnitLogic2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 228 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MPlexerNo3-FunctUnitLogic3 " "Found design unit 4: MPlexerNo3-FunctUnitLogic3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MPlexerNo4-FunctUnitLogic4 " "Found design unit 5: MPlexerNo4-FunctUnitLogic4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 MPlexerNo5-FunctUnitLogic5 " "Found design unit 6: MPlexerNo5-FunctUnitLogic5" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 282 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 MPlexerNo6-FunctUnitLogic6 " "Found design unit 7: MPlexerNo6-FunctUnitLogic6" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 301 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 MPlexerNo7-FunctUnitLogic7 " "Found design unit 8: MPlexerNo7-FunctUnitLogic7" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 MPlexerNo8-FunctUnitLogic8 " "Found design unit 9: MPlexerNo8-FunctUnitLogic8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 MPlexerNo9-FunctUnitLogic9 " "Found design unit 10: MPlexerNo9-FunctUnitLogic9" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 MPlexerNo10-FunctUnitLogic10 " "Found design unit 11: MPlexerNo10-FunctUnitLogic10" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 370 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 MPlexerNo11-FunctUnitLogic11 " "Found design unit 12: MPlexerNo11-FunctUnitLogic11" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 MPlexer8To1-FunctUnitLogicMux8To1 " "Found design unit 13: MPlexer8To1-FunctUnitLogicMux8To1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 DCoder3To8-FunctUnitLogicDec3To8 " "Found design unit 14: DCoder3To8-FunctUnitLogicDec3To8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 427 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ControlCircuit-FunctUnitLogicCPanel " "Found design unit 15: ControlCircuit-FunctUnitLogicCPanel" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 HazzardDetector-FunctUnitLogicHaz " "Found design unit 16: HazzardDetector-FunctUnitLogicHaz" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 559 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 DummiesTrapper-FunctUnitLogicTrap " "Found design unit 17: DummiesTrapper-FunctUnitLogicTrap" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 585 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ForwarderNo1-FunctUnitLogicFwd " "Found design unit 18: ForwarderNo1-FunctUnitLogicFwd" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 AdderNo1-FunctUnitLogicAdd " "Found design unit 19: AdderNo1-FunctUnitLogicAdd" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 644 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ComparerNo1-FunctUnitLogicComp " "Found design unit 20: ComparerNo1-FunctUnitLogicComp" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 657 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ReseterNo1-FunctUnitLogicRes " "Found design unit 21: ReseterNo1-FunctUnitLogicRes" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 668 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 SignExtenderNo1-FunctUnitLogicExt " "Found design unit 22: SignExtenderNo1-FunctUnitLogicExt" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 680 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 UnconditionalBranchTargetFinder-FunctUnitLogicBUnc " "Found design unit 23: UnconditionalBranchTargetFinder-FunctUnitLogicBUnc" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 694 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 PipelineRegisterNo1-FunctUnitLogicPR1 " "Found design unit 24: PipelineRegisterNo1-FunctUnitLogicPR1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 714 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 PipelineRegisterNo2-FunctUnitLogicPR2 " "Found design unit 25: PipelineRegisterNo2-FunctUnitLogicPR2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 PipelineRegisterNo3-FunctUnitLogicPR3 " "Found design unit 26: PipelineRegisterNo3-FunctUnitLogicPR3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 PipelineRegisterNo4-FunctUnitLogicPR4 " "Found design unit 27: PipelineRegisterNo4-FunctUnitLogicPR4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 812 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 MYAND2-FunctUnitLogicAnd2 " "Found design unit 28: MYAND2-FunctUnitLogicAnd2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 829 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 MYOR2-FunctUnitLogicOr2 " "Found design unit 29: MYOR2-FunctUnitLogicOr2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 840 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 MYXOR2-FunctUnitLogicXor2 " "Found design unit 30: MYXOR2-FunctUnitLogicXor2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 851 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 MYNAND2-FunctUnitLogicNand2 " "Found design unit 31: MYNAND2-FunctUnitLogicNand2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 862 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 MYNOT1-FunctUnitLogicNot1 " "Found design unit 32: MYNOT1-FunctUnitLogicNot1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 873 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "1 MPlexerNo1 " "Found entity 1: MPlexerNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPlexerNo2 " "Found entity 2: MPlexerNo2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPlexerNo3 " "Found entity 3: MPlexerNo3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPlexerNo4 " "Found entity 4: MPlexerNo4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPlexerNo5 " "Found entity 5: MPlexerNo5" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPlexerNo6 " "Found entity 6: MPlexerNo6" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPlexerNo7 " "Found entity 7: MPlexerNo7" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPlexerNo8 " "Found entity 8: MPlexerNo8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPlexerNo9 " "Found entity 9: MPlexerNo9" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPlexerNo10 " "Found entity 10: MPlexerNo10" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPlexerNo11 " "Found entity 11: MPlexerNo11" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPlexer8To1 " "Found entity 12: MPlexer8To1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "13 DCoder3To8 " "Found entity 13: DCoder3To8" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "14 ControlCircuit " "Found entity 14: ControlCircuit" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "15 HazzardDetector " "Found entity 15: HazzardDetector" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "16 DummiesTrapper " "Found entity 16: DummiesTrapper" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "17 ForwarderNo1 " "Found entity 17: ForwarderNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "18 AdderNo1 " "Found entity 18: AdderNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "19 ComparerNo1 " "Found entity 19: ComparerNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "20 ReseterNo1 " "Found entity 20: ReseterNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "21 SignExtenderNo1 " "Found entity 21: SignExtenderNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "22 UnconditionalBranchTargetFinder " "Found entity 22: UnconditionalBranchTargetFinder" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "23 PipelineRegisterNo1 " "Found entity 23: PipelineRegisterNo1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "24 PipelineRegisterNo2 " "Found entity 24: PipelineRegisterNo2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "25 PipelineRegisterNo3 " "Found entity 25: PipelineRegisterNo3" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "26 PipelineRegisterNo4 " "Found entity 26: PipelineRegisterNo4" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "27 MYAND2 " "Found entity 27: MYAND2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "28 MYOR2 " "Found entity 28: MYOR2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "29 MYXOR2 " "Found entity 29: MYXOR2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "30 MYNAND2 " "Found entity 30: MYNAND2" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "31 MYNOT1 " "Found entity 31: MYNOT1" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit " "Found design unit 1: ALU_16bit" {  } { { "ALU_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-StructuralArchUnit " "Found design unit 2: ALU-StructuralArchUnit" {  } { { "ALU_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.vhd 5 2 " "Found 5 design units, including 2 entities, in source file alu1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1bit " "Found design unit 1: ALU1bit" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU1-StructuralArchUnit " "Found design unit 2: ALU1-StructuralArchUnit" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU2-StructuralArchUnit2 " "Found design unit 3: ALU2-StructuralArchUnit2" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU2 " "Found entity 2: ALU2" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mycircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyCircuit-StructuralArchUnit " "Found design unit 1: MyCircuit-StructuralArchUnit" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyCircuit " "Found entity 1: MyCircuit" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control " "Found design unit 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALUcontrol-StructuralArchUnit " "Found design unit 2: ALUcontrol-StructuralArchUnit" {  } { { "ALU_Control.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALU_Control.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116757 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "REG0.vhd " "Can't analyze file -- file REG0.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "waveforms/REG0_16bit.vhd " "Can't analyze file -- file waveforms/REG0_16bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg0_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0_16bit " "Found design unit 1: REG0_16bit" {  } { { "REG0_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg0-StructuralArchUnit " "Found design unit 2: reg0-StructuralArchUnit" {  } { { "REG0_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "REG0_16bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8To1 " "Found design unit 1: MUX_8To1" {  } { { "MUX_8To1.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux8-StructuralArchUnit " "Found design unit 2: mux8-StructuralArchUnit" {  } { { "MUX_8To1.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "MUX_8To1.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_3to8.vhd 3 1 " "Found 3 design units, including 1 entities, in source file dec_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_3To8 " "Found design unit 1: DEC_3To8" {  } { { "DEC_3To8.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decode3to8-StructuralArchUnit " "Found design unit 2: decode3to8-StructuralArchUnit" {  } { { "DEC_3To8.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode3to8 " "Found entity 1: decode3to8" {  } { { "DEC_3To8.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender " "Found design unit 1: Sign_Extender" {  } { { "Sign_Extender.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 signExtender-StructuralArchUnit " "Found design unit 2: signExtender-StructuralArchUnit" {  } { { "Sign_Extender.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "Sign_Extender.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "temporary/UNC_Branch.vhd " "Can't analyze file -- file temporary/UNC_Branch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unc_branch.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unc_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNC_Branch " "Found design unit 1: UNC_Branch" {  } { { "UNC_Branch.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNC_Branch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jumpAD-StructuralArchUnit " "Found design unit 2: jumpAD-StructuralArchUnit" {  } { { "UNC_Branch.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNC_Branch.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_ENTITY_NAME" "1 jumpAD " "Found entity 1: jumpAD" {  } { { "UNC_Branch.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNC_Branch.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_memwb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_memwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_MEMWB " "Found design unit 1: REG_MEMWB" {  } { { "REG_MEMWB.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_MEM_WB-StructuralArchUnit " "Found design unit 2: reg_MEM_WB-StructuralArchUnit" {  } { { "REG_MEMWB.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "REG_MEMWB.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ifid.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_IFID " "Found design unit 1: REG_IFID" {  } { { "REG_IFID.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_IF_ID-StructuralArchUnit " "Found design unit 2: reg_IF_ID-StructuralArchUnit" {  } { { "REG_IFID.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IF_ID " "Found entity 1: reg_IF_ID" {  } { { "REG_IFID.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE " "Found design unit 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regFile-StructuralArchUnit " "Found design unit 2: regFile-StructuralArchUnit" {  } { { "REG_FILE.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "REG_FILE.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Forwarder.vhd " "Can't analyze file -- file Forwarder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Selector.vhd " "Can't analyze file -- file Selector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Control.vhd " "Can't analyze file -- file Control.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HazardUnit.vhd " "Can't analyze file -- file HazardUnit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TrapUnit.vhd " "Can't analyze file -- file TrapUnit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_traps.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unit_traps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIT_Traps " "Found design unit 1: UNIT_Traps" {  } { { "UNIT_Traps.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 trapUnit-StructuralArchUnit " "Found design unit 2: trapUnit-StructuralArchUnit" {  } { { "UNIT_Traps.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""} { "Info" "ISGN_ENTITY_NAME" "1 trapUnit " "Found entity 1: trapUnit" {  } { { "UNIT_Traps.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controlcircuit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_controlcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_ControlCircuit " "Found design unit 1: ALU_ControlCircuit" {  } { { "ALU_ControlCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-StructuralArchUnit " "Found design unit 2: control-StructuralArchUnit" {  } { { "ALU_ControlCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "ALU_ControlCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_forwarding.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unit_forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIT_Forwarding " "Found design unit 1: UNIT_Forwarding" {  } { { "UNIT_Forwarding.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 forwarder-StructuralArchUnit " "Found design unit 2: forwarder-StructuralArchUnit" {  } { { "UNIT_Forwarding.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarder " "Found entity 1: forwarder" {  } { { "UNIT_Forwarding.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_hazards.vhd 3 1 " "Found 3 design units, including 1 entities, in source file unit_hazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIT_Hazards " "Found design unit 1: UNIT_Hazards" {  } { { "UNIT_Hazards.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hazardUnit-StructuralArchUnit " "Found design unit 2: hazardUnit-StructuralArchUnit" {  } { { "UNIT_Hazards.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "UNIT_Hazards.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_aluin.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux_aluin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_ALUin " "Found design unit 1: MUX_ALUin" {  } { { "MUX_ALUin.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 selector-StructuralArchUnit " "Found design unit 2: selector-StructuralArchUnit" {  } { { "MUX_ALUin.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "MUX_ALUin.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jropt.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux_jropt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_JRopt " "Found design unit 1: MUX_JRopt" {  } { { "MUX_JRopt.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JRSelector-StructuralArchUnit " "Found design unit 2: JRSelector-StructuralArchUnit" {  } { { "MUX_JRopt.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 JRSelector " "Found entity 1: JRSelector" {  } { { "MUX_JRopt.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_idex.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_IDEX " "Found design unit 1: REG_IDEX" {  } { { "REG_IDEX.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_ID_EX-StructuralArchUnit " "Found design unit 2: reg_ID_EX-StructuralArchUnit" {  } { { "REG_IDEX.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "REG_IDEX.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_exmem.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_exmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_EXMEM " "Found design unit 1: REG_EXMEM" {  } { { "REG_EXMEM.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_EX_MEM-StructuralArchUnit " "Found design unit 2: reg_EX_MEM-StructuralArchUnit" {  } { { "REG_EXMEM.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_EX_MEM " "Found entity 1: reg_EX_MEM" {  } { { "REG_EXMEM.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558666116804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyCircuit " "Elaborating entity \"MyCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558666116851 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wasJump MyCircuit.vhd(222) " "VHDL Signal Declaration warning at MyCircuit.vhd(222): used implicit default value for signal \"wasJump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IF_Flush MyCircuit.vhd(225) " "VHDL Signal Declaration warning at MyCircuit.vhd(225): used explicit default value for signal \"IF_Flush\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IF_Enable MyCircuit.vhd(226) " "VHDL Signal Declaration warning at MyCircuit.vhd(226): used explicit default value for signal \"IF_Enable\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcode MyCircuit.vhd(228) " "VHDL Signal Declaration warning at MyCircuit.vhd(228): used explicit default value for signal \"opcode\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RD MyCircuit.vhd(229) " "VHDL Signal Declaration warning at MyCircuit.vhd(229): used explicit default value for signal \"RD\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R1AD MyCircuit.vhd(230) " "VHDL Signal Declaration warning at MyCircuit.vhd(230): used explicit default value for signal \"R1AD\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RT MyCircuit.vhd(231) " "VHDL Signal Declaration warning at MyCircuit.vhd(231): used explicit default value for signal \"RT\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "func MyCircuit.vhd(232) " "VHDL Signal Declaration warning at MyCircuit.vhd(232): used explicit default value for signal \"func\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "immediate MyCircuit.vhd(233) " "VHDL Signal Declaration warning at MyCircuit.vhd(233): used explicit default value for signal \"immediate\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "jumpShortAddr MyCircuit.vhd(234) " "VHDL Signal Declaration warning at MyCircuit.vhd(234): used explicit default value for signal \"jumpShortAddr\" because signal was never assigned a value" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wasJumpOut_IDEX MyCircuit.vhd(245) " "Verilog HDL or VHDL warning at MyCircuit.vhd(245): object \"wasJumpOut_IDEX\" assigned a value but never read" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJump_IDEX MyCircuit.vhd(245) " "Verilog HDL or VHDL warning at MyCircuit.vhd(245): object \"isJump_IDEX\" assigned a value but never read" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isJR_IDEX MyCircuit.vhd(245) " "Verilog HDL or VHDL warning at MyCircuit.vhd(245): object \"isJR_IDEX\" assigned a value but never read" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RT MyCircuit.vhd(270) " "VHDL Process Statement warning at MyCircuit.vhd(270): signal \"RT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD MyCircuit.vhd(272) " "VHDL Process Statement warning at MyCircuit.vhd(272): signal \"RD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD MyCircuit.vhd(274) " "VHDL Process Statement warning at MyCircuit.vhd(274): signal \"RD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1Output MyCircuit.vhd(296) " "VHDL Process Statement warning at MyCircuit.vhd(296): signal \"S1Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outIFID_PC MyCircuit.vhd(298) " "VHDL Process Statement warning at MyCircuit.vhd(298): signal \"outIFID_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate16_IDEX MyCircuit.vhd(301) " "VHDL Process Statement warning at MyCircuit.vhd(301): signal \"immediate16_IDEX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S2Output MyCircuit.vhd(303) " "VHDL Process Statement warning at MyCircuit.vhd(303): signal \"S2Output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fromData MyCircuit.vhd(316) " "VHDL Process Statement warning at MyCircuit.vhd(316): signal \"fromData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyData MyCircuit.vhd(318) " "VHDL Process Statement warning at MyCircuit.vhd(318): signal \"keyData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_EXMEM MyCircuit.vhd(320) " "VHDL Process Statement warning at MyCircuit.vhd(320): signal \"Result_EXMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116851 "|MyCircuit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:PC " "Elaborating entity \"reg\" for hierarchy \"reg:PC\"" {  } { { "MyCircuit.vhd" "PC" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 reg:PC\|DFF1:U0 " "Elaborating entity \"DFF1\" for hierarchy \"reg:PC\|DFF1:U0\"" {  } { { "DFF_16bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF_16bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYNAND2 reg:PC\|DFF1:U0\|MYNAND2:U0 " "Elaborating entity \"MYNAND2\" for hierarchy \"reg:PC\|DFF1:U0\|MYNAND2:U0\"" {  } { { "DFF1bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYAND2 reg:PC\|DFF1:U0\|MYAND2:U2 " "Elaborating entity \"MYAND2\" for hierarchy \"reg:PC\|DFF1:U0\|MYAND2:U2\"" {  } { { "DFF1bit.vhd" "U2" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYNOT1 reg:PC\|DFF1:U0\|MYNOT1:U4 " "Elaborating entity \"MYNOT1\" for hierarchy \"reg:PC\|DFF1:U0\|MYNOT1:U4\"" {  } { { "DFF1bit.vhd" "U4" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DFF1bit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF_ID reg_IF_ID:IFIDREG " "Elaborating entity \"reg_IF_ID\" for hierarchy \"reg_IF_ID:IFIDREG\"" {  } { { "MyCircuit.vhd" "IFIDREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo1 reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0 " "Elaborating entity \"PipelineRegisterNo1\" for hierarchy \"reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\"" {  } { { "REG_IFID.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IFID.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_Enable basic_func3.vhd(718) " "VHDL Process Statement warning at basic_func3.vhd(718): signal \"IF_ID_Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCin basic_func3.vhd(719) " "VHDL Process Statement warning at basic_func3.vhd(719): signal \"PCin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command basic_func3.vhd(720) " "VHDL Process Statement warning at basic_func3.vhd(720): signal \"command\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_Flush basic_func3.vhd(721) " "VHDL Process Statement warning at basic_func3.vhd(721): signal \"IF_Flush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout basic_func3.vhd(716) " "VHDL Process Statement warning at basic_func3.vhd(716): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "commandout basic_func3.vhd(716) " "VHDL Process Statement warning at basic_func3.vhd(716): inferring latch(es) for signal or variable \"commandout\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[0\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[0\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[1\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[1\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[2\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[2\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[3\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[3\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[4\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[4\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[5\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[5\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[6\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[6\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[7\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[7\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[8\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[8\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[9\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[9\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[10\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[10\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[11\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[11\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[12\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[12\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[13\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[13\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[14\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[14\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "commandout\[15\] basic_func3.vhd(716) " "Inferred latch for \"commandout\[15\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[0\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[0\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[1\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[1\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[2\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[2\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[3\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[3\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[4\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[4\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[5\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[5\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[6\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[6\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[7\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[7\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[8\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[8\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[9\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[9\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[10\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[10\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[11\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[11\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[12\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[12\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[13\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[13\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[14\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[14\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout\[15\] basic_func3.vhd(716) " "Inferred latch for \"PCout\[15\]\" at basic_func3.vhd(716)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666116992 "|MyCircuit|reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtender signExtender:SignExtend " "Elaborating entity \"signExtender\" for hierarchy \"signExtender:SignExtend\"" {  } { { "MyCircuit.vhd" "SignExtend" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtenderNo1 signExtender:SignExtend\|SignExtenderNo1:U0 " "Elaborating entity \"SignExtenderNo1\" for hierarchy \"signExtender:SignExtend\|SignExtenderNo1:U0\"" {  } { { "Sign_Extender.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/Sign_Extender.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JRSelector JRSelector:JR " "Elaborating entity \"JRSelector\" for hierarchy \"JRSelector:JR\"" {  } { { "MyCircuit.vhd" "JR" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo11 JRSelector:JR\|MPlexerNo11:U0 " "Elaborating entity \"MPlexerNo11\" for hierarchy \"JRSelector:JR\|MPlexerNo11:U0\"" {  } { { "MUX_JRopt.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_JRopt.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit hazardUnit:Hazard " "Elaborating entity \"hazardUnit\" for hierarchy \"hazardUnit:Hazard\"" {  } { { "MyCircuit.vhd" "Hazard" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazzardDetector hazardUnit:Hazard\|HazzardDetector:U0 " "Elaborating entity \"HazzardDetector\" for hierarchy \"hazardUnit:Hazard\|HazzardDetector:U0\"" {  } { { "UNIT_Hazards.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Hazards.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666116992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trapUnit trapUnit:Trap " "Elaborating entity \"trapUnit\" for hierarchy \"trapUnit:Trap\"" {  } { { "MyCircuit.vhd" "Trap" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DummiesTrapper trapUnit:Trap\|DummiesTrapper:U0 " "Elaborating entity \"DummiesTrapper\" for hierarchy \"trapUnit:Trap\|DummiesTrapper:U0\"" {  } { { "UNIT_Traps.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Traps.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Controler " "Elaborating entity \"control\" for hierarchy \"control:Controler\"" {  } { { "MyCircuit.vhd" "Controler" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlCircuit control:Controler\|ControlCircuit:U0 " "Elaborating entity \"ControlCircuit\" for hierarchy \"control:Controler\|ControlCircuit:U0\"" {  } { { "ALU_ControlCircuit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_ControlCircuit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outRType basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outRType\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outLdWord basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outLdWord\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outStWord basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outStWord\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outMPFC basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outMPFC\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outBranch basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outBranch\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outReadDig basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outReadDig\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outWriteDig basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outWriteDig\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outJReg basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outJReg\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outJType basic_func3.vhd(451) " "VHDL Process Statement warning at basic_func3.vhd(451): inferring latch(es) for signal or variable \"outJType\", which holds its previous value in one or more paths through the process" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outJType basic_func3.vhd(451) " "Inferred latch for \"outJType\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outJReg basic_func3.vhd(451) " "Inferred latch for \"outJReg\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outWriteDig basic_func3.vhd(451) " "Inferred latch for \"outWriteDig\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outReadDig basic_func3.vhd(451) " "Inferred latch for \"outReadDig\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outBranch basic_func3.vhd(451) " "Inferred latch for \"outBranch\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMPFC basic_func3.vhd(451) " "Inferred latch for \"outMPFC\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outStWord basic_func3.vhd(451) " "Inferred latch for \"outStWord\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLdWord basic_func3.vhd(451) " "Inferred latch for \"outLdWord\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outRType basic_func3.vhd(451) " "Inferred latch for \"outRType\" at basic_func3.vhd(451)" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558666117007 "|MyCircuit|control:Controler|ControlCircuit:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:RegisterFile " "Elaborating entity \"regFile\" for hierarchy \"regFile:RegisterFile\"" {  } { { "MyCircuit.vhd" "RegisterFile" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode3to8 regFile:RegisterFile\|decode3to8:U0 " "Elaborating entity \"decode3to8\" for hierarchy \"regFile:RegisterFile\|decode3to8:U0\"" {  } { { "REG_FILE.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCoder3To8 regFile:RegisterFile\|decode3to8:U0\|DCoder3To8:U0 " "Elaborating entity \"DCoder3To8\" for hierarchy \"regFile:RegisterFile\|decode3to8:U0\|DCoder3To8:U0\"" {  } { { "DEC_3To8.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/DEC_3To8.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 regFile:RegisterFile\|reg0:U1 " "Elaborating entity \"reg0\" for hierarchy \"regFile:RegisterFile\|reg0:U1\"" {  } { { "REG_FILE.vhd" "U1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReseterNo1 regFile:RegisterFile\|reg0:U1\|ReseterNo1:U0 " "Elaborating entity \"ReseterNo1\" for hierarchy \"regFile:RegisterFile\|reg0:U1\|ReseterNo1:U0\"" {  } { { "REG0_16bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG0_16bit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 regFile:RegisterFile\|mux8:U9 " "Elaborating entity \"mux8\" for hierarchy \"regFile:RegisterFile\|mux8:U9\"" {  } { { "REG_FILE.vhd" "U9" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_FILE.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexer8To1 regFile:RegisterFile\|mux8:U9\|MPlexer8To1:U0 " "Elaborating entity \"MPlexer8To1\" for hierarchy \"regFile:RegisterFile\|mux8:U9\|MPlexer8To1:U0\"" {  } { { "MUX_8To1.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_8To1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ID_EX reg_ID_EX:IDEXREG " "Elaborating entity \"reg_ID_EX\" for hierarchy \"reg_ID_EX:IDEXREG\"" {  } { { "MyCircuit.vhd" "IDEXREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo2 reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0 " "Elaborating entity \"PipelineRegisterNo2\" for hierarchy \"reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0\"" {  } { { "REG_IDEX.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_IDEX.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:Selector1 " "Elaborating entity \"selector\" for hierarchy \"selector:Selector1\"" {  } { { "MyCircuit.vhd" "Selector1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo10 selector:Selector1\|MPlexerNo10:U0 " "Elaborating entity \"MPlexerNo10\" for hierarchy \"selector:Selector1\|MPlexerNo10:U0\"" {  } { { "MUX_ALUin.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MUX_ALUin.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarder forwarder:ForwardUnit " "Elaborating entity \"forwarder\" for hierarchy \"forwarder:ForwardUnit\"" {  } { { "MyCircuit.vhd" "ForwardUnit" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwarderNo1 forwarder:ForwardUnit\|ForwarderNo1:U0 " "Elaborating entity \"ForwarderNo1\" for hierarchy \"forwarder:ForwardUnit\|ForwarderNo1:U0\"" {  } { { "UNIT_Forwarding.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/UNIT_Forwarding.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU16 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU16\"" {  } { { "MyCircuit.vhd" "ALU16" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU:ALU16\|ALU1:U0 " "Elaborating entity \"ALU1\" for hierarchy \"ALU:ALU16\|ALU1:U0\"" {  } { { "ALU_16bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALU:ALU16\|ALU1:U0\|ALUcontrol:A0 " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\"" {  } { { "ALU1bit.vhd" "A0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo3 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo3:A0 " "Elaborating entity \"MPlexerNo3\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo3:A0\"" {  } { { "ALU_Control.vhd" "A0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo4 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo4:A1 " "Elaborating entity \"MPlexerNo4\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo4:A1\"" {  } { { "ALU_Control.vhd" "A1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo5 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo5:A2 " "Elaborating entity \"MPlexerNo5\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo5:A2\"" {  } { { "ALU_Control.vhd" "A2" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo6 ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo6:A3 " "Elaborating entity \"MPlexerNo6\" for hierarchy \"ALU:ALU16\|ALU1:U0\|ALUcontrol:A0\|MPlexerNo6:A3\"" {  } { { "ALU_Control.vhd" "A3" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_Control.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666117997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo1 ALU:ALU16\|ALU1:U0\|MPlexerNo1:U0 " "Elaborating entity \"MPlexerNo1\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MPlexerNo1:U0\"" {  } { { "ALU1bit.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo9 ALU:ALU16\|ALU1:U0\|MPlexerNo9:U1 " "Elaborating entity \"MPlexerNo9\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MPlexerNo9:U1\"" {  } { { "ALU1bit.vhd" "U1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYOR2 ALU:ALU16\|ALU1:U0\|MYOR2:U3 " "Elaborating entity \"MYOR2\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MYOR2:U3\"" {  } { { "ALU1bit.vhd" "U3" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderNo1 ALU:ALU16\|ALU1:U0\|AdderNo1:U4 " "Elaborating entity \"AdderNo1\" for hierarchy \"ALU:ALU16\|ALU1:U0\|AdderNo1:U4\"" {  } { { "ALU1bit.vhd" "U4" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MYXOR2 ALU:ALU16\|ALU1:U0\|MYXOR2:U5 " "Elaborating entity \"MYXOR2\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MYXOR2:U5\"" {  } { { "ALU1bit.vhd" "U5" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo2 ALU:ALU16\|ALU1:U0\|MPlexerNo2:U6 " "Elaborating entity \"MPlexerNo2\" for hierarchy \"ALU:ALU16\|ALU1:U0\|MPlexerNo2:U6\"" {  } { { "ALU1bit.vhd" "U6" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU:ALU16\|ALU2:U1 " "Elaborating entity \"ALU2\" for hierarchy \"ALU:ALU16\|ALU2:U1\"" {  } { { "ALU_16bit.vhd" "U1" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal ALU1bit.vhd(153) " "Verilog HDL or VHDL warning at ALU1bit.vhd(153): object \"internal\" assigned a value but never read" {  } { { "ALU1bit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU1bit.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558666118013 "|MyCircuit|ALU:U2|ALU2:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo7 ALU:ALU16\|MPlexerNo7:U17 " "Elaborating entity \"MPlexerNo7\" for hierarchy \"ALU:ALU16\|MPlexerNo7:U17\"" {  } { { "ALU_16bit.vhd" "U17" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparerNo1 ALU:ALU16\|ComparerNo1:U18 " "Elaborating entity \"ComparerNo1\" for hierarchy \"ALU:ALU16\|ComparerNo1:U18\"" {  } { { "ALU_16bit.vhd" "U18" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPlexerNo8 ALU:ALU16\|MPlexerNo8:U19 " "Elaborating entity \"MPlexerNo8\" for hierarchy \"ALU:ALU16\|MPlexerNo8:U19\"" {  } { { "ALU_16bit.vhd" "U19" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/ALU_16bit.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX_MEM reg_EX_MEM:EXMEMREG " "Elaborating entity \"reg_EX_MEM\" for hierarchy \"reg_EX_MEM:EXMEMREG\"" {  } { { "MyCircuit.vhd" "EXMEMREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo3 reg_EX_MEM:EXMEMREG\|PipelineRegisterNo3:U0 " "Elaborating entity \"PipelineRegisterNo3\" for hierarchy \"reg_EX_MEM:EXMEMREG\|PipelineRegisterNo3:U0\"" {  } { { "REG_EXMEM.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_EXMEM.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM_WB reg_MEM_WB:MEMWBREG " "Elaborating entity \"reg_MEM_WB\" for hierarchy \"reg_MEM_WB:MEMWBREG\"" {  } { { "MyCircuit.vhd" "MEMWBREG" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegisterNo4 reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0 " "Elaborating entity \"PipelineRegisterNo4\" for hierarchy \"reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\"" {  } { { "REG_MEMWB.vhd" "U0" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/REG_MEMWB.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558666118169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[0\] GND " "Pin \"regOUT\[0\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[1\] GND " "Pin \"regOUT\[1\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[2\] GND " "Pin \"regOUT\[2\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[3\] GND " "Pin \"regOUT\[3\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[4\] GND " "Pin \"regOUT\[4\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[5\] GND " "Pin \"regOUT\[5\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[6\] GND " "Pin \"regOUT\[6\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[7\] GND " "Pin \"regOUT\[7\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[8\] GND " "Pin \"regOUT\[8\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[9\] GND " "Pin \"regOUT\[9\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[10\] GND " "Pin \"regOUT\[10\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[11\] GND " "Pin \"regOUT\[11\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[12\] GND " "Pin \"regOUT\[12\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[13\] GND " "Pin \"regOUT\[13\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[14\] GND " "Pin \"regOUT\[14\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regOUT\[15\] GND " "Pin \"regOUT\[15\]\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|regOUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataWriteFlag GND " "Pin \"DataWriteFlag\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|DataWriteFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyEnable GND " "Pin \"keyEnable\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|keyEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "printEnable GND " "Pin \"printEnable\" is stuck at GND" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558666119508 "|MyCircuit|printEnable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558666119508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558666120055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558666121086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121086 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[0\] " "No output dependent on input pin \"keyData\[0\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[0\] " "No output dependent on input pin \"fromData\[0\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[1\] " "No output dependent on input pin \"keyData\[1\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[1\] " "No output dependent on input pin \"fromData\[1\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[2\] " "No output dependent on input pin \"keyData\[2\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[2\] " "No output dependent on input pin \"fromData\[2\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[3\] " "No output dependent on input pin \"keyData\[3\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[3\] " "No output dependent on input pin \"fromData\[3\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[4\] " "No output dependent on input pin \"keyData\[4\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[4\] " "No output dependent on input pin \"fromData\[4\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[5\] " "No output dependent on input pin \"keyData\[5\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[5\] " "No output dependent on input pin \"fromData\[5\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[6\] " "No output dependent on input pin \"keyData\[6\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[6\] " "No output dependent on input pin \"fromData\[6\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[7\] " "No output dependent on input pin \"keyData\[7\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[7\] " "No output dependent on input pin \"fromData\[7\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[8\] " "No output dependent on input pin \"keyData\[8\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[8\] " "No output dependent on input pin \"fromData\[8\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[9\] " "No output dependent on input pin \"keyData\[9\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[9\] " "No output dependent on input pin \"fromData\[9\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[10\] " "No output dependent on input pin \"keyData\[10\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[10\] " "No output dependent on input pin \"fromData\[10\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[11\] " "No output dependent on input pin \"keyData\[11\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[11\] " "No output dependent on input pin \"fromData\[11\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[12\] " "No output dependent on input pin \"keyData\[12\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[12\] " "No output dependent on input pin \"fromData\[12\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[13\] " "No output dependent on input pin \"keyData\[13\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[13\] " "No output dependent on input pin \"fromData\[13\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[14\] " "No output dependent on input pin \"keyData\[14\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[14\] " "No output dependent on input pin \"fromData\[14\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyData\[15\] " "No output dependent on input pin \"keyData\[15\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|keyData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fromData\[15\] " "No output dependent on input pin \"fromData\[15\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|fromData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666121164 "|MyCircuit|instr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1558666121164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1007 " "Implemented 1007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558666121164 ""} { "Info" "ICUT_CUT_TM_OPINS" "243 " "Implemented 243 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558666121164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "714 " "Implemented 714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558666121164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558666121164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666121211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:48:41 2019 " "Processing ended: Fri May 24 05:48:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666121211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666121211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666121211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558666121211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558666122106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666122106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:48:41 2019 " "Processing started: Fri May 24 05:48:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666122106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558666122106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MyCircuit -c MyCircuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MyCircuit -c MyCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558666122106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1558666122153 ""}
{ "Info" "0" "" "Project  = MyCircuit" {  } {  } 0 0 "Project  = MyCircuit" 0 0 "Fitter" 0 0 1558666122153 ""}
{ "Info" "0" "" "Revision = MyCircuit" {  } {  } 0 0 "Revision = MyCircuit" 0 0 "Fitter" 0 0 1558666122153 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1558666122232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyCircuit EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MyCircuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558666122232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558666122264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558666122264 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558666122330 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558666122346 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558666122722 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558666122722 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558666122722 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 3367 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558666122722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 3368 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558666122722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 3369 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558666122722 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558666122722 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "293 293 " "No exact pin location assignment(s) for 293 pins of 293 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[0\] " "Pin regOUT\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1675 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[1\] " "Pin regOUT\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1676 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[2\] " "Pin regOUT\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1677 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[3\] " "Pin regOUT\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1678 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[4\] " "Pin regOUT\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1679 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[5\] " "Pin regOUT\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1680 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[6\] " "Pin regOUT\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1681 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[7\] " "Pin regOUT\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1682 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[8\] " "Pin regOUT\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1683 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[9\] " "Pin regOUT\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1684 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[10\] " "Pin regOUT\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1685 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[11\] " "Pin regOUT\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1686 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[12\] " "Pin regOUT\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1687 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[13\] " "Pin regOUT\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1688 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[14\] " "Pin regOUT\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1689 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[15\] " "Pin regOUT\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1690 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[16\] " "Pin regOUT\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[16] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1691 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[17\] " "Pin regOUT\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[17] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1692 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[18\] " "Pin regOUT\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[18] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1693 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[19\] " "Pin regOUT\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[19] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1694 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[20\] " "Pin regOUT\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[20] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1695 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[21\] " "Pin regOUT\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[21] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1696 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[22\] " "Pin regOUT\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[22] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1697 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[23\] " "Pin regOUT\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[23] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1698 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[24\] " "Pin regOUT\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[24] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1699 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[25\] " "Pin regOUT\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[25] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1700 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[26\] " "Pin regOUT\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[26] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1701 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[27\] " "Pin regOUT\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[27] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1702 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[28\] " "Pin regOUT\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[28] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1703 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[29\] " "Pin regOUT\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[29] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1704 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[30\] " "Pin regOUT\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[30] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1705 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[31\] " "Pin regOUT\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[31] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1706 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[32\] " "Pin regOUT\[32\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[32] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1707 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[33\] " "Pin regOUT\[33\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[33] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1708 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[34\] " "Pin regOUT\[34\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[34] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1709 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[35\] " "Pin regOUT\[35\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[35] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1710 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[36\] " "Pin regOUT\[36\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[36] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1711 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[37\] " "Pin regOUT\[37\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[37] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1712 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[38\] " "Pin regOUT\[38\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[38] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1713 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[39\] " "Pin regOUT\[39\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[39] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1714 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[40\] " "Pin regOUT\[40\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[40] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1715 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[41\] " "Pin regOUT\[41\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[41] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1716 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[42\] " "Pin regOUT\[42\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[42] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1717 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[43\] " "Pin regOUT\[43\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[43] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1718 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[44\] " "Pin regOUT\[44\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[44] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1719 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[45\] " "Pin regOUT\[45\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[45] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1720 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[46\] " "Pin regOUT\[46\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[46] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1721 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[47\] " "Pin regOUT\[47\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[47] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1722 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[48\] " "Pin regOUT\[48\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[48] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1723 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[49\] " "Pin regOUT\[49\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[49] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1724 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[50\] " "Pin regOUT\[50\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[50] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1725 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[51\] " "Pin regOUT\[51\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[51] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1726 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[52\] " "Pin regOUT\[52\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[52] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1727 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[53\] " "Pin regOUT\[53\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[53] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1728 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[54\] " "Pin regOUT\[54\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[54] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1729 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[55\] " "Pin regOUT\[55\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[55] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1730 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[56\] " "Pin regOUT\[56\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[56] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1731 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[57\] " "Pin regOUT\[57\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[57] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1732 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[58\] " "Pin regOUT\[58\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[58] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1733 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[59\] " "Pin regOUT\[59\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[59] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1734 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[60\] " "Pin regOUT\[60\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[60] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1735 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[61\] " "Pin regOUT\[61\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[61] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1736 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[62\] " "Pin regOUT\[62\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[62] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1737 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[63\] " "Pin regOUT\[63\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[63] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1738 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[64\] " "Pin regOUT\[64\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[64] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1739 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[65\] " "Pin regOUT\[65\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[65] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1740 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[66\] " "Pin regOUT\[66\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[66] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1741 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[67\] " "Pin regOUT\[67\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[67] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1742 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[68\] " "Pin regOUT\[68\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[68] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1743 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[69\] " "Pin regOUT\[69\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[69] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1744 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[70\] " "Pin regOUT\[70\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[70] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1745 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[71\] " "Pin regOUT\[71\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[71] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1746 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[72\] " "Pin regOUT\[72\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[72] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1747 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[73\] " "Pin regOUT\[73\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[73] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1748 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[74\] " "Pin regOUT\[74\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[74] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1749 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[75\] " "Pin regOUT\[75\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[75] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1750 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[76\] " "Pin regOUT\[76\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[76] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1751 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[77\] " "Pin regOUT\[77\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[77] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1752 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[78\] " "Pin regOUT\[78\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[78] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1753 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[79\] " "Pin regOUT\[79\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[79] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1754 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[80\] " "Pin regOUT\[80\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[80] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1755 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[81\] " "Pin regOUT\[81\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[81] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1756 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[82\] " "Pin regOUT\[82\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[82] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1757 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[83\] " "Pin regOUT\[83\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[83] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1758 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[84\] " "Pin regOUT\[84\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[84] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1759 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[85\] " "Pin regOUT\[85\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[85] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1760 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[86\] " "Pin regOUT\[86\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[86] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1761 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[87\] " "Pin regOUT\[87\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[87] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1762 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[88\] " "Pin regOUT\[88\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[88] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1763 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[89\] " "Pin regOUT\[89\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[89] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1764 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[90\] " "Pin regOUT\[90\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[90] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1765 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[91\] " "Pin regOUT\[91\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[91] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1766 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[92\] " "Pin regOUT\[92\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[92] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1767 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[93\] " "Pin regOUT\[93\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[93] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1768 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[94\] " "Pin regOUT\[94\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[94] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1769 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[95\] " "Pin regOUT\[95\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[95] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1770 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[96\] " "Pin regOUT\[96\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[96] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1771 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[97\] " "Pin regOUT\[97\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[97] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1772 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[98\] " "Pin regOUT\[98\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[98] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[99\] " "Pin regOUT\[99\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[99] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[100\] " "Pin regOUT\[100\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[100] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[100] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[101\] " "Pin regOUT\[101\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[101] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[101] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[102\] " "Pin regOUT\[102\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[102] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[102] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[103\] " "Pin regOUT\[103\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[103] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[103] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[104\] " "Pin regOUT\[104\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[104] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[104] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[105\] " "Pin regOUT\[105\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[105] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[105] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[106\] " "Pin regOUT\[106\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[106] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[106] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[107\] " "Pin regOUT\[107\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[107] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[107] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[108\] " "Pin regOUT\[108\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[108] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[108] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[109\] " "Pin regOUT\[109\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[109] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[109] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[110\] " "Pin regOUT\[110\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[110] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[110] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1785 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[111\] " "Pin regOUT\[111\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[111] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[111] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1786 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[112\] " "Pin regOUT\[112\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[112] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1787 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[113\] " "Pin regOUT\[113\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[113] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[113] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1788 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[114\] " "Pin regOUT\[114\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[114] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[114] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[115\] " "Pin regOUT\[115\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[115] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[115] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[116\] " "Pin regOUT\[116\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[116] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[116] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[117\] " "Pin regOUT\[117\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[117] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[117] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[118\] " "Pin regOUT\[118\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[118] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[118] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1793 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[119\] " "Pin regOUT\[119\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[119] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[119] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1794 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[120\] " "Pin regOUT\[120\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[120] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[120] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1795 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[121\] " "Pin regOUT\[121\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[121] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[121] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1796 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[122\] " "Pin regOUT\[122\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[122] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[122] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1797 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[123\] " "Pin regOUT\[123\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[123] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[123] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1798 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[124\] " "Pin regOUT\[124\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[124] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[124] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1799 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[125\] " "Pin regOUT\[125\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[125] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[125] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1800 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[126\] " "Pin regOUT\[126\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[126] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[126] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1801 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[127\] " "Pin regOUT\[127\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[127] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[127] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1802 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[128\] " "Pin regOUT\[128\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[128] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[128] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[129\] " "Pin regOUT\[129\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[129] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[129] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1804 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[130\] " "Pin regOUT\[130\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[130] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[130] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1805 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[131\] " "Pin regOUT\[131\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[131] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[131] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1806 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[132\] " "Pin regOUT\[132\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[132] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[132] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1807 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[133\] " "Pin regOUT\[133\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[133] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[133] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1808 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[134\] " "Pin regOUT\[134\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[134] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[134] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[135\] " "Pin regOUT\[135\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[135] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[135] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1810 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[136\] " "Pin regOUT\[136\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[136] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[136] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1811 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[137\] " "Pin regOUT\[137\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[137] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[137] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[138\] " "Pin regOUT\[138\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[138] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[138] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1813 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[139\] " "Pin regOUT\[139\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[139] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[139] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1814 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[140\] " "Pin regOUT\[140\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[140] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[140] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1815 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[141\] " "Pin regOUT\[141\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[141] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[141] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1816 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[142\] " "Pin regOUT\[142\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[142] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[142] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1817 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[143\] " "Pin regOUT\[143\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[143] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[143] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1818 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[0\] " "Pin Result\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[1\] " "Pin Result\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1820 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[2\] " "Pin Result\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1821 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[3\] " "Pin Result\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1822 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[4\] " "Pin Result\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1823 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[5\] " "Pin Result\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1824 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[6\] " "Pin Result\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1825 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[7\] " "Pin Result\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1826 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[8\] " "Pin Result\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1827 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[9\] " "Pin Result\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1828 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[10\] " "Pin Result\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1829 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[11\] " "Pin Result\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1830 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[12\] " "Pin Result\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1831 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[13\] " "Pin Result\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1832 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[14\] " "Pin Result\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1833 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[15\] " "Pin Result\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1834 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[0\] " "Pin instructionAD\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1835 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[1\] " "Pin instructionAD\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1836 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[2\] " "Pin instructionAD\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1837 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[3\] " "Pin instructionAD\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1838 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[4\] " "Pin instructionAD\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1839 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[5\] " "Pin instructionAD\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1840 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[6\] " "Pin instructionAD\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1841 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[7\] " "Pin instructionAD\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1842 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[8\] " "Pin instructionAD\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1843 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[9\] " "Pin instructionAD\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1844 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[10\] " "Pin instructionAD\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1845 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[11\] " "Pin instructionAD\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1846 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[12\] " "Pin instructionAD\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1847 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[13\] " "Pin instructionAD\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1848 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[14\] " "Pin instructionAD\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1849 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[15\] " "Pin instructionAD\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1850 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[0\] " "Pin dataAD\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1867 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[1\] " "Pin dataAD\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1868 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[2\] " "Pin dataAD\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1869 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[3\] " "Pin dataAD\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1870 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[4\] " "Pin dataAD\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1871 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[5\] " "Pin dataAD\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1872 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[6\] " "Pin dataAD\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1873 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[7\] " "Pin dataAD\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1874 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[8\] " "Pin dataAD\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1875 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[9\] " "Pin dataAD\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1876 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[10\] " "Pin dataAD\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1877 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[11\] " "Pin dataAD\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1878 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[12\] " "Pin dataAD\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1879 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[13\] " "Pin dataAD\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1880 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[14\] " "Pin dataAD\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1881 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[15\] " "Pin dataAD\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1882 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[0\] " "Pin toData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1899 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[1\] " "Pin toData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1900 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[2\] " "Pin toData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1901 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[3\] " "Pin toData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1902 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[4\] " "Pin toData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1903 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[5\] " "Pin toData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1904 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[6\] " "Pin toData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[7\] " "Pin toData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1906 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[8\] " "Pin toData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1907 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[9\] " "Pin toData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1908 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[10\] " "Pin toData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1909 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[11\] " "Pin toData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1910 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[12\] " "Pin toData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1911 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[13\] " "Pin toData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1912 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[14\] " "Pin toData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1913 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[15\] " "Pin toData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1914 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataWriteFlag " "Pin DataWriteFlag not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { DataWriteFlag } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 58 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataWriteFlag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1965 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyEnable " "Pin keyEnable not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyEnable } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 62 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1966 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printEnable " "Pin printEnable not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printEnable } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 67 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1967 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[0\] " "Pin printCode\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1931 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[1\] " "Pin printCode\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1932 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[2\] " "Pin printCode\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1933 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[3\] " "Pin printCode\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1934 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[4\] " "Pin printCode\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1935 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[5\] " "Pin printCode\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1936 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[6\] " "Pin printCode\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1937 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[7\] " "Pin printCode\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1938 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[8\] " "Pin printCode\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1939 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[9\] " "Pin printCode\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1940 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[10\] " "Pin printCode\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[11\] " "Pin printCode\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1942 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[12\] " "Pin printCode\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1943 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[13\] " "Pin printCode\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1944 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[14\] " "Pin printCode\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1945 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[15\] " "Pin printCode\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1946 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[0\] " "Pin printData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1947 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[1\] " "Pin printData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1948 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[2\] " "Pin printData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1949 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[3\] " "Pin printData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1950 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[4\] " "Pin printData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1951 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[5\] " "Pin printData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1952 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[6\] " "Pin printData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1953 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[7\] " "Pin printData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1954 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[8\] " "Pin printData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1955 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[9\] " "Pin printData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1956 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[10\] " "Pin printData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1957 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[11\] " "Pin printData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1958 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[12\] " "Pin printData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1959 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[13\] " "Pin printData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1960 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[14\] " "Pin printData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1961 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[15\] " "Pin printData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1962 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[0\] " "Pin keyData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1915 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[0\] " "Pin fromData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[1\] " "Pin keyData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1916 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[1\] " "Pin fromData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1884 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[2\] " "Pin keyData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1917 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[2\] " "Pin fromData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1885 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[3\] " "Pin keyData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1918 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[3\] " "Pin fromData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1886 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[4\] " "Pin keyData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1919 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[4\] " "Pin fromData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1887 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[5\] " "Pin keyData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1920 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[5\] " "Pin fromData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1888 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[6\] " "Pin keyData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1921 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[6\] " "Pin fromData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[7\] " "Pin keyData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1922 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[7\] " "Pin fromData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1890 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[8\] " "Pin keyData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1923 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[8\] " "Pin fromData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1891 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[9\] " "Pin keyData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1924 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[9\] " "Pin fromData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1892 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[10\] " "Pin keyData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1925 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[10\] " "Pin fromData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1893 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[11\] " "Pin keyData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1926 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[11\] " "Pin fromData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1894 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[12\] " "Pin keyData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1927 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[12\] " "Pin fromData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1895 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[13\] " "Pin keyData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1928 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[13\] " "Pin fromData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1896 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[14\] " "Pin keyData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1929 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[14\] " "Pin fromData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1897 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[15\] " "Pin keyData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1930 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[15\] " "Pin fromData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1898 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1856 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1854 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1855 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1859 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1857 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1858 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock2 " "Pin clock2 not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clock2 } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 38 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1964 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clock } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 37 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1963 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1864 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1865 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1866 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1863 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1861 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1860 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1862 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1853 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1852 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1851 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666122831 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1558666122831 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "282 " "TimeQuest Timing Analyzer is analyzing 282 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyCircuit.sdc " "Synopsys Design Constraints File file not found: 'MyCircuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122969 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U0\|U6\|compOut~1\|combout " "Node \"PC\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U0\|U6\|compOut~1\|dataa " "Node \"PC\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U15\|U6\|compOut~1\|combout " "Node \"PC\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U15\|U6\|compOut~1\|dataa " "Node \"PC\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U14\|U6\|compOut~1\|combout " "Node \"PC\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U14\|U6\|compOut~1\|dataa " "Node \"PC\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U13\|U6\|compOut~1\|combout " "Node \"PC\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U13\|U6\|compOut~1\|dataa " "Node \"PC\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U12\|U6\|compOut~1\|combout " "Node \"PC\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U12\|U6\|compOut~1\|dataa " "Node \"PC\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U11\|U6\|compOut~1\|combout " "Node \"PC\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U11\|U6\|compOut~1\|dataa " "Node \"PC\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U10\|U6\|compOut~1\|combout " "Node \"PC\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U10\|U6\|compOut~1\|dataa " "Node \"PC\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U9\|U6\|compOut~1\|combout " "Node \"PC\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U9\|U6\|compOut~1\|dataa " "Node \"PC\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U8\|U6\|compOut~1\|combout " "Node \"PC\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U8\|U6\|compOut~1\|dataa " "Node \"PC\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U7\|U6\|compOut~1\|combout " "Node \"PC\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U7\|U6\|compOut~1\|dataa " "Node \"PC\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U6\|U6\|compOut~1\|combout " "Node \"PC\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U6\|U6\|compOut~1\|dataa " "Node \"PC\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U5\|U6\|compOut~1\|combout " "Node \"PC\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U5\|U6\|compOut~1\|dataa " "Node \"PC\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U4\|U6\|compOut~1\|combout " "Node \"PC\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U4\|U6\|compOut~1\|dataa " "Node \"PC\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U3\|U6\|compOut~1\|combout " "Node \"PC\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U3\|U6\|compOut~1\|dataa " "Node \"PC\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U2\|U6\|compOut~1\|combout " "Node \"PC\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U2\|U6\|compOut~1\|dataa " "Node \"PC\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U1\|U6\|compOut~1\|combout " "Node \"PC\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U1\|U6\|compOut~1\|dataa " "Node \"PC\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666122984 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558666122984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[0\] " "Destination node reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[0\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 816 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0|regaddressout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[1\] " "Destination node reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[1\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 816 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0|regaddressout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1971 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[2\] " "Destination node reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[2\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 816 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0|regaddressout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1972 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0\|isEOR_IDEX " "Destination node reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0\|isEOR_IDEX" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 739 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_ID_EX:IDEXREG|PipelineRegisterNo2:U0|isEOR_IDEX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:PC\|DFF1:U0\|MYAND2:U8\|compOut " "Destination node reg:PC\|DFF1:U0\|MYAND2:U8\|compOut" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 827 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:PC|DFF1:U0|MYAND2:U8|compOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[13\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[13\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[14\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[14\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2094 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[15\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[15\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2095 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[12\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[12\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2092 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666123016 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558666123016 ""}  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clock } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 37 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1963 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558666123016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558666123109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558666123125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558666123125 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558666123125 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "292 unused 3.3V 49 243 0 " "Number of I/O pins in group: 292 (unused VREF, 3.3V VCCIO, 49 input, 243 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558666123141 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558666123141 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558666123141 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666123141 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558666123141 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558666123141 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666123234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558666124600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666124837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558666124852 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558666126633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666126633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558666126727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558666129789 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558666129789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666130977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558666130977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558666130977 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558666130993 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558666130993 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "243 " "Found 243 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[0\] 0 " "Pin \"regOUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[1\] 0 " "Pin \"regOUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[2\] 0 " "Pin \"regOUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[3\] 0 " "Pin \"regOUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[4\] 0 " "Pin \"regOUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[5\] 0 " "Pin \"regOUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[6\] 0 " "Pin \"regOUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[7\] 0 " "Pin \"regOUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[8\] 0 " "Pin \"regOUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[9\] 0 " "Pin \"regOUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[10\] 0 " "Pin \"regOUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[11\] 0 " "Pin \"regOUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[12\] 0 " "Pin \"regOUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[13\] 0 " "Pin \"regOUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[14\] 0 " "Pin \"regOUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[15\] 0 " "Pin \"regOUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[16\] 0 " "Pin \"regOUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[17\] 0 " "Pin \"regOUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[18\] 0 " "Pin \"regOUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[19\] 0 " "Pin \"regOUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[20\] 0 " "Pin \"regOUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[21\] 0 " "Pin \"regOUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[22\] 0 " "Pin \"regOUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[23\] 0 " "Pin \"regOUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[24\] 0 " "Pin \"regOUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[25\] 0 " "Pin \"regOUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[26\] 0 " "Pin \"regOUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[27\] 0 " "Pin \"regOUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[28\] 0 " "Pin \"regOUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[29\] 0 " "Pin \"regOUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[30\] 0 " "Pin \"regOUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[31\] 0 " "Pin \"regOUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[32\] 0 " "Pin \"regOUT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[33\] 0 " "Pin \"regOUT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[34\] 0 " "Pin \"regOUT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[35\] 0 " "Pin \"regOUT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[36\] 0 " "Pin \"regOUT\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[37\] 0 " "Pin \"regOUT\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[38\] 0 " "Pin \"regOUT\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[39\] 0 " "Pin \"regOUT\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[40\] 0 " "Pin \"regOUT\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[41\] 0 " "Pin \"regOUT\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[42\] 0 " "Pin \"regOUT\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[43\] 0 " "Pin \"regOUT\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[44\] 0 " "Pin \"regOUT\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[45\] 0 " "Pin \"regOUT\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[46\] 0 " "Pin \"regOUT\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[47\] 0 " "Pin \"regOUT\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[48\] 0 " "Pin \"regOUT\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[49\] 0 " "Pin \"regOUT\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[50\] 0 " "Pin \"regOUT\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[51\] 0 " "Pin \"regOUT\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[52\] 0 " "Pin \"regOUT\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[53\] 0 " "Pin \"regOUT\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[54\] 0 " "Pin \"regOUT\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[55\] 0 " "Pin \"regOUT\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[56\] 0 " "Pin \"regOUT\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[57\] 0 " "Pin \"regOUT\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[58\] 0 " "Pin \"regOUT\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[59\] 0 " "Pin \"regOUT\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[60\] 0 " "Pin \"regOUT\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[61\] 0 " "Pin \"regOUT\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[62\] 0 " "Pin \"regOUT\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[63\] 0 " "Pin \"regOUT\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[64\] 0 " "Pin \"regOUT\[64\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[65\] 0 " "Pin \"regOUT\[65\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[66\] 0 " "Pin \"regOUT\[66\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[67\] 0 " "Pin \"regOUT\[67\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[68\] 0 " "Pin \"regOUT\[68\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[69\] 0 " "Pin \"regOUT\[69\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[70\] 0 " "Pin \"regOUT\[70\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[71\] 0 " "Pin \"regOUT\[71\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[72\] 0 " "Pin \"regOUT\[72\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[73\] 0 " "Pin \"regOUT\[73\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[74\] 0 " "Pin \"regOUT\[74\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[75\] 0 " "Pin \"regOUT\[75\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[76\] 0 " "Pin \"regOUT\[76\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[77\] 0 " "Pin \"regOUT\[77\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[78\] 0 " "Pin \"regOUT\[78\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[79\] 0 " "Pin \"regOUT\[79\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[80\] 0 " "Pin \"regOUT\[80\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[81\] 0 " "Pin \"regOUT\[81\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[82\] 0 " "Pin \"regOUT\[82\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[83\] 0 " "Pin \"regOUT\[83\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[84\] 0 " "Pin \"regOUT\[84\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[85\] 0 " "Pin \"regOUT\[85\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[86\] 0 " "Pin \"regOUT\[86\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[87\] 0 " "Pin \"regOUT\[87\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[88\] 0 " "Pin \"regOUT\[88\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[89\] 0 " "Pin \"regOUT\[89\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[90\] 0 " "Pin \"regOUT\[90\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[91\] 0 " "Pin \"regOUT\[91\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[92\] 0 " "Pin \"regOUT\[92\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[93\] 0 " "Pin \"regOUT\[93\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[94\] 0 " "Pin \"regOUT\[94\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[95\] 0 " "Pin \"regOUT\[95\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[96\] 0 " "Pin \"regOUT\[96\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[97\] 0 " "Pin \"regOUT\[97\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[98\] 0 " "Pin \"regOUT\[98\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[99\] 0 " "Pin \"regOUT\[99\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[100\] 0 " "Pin \"regOUT\[100\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[101\] 0 " "Pin \"regOUT\[101\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[102\] 0 " "Pin \"regOUT\[102\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[103\] 0 " "Pin \"regOUT\[103\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[104\] 0 " "Pin \"regOUT\[104\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[105\] 0 " "Pin \"regOUT\[105\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[106\] 0 " "Pin \"regOUT\[106\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[107\] 0 " "Pin \"regOUT\[107\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[108\] 0 " "Pin \"regOUT\[108\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[109\] 0 " "Pin \"regOUT\[109\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[110\] 0 " "Pin \"regOUT\[110\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[111\] 0 " "Pin \"regOUT\[111\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[112\] 0 " "Pin \"regOUT\[112\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[113\] 0 " "Pin \"regOUT\[113\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[114\] 0 " "Pin \"regOUT\[114\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[115\] 0 " "Pin \"regOUT\[115\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[116\] 0 " "Pin \"regOUT\[116\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[117\] 0 " "Pin \"regOUT\[117\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[118\] 0 " "Pin \"regOUT\[118\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[119\] 0 " "Pin \"regOUT\[119\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[120\] 0 " "Pin \"regOUT\[120\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[121\] 0 " "Pin \"regOUT\[121\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[122\] 0 " "Pin \"regOUT\[122\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[123\] 0 " "Pin \"regOUT\[123\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[124\] 0 " "Pin \"regOUT\[124\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[125\] 0 " "Pin \"regOUT\[125\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[126\] 0 " "Pin \"regOUT\[126\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[127\] 0 " "Pin \"regOUT\[127\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[128\] 0 " "Pin \"regOUT\[128\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[129\] 0 " "Pin \"regOUT\[129\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[130\] 0 " "Pin \"regOUT\[130\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[131\] 0 " "Pin \"regOUT\[131\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[132\] 0 " "Pin \"regOUT\[132\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[133\] 0 " "Pin \"regOUT\[133\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[134\] 0 " "Pin \"regOUT\[134\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[135\] 0 " "Pin \"regOUT\[135\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[136\] 0 " "Pin \"regOUT\[136\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[137\] 0 " "Pin \"regOUT\[137\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[138\] 0 " "Pin \"regOUT\[138\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[139\] 0 " "Pin \"regOUT\[139\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[140\] 0 " "Pin \"regOUT\[140\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[141\] 0 " "Pin \"regOUT\[141\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[142\] 0 " "Pin \"regOUT\[142\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[143\] 0 " "Pin \"regOUT\[143\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[0\] 0 " "Pin \"Result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[1\] 0 " "Pin \"Result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[2\] 0 " "Pin \"Result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[3\] 0 " "Pin \"Result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[4\] 0 " "Pin \"Result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[5\] 0 " "Pin \"Result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[6\] 0 " "Pin \"Result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[7\] 0 " "Pin \"Result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[8\] 0 " "Pin \"Result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[9\] 0 " "Pin \"Result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[10\] 0 " "Pin \"Result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[11\] 0 " "Pin \"Result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[12\] 0 " "Pin \"Result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[13\] 0 " "Pin \"Result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[14\] 0 " "Pin \"Result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[15\] 0 " "Pin \"Result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[0\] 0 " "Pin \"instructionAD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[1\] 0 " "Pin \"instructionAD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[2\] 0 " "Pin \"instructionAD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[3\] 0 " "Pin \"instructionAD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[4\] 0 " "Pin \"instructionAD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[5\] 0 " "Pin \"instructionAD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[6\] 0 " "Pin \"instructionAD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[7\] 0 " "Pin \"instructionAD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[8\] 0 " "Pin \"instructionAD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[9\] 0 " "Pin \"instructionAD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[10\] 0 " "Pin \"instructionAD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[11\] 0 " "Pin \"instructionAD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[12\] 0 " "Pin \"instructionAD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[13\] 0 " "Pin \"instructionAD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[14\] 0 " "Pin \"instructionAD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[15\] 0 " "Pin \"instructionAD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[0\] 0 " "Pin \"dataAD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[1\] 0 " "Pin \"dataAD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[2\] 0 " "Pin \"dataAD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[3\] 0 " "Pin \"dataAD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[4\] 0 " "Pin \"dataAD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[5\] 0 " "Pin \"dataAD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[6\] 0 " "Pin \"dataAD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[7\] 0 " "Pin \"dataAD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[8\] 0 " "Pin \"dataAD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[9\] 0 " "Pin \"dataAD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[10\] 0 " "Pin \"dataAD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[11\] 0 " "Pin \"dataAD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[12\] 0 " "Pin \"dataAD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[13\] 0 " "Pin \"dataAD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[14\] 0 " "Pin \"dataAD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[15\] 0 " "Pin \"dataAD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[0\] 0 " "Pin \"toData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[1\] 0 " "Pin \"toData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[2\] 0 " "Pin \"toData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[3\] 0 " "Pin \"toData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[4\] 0 " "Pin \"toData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[5\] 0 " "Pin \"toData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[6\] 0 " "Pin \"toData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[7\] 0 " "Pin \"toData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[8\] 0 " "Pin \"toData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[9\] 0 " "Pin \"toData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[10\] 0 " "Pin \"toData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[11\] 0 " "Pin \"toData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[12\] 0 " "Pin \"toData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[13\] 0 " "Pin \"toData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[14\] 0 " "Pin \"toData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[15\] 0 " "Pin \"toData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataWriteFlag 0 " "Pin \"DataWriteFlag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyEnable 0 " "Pin \"keyEnable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printEnable 0 " "Pin \"printEnable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[0\] 0 " "Pin \"printCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[1\] 0 " "Pin \"printCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[2\] 0 " "Pin \"printCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[3\] 0 " "Pin \"printCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[4\] 0 " "Pin \"printCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[5\] 0 " "Pin \"printCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[6\] 0 " "Pin \"printCode\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[7\] 0 " "Pin \"printCode\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[8\] 0 " "Pin \"printCode\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[9\] 0 " "Pin \"printCode\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[10\] 0 " "Pin \"printCode\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[11\] 0 " "Pin \"printCode\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[12\] 0 " "Pin \"printCode\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[13\] 0 " "Pin \"printCode\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[14\] 0 " "Pin \"printCode\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[15\] 0 " "Pin \"printCode\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[0\] 0 " "Pin \"printData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[1\] 0 " "Pin \"printData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[2\] 0 " "Pin \"printData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[3\] 0 " "Pin \"printData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[4\] 0 " "Pin \"printData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[5\] 0 " "Pin \"printData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[6\] 0 " "Pin \"printData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[7\] 0 " "Pin \"printData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[8\] 0 " "Pin \"printData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[9\] 0 " "Pin \"printData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[10\] 0 " "Pin \"printData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[11\] 0 " "Pin \"printData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[12\] 0 " "Pin \"printData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[13\] 0 " "Pin \"printData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[14\] 0 " "Pin \"printData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[15\] 0 " "Pin \"printData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666131008 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1558666131008 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558666131243 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558666131289 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558666131539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666131789 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1558666131930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/output_files/MyCircuit.fit.smsg " "Generated suppressed messages file F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/output_files/MyCircuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558666132086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 391 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666132457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:48:52 2019 " "Processing ended: Fri May 24 05:48:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666132457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666132457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666132457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558666132457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558666133293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666133293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:48:53 2019 " "Processing started: Fri May 24 05:48:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666133293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558666133293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MyCircuit -c MyCircuit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MyCircuit -c MyCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558666133293 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558666134261 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558666134308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666134827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:48:54 2019 " "Processing ended: Fri May 24 05:48:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666134827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666134827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666134827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558666134827 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558666135507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558666135805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666135805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:48:55 2019 " "Processing started: Fri May 24 05:48:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666135805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558666135805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MyCircuit -c MyCircuit " "Command: quartus_sta MyCircuit -c MyCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558666135805 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558666135852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558666135961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558666135992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558666135992 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "282 " "TimeQuest Timing Analyzer is analyzing 282 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558666136070 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyCircuit.sdc " "Synopsys Design Constraints File file not found: 'MyCircuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock2 clock2 " "create_clock -period 1.000 -name clock2 clock2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " "create_clock -period 1.000 -name regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U15\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U15\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U15\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U6\|U15\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U14\|U6\|compOut~1\|datad " "Node \"RegisterFile\|U4\|U14\|U6\|compOut~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U14\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U14\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U14\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U7\|U14\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136086 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U13\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U13\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U13\|U6\|compOut~1\|datac " "Node \"RegisterFile\|U8\|U13\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U13\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U7\|U13\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U12\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U7\|U12\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U12\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U12\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U12\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U12\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U11\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U2\|U11\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U11\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U11\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U10\|U6\|compOut~1\|datac " "Node \"RegisterFile\|U6\|U10\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U10\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U10\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U9\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U2\|U9\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U9\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U7\|U9\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U9\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U8\|U9\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U8\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U2\|U8\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U8\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U8\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U8\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U8\|U8\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U8\|U6\|compOut~1\|datac " "Node \"RegisterFile\|U7\|U8\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U8\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U8\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U7\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U7\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U7\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U7\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U7\|U6\|compOut~1\|datac " "Node \"RegisterFile\|U2\|U7\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U7\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U7\|U7\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U6\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U6\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U6\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U8\|U6\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U6\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U6\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U6\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U6\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U5\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U5\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U4\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U2\|U4\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U4\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U4\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U4\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U4\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U4\|U6\|compOut~1\|datac " "Node \"RegisterFile\|U7\|U4\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U4\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U4\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U3\|U6\|compOut~1\|datad " "Node \"RegisterFile\|U4\|U3\|U6\|compOut~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U3\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U2\|U3\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U3\|U6\|compOut~1\|datac " "Node \"RegisterFile\|U6\|U3\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U3\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U3\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U2\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U8\|U2\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U2\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U2\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U1\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U1\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U1\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U1\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U0\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U4\|U0\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U0\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U8\|U0\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U0\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U5\|U0\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U0\|U6\|compOut~1\|datab " "Node \"RegisterFile\|U3\|U0\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U0\|U6\|compOut~1\|combout " "Node \"PC\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U0\|U6\|compOut~1\|datab " "Node \"PC\|U0\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U15\|U6\|compOut~1\|combout " "Node \"PC\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U15\|U6\|compOut~1\|datab " "Node \"PC\|U15\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U14\|U6\|compOut~1\|combout " "Node \"PC\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U14\|U6\|compOut~1\|datab " "Node \"PC\|U14\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U13\|U6\|compOut~1\|combout " "Node \"PC\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U13\|U6\|compOut~1\|datab " "Node \"PC\|U13\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U12\|U6\|compOut~1\|combout " "Node \"PC\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U12\|U6\|compOut~1\|dataa " "Node \"PC\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U11\|U6\|compOut~1\|combout " "Node \"PC\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U11\|U6\|compOut~1\|datac " "Node \"PC\|U11\|U6\|compOut~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U10\|U6\|compOut~1\|combout " "Node \"PC\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U10\|U6\|compOut~1\|datab " "Node \"PC\|U10\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U9\|U6\|compOut~1\|combout " "Node \"PC\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U9\|U6\|compOut~1\|dataa " "Node \"PC\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U8\|U6\|compOut~1\|combout " "Node \"PC\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U8\|U6\|compOut~1\|dataa " "Node \"PC\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U7\|U6\|compOut~1\|combout " "Node \"PC\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U7\|U6\|compOut~1\|datab " "Node \"PC\|U7\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U6\|U6\|compOut~1\|combout " "Node \"PC\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U6\|U6\|compOut~1\|datab " "Node \"PC\|U6\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U5\|U6\|compOut~1\|combout " "Node \"PC\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U5\|U6\|compOut~1\|datab " "Node \"PC\|U5\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U4\|U6\|compOut~1\|combout " "Node \"PC\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U4\|U6\|compOut~1\|dataa " "Node \"PC\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U3\|U6\|compOut~1\|combout " "Node \"PC\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U3\|U6\|compOut~1\|datab " "Node \"PC\|U3\|U6\|compOut~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U2\|U6\|compOut~1\|combout " "Node \"PC\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U2\|U6\|compOut~1\|dataa " "Node \"PC\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U1\|U6\|compOut~1\|combout " "Node \"PC\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U1\|U6\|compOut~1\|dataa " "Node \"PC\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666136102 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1558666136102 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558666136117 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1558666136133 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558666136133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.132 " "Worst-case setup slack is -12.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.132      -325.782 clock  " "  -12.132      -325.782 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666136133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.388 " "Worst-case hold slack is -1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388        -5.672 clock  " "   -1.388        -5.672 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.688 " "Worst-case recovery slack is -6.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.688        -6.688 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -6.688        -6.688 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470        -6.470 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -6.470        -6.470 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.389        -6.389 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "   -6.389        -6.389 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.343        -6.343 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "   -6.343        -6.343 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.964        -5.964 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "   -5.964        -5.964 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.908        -5.908 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "   -5.908        -5.908 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.868        -5.868 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -5.868        -5.868 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.813        -5.813 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -5.813        -5.813 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.737        -5.737 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "   -5.737        -5.737 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.656        -5.656 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -5.656        -5.656 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.609        -5.609 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -5.609        -5.609 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.594        -5.594 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -5.594        -5.594 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.589        -5.589 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "   -5.589        -5.589 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.577        -5.577 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "   -5.577        -5.577 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.515        -5.515 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "   -5.515        -5.515 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.405        -5.405 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1  " "   -5.405        -5.405 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.332        -5.332 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -5.332        -5.332 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.324        -5.324 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "   -5.324        -5.324 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.312        -5.312 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -5.312        -5.312 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295        -5.295 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1  " "   -5.295        -5.295 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.267        -5.267 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "   -5.267        -5.267 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.261        -5.261 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -5.261        -5.261 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.127        -5.127 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "   -5.127        -5.127 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.085        -5.085 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -5.085        -5.085 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.936        -4.936 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -4.936        -4.936 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.933        -4.933 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "   -4.933        -4.933 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.901        -4.901 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "   -4.901        -4.901 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.894        -4.894 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1  " "   -4.894        -4.894 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.820        -4.820 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "   -4.820        -4.820 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.796        -4.796 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "   -4.796        -4.796 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.776        -4.776 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "   -4.776        -4.776 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743        -4.743 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "   -4.743        -4.743 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.697        -4.697 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -4.697        -4.697 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.642        -4.642 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -4.642        -4.642 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.491        -4.491 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "   -4.491        -4.491 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.293        -4.293 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1  " "   -4.293        -4.293 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.269        -4.269 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -4.269        -4.269 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459       -20.257 clock2  " "   -1.459       -20.257 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587        -0.631 clock  " "   -0.587        -0.631 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666136148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.803 " "Worst-case removal slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803       -13.505 clock2  " "   -0.803       -13.505 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656        -1.933 clock  " "   -0.656        -1.933 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.110         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1  " "    1.110         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.519         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    1.519         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1  " "    1.639         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.775         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    1.775         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    1.844         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.917         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    1.917         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.012         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    2.012         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    2.017         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    2.080         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.124         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    2.124         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.125         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1  " "    2.125         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.182         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    2.182         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.251         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    2.251         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.329         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    2.329         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.346         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    2.346         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.364         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    2.364         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.376         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    2.376         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.500         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    2.500         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    2.515         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.520         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    2.520         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.568         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    2.568         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.628         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1  " "    2.628         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.800         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    2.800         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.813         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    2.813         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.820         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    2.820         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.843         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    2.843         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.867         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    2.867         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.883         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    2.883         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.947         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    2.947         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.964         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    2.964         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.994         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    2.994         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.029         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    3.029         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.051         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    3.051         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.114         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    3.114         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.124         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    3.124         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.127         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    3.127         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.166         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    3.166         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -78.380 clock  " "   -1.380       -78.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 clock2  " "   -1.222        -1.222 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666136164 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558666137086 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1558666137101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558666137117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.544 " "Worst-case setup slack is -4.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.544      -102.895 clock  " "   -4.544      -102.895 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666137132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.044 " "Worst-case hold slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044       -13.578 clock  " "   -1.044       -13.578 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666137148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.094 " "Worst-case recovery slack is -3.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094        -3.094 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -3.094        -3.094 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986        -2.986 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -2.986        -2.986 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.967        -2.967 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "   -2.967        -2.967 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938        -2.938 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "   -2.938        -2.938 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795        -2.795 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "   -2.795        -2.795 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683        -2.683 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -2.683        -2.683 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679        -2.679 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -2.679        -2.679 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.664        -2.664 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "   -2.664        -2.664 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636        -2.636 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -2.636        -2.636 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632        -2.632 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -2.632        -2.632 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631        -2.631 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -2.631        -2.631 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.585        -2.585 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "   -2.585        -2.585 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.583        -2.583 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "   -2.583        -2.583 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576        -2.576 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "   -2.576        -2.576 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560        -2.560 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "   -2.560        -2.560 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499        -2.499 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -2.499        -2.499 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484        -2.484 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "   -2.484        -2.484 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.482        -2.482 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "   -2.482        -2.482 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.479        -2.479 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -2.479        -2.479 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459        -2.459 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1  " "   -2.459        -2.459 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342        -2.342 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "   -2.342        -2.342 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.341        -2.341 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -2.341        -2.341 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333        -2.333 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1  " "   -2.333        -2.333 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321        -2.321 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "   -2.321        -2.321 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318        -2.318 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "   -2.318        -2.318 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292        -2.292 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1  " "   -2.292        -2.292 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284        -2.284 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -2.284        -2.284 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223        -2.223 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "   -2.223        -2.223 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205        -2.205 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "   -2.205        -2.205 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194        -2.194 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "   -2.194        -2.194 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.177        -2.177 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -2.177        -2.177 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.082        -2.082 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "   -2.082        -2.082 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.067        -2.067 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "   -2.067        -2.067 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056        -2.056 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "   -2.056        -2.056 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006        -2.006 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "   -2.006        -2.006 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947        -1.947 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "   -1.947        -1.947 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.833        -1.833 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1  " "   -1.833        -1.833 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414        -2.972 clock2  " "   -0.414        -2.972 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -0.167 clock  " "   -0.167        -0.167 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666137164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.006 " "Worst-case removal slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006         0.000 clock2  " "    0.006         0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 clock  " "    0.185         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1  " "    0.611         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.860         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.976         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.997         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    1.023         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    1.082         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    1.084         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1  " "    1.100         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    1.162         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1  " "    1.165         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.173         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    1.173         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    1.225         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    1.280         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    1.322         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    1.325         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.342         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    1.342         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    1.411         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.412         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    1.412         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.415         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    1.415         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    1.439         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    1.440         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    1.447         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    1.461         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.484         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    1.484         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    1.486         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.494         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    1.494         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    1.496         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.498         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    1.498         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    1.513         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    1.520         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    1.524         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1  " "    1.558         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.565         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    1.565         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    1.582         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.593         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    1.593         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    1.599         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.602         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    1.602         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -78.380 clock  " "   -1.380       -78.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 clock2  " "   -1.222        -1.222 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U8\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 reg:PC\|DFF1:U9\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U4\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U2\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U3\|DFF1:U5\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U4\|DFF1:U7\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U5\|DFF1:U2\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U6\|DFF1:U6\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U7\|DFF1:U3\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U0\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U10\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U12\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U14\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U15\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1  " "    0.500         0.000 regFile:RegisterFile\|reg:U8\|DFF1:U1\|MYNAND2:U1\|compOut~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558666137179 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558666138695 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558666138773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558666138773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 389 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 389 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666138960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:48:58 2019 " "Processing ended: Fri May 24 05:48:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666138960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666138960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666138960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558666138960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558666139960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666139960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:48:59 2019 " "Processing started: Fri May 24 05:48:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666139960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558666139960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MyCircuit -c MyCircuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MyCircuit -c MyCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558666139960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MyCircuit.vo F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/simulation/modelsim/ simulation " "Generated file MyCircuit.vo in folder \"F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558666140341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666140388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:49:00 2019 " "Processing ended: Fri May 24 05:49:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666140388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666140388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666140388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558666140388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 887 s " "Quartus II Full Compilation was successful. 0 errors, 887 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558666141014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558666146289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558666146289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 05:49:06 2019 " "Processing started: Fri May 24 05:49:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558666146289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558666146289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MyCircuit -c MyCircuit --netlist_type=sgate " "Command: quartus_rpp MyCircuit -c MyCircuit --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558666146289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4468 " "Peak virtual memory: 4468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666146540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:49:06 2019 " "Processing ended: Fri May 24 05:49:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666146540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666146540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666146540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558666146540 ""}
