# Single-Port-RAM-Design-using-Verilog-HDL