// Seed: 516261310
module module_0;
  wire id_1;
  logic [7:0] id_2 = id_2;
  wire id_3 = id_1;
  supply1 id_4 = id_2[1'b0], id_5 = -1, id_6 = id_1;
  wire id_7 = id_1;
  assign module_1.id_3 = 0;
  assign id_7 = id_1;
  static logic [1 : -1] id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4
);
  logic id_6;
  logic [-1 : 1 'b0] id_7;
  ;
  logic [1 : -1] id_8;
  wire id_9;
  module_0 modCall_1 ();
endmodule
