<stg><name>mm2_stage_0.1_Pipeline_l_S_k_1_k2_l_S_j_1_j1</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1.preheader:1 %icmp_ln60 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1.preheader:2 %add_ln60_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:3 %br_ln60 = br i1 %icmp_ln60, void %.preheader1, void %.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1:0 %j1_load = load i7 %j1

]]></Node>
<StgValue><ssdm name="j1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1:1 %k2_load = load i7 %k2

]]></Node>
<StgValue><ssdm name="k2_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:2 %add_ln60 = add i7 %k2_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:5 %icmp_ln64 = icmp_eq  i7 %j1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:6 %select_ln60 = select i1 %icmp_ln64, i7 0, i7 %j1_load

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:7 %select_ln60_1 = select i1 %icmp_ln64, i7 %add_ln60, i7 %k2_load

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:8 %trunc_ln66 = trunc i7 %select_ln60_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:9 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln66, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
.preheader1:10 %zext_ln60 = zext i7 %select_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:11 %t_row_addr = getelementptr i32 %t_row, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="t_row_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
.preheader1:12 %t_row_load = load i6 %t_row_addr

]]></Node>
<StgValue><ssdm name="t_row_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
.preheader1:13 %zext_ln64 = zext i7 %select_ln60

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="7">
<![CDATA[
.preheader1:14 %zext_ln66 = zext i7 %select_ln60

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:15 %add_ln66 = add i12 %tmp_cast, i12 %zext_ln66

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="12">
<![CDATA[
.preheader1:16 %zext_ln66_1 = zext i12 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:17 %v13_addr = getelementptr i32 %v13, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="v13_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:20 %v26 = load i12 %v13_addr

]]></Node>
<StgValue><ssdm name="v26"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:22 %d_row_addr = getelementptr i32 %d_row, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="d_row_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:26 %add_ln64 = add i7 %select_ln60, i7 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:27 %store_ln60 = store i13 %add_ln60_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:28 %store_ln60 = store i7 %select_ln60_1, i7 %k2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader1:29 %store_ln64 = store i7 %add_ln64, i7 %j1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
.preheader1:12 %t_row_load = load i6 %t_row_addr

]]></Node>
<StgValue><ssdm name="t_row_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:20 %v26 = load i12 %v13_addr

]]></Node>
<StgValue><ssdm name="v26"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:21 %v28 = fmul i32 %t_row_load, i32 %v26

]]></Node>
<StgValue><ssdm name="v28"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
.preheader1:23 %v29 = load i6 %d_row_addr

]]></Node>
<StgValue><ssdm name="v29"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:21 %v28 = fmul i32 %t_row_load, i32 %v26

]]></Node>
<StgValue><ssdm name="v28"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
.preheader1:23 %v29 = load i6 %d_row_addr

]]></Node>
<StgValue><ssdm name="v29"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:24 %v30 = fadd i32 %v29, i32 %v28

]]></Node>
<StgValue><ssdm name="v30"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:24 %v30 = fadd i32 %v29, i32 %v28

]]></Node>
<StgValue><ssdm name="v30"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:24 %v30 = fadd i32 %v29, i32 %v28

]]></Node>
<StgValue><ssdm name="v30"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_1_k2_l_S_j_1_j1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:18 %specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:19 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader1:25 %store_ln71 = store i32 %v30, i6 %d_row_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:30 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="t_row" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t_row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="v13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="d_row" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_row"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="j1" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_81" to="k2" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_81" to="indvar_flatten" fromId="81" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="indvar_flatten" to="store_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="k2" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_88" to="store_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="92" from="j1" to="store_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="93" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="17">
</dataflow>
<dataflow id="94" from="indvar_flatten_load" to="icmp_ln60" fromId="17" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln60" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="indvar_flatten_load" to="add_ln60_1" fromId="17" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln60_1" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="icmp_ln60" to="br_ln60" fromId="18" toId="20">
</dataflow>
<dataflow id="101" from="j1" to="j1_load" fromId="10" toId="21">
</dataflow>
<dataflow id="102" from="k2" to="k2_load" fromId="11" toId="22">
</dataflow>
<dataflow id="103" from="k2_load" to="add_ln60" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln60" fromId="104" toId="23">
</dataflow>
<dataflow id="106" from="j1_load" to="icmp_ln64" fromId="21" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln64" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="icmp_ln64" to="select_ln60" fromId="24" toId="25">
</dataflow>
<dataflow id="110" from="StgValue_88" to="select_ln60" fromId="88" toId="25">
</dataflow>
<dataflow id="111" from="j1_load" to="select_ln60" fromId="21" toId="25">
</dataflow>
<dataflow id="112" from="icmp_ln64" to="select_ln60_1" fromId="24" toId="26">
</dataflow>
<dataflow id="113" from="add_ln60" to="select_ln60_1" fromId="23" toId="26">
</dataflow>
<dataflow id="114" from="k2_load" to="select_ln60_1" fromId="22" toId="26">
</dataflow>
<dataflow id="115" from="select_ln60_1" to="trunc_ln66" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_cast" fromId="116" toId="28">
</dataflow>
<dataflow id="118" from="trunc_ln66" to="tmp_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="120" from="StgValue_119" to="tmp_cast" fromId="119" toId="28">
</dataflow>
<dataflow id="121" from="select_ln60_1" to="zext_ln60" fromId="26" toId="29">
</dataflow>
<dataflow id="122" from="t_row" to="t_row_addr" fromId="78" toId="30">
</dataflow>
<dataflow id="124" from="StgValue_123" to="t_row_addr" fromId="123" toId="30">
</dataflow>
<dataflow id="125" from="zext_ln60" to="t_row_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="126" from="t_row_addr" to="t_row_load" fromId="30" toId="31">
</dataflow>
<dataflow id="127" from="select_ln60" to="zext_ln64" fromId="25" toId="32">
</dataflow>
<dataflow id="128" from="select_ln60" to="zext_ln66" fromId="25" toId="33">
</dataflow>
<dataflow id="129" from="tmp_cast" to="add_ln66" fromId="28" toId="34">
</dataflow>
<dataflow id="130" from="zext_ln66" to="add_ln66" fromId="33" toId="34">
</dataflow>
<dataflow id="131" from="add_ln66" to="zext_ln66_1" fromId="34" toId="35">
</dataflow>
<dataflow id="132" from="v13" to="v13_addr" fromId="79" toId="36">
</dataflow>
<dataflow id="133" from="StgValue_123" to="v13_addr" fromId="123" toId="36">
</dataflow>
<dataflow id="134" from="zext_ln66_1" to="v13_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="135" from="v13_addr" to="v26" fromId="36" toId="37">
</dataflow>
<dataflow id="136" from="d_row" to="d_row_addr" fromId="80" toId="38">
</dataflow>
<dataflow id="137" from="StgValue_123" to="d_row_addr" fromId="123" toId="38">
</dataflow>
<dataflow id="138" from="zext_ln64" to="d_row_addr" fromId="32" toId="38">
</dataflow>
<dataflow id="139" from="select_ln60" to="add_ln64" fromId="25" toId="39">
</dataflow>
<dataflow id="140" from="StgValue_104" to="add_ln64" fromId="104" toId="39">
</dataflow>
<dataflow id="141" from="add_ln60_1" to="store_ln60" fromId="19" toId="40">
</dataflow>
<dataflow id="142" from="indvar_flatten" to="store_ln60" fromId="12" toId="40">
</dataflow>
<dataflow id="143" from="select_ln60_1" to="store_ln60" fromId="26" toId="41">
</dataflow>
<dataflow id="144" from="k2" to="store_ln60" fromId="11" toId="41">
</dataflow>
<dataflow id="145" from="add_ln64" to="store_ln64" fromId="39" toId="42">
</dataflow>
<dataflow id="146" from="j1" to="store_ln64" fromId="10" toId="42">
</dataflow>
<dataflow id="147" from="t_row_addr" to="t_row_load" fromId="30" toId="43">
</dataflow>
<dataflow id="148" from="v13_addr" to="v26" fromId="36" toId="44">
</dataflow>
<dataflow id="149" from="t_row_load" to="v28" fromId="43" toId="45">
</dataflow>
<dataflow id="150" from="v26" to="v28" fromId="44" toId="45">
</dataflow>
<dataflow id="151" from="d_row_addr" to="v29" fromId="38" toId="46">
</dataflow>
<dataflow id="152" from="t_row_load" to="v28" fromId="43" toId="47">
</dataflow>
<dataflow id="153" from="v26" to="v28" fromId="44" toId="47">
</dataflow>
<dataflow id="154" from="d_row_addr" to="v29" fromId="38" toId="48">
</dataflow>
<dataflow id="155" from="v29" to="v30" fromId="48" toId="49">
</dataflow>
<dataflow id="156" from="v28" to="v30" fromId="47" toId="49">
</dataflow>
<dataflow id="157" from="v29" to="v30" fromId="48" toId="50">
</dataflow>
<dataflow id="158" from="v28" to="v30" fromId="47" toId="50">
</dataflow>
<dataflow id="159" from="v29" to="v30" fromId="48" toId="51">
</dataflow>
<dataflow id="160" from="v28" to="v30" fromId="47" toId="51">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="161" toId="52">
</dataflow>
<dataflow id="164" from="l_S_k_1_k2_l_S_j_1_j1_str" to="specloopname_ln0" fromId="163" toId="52">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="165" toId="53">
</dataflow>
<dataflow id="168" from="StgValue_167" to="empty" fromId="167" toId="53">
</dataflow>
<dataflow id="169" from="StgValue_167" to="empty" fromId="167" toId="53">
</dataflow>
<dataflow id="170" from="StgValue_167" to="empty" fromId="167" toId="53">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecPipeline" to="specpipeline_ln64" fromId="171" toId="54">
</dataflow>
<dataflow id="173" from="StgValue_81" to="specpipeline_ln64" fromId="81" toId="54">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specpipeline_ln64" fromId="174" toId="54">
</dataflow>
<dataflow id="176" from="StgValue_174" to="specpipeline_ln64" fromId="174" toId="54">
</dataflow>
<dataflow id="177" from="StgValue_174" to="specpipeline_ln64" fromId="174" toId="54">
</dataflow>
<dataflow id="179" from="empty_21" to="specpipeline_ln64" fromId="178" toId="54">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopName" to="specloopname_ln64" fromId="161" toId="55">
</dataflow>
<dataflow id="182" from="empty_13" to="specloopname_ln64" fromId="181" toId="55">
</dataflow>
<dataflow id="183" from="v30" to="store_ln71" fromId="51" toId="56">
</dataflow>
<dataflow id="184" from="d_row_addr" to="store_ln71" fromId="38" toId="56">
</dataflow>
<dataflow id="185" from="icmp_ln60" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="186" from="icmp_ln60" to="StgValue_7" fromId="18" toId="7">
</dataflow>
</dataflows>


</stg>
