Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Feb 28 16:47:41 2019
| Host             : LAPTOP running 64-bit major release  (build 9200)
| Command          : report_power -file MipsCPU_power_routed.rpt -pb MipsCPU_power_summary_routed.pb -rpx MipsCPU_power_routed.rpx
| Design           : MipsCPU
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.181        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.084        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.029 |     6688 |       --- |             --- |
|   LUT as Logic           |     0.026 |     3486 |     63400 |            5.50 |
|   CARRY4                 |     0.003 |      450 |     15850 |            2.84 |
|   F7/F8 Muxes            |    <0.001 |      452 |     63400 |            0.71 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Register               |    <0.001 |     1229 |    126800 |            0.97 |
|   LUT as Distributed RAM |    <0.001 |      704 |     19000 |            3.71 |
|   Others                 |     0.000 |       23 |       --- |             --- |
| Signals                  |     0.029 |     5228 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |     0.025 |       25 |       210 |           11.90 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.181 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.074 |       0.059 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.011 |       0.007 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | cp     |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| MipsCPU                             |     0.084 |
|   bcycle_counter                    |    <0.001 |
|   cycle_counter                     |     0.005 |
|   fp                                |    <0.001 |
|   jcycle_counter                    |     0.001 |
|   mips_alu                          |     0.024 |
|   mips_dispaly                      |     0.003 |
|     xx                              |    <0.001 |
|   mips_leddata                      |    <0.001 |
|   mips_pc                           |     0.004 |
|   mips_ram                          |    <0.001 |
|     ram_reg_0_63_0_2                |    <0.001 |
|     ram_reg_0_63_12_14              |    <0.001 |
|     ram_reg_0_63_15_17              |    <0.001 |
|     ram_reg_0_63_18_20              |    <0.001 |
|     ram_reg_0_63_21_23              |    <0.001 |
|     ram_reg_0_63_24_26              |    <0.001 |
|     ram_reg_0_63_27_29              |    <0.001 |
|     ram_reg_0_63_30_30              |    <0.001 |
|     ram_reg_0_63_31_31              |    <0.001 |
|     ram_reg_0_63_3_5                |    <0.001 |
|     ram_reg_0_63_6_8                |    <0.001 |
|     ram_reg_0_63_9_11               |    <0.001 |
|     ram_reg_128_191_0_2             |    <0.001 |
|     ram_reg_128_191_12_14           |    <0.001 |
|     ram_reg_128_191_15_17           |    <0.001 |
|     ram_reg_128_191_18_20           |    <0.001 |
|     ram_reg_128_191_21_23           |    <0.001 |
|     ram_reg_128_191_24_26           |    <0.001 |
|     ram_reg_128_191_27_29           |    <0.001 |
|     ram_reg_128_191_30_30           |    <0.001 |
|     ram_reg_128_191_31_31           |    <0.001 |
|     ram_reg_128_191_3_5             |    <0.001 |
|     ram_reg_128_191_6_8             |    <0.001 |
|     ram_reg_128_191_9_11            |    <0.001 |
|     ram_reg_192_255_0_2             |    <0.001 |
|     ram_reg_192_255_12_14           |    <0.001 |
|     ram_reg_192_255_15_17           |    <0.001 |
|     ram_reg_192_255_18_20           |    <0.001 |
|     ram_reg_192_255_21_23           |    <0.001 |
|     ram_reg_192_255_24_26           |    <0.001 |
|     ram_reg_192_255_27_29           |    <0.001 |
|     ram_reg_192_255_30_30           |    <0.001 |
|     ram_reg_192_255_31_31           |    <0.001 |
|     ram_reg_192_255_3_5             |    <0.001 |
|     ram_reg_192_255_6_8             |    <0.001 |
|     ram_reg_192_255_9_11            |    <0.001 |
|     ram_reg_256_319_0_2             |    <0.001 |
|     ram_reg_256_319_12_14           |    <0.001 |
|     ram_reg_256_319_15_17           |    <0.001 |
|     ram_reg_256_319_18_20           |    <0.001 |
|     ram_reg_256_319_21_23           |    <0.001 |
|     ram_reg_256_319_24_26           |    <0.001 |
|     ram_reg_256_319_27_29           |    <0.001 |
|     ram_reg_256_319_30_30           |    <0.001 |
|     ram_reg_256_319_31_31           |    <0.001 |
|     ram_reg_256_319_3_5             |    <0.001 |
|     ram_reg_256_319_6_8             |    <0.001 |
|     ram_reg_256_319_9_11            |    <0.001 |
|     ram_reg_320_383_0_2             |    <0.001 |
|     ram_reg_320_383_12_14           |    <0.001 |
|     ram_reg_320_383_15_17           |    <0.001 |
|     ram_reg_320_383_18_20           |    <0.001 |
|     ram_reg_320_383_21_23           |    <0.001 |
|     ram_reg_320_383_24_26           |    <0.001 |
|     ram_reg_320_383_27_29           |    <0.001 |
|     ram_reg_320_383_30_30           |    <0.001 |
|     ram_reg_320_383_31_31           |    <0.001 |
|     ram_reg_320_383_3_5             |    <0.001 |
|     ram_reg_320_383_6_8             |    <0.001 |
|     ram_reg_320_383_9_11            |    <0.001 |
|     ram_reg_384_447_0_2             |    <0.001 |
|     ram_reg_384_447_12_14           |    <0.001 |
|     ram_reg_384_447_15_17           |    <0.001 |
|     ram_reg_384_447_18_20           |    <0.001 |
|     ram_reg_384_447_21_23           |    <0.001 |
|     ram_reg_384_447_24_26           |    <0.001 |
|     ram_reg_384_447_27_29           |    <0.001 |
|     ram_reg_384_447_30_30           |    <0.001 |
|     ram_reg_384_447_31_31           |    <0.001 |
|     ram_reg_384_447_3_5             |    <0.001 |
|     ram_reg_384_447_6_8             |    <0.001 |
|     ram_reg_384_447_9_11            |    <0.001 |
|     ram_reg_448_511_0_2             |    <0.001 |
|     ram_reg_448_511_12_14           |    <0.001 |
|     ram_reg_448_511_15_17           |    <0.001 |
|     ram_reg_448_511_18_20           |    <0.001 |
|     ram_reg_448_511_21_23           |    <0.001 |
|     ram_reg_448_511_24_26           |    <0.001 |
|     ram_reg_448_511_27_29           |    <0.001 |
|     ram_reg_448_511_30_30           |    <0.001 |
|     ram_reg_448_511_31_31           |    <0.001 |
|     ram_reg_448_511_3_5             |    <0.001 |
|     ram_reg_448_511_6_8             |    <0.001 |
|     ram_reg_448_511_9_11            |    <0.001 |
|     ram_reg_512_575_0_2             |    <0.001 |
|     ram_reg_512_575_12_14           |    <0.001 |
|     ram_reg_512_575_15_17           |    <0.001 |
|     ram_reg_512_575_18_20           |    <0.001 |
|     ram_reg_512_575_21_23           |    <0.001 |
|     ram_reg_512_575_24_26           |    <0.001 |
|     ram_reg_512_575_27_29           |    <0.001 |
|     ram_reg_512_575_30_30           |    <0.001 |
|     ram_reg_512_575_31_31           |    <0.001 |
|     ram_reg_512_575_3_5             |    <0.001 |
|     ram_reg_512_575_6_8             |    <0.001 |
|     ram_reg_512_575_9_11            |    <0.001 |
|     ram_reg_576_639_0_2             |    <0.001 |
|     ram_reg_576_639_12_14           |    <0.001 |
|     ram_reg_576_639_15_17           |    <0.001 |
|     ram_reg_576_639_18_20           |    <0.001 |
|     ram_reg_576_639_21_23           |    <0.001 |
|     ram_reg_576_639_24_26           |    <0.001 |
|     ram_reg_576_639_27_29           |    <0.001 |
|     ram_reg_576_639_30_30           |    <0.001 |
|     ram_reg_576_639_31_31           |    <0.001 |
|     ram_reg_576_639_3_5             |    <0.001 |
|     ram_reg_576_639_6_8             |    <0.001 |
|     ram_reg_576_639_9_11            |    <0.001 |
|     ram_reg_640_703_0_2             |    <0.001 |
|     ram_reg_640_703_12_14           |    <0.001 |
|     ram_reg_640_703_15_17           |    <0.001 |
|     ram_reg_640_703_18_20           |    <0.001 |
|     ram_reg_640_703_21_23           |    <0.001 |
|     ram_reg_640_703_24_26           |    <0.001 |
|     ram_reg_640_703_27_29           |    <0.001 |
|     ram_reg_640_703_30_30           |    <0.001 |
|     ram_reg_640_703_31_31           |    <0.001 |
|     ram_reg_640_703_3_5             |    <0.001 |
|     ram_reg_640_703_6_8             |    <0.001 |
|     ram_reg_640_703_9_11            |    <0.001 |
|     ram_reg_64_127_0_2              |    <0.001 |
|     ram_reg_64_127_12_14            |    <0.001 |
|     ram_reg_64_127_15_17            |    <0.001 |
|     ram_reg_64_127_18_20            |    <0.001 |
|     ram_reg_64_127_21_23            |    <0.001 |
|     ram_reg_64_127_24_26            |    <0.001 |
|     ram_reg_64_127_27_29            |    <0.001 |
|     ram_reg_64_127_30_30            |    <0.001 |
|     ram_reg_64_127_31_31            |    <0.001 |
|     ram_reg_64_127_3_5              |    <0.001 |
|     ram_reg_64_127_6_8              |    <0.001 |
|     ram_reg_64_127_9_11             |    <0.001 |
|     ram_reg_704_767_0_2             |    <0.001 |
|     ram_reg_704_767_12_14           |    <0.001 |
|     ram_reg_704_767_15_17           |    <0.001 |
|     ram_reg_704_767_18_20           |    <0.001 |
|     ram_reg_704_767_21_23           |    <0.001 |
|     ram_reg_704_767_24_26           |    <0.001 |
|     ram_reg_704_767_27_29           |    <0.001 |
|     ram_reg_704_767_30_30           |    <0.001 |
|     ram_reg_704_767_31_31           |    <0.001 |
|     ram_reg_704_767_3_5             |    <0.001 |
|     ram_reg_704_767_6_8             |    <0.001 |
|     ram_reg_704_767_9_11            |    <0.001 |
|     ram_reg_768_831_0_2             |    <0.001 |
|     ram_reg_768_831_12_14           |    <0.001 |
|     ram_reg_768_831_15_17           |    <0.001 |
|     ram_reg_768_831_18_20           |    <0.001 |
|     ram_reg_768_831_21_23           |    <0.001 |
|     ram_reg_768_831_24_26           |    <0.001 |
|     ram_reg_768_831_27_29           |    <0.001 |
|     ram_reg_768_831_30_30           |    <0.001 |
|     ram_reg_768_831_31_31           |    <0.001 |
|     ram_reg_768_831_3_5             |    <0.001 |
|     ram_reg_768_831_6_8             |    <0.001 |
|     ram_reg_768_831_9_11            |    <0.001 |
|     ram_reg_832_895_0_2             |    <0.001 |
|     ram_reg_832_895_12_14           |    <0.001 |
|     ram_reg_832_895_15_17           |    <0.001 |
|     ram_reg_832_895_18_20           |    <0.001 |
|     ram_reg_832_895_21_23           |    <0.001 |
|     ram_reg_832_895_24_26           |    <0.001 |
|     ram_reg_832_895_27_29           |    <0.001 |
|     ram_reg_832_895_30_30           |    <0.001 |
|     ram_reg_832_895_31_31           |    <0.001 |
|     ram_reg_832_895_3_5             |    <0.001 |
|     ram_reg_832_895_6_8             |    <0.001 |
|     ram_reg_832_895_9_11            |    <0.001 |
|     ram_reg_896_959_0_2             |    <0.001 |
|     ram_reg_896_959_12_14           |    <0.001 |
|     ram_reg_896_959_15_17           |    <0.001 |
|     ram_reg_896_959_18_20           |    <0.001 |
|     ram_reg_896_959_21_23           |    <0.001 |
|     ram_reg_896_959_24_26           |    <0.001 |
|     ram_reg_896_959_27_29           |    <0.001 |
|     ram_reg_896_959_30_30           |    <0.001 |
|     ram_reg_896_959_31_31           |    <0.001 |
|     ram_reg_896_959_3_5             |    <0.001 |
|     ram_reg_896_959_6_8             |    <0.001 |
|     ram_reg_896_959_9_11            |    <0.001 |
|     ram_reg_960_1023_0_2            |    <0.001 |
|     ram_reg_960_1023_12_14          |    <0.001 |
|     ram_reg_960_1023_15_17          |    <0.001 |
|     ram_reg_960_1023_18_20          |    <0.001 |
|     ram_reg_960_1023_21_23          |    <0.001 |
|     ram_reg_960_1023_24_26          |    <0.001 |
|     ram_reg_960_1023_27_29          |    <0.001 |
|     ram_reg_960_1023_30_30          |    <0.001 |
|     ram_reg_960_1023_31_31          |    <0.001 |
|     ram_reg_960_1023_3_5            |    <0.001 |
|     ram_reg_960_1023_6_8            |    <0.001 |
|     ram_reg_960_1023_9_11           |    <0.001 |
|   mips_regfile                      |     0.003 |
|   mips_rom                          |     0.016 |
|     Rom                             |     0.005 |
|       U0                            |     0.005 |
|         synth_options.dist_mem_inst |     0.005 |
|           gen_rom.rom_inst          |     0.005 |
+-------------------------------------+-----------+


