# Hastlayer Timing Tester

## About

Hastlayer Timing Tester is for automatically determining how certain VHDL operators will behave on an FPGA with regards to timing. This is necessary for [Hastlayer](https://hastlayer.com/) to work correctly.

## Documentation

- [Introduction](Docs/Introduction.md)
- [Usage](Docs/Usage.md)
- [Miscellaneous information](Docs/Misc.md)

## Contributing and support

Bug reports, feature requests, comments, questions, code contributions and love letters are warmly welcome. You can send them to us via GitHub issues and pull requests. Please adhere to our [open-source guidelines](https://lombiq.com/open-source-guidelines) while doing so.

This project is developed by [Lombiq Technologies](https://lombiq.com/). Commercial-grade support is available through Lombiq.
