// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright 2023 Boundary Devices
 */
#include <dt-bindings/input/linux-event-codes.h>
#include <dt-bindings/input/ti-drv260x.h>
#include "imx8ulp.dtsi"

&iomuxc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_som>;

	pinctrl_hog_som: hog-somgrp {
		fsl,pins = <
			MX8ULP_PAD_PTF29__PTF29		0x7	/* pmic_mode0 */
			MX8ULP_PAD_PTF30__PTF30		0x7	/* pmic_mode1 */
			MX8ULP_PAD_PTF31__PTF31		0x7	/* pmic_mode2 */
			MX8ULP_PAD_PTF27__PTF27		0x7
		>;
	};

	pinctrl_lpi2c5: lpi2c5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE20__LPI2C5_SCL	0x27
			MX8ULP_PAD_PTE21__LPI2C5_SDA	0x27
		>;
	};

	pinctrl_lpi2c6: lpi2c6grp {
		fsl,pins = <
			MX8ULP_PAD_PTF16__LPI2C6_SCL	0x27
			MX8ULP_PAD_PTF17__LPI2C6_SDA	0x27
		>;
	};

	pinctrl_lpi2c6_haptics: lpi2c6-hapticsgrp {
		fsl,pins = <
#define GP_I2C6_HAPTICS_EN	<&gpiod 11 GPIO_ACTIVE_HIGH>
			MX8ULP_PAD_PTD11__PTD11		0x02
		>;
	};

	pinctrl_lpi2c6_hd3ss3220: lpi2c6-hd3ss3220grp {
		fsl,pins = <
#define GPIRQ_HD3SS3220		<&gpioe 1 IRQ_TYPE_LEVEL_LOW>
			MX8ULP_PAD_PTE1__PTE1		0x7
			/* id pin, not needed */
			MX8ULP_PAD_PTD12__PTD12		0x3
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			MX8ULP_PAD_PTD2__SDHC0_CLK	0x10002
			MX8ULP_PAD_PTD1__SDHC0_CMD	0x3
			MX8ULP_PAD_PTD10__SDHC0_D0	0x3
			MX8ULP_PAD_PTD9__SDHC0_D1	0x3
			MX8ULP_PAD_PTD8__SDHC0_D2	0x3
			MX8ULP_PAD_PTD7__SDHC0_D3	0x3
			MX8ULP_PAD_PTD6__SDHC0_D4	0x3
			MX8ULP_PAD_PTD5__SDHC0_D5	0x3
			MX8ULP_PAD_PTD4__SDHC0_D6	0x3
			MX8ULP_PAD_PTD3__SDHC0_D7	0x3
			MX8ULP_PAD_PTD0__SDHC0_RESET_B  0x3
		>;
	};
};

/ {
	connector {
		compatible = "usb-c-connector";
		label = "USB-C";
		data-role = "dual";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				hs_ep: endpoint {
					remote-endpoint = <&usb3_hs_ep>;
				};
			};

			port@1 {
				reg = <1>;
				ss_ep: endpoint {
					remote-endpoint = <&hd3ss3220_in_ep>;
				};
			};
		};
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x80000000>;
	};

	reg_vref_3p3v: regulator-vref-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "vref-3p3v";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_vref_5v: regulator-vref-5v {
		compatible = "regulator-fixed";
		regulator-name = "vref-5v";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	rpmsg_keys: rpmsg-keys {
		compatible = "fsl,rpmsg-keys";

		volume-up {
			label = "VolumeUp";
			linux,code = <KEY_VOLUMEUP>;
			rpmsg-key,wakeup;
		};

		volume-down {
			label = "VolumeDown";
			linux,code = <KEY_VOLUMEDOWN>;
			rpmsg-key,wakeup;
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x28000000>;
			linux,cma-default;
		};

		dsp_reserved: dsp_reserved@8e000000 {
			reg = <0 0x8e000000 0 0x1000000>;
			no-map;
		};

		dsp_reserved_heap: dsp_reserved_heap {
			reg = <0 0x8f000000 0 0xef0000>;
			no-map;
		};

		dsp_vdev0vring0: vdev0vring0@8fef0000 {
			reg = <0 0x8fef0000 0 0x8000>;
			no-map;
		};

		dsp_vdev0vring1: vdev0vring1@8fef8000 {
			reg = <0 0x8fef8000 0 0x8000>;
			no-map;
		};

		dsp_vdev0buffer: vdev0buffer@8ff00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x8ff00000 0 0x100000>;
			no-map;
		};

		audio_reserved: audio@a8500000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0 0xa8500000 0 0x100000>;
		};
	};

};

&crypto {
	status = "disabled";
};

&dsp {
	assigned-clocks = <&cgc2 IMX8ULP_CLK_HIFI_SEL>;
	assigned-clock-parents = <&cgc2 IMX8ULP_CLK_PLL4>;
	memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>,
			<&dsp_vdev0vring1>, <&dsp_reserved>;
	status = "okay";
};

&lpi2c5 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c5>;
	pinctrl-1 = <&pinctrl_lpi2c5>;
	status = "okay";
};

&lpi2c6 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c6>;
	pinctrl-1 = <&pinctrl_lpi2c6>;
	status = "okay";

	haptics: haptics@5a {
		compatible = "ti,drv2605";
		reg = <0x5a>;
		vbat-supply = <&reg_vref_3p3v>;
		enable-gpio = GP_I2C6_HAPTICS_EN;
		mode = <DRV260X_LRA_MODE>;
		library-sel = <DRV260X_LIB_LRA>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lpi2c6_haptics>;
		vib-rated-mv = <3200>;
		vib-overdrive-mv = <3200>;
	};

	hd3ss3220@60 {
		/* tusb320 is compatible with hd3ss3220 */
		compatible = "ti,hd3ss3220";
		interrupts-extended = GPIRQ_HD3SS3220;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lpi2c6_hd3ss3220>;
		reg = <0x60>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				hd3ss3220_in_ep: endpoint {
					remote-endpoint = <&ss_ep>;
				};
			};

			port@1 {
				reg = <1>;
				hd3ss3220_out_ep: endpoint {
					remote-endpoint = <&usb3_role_switch>;
				};
			};
		};
	};
};

&mu {
	status = "okay";
};

&mu3 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			usb3_hs_ep: endpoint {
				remote-endpoint = <&hs_ep>;
			};
		};

		port@1 {
			reg = <1>;
			usb3_role_switch: endpoint {
				remote-endpoint = <&hd3ss3220_out_ep>;
			};
		};
	};
};

&usbphy1 {
	fsl,tx-d-cal = <88>;
	status = "okay";
};

&usdhc0 {
	bus-width = <8>;
	no-mmc-hs400;
	non-removable;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	status = "okay";
};
