Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 17 22:59:25 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk_freq/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.518        0.000                      0                  270        0.261        0.000                      0                  270        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.518        0.000                      0                  270        0.261        0.000                      0                  270        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.412ns (35.297%)  route 2.588ns (64.703%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.969     9.322    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.679    15.020    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[20]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.426    14.840    slw_clk_note/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.412ns (35.297%)  route 2.588ns (64.703%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.969     9.322    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.679    15.020    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[21]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.426    14.840    slw_clk_note/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.412ns (35.297%)  route 2.588ns (64.703%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.969     9.322    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.679    15.020    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[22]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.426    14.840    slw_clk_note/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.412ns (35.297%)  route 2.588ns (64.703%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.969     9.322    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.679    15.020    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  slw_clk_note/COUNT_reg[23]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y138         FDRE (Setup_fdre_C_R)       -0.426    14.840    slw_clk_note/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.412ns (35.310%)  route 2.587ns (64.690%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.968     9.320    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.675    15.016    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[0]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y133         FDRE (Setup_fdre_C_R)       -0.426    14.860    slw_clk_note/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.412ns (35.310%)  route 2.587ns (64.690%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.968     9.320    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.675    15.016    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y133         FDRE (Setup_fdre_C_R)       -0.426    14.860    slw_clk_note/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.412ns (35.310%)  route 2.587ns (64.690%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.968     9.320    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.675    15.016    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[2]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y133         FDRE (Setup_fdre_C_R)       -0.426    14.860    slw_clk_note/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.412ns (35.310%)  route 2.587ns (64.690%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.968     9.320    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.675    15.016    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[3]/C
                         clock pessimism              0.305    15.321    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y133         FDRE (Setup_fdre_C_R)       -0.426    14.860    slw_clk_note/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.412ns (36.562%)  route 2.450ns (63.438%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.831     9.183    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y137         FDRE                                         r  slw_clk_note/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678    15.019    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y137         FDRE                                         r  slw_clk_note/COUNT_reg[16]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y137         FDRE (Setup_fdre_C_R)       -0.426    14.839    slw_clk_note/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 slw_clk_note/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.412ns (36.562%)  route 2.450ns (63.438%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.800     5.321    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y133         FDRE                                         r  slw_clk_note/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  slw_clk_note/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.823     6.663    slw_clk_note/COUNT_reg[1]
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  slw_clk_note/COUNT0_carry_i_8__0/O
                         net (fo=1, routed)           0.796     7.582    slw_clk_note/COUNT0_carry_i_8__0_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  slw_clk_note/COUNT0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.706    slw_clk_note/COUNT0_carry_i_4__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.238 r  slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.238    slw_clk_note/COUNT0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          0.831     9.183    slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X6Y137         FDRE                                         r  slw_clk_note/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.678    15.019    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X6Y137         FDRE                                         r  slw_clk_note/COUNT_reg[17]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y137         FDRE (Setup_fdre_C_R)       -0.426    14.839    slw_clk_note/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.665     1.549    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  slw_clk_50M/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  slw_clk_50M/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.807    slw_clk_50M/COUNT_reg[23]
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  slw_clk_50M/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.915    slw_clk_50M/COUNT_reg[20]_i_1__1_n_4
    SLICE_X1Y128         FDRE                                         r  slw_clk_50M/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.938     2.066    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  slw_clk_50M/COUNT_reg[23]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.105     1.654    slw_clk_50M/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.662     1.546    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  slw_clk_50M/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  slw_clk_50M/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.804    slw_clk_50M/COUNT_reg[11]
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  slw_clk_50M/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.912    slw_clk_50M/COUNT_reg[8]_i_1__1_n_4
    SLICE_X1Y125         FDRE                                         r  slw_clk_50M/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.934     2.062    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  slw_clk_50M/COUNT_reg[11]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.105     1.651    slw_clk_50M/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.663     1.547    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  slw_clk_50M/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  slw_clk_50M/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.117     1.805    slw_clk_50M/COUNT_reg[15]
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  slw_clk_50M/COUNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.913    slw_clk_50M/COUNT_reg[12]_i_1__1_n_4
    SLICE_X1Y126         FDRE                                         r  slw_clk_50M/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.935     2.063    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  slw_clk_50M/COUNT_reg[15]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.105     1.652    slw_clk_50M/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.663     1.547    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  slw_clk_50M/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  slw_clk_50M/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.117     1.805    slw_clk_50M/COUNT_reg[3]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  slw_clk_50M/COUNT_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.913    slw_clk_50M/COUNT_reg[0]_i_2__1_n_4
    SLICE_X1Y123         FDRE                                         r  slw_clk_50M/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.935     2.063    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  slw_clk_50M/COUNT_reg[3]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    slw_clk_50M/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 note_music/slw_clk_freq/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk_freq/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.667     1.551    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  note_music/slw_clk_freq/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.117     1.809    note_music/slw_clk_freq/COUNT_reg[3]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  note_music/slw_clk_freq/COUNT_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.917    note_music/slw_clk_freq/COUNT_reg[0]_i_2__0_n_4
    SLICE_X7Y131         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.939     2.067    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[3]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.105     1.656    note_music/slw_clk_freq/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 slw_clk_music/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.665     1.549    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  slw_clk_music/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  slw_clk_music/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.118     1.808    slw_clk_music/SLW_CLK_reg_0[11]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  slw_clk_music/COUNT_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.916    slw_clk_music/COUNT_reg[8]_i_1__3_n_4
    SLICE_X5Y129         FDRE                                         r  slw_clk_music/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.937     2.065    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  slw_clk_music/COUNT_reg[11]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.105     1.654    slw_clk_music/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_music/slw_clk_freq/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk_freq/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.670     1.554    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  note_music/slw_clk_freq/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.813    note_music/slw_clk_freq/COUNT_reg[19]
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.921 r  note_music/slw_clk_freq/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.921    note_music/slw_clk_freq/COUNT_reg[16]_i_1__0_n_4
    SLICE_X7Y135         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.943     2.071    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[19]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X7Y135         FDRE (Hold_fdre_C_D)         0.105     1.659    note_music/slw_clk_freq/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 note_music/slw_clk_freq/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk_freq/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.670     1.554    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  note_music/slw_clk_freq/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.118     1.813    note_music/slw_clk_freq/COUNT_reg[23]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.921 r  note_music/slw_clk_freq/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.921    note_music/slw_clk_freq/COUNT_reg[20]_i_1__0_n_4
    SLICE_X7Y136         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.943     2.071    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[23]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.105     1.659    note_music/slw_clk_freq/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 note_music/slw_clk_freq/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk_freq/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.670     1.554    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y134         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  note_music/slw_clk_freq/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.815    note_music/slw_clk_freq/COUNT_reg[15]
    SLICE_X7Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  note_music/slw_clk_freq/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.923    note_music/slw_clk_freq/COUNT_reg[12]_i_1__0_n_4
    SLICE_X7Y134         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.942     2.070    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X7Y134         FDRE                                         r  note_music/slw_clk_freq/COUNT_reg[15]/C
                         clock pessimism             -0.516     1.554    
    SLICE_X7Y134         FDRE (Hold_fdre_C_D)         0.105     1.659    note_music/slw_clk_freq/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_50M/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.665     1.549    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  slw_clk_50M/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  slw_clk_50M/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.810    slw_clk_50M/COUNT_reg[19]
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  slw_clk_50M/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.918    slw_clk_50M/COUNT_reg[16]_i_1__1_n_4
    SLICE_X1Y127         FDRE                                         r  slw_clk_50M/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.937     2.065    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  slw_clk_50M/COUNT_reg[19]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    slw_clk_50M/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y133   note_music/slw_clk_freq/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y133   note_music/slw_clk_freq/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y134   note_music/slw_clk_freq/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y134   note_music/slw_clk_freq/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y134   note_music/slw_clk_freq/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y134   note_music/slw_clk_freq/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y135   note_music/slw_clk_freq/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y135   note_music/slw_clk_freq/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y135   note_music/slw_clk_freq/COUNT_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y134   slw_clk_20k/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y134   slw_clk_20k/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135   slw_clk_20k/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135   slw_clk_20k/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135   slw_clk_20k/COUNT_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135   slw_clk_20k/COUNT_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136   slw_clk_20k/COUNT_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136   slw_clk_20k/COUNT_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136   slw_clk_20k/COUNT_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y136   slw_clk_20k/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y131   note_music/slw_clk_freq/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y131   note_music/slw_clk_freq/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   slw_clk_50M/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   slw_clk_50M/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   slw_clk_50M/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   slw_clk_50M/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   slw_clk_50M/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   slw_clk_50M/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   slw_clk_50M/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   slw_clk_50M/COUNT_reg[9]/C



