Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed May  8 21:54:43 2024
| Host         : zhywyt.hwdomain.io running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |              64 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1024 |          467 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  swb_IBUF_BUFG[4] |                             |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[1] |                             |                  |                2 |              2 |         1.00 |
| ~clk_IBUF_BUFG    |                             |                  |                1 |              3 |         3.00 |
|  swb_IBUF_BUFG[6] |                             |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG    |                             |                  |                4 |             15 |         3.75 |
| ~led_OBUF_BUFG[9] | Regs/r_base[4][31]_i_1_n_4  | led_OBUF[10]     |               11 |             32 |         2.91 |
|  w_data__0_BUFG   |                             |                  |               11 |             32 |         2.91 |
| ~led_OBUF_BUFG[9] | Regs/r_base[6][31]_i_1_n_4  | led_OBUF[10]     |               16 |             32 |         2.00 |
| ~led_OBUF_BUFG[9] | Regs/r13_abt                | led_OBUF[10]     |               14 |             32 |         2.29 |
| ~led_OBUF_BUFG[9] | Regs/r13_hyp                | led_OBUF[10]     |               14 |             32 |         2.29 |
| ~led_OBUF_BUFG[9] | write_pc                    | led_OBUF[10]     |               15 |             32 |         2.13 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq[11][31]_i_1_n_4  | led_OBUF[10]     |               24 |             32 |         1.33 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq[12][31]_i_1_n_4  | led_OBUF[10]     |               21 |             32 |         1.52 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq                  |                  |               14 |             32 |         2.29 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq[10][31]_i_1_n_4  | led_OBUF[10]     |               15 |             32 |         2.13 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq[9][31]_i_1_n_4   | led_OBUF[10]     |               14 |             32 |         2.29 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq[13][31]_i_1_n_4  |                  |               14 |             32 |         2.29 |
| ~led_OBUF_BUFG[9] | Regs/r_fiq[8][31]_i_1_n_4   | led_OBUF[10]     |               16 |             32 |         2.00 |
|  n_0_120_BUFG     |                             |                  |               13 |             32 |         2.46 |
|  n_1_1093_BUFG    |                             |                  |               11 |             32 |         2.91 |
|  n_2_122_BUFG     |                             |                  |               15 |             32 |         2.13 |
|  n_3_6_BUFG       |                             |                  |               12 |             32 |         2.67 |
|  pc_data__0_BUFG  |                             |                  |               12 |             32 |         2.67 |
| ~led_OBUF_BUFG[9] | Regs/r14_und[31]_i_1_n_4    | led_OBUF[10]     |               23 |             32 |         1.39 |
| ~led_OBUF_BUFG[9] | Regs/r_base[2][31]_i_1_n_4  | led_OBUF[10]     |               11 |             32 |         2.91 |
| ~led_OBUF_BUFG[9] | Regs/r_base[9][31]_i_1_n_4  | led_OBUF[10]     |               10 |             32 |         3.20 |
| ~led_OBUF_BUFG[9] | Regs/r13_irq                | led_OBUF[10]     |               11 |             32 |         2.91 |
| ~led_OBUF_BUFG[9] | Regs/r13_mon                | led_OBUF[10]     |               12 |             32 |         2.67 |
| ~led_OBUF_BUFG[9] | Regs/r13_svc                | led_OBUF[10]     |               12 |             32 |         2.67 |
| ~led_OBUF_BUFG[9] | Regs/r13_und[31]_i_1_n_4    | led_OBUF[10]     |               11 |             32 |         2.91 |
| ~led_OBUF_BUFG[9] | Regs/r14_abt                | led_OBUF[10]     |               14 |             32 |         2.29 |
| ~led_OBUF_BUFG[9] | Regs/r14_irq                | led_OBUF[10]     |                8 |             32 |         4.00 |
| ~led_OBUF_BUFG[9] | Regs/r14_mon                | led_OBUF[10]     |               11 |             32 |         2.91 |
| ~led_OBUF_BUFG[9] | Regs/r14_svc                | led_OBUF[10]     |               10 |             32 |         3.20 |
| ~led_OBUF_BUFG[9] | Regs/r_base[14][31]_i_1_n_4 | led_OBUF[10]     |               12 |             32 |         2.67 |
| ~led_OBUF_BUFG[9] | Regs/r_base[10][31]_i_1_n_4 | led_OBUF[10]     |               17 |             32 |         1.88 |
| ~led_OBUF_BUFG[9] | Regs/r_base[11][31]_i_1_n_4 | led_OBUF[10]     |                9 |             32 |         3.56 |
| ~led_OBUF_BUFG[9] | Regs/r_base[12][31]_i_1_n_4 | led_OBUF[10]     |               22 |             32 |         1.45 |
| ~led_OBUF_BUFG[9] | Regs/r_base[13][31]_i_1_n_4 | led_OBUF[10]     |               15 |             32 |         2.13 |
| ~led_OBUF_BUFG[9] | Regs/r_base[1][31]_i_1_n_4  | led_OBUF[10]     |               23 |             32 |         1.39 |
| ~led_OBUF_BUFG[9] | Regs/r_base[3][31]_i_1_n_4  | led_OBUF[10]     |                9 |             32 |         3.56 |
| ~led_OBUF_BUFG[9] | Regs/r_base[5][31]_i_1_n_4  | led_OBUF[10]     |               10 |             32 |         3.20 |
| ~led_OBUF_BUFG[9] | Regs/r_base[7][31]_i_1_n_4  | led_OBUF[10]     |               17 |             32 |         1.88 |
| ~led_OBUF_BUFG[9] | Regs/r_base[8][31]_i_1_n_4  | led_OBUF[10]     |               13 |             32 |         2.46 |
| ~led_OBUF_BUFG[9] | Regs/r_base[0][31]_i_1_n_4  | led_OBUF[10]     |               27 |             32 |         1.19 |
|  r_addr_a__0_BUFG |                             | led_OBUF[10]     |               10 |             34 |         3.40 |
+-------------------+-----------------------------+------------------+------------------+----------------+--------------+


