report number csl tr 99 783 institution stanford university computer systems laboratory title optimum instruction level parallelism ilp for superscalar and vliw processors author hung patrick author flynn michael j date july 1999 abstract modern superscalar and vliw processors fetch decode issue execute and retire multiple instructions per cycle by taking advantage of instruction level parallelism ilp processor performance can be improved substantially however increasing the level of ilp may eventually result in diminishing and negative returns due to control and data dependencies among subsequent instructions as well as resource conflicts within a processor moreover the additional ilp complexity can have significant overload in cycle time and latency this technical report uses a generic processor model to investigate the optimum level of ilp for superscalar and vliw processors ftp reports stanford edu pub cstr reports csl tr 99 783 csl tr 99 783 pdf
