<map id="structs" name="structs">
<area shape="rect" id="node1" href="$group__CMSIS__TPI.html" title="Type definitions for the Trace Port Interface (TPI)" alt="" coords="299,5,469,35"/>
<area shape="rect" id="node2" href="$group__CMSIS__CORE.html" title="Core Register type definitions." alt="" coords="289,59,479,88"/>
<area shape="rect" id="node3" href="$group__CMSIS__core__base.html" title="Definitions for base addresses, unions, and structures." alt="" coords="327,112,441,141"/>
<area shape="rect" id="node4" href="$group__CMSIS__SysTick.html" title="Type definitions for the System Timer Registers." alt="" coords="288,165,480,195"/>
<area shape="rect" id="node5" href="$group__CMSIS__NVIC.html" title="Type definitions for the NVIC Registers." alt="" coords="245,219,523,248"/>
<area shape="rect" id="node6" href="$group__CMSIS__SCnSCB.html" title="Type definitions for the System Control and ID Register not in the SCB." alt="" coords="257,272,511,301"/>
<area shape="rect" id="node7" href="$group__CMSIS__SCB.html" title="Type definitions for the System Control Block Registers." alt="" coords="289,325,479,355"/>
<area shape="rect" id="node8" href="$group__CMSIS__DWT.html" title="Type definitions for the Data Watchpoint and Trace (DWT)" alt="" coords="272,379,496,408"/>
<area shape="rect" id="node9" href="$group__CMSIS__CoreDebug.html" title="Cortex&#45;M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not ..." alt="" coords="269,432,499,461"/>
<area shape="rect" id="node10" href="$group__CMSIS__ITM.html" title="Type definitions for the Instrumentation Trace Macrocell (ITM)" alt="" coords="263,485,505,515"/>
</map>
