============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 25 2024  07:00:36 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-151 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1808                  
             Slack:=    -151                  

Exceptions/Constraints:
  output_delay             -450            ou_del_73_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     330   250     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8    6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
     92     736    92      1   21.8  INVX4_HVT   rptr_empty/fopt3619/Y     
   1402    2138   883      1 1434.1  D8I1025_NS  io_t_rempty/PADIO         
      0    2138     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_64_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g203/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2018     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_63_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g202/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2018     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_62_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g201/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2018     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_61_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g200/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2018     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_60_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g199/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2018     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_59_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g198/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2018     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del_58_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g197/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2018     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-32 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      48                  
     Required Time:=    1987                  
      Launch Clock:-     330                  
         Data Path:-    1688                  
             Slack:=     -32                  

Exceptions/Constraints:
  output_delay             -450            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     330   250     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    208     538    61      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     93     631    51      1   21.8  NBUFFX8_HVT    fifomem/g196/Y             
   1388    2018   890      1 1434.1  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2018     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-20 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
      Output Delay:-    -450                  
       Uncertainty:-      53                  
     Required Time:=    2107                  
      Launch Clock:-     330                  
         Data Path:-    1797                  
             Slack:=     -20                  

Exceptions/Constraints:
  output_delay             -450            ou_del_75_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      -     330   250     52      -  (arrival)    wptr_full/wfull_reg/CLK 
    292     622    81      5    3.4  DFFARX1_HVT  wptr_full/wfull_reg/QN  
    124     746    33      2   22.4  IBUFFX32_HVT wptr_full/fopt2372/Y    
   1381    2127   893      1 1434.1  D8I1025_NS   io_t_wfull/PADIO        
      0    2127     -      -      -  (port)       wfull                   
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-2 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      91                  
       Uncertainty:-      48                  
     Required Time:=    1446                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-    1116                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     86     821   101      1    0.6  NAND2X0_HVT rptr_empty/g387/Y        
    141     962    58      5    3.9  OA21X2_HVT  rptr_empty/g65/Y         
     79    1040    33      2    1.1  OR2X1_HVT   rptr_empty/g3976/Y       
     65    1105    27      1    0.6  AND2X1_HVT  rptr_empty/g2514/Y       
    118    1223    34      1    0.5  AO222X1_HVT rptr_empty/g2509/Y       
    102    1325    34      1    0.6  OR3X1_HVT   rptr_empty/g2508/Y       
    123    1448    26      1    0.5  NOR3X0_HVT  rptr_empty/g2886__3616/Y 
      0    1448     -      1      -  DFFASX2_HVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (1 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      65                  
       Uncertainty:-      53                  
     Required Time:=    1592                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-    1259                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    204     933    72      3    2.4  AND4X1_HVT  wptr_full/g14/Y         
    114    1047    51      3    1.8  AND3X1_HVT  wptr_full/g2216__9315/Y 
     41    1088    37      2    1.2  INVX1_HVT   wptr_full/g42/Y         
     69    1156    30      1    0.6  AO22X1_HVT  wptr_full/g40_0/Y       
     28    1184    22      1    0.5  INVX0_HVT   wptr_full/g39/Y         
    121    1305    53      3    1.7  AO22X1_HVT  wptr_full/g38/Y         
     79    1384    31      1    0.7  OR2X1_HVT   wptr_full/g2300__5526/Y 
     80    1464    99      1    0.7  NAND4X0_HVT wptr_full/g2289__9315/Y 
    128    1592    27      1    0.5  NOR3X0_HVT  wptr_full/g2288__2368/Y 
      0    1592     -      1      -  DFFARX1_HVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (106 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_43_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[2]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (106 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_40_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[5]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (106 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_44_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[1]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (106 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_42_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[3]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (106 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[7]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (106 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_41_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[4]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (106 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_45_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[0]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (106 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     690            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1020          332     
                                              
             Setup:-     140                  
       Uncertainty:-      48                  
     Required Time:=     832                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     393                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              0              in_del_39_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   wdata_in[6]           
    393     726   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     726     -      1      -  DFFARX1_HVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (154 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     175                  
       Uncertainty:-      48                  
     Required Time:=    1362                  
      Launch Clock:-     330                  
         Data Path:-     878                  
             Slack:=     154                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     330   250     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    310     640    93      8  6.2  DFFASX2_HVT  rptr_empty/rempty_reg/QN  
    117     757    58      6  3.1  AND2X1_HVT   rptr_empty/g3966/Y        
     59     816    46      1  0.7  NAND2X0_HVT  rptr_empty/g59_0/Y        
     92     908    44      4  3.2  OR2X2_HVT    rptr_empty/g734/Y         
     86     993    34      1  1.1  OR2X1_HVT    rptr_empty/g27/Y          
    135    1128    61      2  1.9  MUX21X1_HVT  rptr_empty/g34/Y          
     40    1168    38      3  1.9  INVX2_HVT    rptr_empty/fopt3717/Y     
     39    1208    35      3  2.0  INVX1_HVT    rptr_empty/fopt3716/Y     
      0    1208     -      3    -  SDFFARX1_HVT rptr_empty/rptr_reg_8_/SE 
#-------------------------------------------------------------------------



Path 22: MET (189 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     179                  
       Uncertainty:-      48                  
     Required Time:=    1358                  
      Launch Clock:-     330                  
         Data Path:-     839                  
             Slack:=     189                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     330   250     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    310     640    93      8  6.2  DFFASX2_HVT  rptr_empty/rempty_reg/QN  
    117     757    58      6  3.1  AND2X1_HVT   rptr_empty/g3966/Y        
     59     816    46      1  0.7  NAND2X0_HVT  rptr_empty/g59_0/Y        
     92     908    44      4  3.2  OR2X2_HVT    rptr_empty/g734/Y         
     86     993    34      1  1.1  OR2X1_HVT    rptr_empty/g27/Y          
    136    1129    66      2  1.9  MUX21X1_HVT  rptr_empty/g34/Y          
     40    1169    39      3  1.9  INVX2_HVT    rptr_empty/fopt3717/Y     
      0    1169     -      3    -  SDFFARX1_HVT rptr_empty/rptr_reg_9_/SI 
#-------------------------------------------------------------------------



Path 23: MET (196 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     176                  
       Uncertainty:-      48                  
     Required Time:=    1361                  
      Launch Clock:-     330                  
         Data Path:-     835                  
             Slack:=     196                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     330   250     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT  rptr_empty/rempty_reg/QN  
    112     755    56      6  3.3  AND2X1_HVT   rptr_empty/g3966/Y        
     87     842    38      3  1.5  AND2X1_HVT   rptr_empty/g3953/Y        
     82     925   101      1  0.6  NAND3X0_HVT  rptr_empty/g54/Y          
    171    1095    44      3  2.6  AOI21X1_HVT  rptr_empty/g259/Y         
     69    1165    30      2  1.3  NBUFFX2_HVT  rptr_empty/fopt3493/Y     
      0    1165     -      2    -  SDFFARX1_HVT rptr_empty/rptr_reg_8_/SI 
#-------------------------------------------------------------------------



Path 24: MET (207 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     927                  
             Slack:=     207                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     40     775    70      4    2.3  INVX8_HVT   rptr_empty/g3867/Y       
    188     963    42      4    2.2  NOR4X1_HVT  rptr_empty/g3977/Y       
     85    1048    34      2    1.1  OR2X1_HVT   rptr_empty/g3976/Y       
     89    1137    28      2    1.3  IBUFFX2_HVT rptr_empty/g2528/Y       
     28    1165    24      2    1.1  INVX1_HVT   rptr_empty/g2527/Y       
     95    1260    41      1    0.5  OA22X1_HVT  rptr_empty/g2511/Y       
      0    1260     -      1      -  DFFARX1_HVT rptr_empty/rptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (217 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      72                  
       Uncertainty:-      48                  
     Required Time:=    1465                  
      Launch Clock:-     330                  
         Data Path:-     918                  
             Slack:=     217                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    112     755    56      6  3.3  AND2X1_HVT  rptr_empty/g3966/Y        
     76     832    80      1  0.7  NAND3X0_HVT rptr_empty/g3968/Y        
    100     932    42      2  1.2  OR3X1_HVT   rptr_empty/g3967/Y        
     83    1015    44      3  1.8  AO22X1_HVT  rptr_empty/g3960/Y        
     41    1056    36      3  1.9  INVX1_HVT   rptr_empty/g23/Y          
     41    1097    38      3  1.9  INVX1_HVT   rptr_empty/g2086/Y        
     36    1133    31      3  1.5  INVX1_HVT   rptr_empty/g2083/Y        
    115    1248    47      1  0.5  MUX21X1_HVT rptr_empty/g285/Y         
      0    1248     -      1    -  DFFARX1_HVT rptr_empty/rptr_reg_7_/D  
#------------------------------------------------------------------------



Path 26: MET (218 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     111                  
       Uncertainty:-      48                  
     Required Time:=    1426                  
      Launch Clock:-     330                  
         Data Path:-     878                  
             Slack:=     218                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     330   250     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    310     640    93      8  6.2  DFFASX2_HVT  rptr_empty/rempty_reg/QN  
    117     757    58      6  3.1  AND2X1_HVT   rptr_empty/g3966/Y        
     59     816    46      1  0.7  NAND2X0_HVT  rptr_empty/g59_0/Y        
     92     908    44      4  3.2  OR2X2_HVT    rptr_empty/g734/Y         
     86     993    34      1  1.1  OR2X1_HVT    rptr_empty/g27/Y          
    135    1128    61      2  1.9  MUX21X1_HVT  rptr_empty/g34/Y          
     40    1168    38      3  1.9  INVX2_HVT    rptr_empty/fopt3717/Y     
     39    1208    35      3  2.0  INVX1_HVT    rptr_empty/fopt3716/Y     
      0    1208     -      3    -  SDFFARX1_HVT rptr_empty/rptr_reg_9_/D  
#-------------------------------------------------------------------------



Path 27: MET (222 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1466                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     912                  
             Slack:=     222                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     86     821   101      1    0.6  NAND2X0_HVT rptr_empty/g387/Y        
    141     962    58      5    3.9  OA21X2_HVT  rptr_empty/g65/Y         
     79    1040    33      2    1.1  OR2X1_HVT   rptr_empty/g3976/Y       
     87    1128    30      2    1.3  IBUFFX2_HVT rptr_empty/g2528/Y       
    116    1244    42      1    0.5  AO22X1_HVT  rptr_empty/g2513/Y       
      0    1244     -      1      -  DFFARX1_HVT rptr_empty/rptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (230 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      72                  
       Uncertainty:-      48                  
     Required Time:=    1465                  
      Launch Clock:-     330                  
         Data Path:-     905                  
             Slack:=     230                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    176     819    61      3  1.6  AND4X1_HVT  rptr_empty/g3948/Y        
     90     909   111      2  1.1  NAND3X0_HVT rptr_empty/g42/Y          
    154    1064    60      5  3.2  AO21X1_HVT  rptr_empty/g2519/Y        
     50    1114    44      4  2.1  INVX1_HVT   rptr_empty/g2518/Y        
    121    1235    47      1  0.5  MUX21X1_HVT rptr_empty/g4017/Y        
      0    1235     -      1    -  DFFARX1_HVT rptr_empty/rptr_reg_4_/D  
#------------------------------------------------------------------------



Path 29: MET (239 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     106                  
       Uncertainty:-      48                  
     Required Time:=    1430                  
      Launch Clock:-     330                  
         Data Path:-     861                  
             Slack:=     239                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     330   250     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT  rptr_empty/rempty_reg/QN  
    112     755    56      6  3.3  AND2X1_HVT   rptr_empty/g3966/Y        
     87     842    38      3  1.5  AND2X1_HVT   rptr_empty/g3953/Y        
    128     970    54      1  0.5  AND4X1_HVT   rptr_empty/g55/Y          
    124    1094    48      3  2.6  AOI21X1_HVT  rptr_empty/g259/Y         
     68    1162    28      2  1.3  NBUFFX2_HVT  rptr_empty/fopt3493/Y     
     29    1191    24      2  1.1  INVX1_HVT    rptr_empty/fopt3492/Y     
      0    1191     -      2    -  SDFFARX1_HVT rptr_empty/rptr_reg_8_/D  
#-------------------------------------------------------------------------



Path 30: MET (244 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     181                  
       Uncertainty:-      48                  
     Required Time:=    1356                  
      Launch Clock:-     330                  
         Data Path:-     782                  
             Slack:=     244                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     330   250     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    310     640    93      8  6.2  DFFASX2_HVT  rptr_empty/rempty_reg/QN  
    117     757    58      6  3.1  AND2X1_HVT   rptr_empty/g3966/Y        
     59     816    46      1  0.7  NAND2X0_HVT  rptr_empty/g59_0/Y        
     92     908    44      4  3.2  OR2X2_HVT    rptr_empty/g734/Y         
    124    1032    50      2  1.9  OA21X1_HVT   rptr_empty/g56/Y          
     80    1112    49      2  1.4  AO21X1_HVT   rptr_empty/g163/Y         
      0    1112     -      2    -  SDFFARX1_HVT rptr_empty/rptr_reg_9_/SE 
#-------------------------------------------------------------------------



Path 31: MET (261 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      68                  
       Uncertainty:-      48                  
     Required Time:=    1469                  
      Launch Clock:-     330                  
         Data Path:-     878                  
             Slack:=     261                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    310     640    93      8  6.2  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    117     757    58      6  3.1  AND2X1_HVT  rptr_empty/g3966/Y        
     59     816    46      1  0.7  NAND2X0_HVT rptr_empty/g59_0/Y        
     92     908    44      4  3.2  OR2X2_HVT   rptr_empty/g734/Y         
     86     993    34      1  1.1  OR2X1_HVT   rptr_empty/g27/Y          
    135    1128    61      2  1.9  MUX21X1_HVT rptr_empty/g34/Y          
     40    1168    38      3  1.9  INVX2_HVT   rptr_empty/fopt3717/Y     
     39    1208    35      3  2.0  INVX1_HVT   rptr_empty/fopt3716/Y     
      0    1208     -      3    -  DFFARX1_HVT rptr_empty/rbin_reg_9_/D  
#------------------------------------------------------------------------



Path 32: MET (278 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      74                  
       Uncertainty:-      53                  
     Required Time:=    1582                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     972                  
             Slack:=     278                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    204     933    72      3    2.4  AND4X1_HVT  wptr_full/g14/Y         
    114    1047    51      3    1.8  AND3X1_HVT  wptr_full/g2216__9315/Y 
     41    1088    37      2    1.2  INVX1_HVT   wptr_full/g42/Y         
     69    1156    30      1    0.6  AO22X1_HVT  wptr_full/g40_0/Y       
     28    1184    22      1    0.5  INVX0_HVT   wptr_full/g39/Y         
    121    1305    53      3    1.7  AO22X1_HVT  wptr_full/g38/Y         
      0    1305     -      3      -  DFFARX1_HVT wptr_full/wptr_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (282 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      63                  
       Uncertainty:-      48                  
     Required Time:=    1474                  
      Launch Clock:-     330                  
         Data Path:-     861                  
             Slack:=     282                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    112     755    56      6  3.3  AND2X1_HVT  rptr_empty/g3966/Y        
     87     842    38      3  1.5  AND2X1_HVT  rptr_empty/g3953/Y        
    128     970    54      1  0.5  AND4X1_HVT  rptr_empty/g55/Y          
    124    1094    48      3  2.6  AOI21X1_HVT rptr_empty/g259/Y         
     68    1162    28      2  1.3  NBUFFX2_HVT rptr_empty/fopt3493/Y     
     29    1191    24      2  1.1  INVX1_HVT   rptr_empty/fopt3492/Y     
      0    1191     -      2    -  DFFARX1_HVT rptr_empty/rbin_reg_8_/D  
#------------------------------------------------------------------------



Path 34: MET (284 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      63                  
       Uncertainty:-      53                  
     Required Time:=    1594                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     977                  
             Slack:=     284                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    183     912   140      1    1.3  NAND4X0_HVT wptr_full/g2225__2380/Y 
    172    1084    50      4    2.5  XOR2X2_HVT  wptr_full/g2330__1617/Y 
     31    1115    29      1    0.5  INVX1_HVT   wptr_full/fopt2337/Y    
    126    1241    50      2    1.3  AO22X1_HVT  wptr_full/g2193__2802/Y 
     39    1280    36      2    1.1  INVX1_HVT   wptr_full/fopt2328/Y    
     30    1310    24      1    0.5  INVX0_HVT   wptr_full/fopt2327/Y    
      0    1310     -      1      -  DFFARX1_HVT wptr_full/wptr_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: MET (287 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-     179                  
       Uncertainty:-      53                  
     Required Time:=    1478                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     858                  
             Slack:=     287                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)    winc                     
    397     729   183     15    6.0  I1025_NS     io_b_winc/DOUT           
    204     933    72      3    2.4  AND4X1_HVT   wptr_full/g14/Y          
     90    1023    37      1    1.2  AND2X1_HVT   wptr_full/g2220__2883/Y  
    126    1150    57      2    1.9  MUX21X2_HVT  wptr_full/g2194__1705/Y  
     41    1191    38      4    2.8  INVX2_HVT    wptr_full/fopt2348/Y     
      0    1191     -      4      -  SDFFARX1_HVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (298 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      66                  
       Uncertainty:-      48                  
     Required Time:=    1471                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     841                  
             Slack:=     298                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
    119     854    52      1    1.2  AND2X1_HVT  rptr_empty/g518_dup/Y    
    141     995    58      2    1.8  MUX21X2_HVT rptr_empty/g3942/Y       
    144    1139    43      2    1.3  XOR2X2_HVT  rptr_empty/g513/Y        
     34    1173    29      2    1.0  INVX1_HVT   rptr_empty/g170/Y        
      0    1173     -      2      -  DFFARX1_HVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (307 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      65                  
       Uncertainty:-      48                  
     Required Time:=    1472                  
      Launch Clock:-     330                  
         Data Path:-     835                  
             Slack:=     307                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    158     801    57      2  1.2  AND4X1_HVT  rptr_empty/g18/Y          
     88     889    46      3  1.6  AND2X1_HVT  rptr_empty/g17/Y          
     35     924    30      1  0.5  INVX0_HVT   rptr_empty/fopt3771/Y     
     41     965    38      1  0.5  NAND2X0_HVT rptr_empty/g342/Y         
     67    1032    73      2  1.3  NAND2X0_HVT rptr_empty/g341/Y         
    133    1165    27      2  1.0  OAI22X1_HVT rptr_empty/g3940/Y        
      0    1165     -      2    -  DFFARX1_HVT rptr_empty/rptr_reg_3_/D  
#------------------------------------------------------------------------



Path 38: MET (309 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      63                  
       Uncertainty:-      48                  
     Required Time:=    1474                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     833                  
             Slack:=     309                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     40     775    70      4    2.3  INVX8_HVT   rptr_empty/g3867/Y       
    188     963    42      4    2.2  NOR4X1_HVT  rptr_empty/g3977/Y       
     85    1048    34      2    1.1  OR2X1_HVT   rptr_empty/g3976/Y       
     89    1137    28      2    1.3  IBUFFX2_HVT rptr_empty/g2528/Y       
     28    1165    24      2    1.1  INVX1_HVT   rptr_empty/g2527/Y       
      0    1165     -      2      -  DFFARX1_HVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (312 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-     109                  
       Uncertainty:-      53                  
     Required Time:=    1548                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     904                  
             Slack:=     312                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)    winc                    
    397     729   183     15    6.0  I1025_NS     io_b_winc/DOUT          
    204     933    72      3    2.4  AND4X1_HVT   wptr_full/g14/Y         
     90    1023    37      1    1.2  AND2X1_HVT   wptr_full/g2220__2883/Y 
    135    1158    58      2    1.9  MUX21X2_HVT  wptr_full/g2194__1705/Y 
     44    1202    41      4    2.8  INVX2_HVT    wptr_full/fopt2348/Y    
     34    1236    29      2    1.1  INVX1_HVT    wptr_full/fopt2346/Y    
      0    1236     -      2      -  SDFFARX1_HVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (333 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1466                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     801                  
             Slack:=     333                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     40     775    70      4    2.3  INVX8_HVT   rptr_empty/g3867/Y       
    113     888    34      1    0.7  OA21X1_HVT  rptr_empty/g519/Y        
     88     976    57      4    3.3  OR2X1_HVT   rptr_empty/g3855/Y       
     44    1020    40      3    1.6  INVX1_HVT   rptr_empty/g993/Y        
    114    1134    42      1    0.5  AO22X1_HVT  rptr_empty/g1133/Y       
      0    1134     -      1      -  DFFARX1_HVT rptr_empty/rptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (338 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      67                  
       Uncertainty:-      48                  
     Required Time:=    1470                  
      Launch Clock:-     330                  
         Data Path:-     803                  
             Slack:=     338                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    112     755    56      6  3.3  AND2X1_HVT  rptr_empty/g3966/Y        
     76     832    80      1  0.7  NAND3X0_HVT rptr_empty/g3968/Y        
    100     932    42      2  1.2  OR3X1_HVT   rptr_empty/g3967/Y        
     83    1015    44      3  1.8  AO22X1_HVT  rptr_empty/g3960/Y        
     41    1056    36      3  1.9  INVX1_HVT   rptr_empty/g23/Y          
     41    1097    38      3  1.9  INVX1_HVT   rptr_empty/g2086/Y        
     36    1133    31      3  1.5  INVX1_HVT   rptr_empty/g2083/Y        
      0    1133     -      3    -  DFFARX1_HVT rptr_empty/rbin_reg_7_/D  
#------------------------------------------------------------------------



Path 42: MET (341 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      75                  
       Uncertainty:-      53                  
     Required Time:=    1582                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     908                  
             Slack:=     341                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    183     912   140      1    1.3  NAND4X0_HVT wptr_full/g2225__2380/Y 
    186    1098    54      4    2.5  XOR2X2_HVT  wptr_full/g2330__1617/Y 
    143    1241    54      3    1.8  AO22X1_HVT  wptr_full/g2199__5122/Y 
      0    1241     -      3      -  DFFARX1_HVT wptr_full/wptr_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (351 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      77                  
       Uncertainty:-      53                  
     Required Time:=    1580                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     897                  
             Slack:=     351                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    196     926    66      1    1.7  AND4X1_HVT  wptr_full/g2223__2387/Y 
    133    1059    43      3    1.9  XNOR2X2_HVT wptr_full/g2208__7482/Y 
     38    1096    33      3    1.5  INVX1_HVT   wptr_full/g2207/Y       
    133    1229    60      3    1.8  MUX21X1_HVT wptr_full/g2285__7482/Y 
      0    1229     -      3      -  DFFARX1_HVT wptr_full/wptr_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (352 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      71                  
       Uncertainty:-      48                  
     Required Time:=    1466                  
      Launch Clock:-     330                  
         Data Path:-     784                  
             Slack:=     352                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    176     819    61      3  1.6  AND4X1_HVT  rptr_empty/g3948/Y        
     90     909   111      2  1.1  NAND3X0_HVT rptr_empty/g42/Y          
    154    1064    60      5  3.2  AO21X1_HVT  rptr_empty/g2519/Y        
     50    1114    44      4  2.1  INVX1_HVT   rptr_empty/g2518/Y        
      0    1114     -      4    -  DFFARX1_HVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 45: MET (352 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      73                  
       Uncertainty:-      48                  
     Required Time:=    1464                  
      Launch Clock:-     330                  
         Data Path:-     782                  
             Slack:=     352                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    310     640    93      8  6.2  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    117     757    58      6  3.1  AND2X1_HVT  rptr_empty/g3966/Y        
     59     816    46      1  0.7  NAND2X0_HVT rptr_empty/g59_0/Y        
     92     908    44      4  3.2  OR2X2_HVT   rptr_empty/g734/Y         
    124    1032    50      2  1.9  OA21X1_HVT  rptr_empty/g56/Y          
     80    1112    49      2  1.4  AO21X1_HVT  rptr_empty/g163/Y         
      0    1112     -      2    -  DFFARX1_HVT rptr_empty/rbin_reg_10_/D 
#------------------------------------------------------------------------



Path 46: MET (355 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      66                  
       Uncertainty:-      53                  
     Required Time:=    1591                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     904                  
             Slack:=     355                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    204     933    72      3    2.4  AND4X1_HVT  wptr_full/g14/Y         
     90    1023    37      1    1.2  AND2X1_HVT  wptr_full/g2220__2883/Y 
    135    1158    58      2    1.9  MUX21X2_HVT wptr_full/g2194__1705/Y 
     44    1202    41      4    2.8  INVX2_HVT   wptr_full/fopt2348/Y    
     34    1236    29      2    1.1  INVX1_HVT   wptr_full/fopt2346/Y    
      0    1236     -      2      -  DFFARX1_HVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (355 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-     173                  
       Uncertainty:-      53                  
     Required Time:=    1484                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     797                  
             Slack:=     355                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)    winc                     
    397     729   183     15    6.0  I1025_NS     io_b_winc/DOUT           
    204     933    72      3    2.4  AND4X1_HVT   wptr_full/g14/Y          
    165    1098    54      2    3.2  XNOR2X2_HVT  wptr_full/g2409/Y        
     31    1130    31      4    3.0  INVX4_HVT    wptr_full/g2200/Y        
      0    1130     -      4      -  SDFFARX1_HVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (356 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      77                  
       Uncertainty:-      48                  
     Required Time:=    1460                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     771                  
             Slack:=     356                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     40     775    70      4    2.3  INVX8_HVT   rptr_empty/g3867/Y       
    104     878    33      3    1.6  OR2X2_HVT   rptr_empty/g346/Y        
    121     999    52      3    2.0  OA22X1_HVT  rptr_empty/g340_0/Y      
    105    1104    60      2    1.0  XOR3X2_HVT  rptr_empty/g131/Y        
      0    1104     -      2      -  DFFARX1_HVT rptr_empty/rptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (368 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      74                  
       Uncertainty:-      53                  
     Required Time:=    1583                  
      Launch Clock:-     330                  
         Data Path:-     885                  
             Slack:=     368                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    261     591    54      1  0.8  DFFARX1_HVT wptr_full/wbin_reg_0_/QN  
     54     645    51     13  2.5  INVX1_HVT   wptr_full/fopt2320/Y      
    116     761    52      4  2.2  AND3X1_HVT  wptr_full/g2272__2423/Y   
     37     798    32      1  0.6  INVX0_HVT   wptr_full/g2232/Y         
    100     897    44      1  1.1  OR3X1_HVT   wptr_full/g2228__2398/Y   
    147    1044    71      4  2.4  MUX21X1_HVT wptr_full/g2217__9945/Y   
     43    1087    42      2  1.0  INVX1_HVT   wptr_full/g2214/Y         
    128    1215    53      3  1.7  AO22X1_HVT  wptr_full/g2202__7098/Y   
      0    1215     -      3    -  DFFARX1_HVT wptr_full/wptr_reg_3_/D   
#------------------------------------------------------------------------



Path 50: MET (378 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      76                  
       Uncertainty:-      53                  
     Required Time:=    1581                  
      Launch Clock:-     330                  
         Data Path:-     873                  
             Slack:=     378                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    268     598    60      2  1.3  DFFARX1_HVT wptr_full/wbin_reg_4_/QN  
     52     649    47     12  1.9  INVX1_HVT   wptr_full/fopt2350/Y      
    162     811    32      1  0.5  NAND4X1_HVT wptr_full/g2428/Y         
    110     922    46      1  1.3  OR3X1_HVT   wptr_full/g2275__6131/Y   
    160    1081    53      3  2.2  XNOR2X2_HVT wptr_full/g2__1705/Y      
    121    1203    58      2  2.2  AO22X1_HVT  wptr_full/g2201__8246/Y   
      0    1203     -      2    -  DFFARX1_HVT wptr_full/wptr_reg_4_/D   
#------------------------------------------------------------------------



Path 51: MET (385 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      73                  
       Uncertainty:-      53                  
     Required Time:=    1584                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     867                  
             Slack:=     385                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    135     864    49      4    2.4  DEC24X1_HVT wptr_full/g2253__2802/Y3 
     60     924    48      1    0.5  NAND2X0_HVT wptr_full/g2407/Y        
    121    1045    59      3    2.6  OA22X1_HVT  wptr_full/g2206__2438/Y  
    154    1199    49      3    1.6  XOR2X2_HVT  wptr_full/g2269__2404/Y  
      0    1199     -      3      -  DFFARX1_HVT wptr_full/wptr_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (399 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      74                  
       Uncertainty:-      53                  
     Required Time:=    1583                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     852                  
             Slack:=     399                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    135     864    49      4    2.4  DEC24X1_HVT wptr_full/g2253__2802/Y3 
     60     924    48      1    0.5  NAND2X0_HVT wptr_full/g2407/Y        
    121    1045    59      3    2.6  OA22X1_HVT  wptr_full/g2206__2438/Y  
     39    1084    36      2    1.0  INVX1_HVT   wptr_full/g2403/Y        
    100    1184    52      3    1.6  AO22X1_HVT  wptr_full/g2192__2399/Y  
      0    1184     -      3      -  DFFARX1_HVT wptr_full/wptr_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (399 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      75                  
       Uncertainty:-      53                  
     Required Time:=    1582                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     850                  
             Slack:=     399                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    204     933    72      3    2.4  AND4X1_HVT  wptr_full/g14/Y          
    114    1047    51      3    1.8  AND3X1_HVT  wptr_full/g2216__9315/Y  
    135    1182    56      3    2.0  AO22X1_HVT  wptr_full/g40/Y          
      0    1182     -      3      -  DFFARX1_HVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (423 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      72                  
       Uncertainty:-      48                  
     Required Time:=    1465                  
      Launch Clock:-     330                  
         Data Path:-     713                  
             Slack:=     423                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    116     759    49      2  1.4  AND3X1_HVT  rptr_empty/g3911/Y        
     93     852   130      2  0.9  NAND3X0_HVT rptr_empty/g3910/Y        
    141     993    50      2  1.9  OA21X1_HVT  rptr_empty/g150/Y         
     50    1043    45      4  2.7  INVX1_HVT   rptr_empty/g149/Y         
      0    1043     -      4    -  DFFARX1_HVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 55: MET (436 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      74                  
       Uncertainty:-      53                  
     Required Time:=    1583                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     814                  
             Slack:=     436                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    135     864    49      4    2.4  DEC24X1_HVT wptr_full/g2253__2802/Y3 
     32     897    30      1    0.5  INVX1_HVT   wptr_full/g43/Y          
     91     987    33      1    0.8  AO22X1_HVT  wptr_full/g2412/Y        
     36    1023    32      3    1.9  INVX1_HVT   wptr_full/g2411/Y        
    124    1147    52      3    1.6  AO22X1_HVT  wptr_full/g2410/Y        
      0    1147     -      3      -  DFFARX1_HVT wptr_full/wptr_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (442 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      75                  
       Uncertainty:-      48                  
     Required Time:=    1462                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     688                  
             Slack:=     442                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
     40     775    70      4    2.3  INVX8_HVT   rptr_empty/g3867/Y       
    113     888    34      1    0.7  OA21X1_HVT  rptr_empty/g519/Y        
     88     976    57      4    3.3  OR2X1_HVT   rptr_empty/g3855/Y       
     44    1020    40      3    1.6  INVX1_HVT   rptr_empty/g993/Y        
      0    1020     -      3      -  DFFARX2_HVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (455 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     240                  
       Uncertainty:-      48                  
     Required Time:=    1297                  
      Launch Clock:-     330                  
         Data Path:-     511                  
             Slack:=     455                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    258     588    63      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     72     660    68      9  5.0  INVX1_HVT      rptr_empty/g828/Y          
     44     704    43      2  1.0  INVX1_HVT      fifomem/g250/Y             
     62     766    62      2  1.3  NAND2X0_HVT    fifomem/g243__1617/Y       
     40     806    37      1  0.5  INVX0_HVT      fifomem/g242/Y             
     35     841    36      1  0.0  NAND2X0_HVT    fifomem/g234__2398/Y       
      0     841     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (457 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     240                  
       Uncertainty:-      48                  
     Required Time:=    1297                  
      Launch Clock:-     330                  
         Data Path:-     510                  
             Slack:=     457                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    258     588    63      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     72     660    68      9  5.0  INVX1_HVT      rptr_empty/g828/Y          
     44     704    43      2  1.0  INVX1_HVT      fifomem/g250/Y             
     62     766    60      2  1.3  NAND2X0_HVT    fifomem/g246__1705/Y       
     40     805    36      1  0.5  INVX0_HVT      fifomem/g245/Y             
     35     840    36      1  0.0  NAND2X0_HVT    fifomem/g240__6783/Y       
      0     840     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (459 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      83                  
       Uncertainty:-      48                  
     Required Time:=    1454                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     663                  
             Slack:=     459                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
    119     854    52      1    1.2  AND2X1_HVT  rptr_empty/g518_dup/Y    
    141     995    58      2    1.8  MUX21X2_HVT rptr_empty/g3942/Y       
      0     995     -      2      -  DFFARX2_HVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (460 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     235                  
       Uncertainty:-      48                  
     Required Time:=    1302                  
      Launch Clock:-     330                  
         Data Path:-     512                  
             Slack:=     460                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    273     603    64      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     78     681    78      9  4.8  INVX1_HVT      rptr_empty/g828/Y          
     82     763    69      2  1.4  NAND2X0_HVT    fifomem/g244__2802/Y       
     79     842    24      1  0.0  OR2X1_HVT      fifomem/g237__4319/Y       
      0     842     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (460 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     235                  
       Uncertainty:-      48                  
     Required Time:=    1302                  
      Launch Clock:-     330                  
         Data Path:-     512                  
             Slack:=     460                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    273     603    64      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     78     681    78      9  4.8  INVX1_HVT      rptr_empty/g828/Y          
     82     763    69      2  1.4  NAND2X0_HVT    fifomem/g244__2802/Y       
     79     842    24      1  0.0  OR2X1_HVT      fifomem/g239__5526/Y       
      0     842     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (460 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     235                  
       Uncertainty:-      48                  
     Required Time:=    1302                  
      Launch Clock:-     330                  
         Data Path:-     512                  
             Slack:=     460                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    258     588    63      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     72     660    68      9  5.0  INVX1_HVT      rptr_empty/g828/Y          
     44     704    43      2  1.0  INVX1_HVT      fifomem/g250/Y             
     62     766    62      2  1.3  NAND2X0_HVT    fifomem/g243__1617/Y       
     76     842    24      1  0.0  OR2X1_HVT      fifomem/g236__6260/Y       
      0     842     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (461 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      66                  
       Uncertainty:-      53                  
     Required Time:=    1591                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     797                  
             Slack:=     461                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    204     933    72      3    2.4  AND4X1_HVT  wptr_full/g14/Y         
    165    1098    54      2    3.2  XNOR2X2_HVT wptr_full/g2409/Y       
     31    1130    31      4    3.0  INVX4_HVT   wptr_full/g2200/Y       
      0    1130     -      4      -  DFFARX1_HVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (462 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      69                  
       Uncertainty:-      53                  
     Required Time:=    1588                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     794                  
             Slack:=     462                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    183     912   140      1    1.3  NAND4X0_HVT wptr_full/g2225__2380/Y 
    172    1084    50      4    2.5  XOR2X2_HVT  wptr_full/g2330__1617/Y 
     43    1127    37      2    1.1  INVX0_HVT   wptr_full/fopt2336/Y    
      0    1127     -      2      -  DFFARX1_HVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (462 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     235                  
       Uncertainty:-      48                  
     Required Time:=    1302                  
      Launch Clock:-     330                  
         Data Path:-     510                  
             Slack:=     462                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    258     588    63      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     72     660    68      9  5.0  INVX1_HVT      rptr_empty/g828/Y          
     44     704    43      2  1.0  INVX1_HVT      fifomem/g250/Y             
     62     766    60      2  1.3  NAND2X0_HVT    fifomem/g246__1705/Y       
     75     840    24      1  0.0  OR2X1_HVT      fifomem/g238__8428/Y       
      0     840     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (465 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      79                  
       Uncertainty:-      48                  
     Required Time:=    1458                  
      Launch Clock:-     330                  
         Data Path:-     663                  
             Slack:=     465                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    313     643    90      8  6.3  DFFASX2_HVT rptr_empty/rempty_reg/QN  
    158     801    57      2  1.2  AND4X1_HVT  rptr_empty/g18/Y          
     88     889    46      3  1.6  AND2X1_HVT  rptr_empty/g17/Y          
    104     993    50      3  1.5  OA22X1_HVT  rptr_empty/g340/Y         
      0     993     -      3    -  DFFARX2_HVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 67: MET (481 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     235                  
       Uncertainty:-      48                  
     Required Time:=    1302                  
      Launch Clock:-     330                  
         Data Path:-     491                  
             Slack:=     481                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    273     603    64      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     78     681    78      9  4.8  INVX1_HVT      rptr_empty/g828/Y          
     68     750    54      1  0.7  NAND2X0_HVT    fifomem/g247__5122/Y       
     72     821    24      1  0.0  OR2X1_HVT      fifomem/g235__5107/Y       
      0     821     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (493 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      67                  
       Uncertainty:-      53                  
     Required Time:=    1590                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     764                  
             Slack:=     493                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
    196     926    66      1    1.7  AND4X1_HVT  wptr_full/g2223__2387/Y 
    133    1059    43      3    1.9  XNOR2X2_HVT wptr_full/g2208__7482/Y 
     38    1096    33      3    1.5  INVX1_HVT   wptr_full/g2207/Y       
      0    1096     -      3      -  DFFARX1_HVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (501 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      74                  
       Uncertainty:-      53                  
     Required Time:=    1582                  
      Launch Clock:-     330                  
         Data Path:-     751                  
             Slack:=     501                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    268     598    60      2  1.3  DFFARX1_HVT wptr_full/wbin_reg_4_/QN  
     52     649    47     12  1.9  INVX1_HVT   wptr_full/fopt2350/Y      
    162     811    32      1  0.5  NAND4X1_HVT wptr_full/g2428/Y         
    110     922    46      1  1.3  OR3X1_HVT   wptr_full/g2275__6131/Y   
    160    1081    53      3  2.2  XNOR2X2_HVT wptr_full/g2__1705/Y      
      0    1081     -      3    -  DFFARX1_HVT wptr_full/wbin_reg_5_/D   
#------------------------------------------------------------------------



Path 70: MET (504 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          332     
                                              
             Setup:-      78                  
       Uncertainty:-      48                  
     Required Time:=    1459                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     623                  
             Slack:=     504                  

Exceptions/Constraints:
  input_delay              0              in_del_56_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   rinc                     
    403     735   189     18   14.4  I1025_NS    io_b_rinc/DOUT           
    128     863    53      1    0.5  AND3X1_HVT  rptr_empty/g992/Y        
     93     955    63      5    2.9  AO21X1_HVT  rptr_empty/g988/Y        
      0     955     -      5      -  DFFARX1_HVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (504 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      68                  
       Uncertainty:-      53                  
     Required Time:=    1588                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     752                  
             Slack:=     504                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    135     864    49      4    2.4  DEC24X1_HVT wptr_full/g2253__2802/Y3 
     60     924    48      1    0.5  NAND2X0_HVT wptr_full/g2407/Y        
    121    1045    59      3    2.6  OA22X1_HVT  wptr_full/g2206__2438/Y  
     39    1084    36      2    1.0  INVX1_HVT   wptr_full/g2403/Y        
      0    1084     -      2      -  DFFARX1_HVT wptr_full/wbin_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (520 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      69                  
       Uncertainty:-      53                  
     Required Time:=    1588                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     736                  
             Slack:=     520                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    119     848   131      1    1.0  NAND3X0_HVT wptr_full/g2227__2386/Y  
    180    1028    62      3    2.7  HADDX1_HVT  wptr_full/g2222__2430/SO 
     40    1068    38      2    1.0  INVX1_HVT   wptr_full/g2271/Y        
      0    1068     -      2      -  DFFARX1_HVT wptr_full/wbin_reg_3_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (524 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (524 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (524 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (524 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (524 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (524 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (524 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_0_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_0_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_1_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_1_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_2_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_2_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_3_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_3_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_4_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_4_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_5_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_5_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_6_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_6_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (524 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380          690     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710         1020     
                                              
             Setup:-    -160                  
       Uncertainty:-      53                  
     Required Time:=    1817                  
      Launch Clock:-    1020                  
         Data Path:-     273                  
             Slack:=     524                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1020   100      8    -  (arrival)      wdata_reg_7_/CLK           
    273    1293    35      8  0.0  DFFARX1_HVT    wdata_reg_7_/Q             
      0    1293     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (536 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     248                  
       Uncertainty:-      53                  
     Required Time:=    1409                  
      Launch Clock:-     330                  
         Data Path:-     544                  
             Slack:=     536                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    363     693    65      6  3.5  DFFARX1_HVT    wptr_full/wbin_reg_9_/Q   
     45     738    42      2  1.1  INVX1_HVT      fifomem/g262/Y            
     61     799    60      2  1.3  NAND2X0_HVT    fifomem/g259__2883/Y      
     40     839    36      1  0.5  INVX0_HVT      fifomem/g258/Y            
     35     874    54      1  0.0  NAND2X0_HVT    fifomem/g231__7098/Y      
      0     874     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (538 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      78                  
       Uncertainty:-      53                  
     Required Time:=    1579                  
      Launch Clock:-     330                  
         Data Path:-     710                  
             Slack:=     538                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    261     591    54      1  0.8  DFFARX1_HVT wptr_full/wbin_reg_0_/QN  
     54     645    51     13  2.5  INVX1_HVT   wptr_full/fopt2320/Y      
    116     761    52      4  2.2  AND3X1_HVT  wptr_full/g2272__2423/Y   
     37     798    32      1  0.6  INVX0_HVT   wptr_full/g2232/Y         
    100     897    44      1  1.1  OR3X1_HVT   wptr_full/g2228__2398/Y   
    143    1040    64      4  2.3  MUX21X1_HVT wptr_full/g2217__9945/Y   
      0    1040     -      4    -  DFFARX1_HVT wptr_full/wbin_reg_4_/D   
#------------------------------------------------------------------------



Path 139: MET (546 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     237                  
       Uncertainty:-      53                  
     Required Time:=    1420                  
      Launch Clock:-     330                  
         Data Path:-     544                  
             Slack:=     546                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    363     693    65      6  3.5  DFFARX1_HVT    wptr_full/wbin_reg_9_/Q   
     45     738    42      2  1.1  INVX1_HVT      fifomem/g262/Y            
     61     799    60      2  1.3  NAND2X0_HVT    fifomem/g259__2883/Y      
     75     874    29      1  0.0  OR2X1_HVT      fifomem/g232__6131/Y      
      0     874     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (547 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      67                  
       Uncertainty:-      53                  
     Required Time:=    1590                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     710                  
             Slack:=     547                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                     
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT           
    135     864    49      4    2.4  DEC24X1_HVT wptr_full/g2253__2802/Y3 
     97     961    45      1    0.8  AO22X1_HVT  wptr_full/g2412/Y        
     45    1006    41      3    1.9  INVX1_HVT   wptr_full/g2411/Y        
     37    1043    32      3    1.5  INVX1_HVT   wptr_full/fopt2255/Y     
      0    1043     -      3      -  DFFARX1_HVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (562 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-     243                  
       Uncertainty:-      48                  
     Required Time:=    1294                  
      Launch Clock:-     330                  
         Data Path:-     402                  
             Slack:=     562                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    273     603    64      3  1.7  DFFARX1_HVT    rptr_empty/rbin_reg_8_/QN  
     78     681    78      9  4.8  INVX1_HVT      rptr_empty/g828/Y          
     51     732    43      1  0.0  NAND3X0_HVT    fifomem/g241__3680/Y       
      0     732     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (564 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     248                  
       Uncertainty:-      53                  
     Required Time:=    1409                  
      Launch Clock:-     330                  
         Data Path:-     515                  
             Slack:=     564                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    363     693    65      6  3.5  DFFARX1_HVT    wptr_full/wbin_reg_9_/Q   
     45     738    42      2  1.1  INVX1_HVT      fifomem/g262/Y            
     74     812    33      2  1.0  AND2X1_HVT     fifomem/g257__9945/Y      
     33     845    54      1  0.0  NAND2X0_HVT    fifomem/g230__8246/Y      
      0     845     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (573 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     238                  
       Uncertainty:-      53                  
     Required Time:=    1419                  
      Launch Clock:-     330                  
         Data Path:-     515                  
             Slack:=     573                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    363     693    65      6  3.5  DFFARX1_HVT    wptr_full/wbin_reg_9_/Q   
     45     738    42      2  1.1  INVX1_HVT      fifomem/g262/Y            
     74     812    33      2  1.0  AND2X1_HVT     fifomem/g257__9945/Y      
     33     845    32      1  0.0  NAND2X0_HVT    fifomem/g252__7482/Y      
      0     845     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (582 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     248                  
       Uncertainty:-      53                  
     Required Time:=    1409                  
      Launch Clock:-     330                  
         Data Path:-     497                  
             Slack:=     582                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    348     678    65      6  3.3  DFFARX1_HVT    wptr_full/wbin_reg_9_/Q   
     74     752    62      2  1.3  NAND2X0_HVT    fifomem/g256__9315/Y      
     40     792    37      1  0.5  INVX0_HVT      fifomem/g255/Y            
     35     827    54      1  0.0  NAND2X0_HVT    fifomem/g253__4733/Y      
      0     827     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (592 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     237                  
       Uncertainty:-      53                  
     Required Time:=    1420                  
      Launch Clock:-     330                  
         Data Path:-     498                  
             Slack:=     592                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    348     678    65      6  3.3  DFFARX1_HVT    wptr_full/wbin_reg_9_/Q   
     74     752    62      2  1.3  NAND2X0_HVT    fifomem/g256__9315/Y      
     76     828    29      1  0.0  OR2X1_HVT      fifomem/g251__5115/Y      
      0     828     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (598 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
        Drv Adjust:+       0            2     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          332     
                                              
             Setup:-      74                  
       Uncertainty:-      53                  
     Required Time:=    1583                  
      Launch Clock:-     332                  
       Input Delay:-       0                  
         Data Path:-     653                  
             Slack:=     598                  

Exceptions/Constraints:
  input_delay              0              in_del_54_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     332     2      1 2505.9  (arrival)   winc                    
    397     729   183     15    6.0  I1025_NS    io_b_winc/DOUT          
     63     792    83      3    2.1  INVX2_HVT   wptr_full/fopt/Y        
    123     915    27      1    0.5  NOR3X0_HVT  wptr_full/g2233__6260/Y 
     70     985    51      3    1.6  AO21X1_HVT  wptr_full/g2231__5107/Y 
      0     985     -      3      -  DFFARX1_HVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (603 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     237                  
       Uncertainty:-      53                  
     Required Time:=    1420                  
      Launch Clock:-     330                  
         Data Path:-     487                  
             Slack:=     603                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    389     719    97     11  7.2  DFFARX1_HVT    wptr_full/wbin_reg_8_/Q   
     98     817    29      1  0.0  OR2X1_HVT      fifomem/g233__1881/Y      
      0     817     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (644 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-     248                  
       Uncertainty:-      53                  
     Required Time:=    1409                  
      Launch Clock:-     330                  
         Data Path:-     435                  
             Slack:=     644                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    380     710   110     11  7.2  DFFARX1_HVT    wptr_full/wbin_reg_8_/Q   
     55     765    55      1  0.0  NAND3X0_HVT    fifomem/g254__6161/Y      
      0     765     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 150: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 151: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 152: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 153: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 154: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 155: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 156: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 157: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 158: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 159: MET (802 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-      70                  
       Uncertainty:-      48                  
     Required Time:=    1467                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     802                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 160: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 161: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 162: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 163: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 164: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 165: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 166: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 167: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 168: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 169: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 170: MET (922 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-      70                  
       Uncertainty:-      53                  
     Required Time:=    1587                  
      Launch Clock:-     330                  
         Data Path:-     336                  
             Slack:=     922                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     330   250     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    336     666    39      1  0.5  DFFARX1_HVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     666     -      1    -  DFFARX1_HVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 171: MET (1030 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (1030 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (1030 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (1030 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (1030 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (1030 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (1030 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (1030 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -153                  
       Uncertainty:-      48                  
     Required Time:=    1690                  
      Launch Clock:-     330                  
         Data Path:-     330                  
             Slack:=    1030                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    274     604    70      5  3.7  DFFARX2_HVT    rptr_empty/rbin_reg_2_/QN  
     55     660    50     16  4.9  INVX2_HVT      rptr_empty/g50/Y           
      0     660     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (1035 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (1035 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (1035 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (1035 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1035 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (1035 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (1035 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (1035 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      48                  
     Required Time:=    1691                  
      Launch Clock:-     330                  
         Data Path:-     327                  
             Slack:=    1035                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    280     610    86      6  3.6  DFFARX1_HVT    rptr_empty/rbin_reg_4_/QN  
     46     657    47     10  1.0  INVX1_HVT      rptr_empty/g26/Y           
      0     657     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (1051 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (1051 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (1051 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (1051 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (1051 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (1051 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (1051 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (1051 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1051                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    261     591    60      2  1.9  DFFARX2_HVT    rptr_empty/rbin_reg_1_/QN  
     50     641    45     17  4.7  INVX2_HVT      rptr_empty/g3971/Y         
      0     641     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1052 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (1052 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (1052 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (1052 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (1052 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (1052 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (1052 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (1052 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     311                  
             Slack:=    1052                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    262     592    60      2  2.0  DFFARX2_HVT    rptr_empty/rbin_reg_3_/QN  
     49     641    44     16  4.3  INVX2_HVT      rptr_empty/g53/Y           
      0     641     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (1056 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (1056 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (1056 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1056 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1056 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1056 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1056 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1056 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      48                  
     Required Time:=    1693                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    260     590    64      2  1.8  DFFARX1_HVT    rptr_empty/rbin_reg_0_/QN  
     47     637    43     15  3.5  INVX2_HVT      rptr_empty/g3955/Y         
      0     637     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1056 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1056 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1056 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1056 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1056 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1056 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1056 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1056 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      48                  
     Required Time:=    1692                  
      Launch Clock:-     330                  
         Data Path:-     305                  
             Slack:=    1056                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    253     583    58      2  1.3  DFFARX1_HVT    rptr_empty/rbin_reg_6_/QN  
     52     635    46     13  2.5  INVX1_HVT      rptr_empty/g393/Y          
      0     635     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1065 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1065 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1065 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1065 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1065 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1065 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1065 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1065 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1255            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1585          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      48                  
     Required Time:=    1694                  
      Launch Clock:-     330                  
         Data Path:-     299                  
             Slack:=    1065                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    254     584    60      1  1.4  DFFARX1_HVT    rptr_empty/rbin_reg_5_/QN  
     45     629    41     14  3.4  INVX2_HVT      rptr_empty/g3972/Y         
      0     629     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1174 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1174 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1174 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1174 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1174 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1174 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1174 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1174 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     307                  
             Slack:=    1174                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_1_/QN   
     53     637    47     13  2.5  INVX1_HVT      wptr_full/fopt2363/Y       
      0     637     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1175 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1175 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1175 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1175 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1175 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1175 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1175 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1175 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -154                  
       Uncertainty:-      53                  
     Required Time:=    1811                  
      Launch Clock:-     330                  
         Data Path:-     306                  
             Slack:=    1175                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_5_/QN   
     53     636    47     11  2.6  INVX1_HVT      wptr_full/g2389/Y          
      0     636     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1182 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1182 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1182 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1182 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1182 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1182 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1182 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1182 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -157                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     302                  
             Slack:=    1182                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    253     583    58      2  1.3  DFFARX1_HVT    wptr_full/wbin_reg_4_/QN   
     49     632    43     12  2.0  INVX1_HVT      wptr_full/fopt2350/Y       
      0     632     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1185 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1185 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1185 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1185 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1185 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1185 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1185 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1185 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     300                  
             Slack:=    1185                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    254     584    60      2  1.4  DFFARX1_HVT    wptr_full/wbin_reg_2_/QN   
     45     630    41     11  1.6  INVX1_HVT      wptr_full/fopt2378/Y       
      0     630     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1187 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1187 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1187 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1187 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1187 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1187 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1187 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1187 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -155                  
       Uncertainty:-      53                  
     Required Time:=    1812                  
      Launch Clock:-     330                  
         Data Path:-     296                  
             Slack:=    1187                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_0_/QN   
     50     626    45     13  2.6  INVX1_HVT      wptr_full/fopt2320/Y       
      0     626     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1190 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1190 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1190 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1190 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1190 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1190 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1190 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1190 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -156                  
       Uncertainty:-      53                  
     Required Time:=    1814                  
      Launch Clock:-     330                  
         Data Path:-     294                  
             Slack:=    1190                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_6_/QN   
     48     624    43     11  2.3  INVX1_HVT      wptr_full/g2391/Y          
      0     624     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1193 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1193 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1193 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1193 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1193 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1193 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (1193 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (1193 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     330 (I)      330 (I) 
           Arrival:=    1710          330     
                                              
             Setup:-    -158                  
       Uncertainty:-      53                  
     Required Time:=    1815                  
      Launch Clock:-     330                  
         Data Path:-     292                  
             Slack:=    1193                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     330   250     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    246     576    52      1  0.8  DFFARX1_HVT    wptr_full/wbin_reg_3_/QN   
     46     622    40     11  2.0  INVX1_HVT      wptr_full/g2256/Y          
      0     622     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

