<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx.com" boardid="xd" name="xilinx_zc706_base_202120_1" featureRomTime="0">
    <version major="202120" minor="1"/>
    <description/>
    <board name="xilinx.com:zc706:1.4" vendor="xilinx.com" fpga="xc7z045ffg900-2">
      <interfaces/>
      <images>
        <image name="zc706_board.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynq:xc7z045:ffg900:-2" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60"><kernelClocks><clock port="KERNEL_CLK" frequency="142.857142MHz"/><clock port="DATA_CLK" frequency="166.666666MHz"/></kernelClocks><kernel name="matmul" language="c" vlnv="xilinx.com:hls:matmul:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="none" mailbox="none" swReset="false">
          <module name="matmul">
            <module name="matmul_Pipeline_readA" instName="grp_matmul_Pipeline_readA_fu_128" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
              <rtlPort name="sext_ln34" object="sext_ln34" protocol="ap_none"/>
              <rtlPort name="A_V_d0" object="A_V" protocol="ap_memory"/>
            </module>
            <module name="matmul_Pipeline_readB" instName="grp_matmul_Pipeline_readB_fu_136" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="sext_ln45" object="sext_ln45" protocol="ap_none"/>
              <rtlPort name="B_V_d0" object="B_V" protocol="ap_memory"/>
            </module>
            <module name="matmul_Pipeline_nopart1_nopart2" instName="grp_matmul_Pipeline_nopart1_nopart2_fu_144" type="NonDataflowHS">
              <rtlPort name="C_V_d0" object="C_V" protocol="ap_memory"/>
              <rtlPort name="C_V_d1" object="C_V" protocol="ap_memory"/>
              <rtlPort name="A_V_q0" object="A_V" protocol="ap_memory"/>
              <rtlPort name="B_V_q0" object="B_V" protocol="ap_memory"/>
              <rtlPort name="B_V_q1" object="B_V" protocol="ap_memory"/>
            </module>
            <module name="matmul_Pipeline_writeC" instName="grp_matmul_Pipeline_writeC_fu_151" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
              <rtlPort name="sext_ln90" object="sext_ln90" protocol="ap_none"/>
              <rtlPort name="C_V_q0" object="C_V" protocol="ap_memory"/>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x28" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in1" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="in2" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="out_r" addressQualifier="1" id="2" port="M_AXI_GMEM0" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="matmul_1"><addrRemap base="0x80000000" range="0x10000" port="S_AXI_CONTROL"/></instance>
          <FIFOInformation/>
        </kernel><connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps7_M_AXI_GP1" dstType="kernel" dstInst="matmul_1" dstPort="S_AXI_CONTROL"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axifull_S01_AXI" dstType="kernel" dstInst="matmul_1" dstPort="M_AXI_GMEM0"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axifull_S01_AXI" dstType="kernel" dstInst="matmul_1" dstPort="M_AXI_GMEM1"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axifull_S01_AXI" dstType="kernel" dstInst="matmul_1" dstPort="M_AXI_GMEM0"/></core>
    </device>
  </platform>
</project>
