#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2406950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2406ae0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2411370 .functor NOT 1, L_0x243b7c0, C4<0>, C4<0>, C4<0>;
L_0x243b520 .functor XOR 1, L_0x243b3c0, L_0x243b480, C4<0>, C4<0>;
L_0x243b6b0 .functor XOR 1, L_0x243b520, L_0x243b5e0, C4<0>, C4<0>;
v0x2437b20_0 .net *"_ivl_10", 0 0, L_0x243b5e0;  1 drivers
v0x2437c20_0 .net *"_ivl_12", 0 0, L_0x243b6b0;  1 drivers
v0x2437d00_0 .net *"_ivl_2", 0 0, L_0x2439d20;  1 drivers
v0x2437dc0_0 .net *"_ivl_4", 0 0, L_0x243b3c0;  1 drivers
v0x2437ea0_0 .net *"_ivl_6", 0 0, L_0x243b480;  1 drivers
v0x2437fd0_0 .net *"_ivl_8", 0 0, L_0x243b520;  1 drivers
v0x24380b0_0 .net "a", 0 0, v0x2434c80_0;  1 drivers
v0x2438150_0 .net "b", 0 0, v0x2434d20_0;  1 drivers
v0x24381f0_0 .net "c", 0 0, v0x2434dc0_0;  1 drivers
v0x2438290_0 .var "clk", 0 0;
v0x2438330_0 .net "d", 0 0, v0x2434f00_0;  1 drivers
v0x24383d0_0 .net "q_dut", 0 0, L_0x243b140;  1 drivers
v0x2438470_0 .net "q_ref", 0 0, L_0x2438b10;  1 drivers
v0x2438510_0 .var/2u "stats1", 159 0;
v0x24385b0_0 .var/2u "strobe", 0 0;
v0x2438650_0 .net "tb_match", 0 0, L_0x243b7c0;  1 drivers
v0x2438710_0 .net "tb_mismatch", 0 0, L_0x2411370;  1 drivers
v0x24387d0_0 .net "wavedrom_enable", 0 0, v0x2434ff0_0;  1 drivers
v0x2438870_0 .net "wavedrom_title", 511 0, v0x2435090_0;  1 drivers
L_0x2439d20 .concat [ 1 0 0 0], L_0x2438b10;
L_0x243b3c0 .concat [ 1 0 0 0], L_0x2438b10;
L_0x243b480 .concat [ 1 0 0 0], L_0x243b140;
L_0x243b5e0 .concat [ 1 0 0 0], L_0x2438b10;
L_0x243b7c0 .cmp/eeq 1, L_0x2439d20, L_0x243b6b0;
S_0x2406c70 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2406ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23f2ea0 .functor NOT 1, v0x2434c80_0, C4<0>, C4<0>, C4<0>;
L_0x24073d0 .functor XOR 1, L_0x23f2ea0, v0x2434d20_0, C4<0>, C4<0>;
L_0x24113e0 .functor XOR 1, L_0x24073d0, v0x2434dc0_0, C4<0>, C4<0>;
L_0x2438b10 .functor XOR 1, L_0x24113e0, v0x2434f00_0, C4<0>, C4<0>;
v0x24115e0_0 .net *"_ivl_0", 0 0, L_0x23f2ea0;  1 drivers
v0x2411680_0 .net *"_ivl_2", 0 0, L_0x24073d0;  1 drivers
v0x23f2ff0_0 .net *"_ivl_4", 0 0, L_0x24113e0;  1 drivers
v0x23f3090_0 .net "a", 0 0, v0x2434c80_0;  alias, 1 drivers
v0x2434040_0 .net "b", 0 0, v0x2434d20_0;  alias, 1 drivers
v0x2434150_0 .net "c", 0 0, v0x2434dc0_0;  alias, 1 drivers
v0x2434210_0 .net "d", 0 0, v0x2434f00_0;  alias, 1 drivers
v0x24342d0_0 .net "q", 0 0, L_0x2438b10;  alias, 1 drivers
S_0x2434430 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2406ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2434c80_0 .var "a", 0 0;
v0x2434d20_0 .var "b", 0 0;
v0x2434dc0_0 .var "c", 0 0;
v0x2434e60_0 .net "clk", 0 0, v0x2438290_0;  1 drivers
v0x2434f00_0 .var "d", 0 0;
v0x2434ff0_0 .var "wavedrom_enable", 0 0;
v0x2435090_0 .var "wavedrom_title", 511 0;
E_0x24018b0/0 .event negedge, v0x2434e60_0;
E_0x24018b0/1 .event posedge, v0x2434e60_0;
E_0x24018b0 .event/or E_0x24018b0/0, E_0x24018b0/1;
E_0x2401b00 .event posedge, v0x2434e60_0;
E_0x23eb9f0 .event negedge, v0x2434e60_0;
S_0x2434780 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2434430;
 .timescale -12 -12;
v0x2434980_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2434a80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2434430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24351f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2406ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2438c40 .functor AND 1, v0x2434c80_0, v0x2434d20_0, C4<1>, C4<1>;
L_0x2438cb0 .functor AND 1, L_0x2438c40, v0x2434dc0_0, C4<1>, C4<1>;
L_0x2438d40 .functor AND 1, L_0x2438cb0, v0x2434f00_0, C4<1>, C4<1>;
L_0x2438e00 .functor NOT 1, v0x2434c80_0, C4<0>, C4<0>, C4<0>;
L_0x2438ea0 .functor NOT 1, v0x2434d20_0, C4<0>, C4<0>, C4<0>;
L_0x2438f10 .functor AND 1, L_0x2438e00, L_0x2438ea0, C4<1>, C4<1>;
L_0x2439090 .functor AND 1, L_0x2438f10, v0x2434dc0_0, C4<1>, C4<1>;
L_0x2439150 .functor NOT 1, v0x2434f00_0, C4<0>, C4<0>, C4<0>;
L_0x2439210 .functor AND 1, L_0x2439090, L_0x2439150, C4<1>, C4<1>;
L_0x2439320 .functor OR 1, L_0x2438d40, L_0x2439210, C4<0>, C4<0>;
L_0x2439490 .functor NOT 1, v0x2434c80_0, C4<0>, C4<0>, C4<0>;
L_0x2439500 .functor AND 1, L_0x2439490, v0x2434d20_0, C4<1>, C4<1>;
L_0x24395e0 .functor NOT 1, v0x2434dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2439650 .functor AND 1, L_0x2439500, L_0x24395e0, C4<1>, C4<1>;
L_0x2439570 .functor AND 1, L_0x2439650, v0x2434f00_0, C4<1>, C4<1>;
L_0x2439830 .functor OR 1, L_0x2439320, L_0x2439570, C4<0>, C4<0>;
L_0x24399d0 .functor NOT 1, v0x2434d20_0, C4<0>, C4<0>, C4<0>;
L_0x2439b50 .functor AND 1, v0x2434c80_0, L_0x24399d0, C4<1>, C4<1>;
L_0x2439dc0 .functor NOT 1, v0x2434dc0_0, C4<0>, C4<0>, C4<0>;
L_0x2439f40 .functor AND 1, L_0x2439b50, L_0x2439dc0, C4<1>, C4<1>;
L_0x243a100 .functor AND 1, L_0x2439f40, v0x2434f00_0, C4<1>, C4<1>;
L_0x243a2d0 .functor OR 1, L_0x2439830, L_0x243a100, C4<0>, C4<0>;
L_0x243a4a0 .functor NOT 1, v0x2434d20_0, C4<0>, C4<0>, C4<0>;
L_0x243a510 .functor AND 1, v0x2434c80_0, L_0x243a4a0, C4<1>, C4<1>;
L_0x243a6a0 .functor AND 1, L_0x243a510, v0x2434dc0_0, C4<1>, C4<1>;
L_0x243a760 .functor NOT 1, v0x2434f00_0, C4<0>, C4<0>, C4<0>;
L_0x243a8b0 .functor AND 1, L_0x243a6a0, L_0x243a760, C4<1>, C4<1>;
L_0x243a9c0 .functor OR 1, L_0x243a2d0, L_0x243a8b0, C4<0>, C4<0>;
L_0x243abc0 .functor NOT 1, v0x2434c80_0, C4<0>, C4<0>, C4<0>;
L_0x243ac30 .functor AND 1, L_0x243abc0, v0x2434d20_0, C4<1>, C4<1>;
L_0x243adf0 .functor AND 1, L_0x243ac30, v0x2434dc0_0, C4<1>, C4<1>;
L_0x243aeb0 .functor NOT 1, v0x2434f00_0, C4<0>, C4<0>, C4<0>;
L_0x243b030 .functor AND 1, L_0x243adf0, L_0x243aeb0, C4<1>, C4<1>;
L_0x243b140 .functor OR 1, L_0x243a9c0, L_0x243b030, C4<0>, C4<0>;
v0x24354e0_0 .net *"_ivl_0", 0 0, L_0x2438c40;  1 drivers
v0x24355c0_0 .net *"_ivl_10", 0 0, L_0x2438f10;  1 drivers
v0x24356a0_0 .net *"_ivl_12", 0 0, L_0x2439090;  1 drivers
v0x2435790_0 .net *"_ivl_14", 0 0, L_0x2439150;  1 drivers
v0x2435870_0 .net *"_ivl_16", 0 0, L_0x2439210;  1 drivers
v0x24359a0_0 .net *"_ivl_18", 0 0, L_0x2439320;  1 drivers
v0x2435a80_0 .net *"_ivl_2", 0 0, L_0x2438cb0;  1 drivers
v0x2435b60_0 .net *"_ivl_20", 0 0, L_0x2439490;  1 drivers
v0x2435c40_0 .net *"_ivl_22", 0 0, L_0x2439500;  1 drivers
v0x2435d20_0 .net *"_ivl_24", 0 0, L_0x24395e0;  1 drivers
v0x2435e00_0 .net *"_ivl_26", 0 0, L_0x2439650;  1 drivers
v0x2435ee0_0 .net *"_ivl_28", 0 0, L_0x2439570;  1 drivers
v0x2435fc0_0 .net *"_ivl_30", 0 0, L_0x2439830;  1 drivers
v0x24360a0_0 .net *"_ivl_32", 0 0, L_0x24399d0;  1 drivers
v0x2436180_0 .net *"_ivl_34", 0 0, L_0x2439b50;  1 drivers
v0x2436260_0 .net *"_ivl_36", 0 0, L_0x2439dc0;  1 drivers
v0x2436340_0 .net *"_ivl_38", 0 0, L_0x2439f40;  1 drivers
v0x2436420_0 .net *"_ivl_4", 0 0, L_0x2438d40;  1 drivers
v0x2436500_0 .net *"_ivl_40", 0 0, L_0x243a100;  1 drivers
v0x24365e0_0 .net *"_ivl_42", 0 0, L_0x243a2d0;  1 drivers
v0x24366c0_0 .net *"_ivl_44", 0 0, L_0x243a4a0;  1 drivers
v0x24367a0_0 .net *"_ivl_46", 0 0, L_0x243a510;  1 drivers
v0x2436880_0 .net *"_ivl_48", 0 0, L_0x243a6a0;  1 drivers
v0x2436960_0 .net *"_ivl_50", 0 0, L_0x243a760;  1 drivers
v0x2436a40_0 .net *"_ivl_52", 0 0, L_0x243a8b0;  1 drivers
v0x2436b20_0 .net *"_ivl_54", 0 0, L_0x243a9c0;  1 drivers
v0x2436c00_0 .net *"_ivl_56", 0 0, L_0x243abc0;  1 drivers
v0x2436ce0_0 .net *"_ivl_58", 0 0, L_0x243ac30;  1 drivers
v0x2436dc0_0 .net *"_ivl_6", 0 0, L_0x2438e00;  1 drivers
v0x2436ea0_0 .net *"_ivl_60", 0 0, L_0x243adf0;  1 drivers
v0x2436f80_0 .net *"_ivl_62", 0 0, L_0x243aeb0;  1 drivers
v0x2437060_0 .net *"_ivl_64", 0 0, L_0x243b030;  1 drivers
v0x2437140_0 .net *"_ivl_8", 0 0, L_0x2438ea0;  1 drivers
v0x2437430_0 .net "a", 0 0, v0x2434c80_0;  alias, 1 drivers
v0x24374d0_0 .net "b", 0 0, v0x2434d20_0;  alias, 1 drivers
v0x24375c0_0 .net "c", 0 0, v0x2434dc0_0;  alias, 1 drivers
v0x24376b0_0 .net "d", 0 0, v0x2434f00_0;  alias, 1 drivers
v0x24377a0_0 .net "q", 0 0, L_0x243b140;  alias, 1 drivers
S_0x2437900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2406ae0;
 .timescale -12 -12;
E_0x2401650 .event anyedge, v0x24385b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24385b0_0;
    %nor/r;
    %assign/vec4 v0x24385b0_0, 0;
    %wait E_0x2401650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2434430;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2434f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434d20_0, 0;
    %assign/vec4 v0x2434c80_0, 0;
    %wait E_0x23eb9f0;
    %wait E_0x2401b00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2434f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434d20_0, 0;
    %assign/vec4 v0x2434c80_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24018b0;
    %load/vec4 v0x2434c80_0;
    %load/vec4 v0x2434d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2434dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2434f00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2434f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434d20_0, 0;
    %assign/vec4 v0x2434c80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2434a80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24018b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2434f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2434d20_0, 0;
    %assign/vec4 v0x2434c80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2406ae0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2438290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24385b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2406ae0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2438290_0;
    %inv;
    %store/vec4 v0x2438290_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2406ae0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2434e60_0, v0x2438710_0, v0x24380b0_0, v0x2438150_0, v0x24381f0_0, v0x2438330_0, v0x2438470_0, v0x24383d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2406ae0;
T_7 ;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2438510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2406ae0;
T_8 ;
    %wait E_0x24018b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2438510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2438510_0, 4, 32;
    %load/vec4 v0x2438650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2438510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2438510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2438510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2438470_0;
    %load/vec4 v0x2438470_0;
    %load/vec4 v0x24383d0_0;
    %xor;
    %load/vec4 v0x2438470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2438510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2438510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2438510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response27/top_module.sv";
