Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  3 06:15:42 2020
| Host         : DESKTOP-QSFIJ7U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: prealpha/input_printer/slowclock/M_ctr_q_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.032    -3074.683                   1117                 2521        0.078        0.000                      0                 2521        3.750        0.000                       0                  1266  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -4.032    -3074.683                   1117                 2521        0.078        0.000                      0                 2521        3.750        0.000                       0                  1266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :         1117  Failing Endpoints,  Worst Slack       -4.032ns,  Total Violation    -3074.683ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.032ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.735ns  (logic 3.082ns (22.439%)  route 10.653ns (77.561%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           1.056    14.708    prealpha/pc/out0_i_6__9_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.832 r  prealpha/pc/out0_i_1__14/O
                         net (fo=78, routed)          1.539    16.371    prealpha/data_memory/M_alu_out[1]
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.495 r  prealpha/data_memory/out0_i_17__4/O
                         net (fo=1, routed)           0.000    16.495    prealpha/data_memory/out0_i_17__4_n_0
    SLICE_X55Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    16.712 r  prealpha/data_memory/out0_i_7__4/O
                         net (fo=1, routed)           0.436    17.148    prealpha/data_memory/out0_i_7__4_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.299    17.447 r  prealpha/data_memory/out0_i_2__7_comp_1/O
                         net (fo=1, routed)           0.641    18.088    prealpha/wdsel_mux_gen_0[9].wdsel_mux/mem_reg[31][7]
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.212 r  prealpha/wdsel_mux_gen_0[9].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.662    18.875    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/DIB1
    SLICE_X52Y19         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.441    14.846    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/WCLK
    SLICE_X52Y19         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.842    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -18.875    
  -------------------------------------------------------------------
                         slack                                 -4.032    

Slack (VIOLATED) :        -3.863ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.566ns  (logic 3.082ns (22.719%)  route 10.484ns (77.281%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           1.056    14.708    prealpha/pc/out0_i_6__9_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.832 r  prealpha/pc/out0_i_1__14/O
                         net (fo=78, routed)          1.539    16.371    prealpha/data_memory/M_alu_out[1]
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.124    16.495 r  prealpha/data_memory/out0_i_17__4/O
                         net (fo=1, routed)           0.000    16.495    prealpha/data_memory/out0_i_17__4_n_0
    SLICE_X55Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    16.712 r  prealpha/data_memory/out0_i_7__4/O
                         net (fo=1, routed)           0.436    17.148    prealpha/data_memory/out0_i_7__4_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.299    17.447 r  prealpha/data_memory/out0_i_2__7_comp_1/O
                         net (fo=1, routed)           0.641    18.088    prealpha/wdsel_mux_gen_0[9].wdsel_mux/mem_reg[31][7]
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.212 r  prealpha/wdsel_mux_gen_0[9].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.493    18.705    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIB1
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.441    14.846    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.842    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                 -3.863    

Slack (VIOLATED) :        -3.862ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.535ns  (logic 3.082ns (22.771%)  route 10.453ns (77.229%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           1.056    14.708    prealpha/pc/out0_i_6__9_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.832 r  prealpha/pc/out0_i_1__14/O
                         net (fo=78, routed)          1.071    15.903    prealpha/data_memory/M_alu_out[1]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124    16.027 r  prealpha/data_memory/out0_i_18__3/O
                         net (fo=1, routed)           0.000    16.027    prealpha/data_memory/out0_i_18__3_n_0
    SLICE_X49Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    16.244 r  prealpha/data_memory/out0_i_7__2/O
                         net (fo=1, routed)           1.052    17.296    prealpha/data_memory/out0_i_7__2_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.299    17.595 r  prealpha/data_memory/out0_i_2__5_comp_1/O
                         net (fo=1, routed)           0.291    17.886    prealpha/wdsel_mux_gen_0[7].wdsel_mux/mem_reg[31][7]
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    18.010 r  prealpha/wdsel_mux_gen_0[7].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.664    18.674    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/DIA1
    SLICE_X52Y19         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.441    14.846    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/WCLK
    SLICE_X52Y19         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.812    prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -18.674    
  -------------------------------------------------------------------
                         slack                                 -3.862    

Slack (VIOLATED) :        -3.781ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.463ns  (logic 3.072ns (22.819%)  route 10.391ns (77.181%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           0.654    14.306    prealpha/pc/out0_i_6__9_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.430 r  prealpha/pc/mem[19][15]_i_3/O
                         net (fo=115, routed)         1.249    15.679    prealpha/data_memory/out0_i_12__10_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.124    15.803 r  prealpha/data_memory/out0_i_26__9/O
                         net (fo=1, routed)           0.000    15.803    prealpha/data_memory/out0_i_26__9_n_0
    SLICE_X50Y27         MUXF7 (Prop_muxf7_I0_O)      0.209    16.012 r  prealpha/data_memory/out0_i_11__10/O
                         net (fo=1, routed)           0.896    16.908    prealpha/data_memory/out0_i_11__10_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.297    17.205 r  prealpha/data_memory/out0_i_3__11/O
                         net (fo=1, routed)           0.578    17.783    prealpha/wdsel_mux_gen_0[11].wdsel_mux/mem_reg[31][7]_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.907 r  prealpha/wdsel_mux_gen_0[11].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.695    18.602    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIC1
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.441    14.846    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.821    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                 -3.781    

Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.481ns  (logic 3.082ns (22.863%)  route 10.399ns (77.137%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=8 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           1.056    14.708    prealpha/pc/out0_i_6__9_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.832 r  prealpha/pc/out0_i_1__14/O
                         net (fo=78, routed)          1.058    15.890    prealpha/data_memory/M_alu_out[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.014 r  prealpha/data_memory/out0_i_20__1/O
                         net (fo=1, routed)           0.000    16.014    prealpha/data_memory/out0_i_20__1_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    16.231 r  prealpha/data_memory/out0_i_7/O
                         net (fo=1, routed)           0.647    16.878    prealpha/data_memory/out0_i_7_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.299    17.177 r  prealpha/data_memory/out0_i_2__1/O
                         net (fo=1, routed)           0.613    17.790    prealpha/wdsel_mux_gen_0[2].wdsel_mux/mem_reg[31][1]
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124    17.914 r  prealpha/wdsel_mux_gen_0[2].wdsel_mux/out0/O
                         net (fo=2, routed)           0.706    18.620    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/DIB0
    SLICE_X46Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.437    14.842    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/WCLK
    SLICE_X46Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMB/CLK
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X46Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.881    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -18.620    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.499ns  (logic 2.893ns (21.431%)  route 10.606ns (78.569%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=6 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.915    13.288    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5_1
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.124    13.412 r  prealpha/regfile/base_reg/out0_i_17__11_comp/O
                         net (fo=3, routed)           0.850    14.262    prealpha/pc/out0_i_1__7_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.386 r  prealpha/pc/out0_i_1__13_comp/O
                         net (fo=168, routed)         1.340    15.727    prealpha/data_memory/M_alu_out[2]
    SLICE_X53Y19         MUXF7 (Prop_muxf7_S_O)       0.276    16.003 r  prealpha/data_memory/out0_i_13__10/O
                         net (fo=1, routed)           0.849    16.851    prealpha/data_memory/out0_i_13__10_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.299    17.150 r  prealpha/data_memory/out0_i_3__12/O
                         net (fo=1, routed)           0.571    17.722    prealpha/wdsel_mux_gen_0[12].wdsel_mux/mem_reg[31][13]_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124    17.846 r  prealpha/wdsel_mux_gen_0[12].wdsel_mux/out0/O
                         net (fo=2, routed)           0.793    18.639    prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/DIA0
    SLICE_X52Y23         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.437    14.842    prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/WCLK
    SLICE_X52Y23         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA/CLK
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X52Y23         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.905    prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.499ns  (logic 3.077ns (22.794%)  route 10.422ns (77.206%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           1.056    14.708    prealpha/pc/out0_i_6__9_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.832 r  prealpha/pc/out0_i_1__14/O
                         net (fo=78, routed)          1.273    16.105    prealpha/data_memory/M_alu_out[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.229 r  prealpha/data_memory/out0_i_18__2/O
                         net (fo=1, routed)           0.000    16.229    prealpha/data_memory/out0_i_18__2_n_0
    SLICE_X48Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    16.441 r  prealpha/data_memory/out0_i_6__1/O
                         net (fo=1, routed)           0.846    17.287    prealpha/data_memory/out0_i_6__1_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.299    17.586 r  prealpha/data_memory/out0_i_2__4/O
                         net (fo=1, routed)           0.422    18.008    prealpha/wdsel_mux_gen_0[6].wdsel_mux/mem_reg[31][7]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.124    18.132 r  prealpha/wdsel_mux_gen_0[6].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.507    18.638    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIA0
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.441    14.846    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/CLK
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -18.638    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.376ns  (logic 2.566ns (19.183%)  route 10.810ns (80.817%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.894    12.397    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.521 r  prealpha/regfile/base_reg/out0_i_60/O
                         net (fo=2, routed)           0.671    13.191    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5_2
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.124    13.315 r  prealpha/regfile/base_reg/out0_i_17__12/O
                         net (fo=4, routed)           1.078    14.394    prealpha/pc/out0_i_1__8_0
    SLICE_X49Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.518 r  prealpha/pc/out0_i_8__13/O
                         net (fo=1, routed)           0.450    14.968    prealpha/pc/out0_i_8__13_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.092 r  prealpha/pc/out0_i_2__12/O
                         net (fo=67, routed)          2.261    17.353    prealpha/data_memory/M_alu_out[4]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    17.477 r  prealpha/data_memory/out0_i_3__1/O
                         net (fo=1, routed)           0.505    17.981    prealpha/wdsel_mux_gen_0[1].wdsel_mux/mem_reg[31][1]_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124    18.105 r  prealpha/wdsel_mux_gen_0[1].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.410    18.516    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/DIA1
    SLICE_X46Y19         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.437    14.842    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/WCLK
    SLICE_X46Y19         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X46Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.808    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.680ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.352ns  (logic 3.082ns (23.082%)  route 10.270ns (76.918%))
  Logic Levels:           15  (LUT3=2 LUT5=1 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.746    12.249    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124    12.373 r  prealpha/regfile/base_reg/out0_i_37__1/O
                         net (fo=4, routed)           0.447    12.820    prealpha/pc/out0_i_6__9_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I2_O)        0.124    12.944 r  prealpha/pc/out0_i_17__14/O
                         net (fo=3, routed)           0.584    13.528    prealpha/pc/out0_i_17__14_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  prealpha/pc/out0_i_6__9/O
                         net (fo=3, routed)           1.056    14.708    prealpha/pc/out0_i_6__9_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.832 r  prealpha/pc/out0_i_1__14/O
                         net (fo=78, routed)          1.071    15.903    prealpha/data_memory/M_alu_out[1]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.124    16.027 r  prealpha/data_memory/out0_i_18__3/O
                         net (fo=1, routed)           0.000    16.027    prealpha/data_memory/out0_i_18__3_n_0
    SLICE_X49Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    16.244 r  prealpha/data_memory/out0_i_7__2/O
                         net (fo=1, routed)           1.052    17.296    prealpha/data_memory/out0_i_7__2_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.299    17.595 r  prealpha/data_memory/out0_i_2__5_comp_1/O
                         net (fo=1, routed)           0.291    17.886    prealpha/wdsel_mux_gen_0[7].wdsel_mux/mem_reg[31][7]
    SLICE_X53Y17         LUT6 (Prop_lut6_I3_O)        0.124    18.010 r  prealpha/wdsel_mux_gen_0[7].wdsel_mux/out0_comp/O
                         net (fo=2, routed)           0.482    18.492    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/DIA1
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.441    14.846    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.812    prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -18.492    
  -------------------------------------------------------------------
                         slack                                 -3.680    

Slack (VIOLATED) :        -3.643ns  (required time - arrival time)
  Source:                 prealpha/pc/M_pc_reg_q_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/data_memory/mem_reg[5][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.361ns  (logic 2.566ns (19.205%)  route 10.795ns (80.795%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.555     5.139    prealpha/pc/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  prealpha/pc/M_pc_reg_q_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  prealpha/pc/M_pc_reg_q_reg[7]_replica/Q
                         net (fo=42, routed)          1.165     6.761    prealpha/instr_mem_unit/M_pc_ia[7]_repN_alias
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117/O
                         net (fo=1, routed)           0.000     6.885    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_117_n_0
    SLICE_X40Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.102 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45/O
                         net (fo=1, routed)           0.858     7.959    prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_45_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.299     8.258 r  prealpha/instr_mem_unit/mem_reg_r1_0_7_0_5_i_10/O
                         net (fo=15, routed)          0.609     8.867    prealpha/pc/M_instr_mem_unit_id[13]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, routed)           0.540     9.531    prealpha/pc/M_ctl_ra2sel
    SLICE_X45Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  prealpha/pc/mem_reg_r2_0_7_0_5_i_3/O
                         net (fo=18, routed)          0.858    10.514    prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y19         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.664 r  prealpha/regfile/base_reg/mem_reg_r2_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.512    11.175    prealpha/bsel_mux_gen_0[0].bsel_mux/read_data1[0]
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.328    11.503 r  prealpha/bsel_mux_gen_0[0].bsel_mux/out0/O
                         net (fo=25, routed)          0.894    12.397    prealpha/regfile/base_reg/M_bsel_mux_out[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.521 f  prealpha/regfile/base_reg/out0_i_60/O
                         net (fo=2, routed)           0.671    13.191    prealpha/regfile/base_reg/mem_reg_r1_0_7_0_5_2
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.124    13.315 f  prealpha/regfile/base_reg/out0_i_17__12/O
                         net (fo=4, routed)           1.078    14.394    prealpha/pc/out0_i_1__8_0
    SLICE_X49Y23         LUT4 (Prop_lut4_I1_O)        0.124    14.518 f  prealpha/pc/out0_i_8__13/O
                         net (fo=1, routed)           0.450    14.968    prealpha/pc/out0_i_8__13_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.092 f  prealpha/pc/out0_i_2__12/O
                         net (fo=67, routed)          1.111    16.203    prealpha/pc/M_alu_out[4]
    SLICE_X51Y25         LUT2 (Prop_lut2_I0_O)        0.124    16.327 f  prealpha/pc/mem[10][15]_i_2/O
                         net (fo=17, routed)          1.021    17.348    prealpha/pc/mem[10][15]_i_2_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.472 r  prealpha/pc/mem[5][15]_i_1/O
                         net (fo=16, routed)          1.029    18.501    prealpha/data_memory/mem_reg[5][15]_0[0]
    SLICE_X39Y20         FDRE                                         r  prealpha/data_memory/mem_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.434    14.839    prealpha/data_memory/clk_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  prealpha/data_memory/mem_reg[5][11]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X39Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.858    prealpha/data_memory/mem_reg[5][11]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -18.501    
  -------------------------------------------------------------------
                         slack                                 -3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.553     1.497    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.773    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg_n_0_[0]
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.821     2.011    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/clk_IBUF_BUFG
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.695    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[3].pipeline/M_pipe_q_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.553     1.497    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.773    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg_n_0_[0]
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.821     2.011    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/clk_IBUF_BUFG
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.629    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_pipe_q_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.553     1.497    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.773    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg_n_0_[0]
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.821     2.011    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/clk_IBUF_BUFG
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.627    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[1].pipeline/M_pipe_q_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.553     1.497    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.773    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg_n_0_[0]
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.821     2.011    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/clk_IBUF_BUFG
    SLICE_X38Y29         SRL16E                                       r  prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.621    prealpha/joystick_regulator/regulator/conditioner/pipeline_gen_0[2].pipeline/M_pipe_q_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/M_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.562     1.506    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/Q
                         net (fo=7, routed)           0.122     1.769    prealpha/joystick_regulator/regulator/M_counter_q[2]
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.048     1.817 r  prealpha/joystick_regulator/regulator/M_counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    prealpha/joystick_regulator/regulator/M_counter_q[4]_i_1__0_n_0
    SLICE_X38Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.831     2.021    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[4]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.131     1.650    prealpha/joystick_regulator/regulator/M_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/M_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.562     1.506    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/Q
                         net (fo=7, routed)           0.122     1.769    prealpha/joystick_regulator/regulator/M_counter_q[2]
    SLICE_X38Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  prealpha/joystick_regulator/regulator/M_counter_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    prealpha/joystick_regulator/regulator/M_counter_q[3]_i_1__0_n_0
    SLICE_X38Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.831     2.021    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[3]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.120     1.639    prealpha/joystick_regulator/regulator/M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/joystick_regulator/regulator/M_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.562     1.506    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  prealpha/joystick_regulator/regulator/M_counter_q_reg[2]/Q
                         net (fo=7, routed)           0.126     1.773    prealpha/joystick_regulator/regulator/M_counter_q[2]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  prealpha/joystick_regulator/regulator/M_counter_q[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.818    prealpha/joystick_regulator/regulator/M_counter_q[5]_i_1__2_n_0
    SLICE_X38Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.831     2.021    prealpha/joystick_regulator/regulator/clk_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  prealpha/joystick_regulator/regulator/M_counter_q_reg[5]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.121     1.640    prealpha/joystick_regulator/regulator/M_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.563     1.507    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/Q
                         net (fo=5, routed)           0.120     1.768    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/Q[20]
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_counter_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    prealpha/button_regulator/regulator/conditioner/M_counter_select_out[22]
    SLICE_X41Y4          FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.833     2.023    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.091     1.611    prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.563     1.507    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[20]/Q
                         net (fo=5, routed)           0.121     1.769    prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/Q[20]
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  prealpha/button_regulator/regulator/conditioner/pipeline_gen_0[0].pipeline/M_counter_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    prealpha/button_regulator/regulator/conditioner/M_counter_select_out[23]
    SLICE_X41Y4          FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.833     2.023    prealpha/button_regulator/regulator/conditioner/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.092     1.612    prealpha/button_regulator/regulator/conditioner/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 prealpha/button_regulator/regulator/M_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prealpha/button_regulator/regulator/M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.996%)  route 0.108ns (34.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.560     1.504    prealpha/button_regulator/regulator/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  prealpha/button_regulator/regulator/M_counter_q_reg[4]/Q
                         net (fo=7, routed)           0.108     1.775    prealpha/button_regulator/regulator/conditioner/Q[4]
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  prealpha/button_regulator/regulator/conditioner/M_counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    prealpha/button_regulator/regulator/M_counter_select_out[6]
    SLICE_X43Y12         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.829     2.019    prealpha/button_regulator/regulator/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  prealpha/button_regulator/regulator/M_counter_q_reg[6]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.092     1.609    prealpha/button_regulator/regulator/M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y22   prealpha/data_memory/mem_reg[14][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y22   prealpha/data_memory/mem_reg[14][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y22   prealpha/data_memory/mem_reg[14][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y28   prealpha/data_memory/mem_reg[14][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y23   prealpha/data_memory/mem_reg[14][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y22   prealpha/data_memory/mem_reg[14][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y22   prealpha/data_memory/mem_reg[14][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y22   prealpha/data_memory/mem_reg[14][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y22   prealpha/data_memory/mem_reg[14][8]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y23   prealpha/regfile/base_reg/mem_reg_r2_0_7_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y19   prealpha/regfile/base_reg/mem_reg_r1_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y20   prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y20   prealpha/regfile/base_reg/mem_reg_r2_0_7_6_11/RAMA_D1/CLK



