
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+86 (git sha1 02c3231c6, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `write1_simcell.ys' --

1. Executing Verilog-2005 frontend: simcells.v
Parsing Verilog input from `simcells.v' to AST representation.
verilog frontend filename simcells.v
simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

2. Executing MV backend.
/* Generated by Yosys_expr based on Yosys 0.58+86 (git sha1 02c3231c6, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

3. Executing Verilog-2005 frontend: /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
Parsing Verilog input from `/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v' to AST representation.
verilog frontend filename /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865 in module \$_DLATCHSR_PPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861 in module \$_DLATCHSR_PPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857 in module \$_DLATCHSR_PNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853 in module \$_DLATCHSR_PNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849 in module \$_DLATCHSR_NPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845 in module \$_DLATCHSR_NPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841 in module \$_DLATCHSR_NNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837 in module \$_DLATCHSR_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834 in module \$_DLATCH_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831 in module \$_DLATCH_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828 in module \$_DLATCH_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825 in module \$_DLATCH_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822 in module \$_DLATCH_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819 in module \$_DLATCH_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816 in module \$_DLATCH_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813 in module \$_DLATCH_NN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806 in module \$_SDFFCE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803 in module \$_SDFFCE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800 in module \$_SDFFCE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797 in module \$_SDFFCE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794 in module \$_SDFFCE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791 in module \$_SDFFCE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788 in module \$_SDFFCE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785 in module \$_SDFFCE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782 in module \$_SDFFCE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779 in module \$_SDFFCE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776 in module \$_SDFFCE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773 in module \$_SDFFCE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770 in module \$_SDFFCE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767 in module \$_SDFFCE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764 in module \$_SDFFCE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761 in module \$_SDFFCE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758 in module \$_SDFFE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755 in module \$_SDFFE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752 in module \$_SDFFE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749 in module \$_SDFFE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746 in module \$_SDFFE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743 in module \$_SDFFE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740 in module \$_SDFFE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737 in module \$_SDFFE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734 in module \$_SDFFE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731 in module \$_SDFFE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728 in module \$_SDFFE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725 in module \$_SDFFE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722 in module \$_SDFFE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719 in module \$_SDFFE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716 in module \$_SDFFE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713 in module \$_SDFFE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711 in module \$_SDFF_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709 in module \$_SDFF_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707 in module \$_SDFF_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705 in module \$_SDFF_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703 in module \$_SDFF_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701 in module \$_SDFF_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699 in module \$_SDFF_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697 in module \$_SDFF_NN0_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693 in module \$_DFFSRE_PPPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689 in module \$_DFFSRE_PPPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685 in module \$_DFFSRE_PPNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681 in module \$_DFFSRE_PPNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677 in module \$_DFFSRE_PNPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673 in module \$_DFFSRE_PNPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669 in module \$_DFFSRE_PNNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665 in module \$_DFFSRE_PNNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661 in module \$_DFFSRE_NPPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657 in module \$_DFFSRE_NPPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653 in module \$_DFFSRE_NPNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649 in module \$_DFFSRE_NPNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645 in module \$_DFFSRE_NNPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641 in module \$_DFFSRE_NNPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637 in module \$_DFFSRE_NNNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633 in module \$_DFFSRE_NNNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630 in module \$_DFFSR_PPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627 in module \$_DFFSR_PPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624 in module \$_DFFSR_PNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621 in module \$_DFFSR_PNN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618 in module \$_DFFSR_NPP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615 in module \$_DFFSR_NPN_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612 in module \$_DFFSR_NNP_.
Marked 2 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609 in module \$_DFFSR_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606 in module \$_ALDFFE_PPP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603 in module \$_ALDFFE_PPN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600 in module \$_ALDFFE_PNP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597 in module \$_ALDFFE_PNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594 in module \$_ALDFFE_NPP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591 in module \$_ALDFFE_NPN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588 in module \$_ALDFFE_NNP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585 in module \$_ALDFFE_NNN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583 in module \$_ALDFF_PP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581 in module \$_ALDFF_PN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579 in module \$_ALDFF_NP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577 in module \$_ALDFF_NN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574 in module \$_DFFE_PP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571 in module \$_DFFE_PP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568 in module \$_DFFE_PP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565 in module \$_DFFE_PP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562 in module \$_DFFE_PN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559 in module \$_DFFE_PN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556 in module \$_DFFE_PN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553 in module \$_DFFE_PN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550 in module \$_DFFE_NP1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547 in module \$_DFFE_NP1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544 in module \$_DFFE_NP0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541 in module \$_DFFE_NP0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538 in module \$_DFFE_NN1P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535 in module \$_DFFE_NN1N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532 in module \$_DFFE_NN0P_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529 in module \$_DFFE_NN0N_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527 in module \$_DFF_PP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525 in module \$_DFF_PP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523 in module \$_DFF_PN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521 in module \$_DFF_PN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519 in module \$_DFF_NP1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517 in module \$_DFF_NP0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515 in module \$_DFF_NN1_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513 in module \$_DFF_NN0_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502 in module \$_SR_PP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499 in module \$_SR_PN_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496 in module \$_SR_NP_.
Marked 1 switch rules as full_case in process $proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493 in module \$_SR_NN_.
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 2 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found async reset \S in `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Found async reset \R in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found async reset \S in `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Found async reset \R in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found async reset \S in `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Found async reset \R in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found async reset \S in `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Found async reset \R in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found async reset \S in `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Found async reset \R in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found async reset \S in `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Found async reset \R in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found async reset \S in `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Found async reset \R in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found async reset \S in `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Found async reset \R in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found async reset \S in `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Found async reset \R in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found async reset \S in `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Found async reset \R in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found async reset \S in `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Found async reset \R in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found async reset \S in `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Found async reset \R in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found async reset \S in `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Found async reset \R in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found async reset \S in `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Found async reset \R in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found async reset \S in `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Found async reset \R in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Found async reset \S in `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Found async reset \R in `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Found async reset \S in `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Found async reset \R in `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Found async reset \S in `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Found async reset \R in `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Found async reset \S in `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Found async reset \R in `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Found async reset \S in `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Found async reset \R in `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Found async reset \S in `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Found async reset \R in `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Found async reset \S in `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Found async reset \R in `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Found async reset \S in `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Found async reset \R in `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found async reset \S in `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Found async reset \L in `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Found async reset \L in `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Found async reset \L in `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Found async reset \L in `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Found async reset \L in `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Found async reset \L in `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Found async reset \L in `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Found async reset \L in `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Found async reset \L in `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Found async reset \L in `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Found async reset \L in `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Found async reset \L in `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Found async reset \R in `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
Found async reset \R in `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
Found async reset \R in `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
Found async reset \R in `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
Found async reset \R in `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
Found async reset \R in `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
Found async reset \R in `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
Found async reset \R in `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
Found async reset \R in `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
Found async reset \R in `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
Found async reset \R in `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
Found async reset \R in `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
Found async reset \R in `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
Found async reset \R in `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
Found async reset \R in `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
Found async reset \R in `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
Found async reset \R in `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
Found async reset \R in `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
Found async reset \R in `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
Found async reset \R in `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
Found async reset \R in `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
Found async reset \R in `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
Found async reset \R in `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
Found async reset \R in `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~166 debug messages>

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\$_DLATCHSR_PPP_.\Q' from process `\$_DLATCHSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3750$865'.
No latch inferred for signal `\$_DLATCHSR_PPN_.\Q' from process `\$_DLATCHSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3722$861'.
No latch inferred for signal `\$_DLATCHSR_PNP_.\Q' from process `\$_DLATCHSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3694$857'.
No latch inferred for signal `\$_DLATCHSR_PNN_.\Q' from process `\$_DLATCHSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3666$853'.
No latch inferred for signal `\$_DLATCHSR_NPP_.\Q' from process `\$_DLATCHSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3638$849'.
No latch inferred for signal `\$_DLATCHSR_NPN_.\Q' from process `\$_DLATCHSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3610$845'.
No latch inferred for signal `\$_DLATCHSR_NNP_.\Q' from process `\$_DLATCHSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3582$841'.
No latch inferred for signal `\$_DLATCHSR_NNN_.\Q' from process `\$_DLATCHSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3554$837'.
No latch inferred for signal `\$_DLATCH_PP1_.\Q' from process `\$_DLATCH_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3528$834'.
No latch inferred for signal `\$_DLATCH_PP0_.\Q' from process `\$_DLATCH_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3504$831'.
No latch inferred for signal `\$_DLATCH_PN1_.\Q' from process `\$_DLATCH_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3480$828'.
No latch inferred for signal `\$_DLATCH_PN0_.\Q' from process `\$_DLATCH_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3456$825'.
No latch inferred for signal `\$_DLATCH_NP1_.\Q' from process `\$_DLATCH_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3432$822'.
No latch inferred for signal `\$_DLATCH_NP0_.\Q' from process `\$_DLATCH_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3408$819'.
No latch inferred for signal `\$_DLATCH_NN1_.\Q' from process `\$_DLATCH_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3384$816'.
No latch inferred for signal `\$_DLATCH_NN0_.\Q' from process `\$_DLATCH_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3360$813'.
No latch inferred for signal `\$_DLATCH_P_.\Q' from process `\$_DLATCH_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3338$811'.
No latch inferred for signal `\$_DLATCH_N_.\Q' from process `\$_DLATCH_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3317$809'.
No latch inferred for signal `\$_SR_PP_.\Q' from process `\$_SR_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:572$502'.
No latch inferred for signal `\$_SR_PN_.\Q' from process `\$_SR_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:548$499'.
No latch inferred for signal `\$_SR_NP_.\Q' from process `\$_SR_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:524$496'.
No latch inferred for signal `\$_SR_NN_.\Q' from process `\$_SR_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:500$493'.

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\$_SDFFCE_PP1P_.\Q' using process `\$_SDFFCE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3292$806'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP1N_.\Q' using process `\$_SDFFCE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3265$803'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP0P_.\Q' using process `\$_SDFFCE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3238$800'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\$_SDFFCE_PP0N_.\Q' using process `\$_SDFFCE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3211$797'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN1P_.\Q' using process `\$_SDFFCE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3184$794'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN1N_.\Q' using process `\$_SDFFCE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3157$791'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN0P_.\Q' using process `\$_SDFFCE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3130$788'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\$_SDFFCE_PN0N_.\Q' using process `\$_SDFFCE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3103$785'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\$_SDFFCE_NP1P_.\Q' using process `\$_SDFFCE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3076$782'.
  created $dff cell `$procdff$877' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP1N_.\Q' using process `\$_SDFFCE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3049$779'.
  created $dff cell `$procdff$878' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP0P_.\Q' using process `\$_SDFFCE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3022$776'.
  created $dff cell `$procdff$879' with negative edge clock.
Creating register for signal `\$_SDFFCE_NP0N_.\Q' using process `\$_SDFFCE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2995$773'.
  created $dff cell `$procdff$880' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN1P_.\Q' using process `\$_SDFFCE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2968$770'.
  created $dff cell `$procdff$881' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN1N_.\Q' using process `\$_SDFFCE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2941$767'.
  created $dff cell `$procdff$882' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN0P_.\Q' using process `\$_SDFFCE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2914$764'.
  created $dff cell `$procdff$883' with negative edge clock.
Creating register for signal `\$_SDFFCE_NN0N_.\Q' using process `\$_SDFFCE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2887$761'.
  created $dff cell `$procdff$884' with negative edge clock.
Creating register for signal `\$_SDFFE_PP1P_.\Q' using process `\$_SDFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2862$758'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\$_SDFFE_PP1N_.\Q' using process `\$_SDFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2837$755'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\$_SDFFE_PP0P_.\Q' using process `\$_SDFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2812$752'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\$_SDFFE_PP0N_.\Q' using process `\$_SDFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2787$749'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\$_SDFFE_PN1P_.\Q' using process `\$_SDFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2762$746'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\$_SDFFE_PN1N_.\Q' using process `\$_SDFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2737$743'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\$_SDFFE_PN0P_.\Q' using process `\$_SDFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2712$740'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\$_SDFFE_PN0N_.\Q' using process `\$_SDFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2687$737'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\$_SDFFE_NP1P_.\Q' using process `\$_SDFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2662$734'.
  created $dff cell `$procdff$893' with negative edge clock.
Creating register for signal `\$_SDFFE_NP1N_.\Q' using process `\$_SDFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2637$731'.
  created $dff cell `$procdff$894' with negative edge clock.
Creating register for signal `\$_SDFFE_NP0P_.\Q' using process `\$_SDFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2612$728'.
  created $dff cell `$procdff$895' with negative edge clock.
Creating register for signal `\$_SDFFE_NP0N_.\Q' using process `\$_SDFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2587$725'.
  created $dff cell `$procdff$896' with negative edge clock.
Creating register for signal `\$_SDFFE_NN1P_.\Q' using process `\$_SDFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2562$722'.
  created $dff cell `$procdff$897' with negative edge clock.
Creating register for signal `\$_SDFFE_NN1N_.\Q' using process `\$_SDFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2537$719'.
  created $dff cell `$procdff$898' with negative edge clock.
Creating register for signal `\$_SDFFE_NN0P_.\Q' using process `\$_SDFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2512$716'.
  created $dff cell `$procdff$899' with negative edge clock.
Creating register for signal `\$_SDFFE_NN0N_.\Q' using process `\$_SDFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2487$713'.
  created $dff cell `$procdff$900' with negative edge clock.
Creating register for signal `\$_SDFF_PP1_.\Q' using process `\$_SDFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2462$711'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\$_SDFF_PP0_.\Q' using process `\$_SDFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2438$709'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\$_SDFF_PN1_.\Q' using process `\$_SDFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2414$707'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\$_SDFF_PN0_.\Q' using process `\$_SDFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2390$705'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\$_SDFF_NP1_.\Q' using process `\$_SDFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2366$703'.
  created $dff cell `$procdff$905' with negative edge clock.
Creating register for signal `\$_SDFF_NP0_.\Q' using process `\$_SDFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2342$701'.
  created $dff cell `$procdff$906' with negative edge clock.
Creating register for signal `\$_SDFF_NN1_.\Q' using process `\$_SDFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2318$699'.
  created $dff cell `$procdff$907' with negative edge clock.
Creating register for signal `\$_SDFF_NN0_.\Q' using process `\$_SDFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2294$697'.
  created $dff cell `$procdff$908' with negative edge clock.
Creating register for signal `\$_DFFSRE_PPPP_.\Q' using process `\$_DFFSRE_PPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2268$693'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$921' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPPN_.\Q' using process `\$_DFFSRE_PPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2240$689'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$934' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPNP_.\Q' using process `\$_DFFSRE_PPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2212$685'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$949' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PPNN_.\Q' using process `\$_DFFSRE_PPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2184$681'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$964' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNPP_.\Q' using process `\$_DFFSRE_PNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2156$677'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$979' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNPN_.\Q' using process `\$_DFFSRE_PNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2128$673'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$994' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNNP_.\Q' using process `\$_DFFSRE_PNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2100$669'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1011' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_PNNN_.\Q' using process `\$_DFFSRE_PNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2072$665'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1028' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPPP_.\Q' using process `\$_DFFSRE_NPPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2044$661'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1041' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPPN_.\Q' using process `\$_DFFSRE_NPPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2016$657'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1054' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPNP_.\Q' using process `\$_DFFSRE_NPNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1988$653'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1069' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NPNN_.\Q' using process `\$_DFFSRE_NPNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1960$649'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1084' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNPP_.\Q' using process `\$_DFFSRE_NNPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1932$645'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1099' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNPN_.\Q' using process `\$_DFFSRE_NNPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1904$641'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1114' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNNP_.\Q' using process `\$_DFFSRE_NNNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1876$637'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1131' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSRE_NNNN_.\Q' using process `\$_DFFSRE_NNNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1848$633'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1148' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PPP_.\Q' using process `\$_DFFSR_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1820$630'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1161' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PPN_.\Q' using process `\$_DFFSR_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1792$627'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1176' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PNP_.\Q' using process `\$_DFFSR_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1764$624'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1191' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_PNN_.\Q' using process `\$_DFFSR_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1736$621'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1208' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NPP_.\Q' using process `\$_DFFSR_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1708$618'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1221' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NPN_.\Q' using process `\$_DFFSR_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1680$615'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1236' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NNP_.\Q' using process `\$_DFFSR_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1652$612'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1251' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_DFFSR_NNN_.\Q' using process `\$_DFFSR_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1624$609'.
Warning: Complex async reset for dff `\Q'.
  created $dffsr cell `$procdff$1268' with negative edge clock and multiple level-sensitive resets.
Creating register for signal `\$_ALDFFE_PPP_.\Q' using process `\$_ALDFFE_PPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1598$606'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1271' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PPN_.\Q' using process `\$_ALDFFE_PPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1573$603'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1274' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PNP_.\Q' using process `\$_ALDFFE_PNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1548$600'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1279' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_PNN_.\Q' using process `\$_ALDFFE_PNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1523$597'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1284' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NPP_.\Q' using process `\$_ALDFFE_NPP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1498$594'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1287' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NPN_.\Q' using process `\$_ALDFFE_NPN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1473$591'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1290' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NNP_.\Q' using process `\$_ALDFFE_NNP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1448$588'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1295' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFFE_NNN_.\Q' using process `\$_ALDFFE_NNN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1423$585'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1300' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_PP_.\Q' using process `\$_ALDFF_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1398$583'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1303' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_PN_.\Q' using process `\$_ALDFF_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1374$581'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1308' with positive edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_NP_.\Q' using process `\$_ALDFF_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1350$579'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1311' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_ALDFF_NN_.\Q' using process `\$_ALDFF_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1326$577'.
Warning: Async reset value `\AD' is not constant!
  created $aldff cell `$procdff$1316' with negative edge clock and positive level non-const reset.
Creating register for signal `\$_DFFE_PP1P_.\Q' using process `\$_DFFE_PP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1302$574'.
  created $adff cell `$procdff$1319' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP1N_.\Q' using process `\$_DFFE_PP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1277$571'.
  created $adff cell `$procdff$1322' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP0P_.\Q' using process `\$_DFFE_PP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1252$568'.
  created $adff cell `$procdff$1325' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP0N_.\Q' using process `\$_DFFE_PP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1227$565'.
  created $adff cell `$procdff$1328' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN1P_.\Q' using process `\$_DFFE_PN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1202$562'.
  created $adff cell `$procdff$1333' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN1N_.\Q' using process `\$_DFFE_PN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1177$559'.
  created $adff cell `$procdff$1338' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN0P_.\Q' using process `\$_DFFE_PN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1152$556'.
  created $adff cell `$procdff$1343' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_PN0N_.\Q' using process `\$_DFFE_PN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1127$553'.
  created $adff cell `$procdff$1348' with positive edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP1P_.\Q' using process `\$_DFFE_NP1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1102$550'.
  created $adff cell `$procdff$1351' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP1N_.\Q' using process `\$_DFFE_NP1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1077$547'.
  created $adff cell `$procdff$1354' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP0P_.\Q' using process `\$_DFFE_NP0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1052$544'.
  created $adff cell `$procdff$1357' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NP0N_.\Q' using process `\$_DFFE_NP0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1027$541'.
  created $adff cell `$procdff$1360' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN1P_.\Q' using process `\$_DFFE_NN1P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1002$538'.
  created $adff cell `$procdff$1365' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN1N_.\Q' using process `\$_DFFE_NN1N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:977$535'.
  created $adff cell `$procdff$1370' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN0P_.\Q' using process `\$_DFFE_NN0P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:952$532'.
  created $adff cell `$procdff$1375' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_NN0N_.\Q' using process `\$_DFFE_NN0N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:927$529'.
  created $adff cell `$procdff$1380' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_PP1_.\Q' using process `\$_DFF_PP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:902$527'.
  created $adff cell `$procdff$1383' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PP0_.\Q' using process `\$_DFF_PP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:878$525'.
  created $adff cell `$procdff$1386' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PN1_.\Q' using process `\$_DFF_PN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:854$523'.
  created $adff cell `$procdff$1391' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_PN0_.\Q' using process `\$_DFF_PN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:830$521'.
  created $adff cell `$procdff$1396' with positive edge clock and positive level reset.
Creating register for signal `\$_DFF_NP1_.\Q' using process `\$_DFF_NP1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:806$519'.
  created $adff cell `$procdff$1399' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NP0_.\Q' using process `\$_DFF_NP0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:782$517'.
  created $adff cell `$procdff$1402' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NN1_.\Q' using process `\$_DFF_NN1_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:758$515'.
  created $adff cell `$procdff$1407' with negative edge clock and positive level reset.
Creating register for signal `\$_DFF_NN0_.\Q' using process `\$_DFF_NN0_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:734$513'.
  created $adff cell `$procdff$1412' with negative edge clock and positive level reset.
Creating register for signal `\$_DFFE_PP_.\Q' using process `\$_DFFE_PP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:713$512'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `\$_DFFE_PN_.\Q' using process `\$_DFFE_PN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:693$510'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `\$_DFFE_NP_.\Q' using process `\$_DFFE_NP_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:673$509'.
  created $dff cell `$procdff$1415' with negative edge clock.
Creating register for signal `\$_DFFE_NN_.\Q' using process `\$_DFFE_NN_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:653$507'.
  created $dff cell `$procdff$1416' with negative edge clock.
Creating register for signal `\$_DFF_P_.\Q' using process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\$_DFF_N_.\Q' using process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
  created $dff cell `$procdff$1418' with negative edge clock.

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `\$_DFF_P_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:633$506'.
Removing empty process `\$_DFF_N_.$proc$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:613$505'.
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCHSR_PPP_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_PPN_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_PNP_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_PNN_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_NPP_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_NPN_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_NNP_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCHSR_NNN_.
<suppressed ~3 debug messages>
Optimizing module \$_DLATCH_PP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_PP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_PN1_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_PN0_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_NP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_NP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_NN1_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_NN0_.
<suppressed ~2 debug messages>
Optimizing module \$_DLATCH_P_.
<suppressed ~1 debug messages>
Optimizing module \$_DLATCH_N_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFFCE_PP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PP0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PN1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PN1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PN0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_PN0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NP0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NN1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NN1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NN0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFCE_NN0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PP0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PN1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PN1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PN0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_PN0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NP0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NN1P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NN1N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NN0P_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFFE_NN0N_.
<suppressed ~2 debug messages>
Optimizing module \$_SDFF_PP1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PP0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PN1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_PN0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NP1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NP0_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NN1_.
<suppressed ~1 debug messages>
Optimizing module \$_SDFF_NN0_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PPPP_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_PPPN_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_PPNP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PPNN_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PNPP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PNPN_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_PNNP_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_PNNN_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_NPPP_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_NPPN_.
<suppressed ~6 debug messages>
Optimizing module \$_DFFSRE_NPNP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NPNN_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NNPP_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NNPN_.
<suppressed ~8 debug messages>
Optimizing module \$_DFFSRE_NNNP_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSRE_NNNN_.
<suppressed ~10 debug messages>
Optimizing module \$_DFFSR_PPP_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFSR_PPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_PNP_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_PNN_.
<suppressed ~9 debug messages>
Optimizing module \$_DFFSR_NPP_.
<suppressed ~5 debug messages>
Optimizing module \$_DFFSR_NPN_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_NNP_.
<suppressed ~7 debug messages>
Optimizing module \$_DFFSR_NNN_.
<suppressed ~9 debug messages>
Optimizing module \$_ALDFFE_PPP_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_PPN_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_PNP_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_PNN_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_NPP_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_NPN_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFFE_NNP_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFFE_NNN_.
<suppressed ~4 debug messages>
Optimizing module \$_ALDFF_PP_.
<suppressed ~2 debug messages>
Optimizing module \$_ALDFF_PN_.
<suppressed ~3 debug messages>
Optimizing module \$_ALDFF_NP_.
<suppressed ~2 debug messages>
Optimizing module \$_ALDFF_NN_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP1P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP0P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PN1P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN0P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_PN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NP1P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP1N_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP0P_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NP0N_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_NN1P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN1N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN0P_.
<suppressed ~4 debug messages>
Optimizing module \$_DFFE_NN0N_.
<suppressed ~4 debug messages>
Optimizing module \$_DFF_PP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_PP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_PN1_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_PN0_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_NP1_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_NP0_.
<suppressed ~2 debug messages>
Optimizing module \$_DFF_NN1_.
<suppressed ~3 debug messages>
Optimizing module \$_DFF_NN0_.
<suppressed ~3 debug messages>
Optimizing module \$_DFFE_PP_.
Optimizing module \$_DFFE_PN_.
Optimizing module \$_DFFE_NP_.
Optimizing module \$_DFFE_NN_.
Optimizing module \$_DFF_P_.
Optimizing module \$_DFF_N_.
Optimizing module \$_SR_PP_.
<suppressed ~2 debug messages>
Optimizing module \$_SR_PN_.
<suppressed ~2 debug messages>
Optimizing module \$_SR_NP_.
<suppressed ~2 debug messages>
Optimizing module \$_SR_NN_.
<suppressed ~2 debug messages>
Optimizing module \$_TBUF_.
Optimizing module \$_OAI4_.
Optimizing module \$_AOI4_.
Optimizing module \$_OAI3_.
Optimizing module \$_AOI3_.
Optimizing module \$_MUX16_.
Optimizing module \$_MUX8_.
Optimizing module \$_MUX4_.
Optimizing module \$_NMUX_.
Optimizing module \$_MUX_.
Optimizing module \$_ORNOT_.
Optimizing module \$_ANDNOT_.
Optimizing module \$_XNOR_.
Optimizing module \$_XOR_.
Optimizing module \$_NOR_.
Optimizing module \$_OR_.
Optimizing module \$_NAND_.
Optimizing module \$_AND_.
Optimizing module \$_NOT_.
Optimizing module \$_BUF_.

5. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCHSR_PPP_.
Optimizing module \$_DLATCHSR_PPN_.
Optimizing module \$_DLATCHSR_PNP_.
Optimizing module \$_DLATCHSR_PNN_.
Optimizing module \$_DLATCHSR_NPP_.
Optimizing module \$_DLATCHSR_NPN_.
Optimizing module \$_DLATCHSR_NNP_.
Optimizing module \$_DLATCHSR_NNN_.
Optimizing module \$_DLATCH_PP1_.
Optimizing module \$_DLATCH_PP0_.
Optimizing module \$_DLATCH_PN1_.
Optimizing module \$_DLATCH_PN0_.
Optimizing module \$_DLATCH_NP1_.
Optimizing module \$_DLATCH_NP0_.
Optimizing module \$_DLATCH_NN1_.
Optimizing module \$_DLATCH_NN0_.
Optimizing module \$_DLATCH_P_.
Optimizing module \$_DLATCH_N_.
Optimizing module \$_SDFFCE_PP1P_.
Optimizing module \$_SDFFCE_PP1N_.
Optimizing module \$_SDFFCE_PP0P_.
Optimizing module \$_SDFFCE_PP0N_.
Optimizing module \$_SDFFCE_PN1P_.
Optimizing module \$_SDFFCE_PN1N_.
Optimizing module \$_SDFFCE_PN0P_.
Optimizing module \$_SDFFCE_PN0N_.
Optimizing module \$_SDFFCE_NP1P_.
Optimizing module \$_SDFFCE_NP1N_.
Optimizing module \$_SDFFCE_NP0P_.
Optimizing module \$_SDFFCE_NP0N_.
Optimizing module \$_SDFFCE_NN1P_.
Optimizing module \$_SDFFCE_NN1N_.
Optimizing module \$_SDFFCE_NN0P_.
Optimizing module \$_SDFFCE_NN0N_.
Optimizing module \$_SDFFE_PP1P_.
Optimizing module \$_SDFFE_PP1N_.
Optimizing module \$_SDFFE_PP0P_.
Optimizing module \$_SDFFE_PP0N_.
Optimizing module \$_SDFFE_PN1P_.
Optimizing module \$_SDFFE_PN1N_.
Optimizing module \$_SDFFE_PN0P_.
Optimizing module \$_SDFFE_PN0N_.
Optimizing module \$_SDFFE_NP1P_.
Optimizing module \$_SDFFE_NP1N_.
Optimizing module \$_SDFFE_NP0P_.
Optimizing module \$_SDFFE_NP0N_.
Optimizing module \$_SDFFE_NN1P_.
Optimizing module \$_SDFFE_NN1N_.
Optimizing module \$_SDFFE_NN0P_.
Optimizing module \$_SDFFE_NN0N_.
Optimizing module \$_SDFF_PP1_.
Optimizing module \$_SDFF_PP0_.
Optimizing module \$_SDFF_PN1_.
Optimizing module \$_SDFF_PN0_.
Optimizing module \$_SDFF_NP1_.
Optimizing module \$_SDFF_NP0_.
Optimizing module \$_SDFF_NN1_.
Optimizing module \$_SDFF_NN0_.
Optimizing module \$_DFFSRE_PPPP_.
Optimizing module \$_DFFSRE_PPPN_.
Optimizing module \$_DFFSRE_PPNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PPNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PNPP_.
Optimizing module \$_DFFSRE_PNPN_.
Optimizing module \$_DFFSRE_PNNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_PNNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NPPP_.
Optimizing module \$_DFFSRE_NPPN_.
Optimizing module \$_DFFSRE_NPNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NPNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NNPP_.
Optimizing module \$_DFFSRE_NNPN_.
Optimizing module \$_DFFSRE_NNNP_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSRE_NNNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_PPP_.
Optimizing module \$_DFFSR_PPN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_PNP_.
Optimizing module \$_DFFSR_PNN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_NPP_.
Optimizing module \$_DFFSR_NPN_.
<suppressed ~1 debug messages>
Optimizing module \$_DFFSR_NNP_.
Optimizing module \$_DFFSR_NNN_.
<suppressed ~1 debug messages>
Optimizing module \$_ALDFFE_PPP_.
Optimizing module \$_ALDFFE_PPN_.
Optimizing module \$_ALDFFE_PNP_.
Optimizing module \$_ALDFFE_PNN_.
Optimizing module \$_ALDFFE_NPP_.
Optimizing module \$_ALDFFE_NPN_.
Optimizing module \$_ALDFFE_NNP_.
Optimizing module \$_ALDFFE_NNN_.
Optimizing module \$_ALDFF_PP_.
Optimizing module \$_ALDFF_PN_.
Optimizing module \$_ALDFF_NP_.
Optimizing module \$_ALDFF_NN_.
Optimizing module \$_DFFE_PP1P_.
Optimizing module \$_DFFE_PP1N_.
Optimizing module \$_DFFE_PP0P_.
Optimizing module \$_DFFE_PP0N_.
Optimizing module \$_DFFE_PN1P_.
Optimizing module \$_DFFE_PN1N_.
Optimizing module \$_DFFE_PN0P_.
Optimizing module \$_DFFE_PN0N_.
Optimizing module \$_DFFE_NP1P_.
Optimizing module \$_DFFE_NP1N_.
Optimizing module \$_DFFE_NP0P_.
Optimizing module \$_DFFE_NP0N_.
Optimizing module \$_DFFE_NN1P_.
Optimizing module \$_DFFE_NN1N_.
Optimizing module \$_DFFE_NN0P_.
Optimizing module \$_DFFE_NN0N_.
Optimizing module \$_DFF_PP1_.
Optimizing module \$_DFF_PP0_.
Optimizing module \$_DFF_PN1_.
Optimizing module \$_DFF_PN0_.
Optimizing module \$_DFF_NP1_.
Optimizing module \$_DFF_NP0_.
Optimizing module \$_DFF_NN1_.
Optimizing module \$_DFF_NN0_.
Optimizing module \$_DFFE_PP_.
Optimizing module \$_DFFE_PN_.
Optimizing module \$_DFFE_NP_.
Optimizing module \$_DFFE_NN_.
Optimizing module \$_DFF_P_.
Optimizing module \$_DFF_N_.
Optimizing module \$_SR_PP_.
Optimizing module \$_SR_PN_.
Optimizing module \$_SR_NP_.
Optimizing module \$_SR_NN_.
Optimizing module \$_TBUF_.
Optimizing module \$_OAI4_.
Optimizing module \$_AOI4_.
Optimizing module \$_OAI3_.
Optimizing module \$_AOI3_.
Optimizing module \$_MUX16_.
Optimizing module \$_MUX8_.
Optimizing module \$_MUX4_.
Optimizing module \$_NMUX_.
Optimizing module \$_MUX_.
Optimizing module \$_ORNOT_.
Optimizing module \$_ANDNOT_.
Optimizing module \$_XNOR_.
Optimizing module \$_XOR_.
Optimizing module \$_NOR_.
Optimizing module \$_OR_.
Optimizing module \$_NAND_.
Optimizing module \$_AND_.
Optimizing module \$_NOT_.
Optimizing module \$_BUF_.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module \$_DLATCHSR_PPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_PPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_PNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_PNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_NPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_NPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_NNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCHSR_NNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_PP1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_PP0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_PN1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_PN0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_NP1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_NP0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_NN1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_NN0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DLATCH_N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PP1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PP1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PP0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PP0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PN1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PN1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PN0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_PN0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NP1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NP1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NP0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NP0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NN1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NN1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NN0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFCE_NN0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PP1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PP1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PP0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PP0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PN1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PN1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PN0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_PN0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NP1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NP1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NP0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NP0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NN1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NN1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NN0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFFE_NN0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_PP1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_PP0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_PN1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_PN0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_NP1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_NP0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_NN1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SDFF_NN0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PPPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PPPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PPNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PPNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PNPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PNPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PNNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_PNNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NPPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NPPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NPNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NPNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NNPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NNPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NNNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSRE_NNNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_PPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_PPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_PNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_PNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_NPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_NPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_NNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFSR_NNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_PPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_PPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_PNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_PNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_NPP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_NPN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_NNP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFFE_NNN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFF_PP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFF_PN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFF_NP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_ALDFF_NN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PP1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PP1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PP0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PP0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PN1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PN1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PN0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PN0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NP1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NP1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NP0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NP0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NN1P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NN1N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NN0P_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NN0N_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_PP1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_PP0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_PN1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_PN0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_NP1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_NP0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_NN1_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFF_NN0_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_PN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_DFFE_NN_ because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \$_DFF_P_..
Finding unused cells or wires in module \$_DFF_N_..
Warning: Ignoring module \$_SR_PP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SR_PN_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SR_NP_ because it contains processes (run 'proc' command first).
Warning: Ignoring module \$_SR_NN_ because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \$_TBUF_..
Finding unused cells or wires in module \$_OAI4_..
Finding unused cells or wires in module \$_AOI4_..
Finding unused cells or wires in module \$_OAI3_..
Finding unused cells or wires in module \$_AOI3_..
Finding unused cells or wires in module \$_MUX16_..
Finding unused cells or wires in module \$_MUX8_..
Finding unused cells or wires in module \$_MUX4_..
Finding unused cells or wires in module \$_NMUX_..
Finding unused cells or wires in module \$_MUX_..
Finding unused cells or wires in module \$_ORNOT_..
Finding unused cells or wires in module \$_ANDNOT_..
Finding unused cells or wires in module \$_XNOR_..
Finding unused cells or wires in module \$_XOR_..
Finding unused cells or wires in module \$_NOR_..
Finding unused cells or wires in module \$_OR_..
Finding unused cells or wires in module \$_NAND_..
Finding unused cells or wires in module \$_AND_..
Finding unused cells or wires in module \$_NOT_..
Finding unused cells or wires in module \$_BUF_..
Removed 0 unused cells and 21 unused wires.
<suppressed ~21 debug messages>
===================== Print simcells ======================
Module id: \$_ALDFFE_NNN_, Module name: \$_ALDFFE_NNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1297   wire name $auto$rtlil.cc:3135:Not$1297,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1299   wire name $auto$rtlil.cc:3139:ReduceOr$1299,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1299  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1297  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1296     cell name $auto$proc_dff.cc:220:proc_dff$1296, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1297  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y  Width 1 

    cell id $procdff$1300     cell name $procdff$1300, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_NNP_, Module name: \$_ALDFFE_NNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1292   wire name $auto$rtlil.cc:3135:Not$1292,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1294   wire name $auto$rtlil.cc:3139:ReduceOr$1294,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1294  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1292  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1291     cell name $auto$proc_dff.cc:220:proc_dff$1291, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1292  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y  Width 1 

    cell id $procdff$1295     cell name $procdff$1295, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_NPN_, Module name: \$_ALDFFE_NPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1289   wire name $auto$rtlil.cc:3139:ReduceOr$1289,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y  Width 1  Width 1  \L  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1289  Width 1  Width 1  \L  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y  Width 1 

    cell id $procdff$1290     cell name $procdff$1290, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec $auto$rtlil.cc:3139:ReduceOr$1289  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_NPP_, Module name: \$_ALDFFE_NPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1286   wire name $auto$rtlil.cc:3139:ReduceOr$1286,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y  Width 1  Width 1  \L  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1286  Width 1  Width 1  \L  Width 1  Width 1 

  Cells:
    cell id $procdff$1287     cell name $procdff$1287, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec $auto$rtlil.cc:3139:ReduceOr$1286  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_PNN_, Module name: \$_ALDFFE_PNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1281   wire name $auto$rtlil.cc:3135:Not$1281,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1283   wire name $auto$rtlil.cc:3139:ReduceOr$1283,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1283  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1281  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1280     cell name $auto$proc_dff.cc:220:proc_dff$1280, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1281  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y  Width 1 

    cell id $procdff$1284     cell name $procdff$1284, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_PNP_, Module name: \$_ALDFFE_PNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1276   wire name $auto$rtlil.cc:3135:Not$1276,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1278   wire name $auto$rtlil.cc:3139:ReduceOr$1278,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1278  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1276  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1275     cell name $auto$proc_dff.cc:220:proc_dff$1275, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1276  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y  Width 1 

    cell id $procdff$1279     cell name $procdff$1279, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_PPN_, Module name: \$_ALDFFE_PPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1273   wire name $auto$rtlil.cc:3139:ReduceOr$1273,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y  Width 1  Width 1  \L  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1273  Width 1  Width 1  \L  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y  Width 1 

    cell id $procdff$1274     cell name $procdff$1274, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec $auto$rtlil.cc:3139:ReduceOr$1273  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFFE_PPP_, Module name: \$_ALDFFE_PPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1270   wire name $auto$rtlil.cc:3139:ReduceOr$1270,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y  Width 1  Width 1  \L  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1270  Width 1  Width 1  \L  Width 1  Width 1 

  Cells:
    cell id $procdff$1271     cell name $procdff$1271, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec $auto$rtlil.cc:3139:ReduceOr$1270  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_NN_, Module name: \$_ALDFF_NN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1313   wire name $auto$rtlil.cc:3135:Not$1313,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1315   wire name $auto$rtlil.cc:3139:ReduceOr$1315,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1315  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1313  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1312     cell name $auto$proc_dff.cc:220:proc_dff$1312, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1313  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y  Width 1 

    cell id $procdff$1316     cell name $procdff$1316, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_NP_, Module name: \$_ALDFF_NP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1310   wire name $auto$rtlil.cc:3139:ReduceOr$1310,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y  Width 1  Width 1  \L  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1310  Width 1  Width 1  \L  Width 1  Width 1 

  Cells:
    cell id $procdff$1311     cell name $procdff$1311, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec $auto$rtlil.cc:3139:ReduceOr$1310  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_PN_, Module name: \$_ALDFF_PN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1305   wire name $auto$rtlil.cc:3135:Not$1305,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1307   wire name $auto$rtlil.cc:3139:ReduceOr$1307,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1307  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1305  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1304     cell name $auto$proc_dff.cc:220:proc_dff$1304, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1305  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582, type $not
      port \A: sigspec \L  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y  Width 1 

    cell id $procdff$1308     cell name $procdff$1308, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec \L  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ALDFF_PP_, Module name: \$_ALDFF_PP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1302   wire name $auto$rtlil.cc:3139:ReduceOr$1302,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y,  width 1, id 0, offset 0
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y  Width 1  Width 1  \L  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1302  Width 1  Width 1  \L  Width 1  Width 1 

  Cells:
    cell id $procdff$1303     cell name $procdff$1303, type $aldff
      port \AD: sigspec \AD  Width 1 
      port \ALOAD: sigspec $auto$rtlil.cc:3139:ReduceOr$1302  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_ANDNOT_, Module name: \$_ANDNOT_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445, type $not
      port \A: sigspec \B  Width 1 
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1 

Module id: \$_AND_, Module name: \$_AND_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_AOI3_, Module name: \$_AOI3_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480, type $not
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479, type $or
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1 
      port \B: sigspec \C  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1 

Module id: \$_AOI4_, Module name: \$_AOI4_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485, type $and
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487, type $not
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486, type $or
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1 
      port \B: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1 

Module id: \$_BUF_, Module name: \$_BUF_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 2, offset 0, output port
  Connections:
    connect \Y  Width 1  Width 1  \A  Width 1  Width 1 

  Cells:
Module id: \$_DFFE_NN0N_, Module name: \$_DFFE_NN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1377   wire name $auto$rtlil.cc:3135:Not$1377,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1379   wire name $auto$rtlil.cc:3139:ReduceOr$1379,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1379  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1377  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1376     cell name $auto$proc_dff.cc:220:proc_dff$1376, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1377  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y  Width 1 

    cell id $procdff$1380     cell name $procdff$1380, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NN0P_, Module name: \$_DFFE_NN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1372   wire name $auto$rtlil.cc:3135:Not$1372,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1374   wire name $auto$rtlil.cc:3139:ReduceOr$1374,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1374  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1372  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1371     cell name $auto$proc_dff.cc:220:proc_dff$1371, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1372  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y  Width 1 

    cell id $procdff$1375     cell name $procdff$1375, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NN1N_, Module name: \$_DFFE_NN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1367   wire name $auto$rtlil.cc:3135:Not$1367,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1369   wire name $auto$rtlil.cc:3139:ReduceOr$1369,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1369  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1367  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1366     cell name $auto$proc_dff.cc:220:proc_dff$1366, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1367  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y  Width 1 

    cell id $procdff$1370     cell name $procdff$1370, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NN1P_, Module name: \$_DFFE_NN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1362   wire name $auto$rtlil.cc:3135:Not$1362,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1364   wire name $auto$rtlil.cc:3139:ReduceOr$1364,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1364  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1362  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1361     cell name $auto$proc_dff.cc:220:proc_dff$1361, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1362  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y  Width 1 

    cell id $procdff$1365     cell name $procdff$1365, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NN_, Module name: \$_DFFE_NN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508, type $logic_not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y  Width 1 

    cell id $procdff$1416     cell name $procdff$1416, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NP0N_, Module name: \$_DFFE_NP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1359   wire name $auto$rtlil.cc:3139:ReduceOr$1359,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1359  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y  Width 1 

    cell id $procdff$1360     cell name $procdff$1360, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1359  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NP0P_, Module name: \$_DFFE_NP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1356   wire name $auto$rtlil.cc:3139:ReduceOr$1356,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1356  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1357     cell name $procdff$1357, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1356  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NP1N_, Module name: \$_DFFE_NP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1353   wire name $auto$rtlil.cc:3139:ReduceOr$1353,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1353  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y  Width 1 

    cell id $procdff$1354     cell name $procdff$1354, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1353  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NP1P_, Module name: \$_DFFE_NP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1350   wire name $auto$rtlil.cc:3139:ReduceOr$1350,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1350  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1351     cell name $procdff$1351, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1350  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_NP_, Module name: \$_DFFE_NP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$1415     cell name $procdff$1415, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PN0N_, Module name: \$_DFFE_PN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1345   wire name $auto$rtlil.cc:3135:Not$1345,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1347   wire name $auto$rtlil.cc:3139:ReduceOr$1347,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1347  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1345  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1344     cell name $auto$proc_dff.cc:220:proc_dff$1344, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1345  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y  Width 1 

    cell id $procdff$1348     cell name $procdff$1348, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PN0P_, Module name: \$_DFFE_PN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1340   wire name $auto$rtlil.cc:3135:Not$1340,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1342   wire name $auto$rtlil.cc:3139:ReduceOr$1342,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1342  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1340  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1339     cell name $auto$proc_dff.cc:220:proc_dff$1339, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1340  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y  Width 1 

    cell id $procdff$1343     cell name $procdff$1343, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PN1N_, Module name: \$_DFFE_PN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1335   wire name $auto$rtlil.cc:3135:Not$1335,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1337   wire name $auto$rtlil.cc:3139:ReduceOr$1337,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1337  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1335  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1334     cell name $auto$proc_dff.cc:220:proc_dff$1334, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1335  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y  Width 1 

    cell id $procdff$1338     cell name $procdff$1338, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PN1P_, Module name: \$_DFFE_PN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1330   wire name $auto$rtlil.cc:3135:Not$1330,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1332   wire name $auto$rtlil.cc:3139:ReduceOr$1332,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1332  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1330  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1329     cell name $auto$proc_dff.cc:220:proc_dff$1329, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1330  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y  Width 1 

    cell id $procdff$1333     cell name $procdff$1333, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PN_, Module name: \$_DFFE_PN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511, type $logic_not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y  Width 1 

    cell id $procdff$1414     cell name $procdff$1414, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PP0N_, Module name: \$_DFFE_PP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1327   wire name $auto$rtlil.cc:3139:ReduceOr$1327,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1327  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y  Width 1 

    cell id $procdff$1328     cell name $procdff$1328, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1327  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PP0P_, Module name: \$_DFFE_PP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1324   wire name $auto$rtlil.cc:3139:ReduceOr$1324,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1324  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1325     cell name $procdff$1325, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1324  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PP1N_, Module name: \$_DFFE_PP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1321   wire name $auto$rtlil.cc:3139:ReduceOr$1321,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1321  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y  Width 1 

    cell id $procdff$1322     cell name $procdff$1322, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1321  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PP1P_, Module name: \$_DFFE_PP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1318   wire name $auto$rtlil.cc:3139:ReduceOr$1318,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1318  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1319     cell name $procdff$1319, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1318  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFE_PP_, Module name: \$_DFFE_PP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$1413     cell name $procdff$1413, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFFSRE_NNNN_, Module name: \$_DFFSRE_NNNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1133   wire name $auto$rtlil.cc:3135:Not$1133,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1137   wire name $auto$rtlil.cc:3135:Not$1137,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1141   wire name $auto$rtlil.cc:3135:Not$1141,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1145   wire name $auto$rtlil.cc:3135:Not$1145,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1135   wire name $auto$rtlil.cc:3270:Mux$1135,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1139   wire name $auto$rtlil.cc:3270:Mux$1139,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1143   wire name $auto$rtlil.cc:3270:Mux$1143,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1147   wire name $auto$rtlil.cc:3270:Mux$1147,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3135:Not$1137  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1145  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1139  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1137  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1132     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1132, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1133  Width 1 

    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1140     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1140, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1141  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1134     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1134, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1135  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1142     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1142, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1135  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1143  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1146     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1146, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1147  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y  Width 1 

    cell id $procdff$1148     cell name $procdff$1148, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1143  Width 1 

Module id: \$_DFFSRE_NNNP_, Module name: \$_DFFSRE_NNNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1116   wire name $auto$rtlil.cc:3135:Not$1116,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1120   wire name $auto$rtlil.cc:3135:Not$1120,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1124   wire name $auto$rtlil.cc:3135:Not$1124,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1128   wire name $auto$rtlil.cc:3135:Not$1128,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1118   wire name $auto$rtlil.cc:3270:Mux$1118,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1122   wire name $auto$rtlil.cc:3270:Mux$1122,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1126   wire name $auto$rtlil.cc:3270:Mux$1126,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1130   wire name $auto$rtlil.cc:3270:Mux$1130,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1120  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1128  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1122  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1120  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1115     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1115, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1116  Width 1 

    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1123     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1123, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1124  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1117     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1117, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1118  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1125     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1125, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1118  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1126  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1129     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1129, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1130  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y  Width 1 

    cell id $procdff$1131     cell name $procdff$1131, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1126  Width 1 

Module id: \$_DFFSRE_NNPN_, Module name: \$_DFFSRE_NNPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1101   wire name $auto$rtlil.cc:3135:Not$1101,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1105   wire name $auto$rtlil.cc:3135:Not$1105,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1111   wire name $auto$rtlil.cc:3135:Not$1111,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1103   wire name $auto$rtlil.cc:3270:Mux$1103,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1107   wire name $auto$rtlil.cc:3270:Mux$1107,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1109   wire name $auto$rtlil.cc:3270:Mux$1109,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1113   wire name $auto$rtlil.cc:3270:Mux$1113,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1105  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1111  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1107  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1105  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1100     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1100, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1101  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1102     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1102, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1103  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1108     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1108, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1103  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1109  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1112     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1112, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1113  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y  Width 1 

    cell id $procdff$1114     cell name $procdff$1114, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1113  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1109  Width 1 

Module id: \$_DFFSRE_NNPP_, Module name: \$_DFFSRE_NNPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1086   wire name $auto$rtlil.cc:3135:Not$1086,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1090   wire name $auto$rtlil.cc:3135:Not$1090,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1096   wire name $auto$rtlil.cc:3135:Not$1096,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1088   wire name $auto$rtlil.cc:3270:Mux$1088,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1092   wire name $auto$rtlil.cc:3270:Mux$1092,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1094   wire name $auto$rtlil.cc:3270:Mux$1094,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1098   wire name $auto$rtlil.cc:3270:Mux$1098,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1090  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1096  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1092  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1090  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1085     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1085, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1086  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1087     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1087, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1088  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1093     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1093, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1088  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1094  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1097     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1097, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1098  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y  Width 1 

    cell id $procdff$1099     cell name $procdff$1099, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1098  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1094  Width 1 

Module id: \$_DFFSRE_NPNN_, Module name: \$_DFFSRE_NPNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1073   wire name $auto$rtlil.cc:3135:Not$1073,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1077   wire name $auto$rtlil.cc:3135:Not$1077,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1081   wire name $auto$rtlil.cc:3135:Not$1081,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1071   wire name $auto$rtlil.cc:3270:Mux$1071,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1075   wire name $auto$rtlil.cc:3270:Mux$1075,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1079   wire name $auto$rtlil.cc:3270:Mux$1079,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1083   wire name $auto$rtlil.cc:3270:Mux$1083,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1073  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1075  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1081  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1076     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1076, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1077  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1070     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1070, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1071  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1078     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1078, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1071  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1079  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1082     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1082, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1083  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y  Width 1 

    cell id $procdff$1084     cell name $procdff$1084, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1079  Width 1 

Module id: \$_DFFSRE_NPNP_, Module name: \$_DFFSRE_NPNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1058   wire name $auto$rtlil.cc:3135:Not$1058,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1062   wire name $auto$rtlil.cc:3135:Not$1062,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1066   wire name $auto$rtlil.cc:3135:Not$1066,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1056   wire name $auto$rtlil.cc:3270:Mux$1056,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1060   wire name $auto$rtlil.cc:3270:Mux$1060,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1064   wire name $auto$rtlil.cc:3270:Mux$1064,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1068   wire name $auto$rtlil.cc:3270:Mux$1068,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1058  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1060  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1066  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1061     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1061, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1062  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1055     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1055, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1056  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1063     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1063, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1056  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1064  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1067     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1067, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1068  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y  Width 1 

    cell id $procdff$1069     cell name $procdff$1069, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1064  Width 1 

Module id: \$_DFFSRE_NPPN_, Module name: \$_DFFSRE_NPPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1045   wire name $auto$rtlil.cc:3135:Not$1045,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1051   wire name $auto$rtlil.cc:3135:Not$1051,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1043   wire name $auto$rtlil.cc:3270:Mux$1043,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1047   wire name $auto$rtlil.cc:3270:Mux$1047,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1049   wire name $auto$rtlil.cc:3270:Mux$1049,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1053   wire name $auto$rtlil.cc:3270:Mux$1053,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1045  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1047  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1051  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1042     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1042, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1043  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1048     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1048, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1043  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1049  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1052     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1052, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1053  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y  Width 1 

    cell id $procdff$1054     cell name $procdff$1054, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1053  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1049  Width 1 

Module id: \$_DFFSRE_NPPP_, Module name: \$_DFFSRE_NPPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1032   wire name $auto$rtlil.cc:3135:Not$1032,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1038   wire name $auto$rtlil.cc:3135:Not$1038,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1030   wire name $auto$rtlil.cc:3270:Mux$1030,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1034   wire name $auto$rtlil.cc:3270:Mux$1034,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1036   wire name $auto$rtlil.cc:3270:Mux$1036,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1040   wire name $auto$rtlil.cc:3270:Mux$1040,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1032  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1034  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1038  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1029     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1029, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1030  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1035     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1035, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1030  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1036  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1039     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1039, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1040  Width 1 

    cell id $procdff$1041     cell name $procdff$1041, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1040  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1036  Width 1 

Module id: \$_DFFSRE_PNNN_, Module name: \$_DFFSRE_PNNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1013   wire name $auto$rtlil.cc:3135:Not$1013,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1017   wire name $auto$rtlil.cc:3135:Not$1017,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1021   wire name $auto$rtlil.cc:3135:Not$1021,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1025   wire name $auto$rtlil.cc:3135:Not$1025,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1015   wire name $auto$rtlil.cc:3270:Mux$1015,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1019   wire name $auto$rtlil.cc:3270:Mux$1019,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1023   wire name $auto$rtlil.cc:3270:Mux$1023,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1027   wire name $auto$rtlil.cc:3270:Mux$1027,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3135:Not$1017  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1025  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1019  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1017  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1012     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1012, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1013  Width 1 

    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1020     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1020, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1021  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1014     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1014, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1015  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1022     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1022, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1015  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1023  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1026     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1026, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1027  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y  Width 1 

    cell id $procdff$1028     cell name $procdff$1028, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1023  Width 1 

Module id: \$_DFFSRE_PNNP_, Module name: \$_DFFSRE_PNNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1000   wire name $auto$rtlil.cc:3135:Not$1000,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1004   wire name $auto$rtlil.cc:3135:Not$1004,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1008   wire name $auto$rtlil.cc:3135:Not$1008,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$996   wire name $auto$rtlil.cc:3135:Not$996,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1002   wire name $auto$rtlil.cc:3270:Mux$1002,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1006   wire name $auto$rtlil.cc:3270:Mux$1006,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1010   wire name $auto$rtlil.cc:3270:Mux$1010,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$998   wire name $auto$rtlil.cc:3270:Mux$998,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1000  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1008  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1002  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1000  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1003     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1003, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1004  Width 1 

    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$995     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$995, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$996  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1005     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1005, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$998  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1006  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$997     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$997, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$998  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1009     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1009, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1010  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y  Width 1 

    cell id $procdff$1011     cell name $procdff$1011, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1006  Width 1 

Module id: \$_DFFSRE_PNPN_, Module name: \$_DFFSRE_PNPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$981   wire name $auto$rtlil.cc:3135:Not$981,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$985   wire name $auto$rtlil.cc:3135:Not$985,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$991   wire name $auto$rtlil.cc:3135:Not$991,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$983   wire name $auto$rtlil.cc:3270:Mux$983,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$987   wire name $auto$rtlil.cc:3270:Mux$987,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$989   wire name $auto$rtlil.cc:3270:Mux$989,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$993   wire name $auto$rtlil.cc:3270:Mux$993,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$985  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$991  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$987  Width 1  Width 1  $auto$rtlil.cc:3135:Not$985  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$980     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$980, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$981  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$982     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$982, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$983  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$988     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$988, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$983  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$989  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$992     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$992, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$993  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y  Width 1 

    cell id $procdff$994     cell name $procdff$994, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$993  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$989  Width 1 

Module id: \$_DFFSRE_PNPP_, Module name: \$_DFFSRE_PNPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$966   wire name $auto$rtlil.cc:3135:Not$966,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$970   wire name $auto$rtlil.cc:3135:Not$970,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$976   wire name $auto$rtlil.cc:3135:Not$976,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$968   wire name $auto$rtlil.cc:3270:Mux$968,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$972   wire name $auto$rtlil.cc:3270:Mux$972,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$974   wire name $auto$rtlil.cc:3270:Mux$974,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$978   wire name $auto$rtlil.cc:3270:Mux$978,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$970  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$976  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$972  Width 1  Width 1  $auto$rtlil.cc:3135:Not$970  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$965     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$965, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$966  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$967     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$967, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$968  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$973     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$973, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$968  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$974  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$977     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$977, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$978  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y  Width 1 

    cell id $procdff$979     cell name $procdff$979, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$978  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$974  Width 1 

Module id: \$_DFFSRE_PPNN_, Module name: \$_DFFSRE_PPNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$953   wire name $auto$rtlil.cc:3135:Not$953,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$957   wire name $auto$rtlil.cc:3135:Not$957,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$961   wire name $auto$rtlil.cc:3135:Not$961,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$951   wire name $auto$rtlil.cc:3270:Mux$951,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$955   wire name $auto$rtlil.cc:3270:Mux$955,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$959   wire name $auto$rtlil.cc:3270:Mux$959,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$963   wire name $auto$rtlil.cc:3270:Mux$963,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$953  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$955  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$961  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$956     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$956, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$957  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$950     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$950, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$951  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$958     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$958, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$951  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$959  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$962     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$962, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$963  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y  Width 1 

    cell id $procdff$964     cell name $procdff$964, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$959  Width 1 

Module id: \$_DFFSRE_PPNP_, Module name: \$_DFFSRE_PPNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$938   wire name $auto$rtlil.cc:3135:Not$938,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$942   wire name $auto$rtlil.cc:3135:Not$942,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$946   wire name $auto$rtlil.cc:3135:Not$946,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$936   wire name $auto$rtlil.cc:3270:Mux$936,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$940   wire name $auto$rtlil.cc:3270:Mux$940,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$944   wire name $auto$rtlil.cc:3270:Mux$944,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$948   wire name $auto$rtlil.cc:3270:Mux$948,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$938  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$940  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$946  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$941     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$941, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$942  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$935     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$935, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$936  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$943     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$943, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$936  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$944  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$947     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$947, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$948  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y  Width 1 

    cell id $procdff$949     cell name $procdff$949, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$944  Width 1 

Module id: \$_DFFSRE_PPPN_, Module name: \$_DFFSRE_PPPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$925   wire name $auto$rtlil.cc:3135:Not$925,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$931   wire name $auto$rtlil.cc:3135:Not$931,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$923   wire name $auto$rtlil.cc:3270:Mux$923,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$927   wire name $auto$rtlil.cc:3270:Mux$927,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$929   wire name $auto$rtlil.cc:3270:Mux$929,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$933   wire name $auto$rtlil.cc:3270:Mux$933,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$925  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$927  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$931  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$922     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$922, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$923  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$928     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$928, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$923  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$929  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$932     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$932, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$933  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y  Width 1 

    cell id $procdff$934     cell name $procdff$934, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$933  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$929  Width 1 

Module id: \$_DFFSRE_PPPP_, Module name: \$_DFFSRE_PPPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$912   wire name $auto$rtlil.cc:3135:Not$912,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$918   wire name $auto$rtlil.cc:3135:Not$918,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$910   wire name $auto$rtlil.cc:3270:Mux$910,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$914   wire name $auto$rtlil.cc:3270:Mux$914,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$916   wire name $auto$rtlil.cc:3270:Mux$916,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$920   wire name $auto$rtlil.cc:3270:Mux$920,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$912  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$914  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$918  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$909     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$909, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$910  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$915     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$915, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$910  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$916  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$919     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$919, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$920  Width 1 

    cell id $procdff$921     cell name $procdff$921, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$920  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$916  Width 1 

Module id: \$_DFFSR_NNN_, Module name: \$_DFFSR_NNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1253   wire name $auto$rtlil.cc:3135:Not$1253,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1257   wire name $auto$rtlil.cc:3135:Not$1257,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1261   wire name $auto$rtlil.cc:3135:Not$1261,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1265   wire name $auto$rtlil.cc:3135:Not$1265,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1255   wire name $auto$rtlil.cc:3270:Mux$1255,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1259   wire name $auto$rtlil.cc:3270:Mux$1259,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1263   wire name $auto$rtlil.cc:3270:Mux$1263,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1267   wire name $auto$rtlil.cc:3270:Mux$1267,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3135:Not$1257  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1265  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1259  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1257  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1252     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1252, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1253  Width 1 

    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1260     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1260, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1261  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1254     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1254, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1255  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1262     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1262, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1255  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1263  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1266     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1266, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1267  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y  Width 1 

    cell id $procdff$1268     cell name $procdff$1268, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1263  Width 1 

Module id: \$_DFFSR_NNP_, Module name: \$_DFFSR_NNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1238   wire name $auto$rtlil.cc:3135:Not$1238,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1242   wire name $auto$rtlil.cc:3135:Not$1242,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1248   wire name $auto$rtlil.cc:3135:Not$1248,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1240   wire name $auto$rtlil.cc:3270:Mux$1240,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1244   wire name $auto$rtlil.cc:3270:Mux$1244,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1246   wire name $auto$rtlil.cc:3270:Mux$1246,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1250   wire name $auto$rtlil.cc:3270:Mux$1250,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1242  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1248  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1244  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1242  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1237     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1237, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1238  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1239     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1239, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1240  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1245     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1245, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1240  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1246  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1249     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1249, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1250  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y  Width 1 

    cell id $procdff$1251     cell name $procdff$1251, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1250  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1246  Width 1 

Module id: \$_DFFSR_NPN_, Module name: \$_DFFSR_NPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1225   wire name $auto$rtlil.cc:3135:Not$1225,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1229   wire name $auto$rtlil.cc:3135:Not$1229,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1233   wire name $auto$rtlil.cc:3135:Not$1233,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1223   wire name $auto$rtlil.cc:3270:Mux$1223,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1227   wire name $auto$rtlil.cc:3270:Mux$1227,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1231   wire name $auto$rtlil.cc:3270:Mux$1231,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1235   wire name $auto$rtlil.cc:3270:Mux$1235,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1225  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1227  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1233  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1228     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1228, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1229  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1222     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1222, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1223  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1230     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1230, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1223  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1231  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1234     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1234, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1235  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y  Width 1 

    cell id $procdff$1236     cell name $procdff$1236, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1231  Width 1 

Module id: \$_DFFSR_NPP_, Module name: \$_DFFSR_NPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1212   wire name $auto$rtlil.cc:3135:Not$1212,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1218   wire name $auto$rtlil.cc:3135:Not$1218,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1210   wire name $auto$rtlil.cc:3270:Mux$1210,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1214   wire name $auto$rtlil.cc:3270:Mux$1214,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1216   wire name $auto$rtlil.cc:3270:Mux$1216,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1220   wire name $auto$rtlil.cc:3270:Mux$1220,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1212  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1214  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1218  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1209     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1209, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1210  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1215     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1215, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1210  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1216  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1219     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1219, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1220  Width 1 

    cell id $procdff$1221     cell name $procdff$1221, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1220  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1216  Width 1 

Module id: \$_DFFSR_PNN_, Module name: \$_DFFSR_PNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1193   wire name $auto$rtlil.cc:3135:Not$1193,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1197   wire name $auto$rtlil.cc:3135:Not$1197,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1201   wire name $auto$rtlil.cc:3135:Not$1201,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1205   wire name $auto$rtlil.cc:3135:Not$1205,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1195   wire name $auto$rtlil.cc:3270:Mux$1195,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1199   wire name $auto$rtlil.cc:3270:Mux$1199,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1203   wire name $auto$rtlil.cc:3270:Mux$1203,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1207   wire name $auto$rtlil.cc:3270:Mux$1207,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3135:Not$1197  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1205  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1199  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1197  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1192     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1192, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1193  Width 1 

    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1200     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1200, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1201  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1194     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1194, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1195  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1202     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1202, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1195  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1203  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1206     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1206, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1207  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y  Width 1 

    cell id $procdff$1208     cell name $procdff$1208, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1203  Width 1 

Module id: \$_DFFSR_PNP_, Module name: \$_DFFSR_PNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1178   wire name $auto$rtlil.cc:3135:Not$1178,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1182   wire name $auto$rtlil.cc:3135:Not$1182,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1188   wire name $auto$rtlil.cc:3135:Not$1188,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1180   wire name $auto$rtlil.cc:3270:Mux$1180,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1184   wire name $auto$rtlil.cc:3270:Mux$1184,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1186   wire name $auto$rtlil.cc:3270:Mux$1186,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1190   wire name $auto$rtlil.cc:3270:Mux$1190,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1182  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1188  Width 1  Width 1  1'1  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1184  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1182  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1177     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1177, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1178  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1179     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1179, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1180  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1185     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1185, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1180  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1186  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1189     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1189, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1190  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y  Width 1 

    cell id $procdff$1191     cell name $procdff$1191, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1190  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1186  Width 1 

Module id: \$_DFFSR_PPN_, Module name: \$_DFFSR_PPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1165   wire name $auto$rtlil.cc:3135:Not$1165,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1169   wire name $auto$rtlil.cc:3135:Not$1169,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1173   wire name $auto$rtlil.cc:3135:Not$1173,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1163   wire name $auto$rtlil.cc:3270:Mux$1163,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1167   wire name $auto$rtlil.cc:3270:Mux$1167,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1171   wire name $auto$rtlil.cc:3270:Mux$1171,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1175   wire name $auto$rtlil.cc:3270:Mux$1175,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1165  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1167  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1173  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:69:gen_dffsr_complex$1168     cell name $auto$proc_dff.cc:69:gen_dffsr_complex$1168, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1169  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1162     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1162, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1163  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1170     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1170, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec $auto$rtlil.cc:3270:Mux$1163  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1171  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1174     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1174, type $mux
      port \A: sigspec 1'1  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1175  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y  Width 1 

    cell id $procdff$1176     cell name $procdff$1176, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec \R  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1171  Width 1 

Module id: \$_DFFSR_PPP_, Module name: \$_DFFSR_PPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1152   wire name $auto$rtlil.cc:3135:Not$1152,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1158   wire name $auto$rtlil.cc:3135:Not$1158,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1150   wire name $auto$rtlil.cc:3270:Mux$1150,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1154   wire name $auto$rtlil.cc:3270:Mux$1154,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1156   wire name $auto$rtlil.cc:3270:Mux$1156,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3270:Mux$1160   wire name $auto$rtlil.cc:3270:Mux$1160,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1152  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3270:Mux$1154  Width 1  Width 1  1'0  Width 1  Width 1 

    connect $auto$rtlil.cc:3135:Not$1158  Width 1  Width 1  1'1  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1149     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1149, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1150  Width 1 

    cell id $auto$proc_dff.cc:74:gen_dffsr_complex$1155     cell name $auto$proc_dff.cc:74:gen_dffsr_complex$1155, type $mux
      port \A: sigspec $auto$rtlil.cc:3270:Mux$1150  Width 1 
      port \B: sigspec 1'0  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1156  Width 1 

    cell id $auto$proc_dff.cc:78:gen_dffsr_complex$1159     cell name $auto$proc_dff.cc:78:gen_dffsr_complex$1159, type $mux
      port \A: sigspec 1'0  Width 1 
      port \B: sigspec 1'1  Width 1 
      port \S: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3270:Mux$1160  Width 1 

    cell id $procdff$1161     cell name $procdff$1161, type $dffsr
      port \CLK: sigspec \C  Width 1 
      port \CLR: sigspec $auto$rtlil.cc:3270:Mux$1160  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 
      port \SET: sigspec $auto$rtlil.cc:3270:Mux$1156  Width 1 

Module id: \$_DFF_NN0_, Module name: \$_DFF_NN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1409   wire name $auto$rtlil.cc:3135:Not$1409,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1411   wire name $auto$rtlil.cc:3139:ReduceOr$1411,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1411  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1409  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1408     cell name $auto$proc_dff.cc:220:proc_dff$1408, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1409  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y  Width 1 

    cell id $procdff$1412     cell name $procdff$1412, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_NN1_, Module name: \$_DFF_NN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1404   wire name $auto$rtlil.cc:3135:Not$1404,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1406   wire name $auto$rtlil.cc:3139:ReduceOr$1406,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1406  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1404  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1403     cell name $auto$proc_dff.cc:220:proc_dff$1403, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1404  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y  Width 1 

    cell id $procdff$1407     cell name $procdff$1407, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_NP0_, Module name: \$_DFF_NP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1401   wire name $auto$rtlil.cc:3139:ReduceOr$1401,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1401  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1402     cell name $procdff$1402, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1401  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_NP1_, Module name: \$_DFF_NP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1398   wire name $auto$rtlil.cc:3139:ReduceOr$1398,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1398  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1399     cell name $procdff$1399, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1398  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_N_, Module name: \$_DFF_N_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$1418     cell name $procdff$1418, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PN0_, Module name: \$_DFF_PN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1393   wire name $auto$rtlil.cc:3135:Not$1393,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1395   wire name $auto$rtlil.cc:3139:ReduceOr$1395,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1395  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1393  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1392     cell name $auto$proc_dff.cc:220:proc_dff$1392, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1393  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y  Width 1 

    cell id $procdff$1396     cell name $procdff$1396, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PN1_, Module name: \$_DFF_PN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3135:Not$1388   wire name $auto$rtlil.cc:3135:Not$1388,  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1390   wire name $auto$rtlil.cc:3139:ReduceOr$1390,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $auto$rtlil.cc:3139:ReduceOr$1390  Width 1  Width 1  $auto$rtlil.cc:3135:Not$1388  Width 1  Width 1 

  Cells:
    cell id $auto$proc_dff.cc:220:proc_dff$1387     cell name $auto$proc_dff.cc:220:proc_dff$1387, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $auto$rtlil.cc:3135:Not$1388  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y  Width 1 

    cell id $procdff$1391     cell name $procdff$1391, type $adff
      port \ARST: sigspec \R  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PP0_, Module name: \$_DFF_PP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1385   wire name $auto$rtlil.cc:3139:ReduceOr$1385,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1385  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1386     cell name $procdff$1386, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1385  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_PP1_, Module name: \$_DFF_PP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $auto$rtlil.cc:3139:ReduceOr$1382   wire name $auto$rtlil.cc:3139:ReduceOr$1382,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $auto$rtlil.cc:3139:ReduceOr$1382  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$1383     cell name $procdff$1383, type $adff
      port \ARST: sigspec $auto$rtlil.cc:3139:ReduceOr$1382  Width 1 
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DFF_P_, Module name: \$_DFF_P_.
  Wires:
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $procdff$1417     cell name $procdff$1417, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec \D  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_DLATCHSR_NNN_, Module name: \$_DLATCHSR_NNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y  Width 1 

Module id: \$_DLATCHSR_NNP_, Module name: \$_DLATCHSR_NNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y  Width 1 

Module id: \$_DLATCHSR_NPN_, Module name: \$_DLATCHSR_NPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y  Width 1  Width 1  \S  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y  Width 1 

Module id: \$_DLATCHSR_NPP_, Module name: \$_DLATCHSR_NPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y  Width 1  Width 1  \S  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y  Width 1 

Module id: \$_DLATCHSR_PNN_, Module name: \$_DLATCHSR_PNN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y  Width 1 

Module id: \$_DLATCHSR_PNP_, Module name: \$_DLATCHSR_PNP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y  Width 1 

Module id: \$_DLATCHSR_PPN_, Module name: \$_DLATCHSR_PPN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y  Width 1 

Module id: \$_DLATCHSR_PPP_, Module name: \$_DLATCHSR_PPP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y  Width 1  Width 1  \S  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
Module id: \$_DLATCH_NN0_, Module name: \$_DLATCH_NN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y  Width 1 

Module id: \$_DLATCH_NN1_, Module name: \$_DLATCH_NN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y  Width 1 

Module id: \$_DLATCH_NP0_, Module name: \$_DLATCH_NP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y  Width 1 

Module id: \$_DLATCH_NP1_, Module name: \$_DLATCH_NP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y  Width 1 

Module id: \$_DLATCH_N_, Module name: \$_DLATCH_N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y  Width 1 

Module id: \$_DLATCH_PN0_, Module name: \$_DLATCH_PN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y  Width 1 

Module id: \$_DLATCH_PN1_, Module name: \$_DLATCH_PN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y  Width 1 

Module id: \$_DLATCH_PP0_, Module name: \$_DLATCH_PP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
Module id: \$_DLATCH_PP1_, Module name: \$_DLATCH_PP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
Module id: \$_DLATCH_P_, Module name: \$_DLATCH_P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y,  width 1, id 0, offset 0
    wire id \D   wire name \D,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
Module id: \$_MUX16_, Module name: \$_MUX16_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \F   wire name \F,  width 1, id 6, offset 0, input port
    wire id \G   wire name \G,  width 1, id 7, offset 0, input port
    wire id \H   wire name \H,  width 1, id 8, offset 0, input port
    wire id \I   wire name \I,  width 1, id 9, offset 0, input port
    wire id \J   wire name \J,  width 1, id 10, offset 0, input port
    wire id \K   wire name \K,  width 1, id 11, offset 0, input port
    wire id \L   wire name \L,  width 1, id 12, offset 0, input port
    wire id \M   wire name \M,  width 1, id 13, offset 0, input port
    wire id \N   wire name \N,  width 1, id 14, offset 0, input port
    wire id \O   wire name \O,  width 1, id 15, offset 0, input port
    wire id \P   wire name \P,  width 1, id 16, offset 0, input port
    wire id \S   wire name \S,  width 1, id 17, offset 0, input port
    wire id \T   wire name \T,  width 1, id 18, offset 0, input port
    wire id \U   wire name \U,  width 1, id 19, offset 0, input port
    wire id \V   wire name \V,  width 1, id 20, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 21, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463, type $mux
      port \A: sigspec \O  Width 1 
      port \B: sigspec \P  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1 
      port \S: sigspec \V  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464, type $mux
      port \A: sigspec \M  Width 1 
      port \B: sigspec \N  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466, type $mux
      port \A: sigspec \K  Width 1 
      port \B: sigspec \L  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467, type $mux
      port \A: sigspec \I  Width 1 
      port \B: sigspec \J  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470, type $mux
      port \A: sigspec \G  Width 1 
      port \B: sigspec \H  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471, type $mux
      port \A: sigspec \E  Width 1 
      port \B: sigspec \F  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473, type $mux
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1 

Module id: \$_MUX4_, Module name: \$_MUX4_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \S   wire name \S,  width 1, id 5, offset 0, input port
    wire id \T   wire name \T,  width 1, id 6, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 7, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453, type $mux
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1 

Module id: \$_MUX8_, Module name: \$_MUX8_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \F   wire name \F,  width 1, id 6, offset 0, input port
    wire id \G   wire name \G,  width 1, id 7, offset 0, input port
    wire id \H   wire name \H,  width 1, id 8, offset 0, input port
    wire id \S   wire name \S,  width 1, id 9, offset 0, input port
    wire id \T   wire name \T,  width 1, id 10, offset 0, input port
    wire id \U   wire name \U,  width 1, id 11, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 12, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456, type $mux
      port \A: sigspec \G  Width 1 
      port \B: sigspec \H  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457, type $mux
      port \A: sigspec \E  Width 1 
      port \B: sigspec \F  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459, type $mux
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461, type $mux
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1 

Module id: \$_MUX_, Module name: \$_MUX_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449, type $mux
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_NAND_, Module name: \$_NAND_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437, type $and
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438, type $not
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_NMUX_, Module name: \$_NMUX_.
  Wires:
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y,  width 1, id 0, offset 0
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450, type $logic_not
      port \A: sigspec \B  Width 1 
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1 

    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451, type $logic_not
      port \A: sigspec \A  Width 1 
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452, type $mux
      port \A: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1 
      port \B: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_NOR_, Module name: \$_NOR_.
  Wires:
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441, type $not
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1 

Module id: \$_NOT_, Module name: \$_NOT_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 2, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435, type $not
      port \A: sigspec \A  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_OAI3_, Module name: \$_OAI3_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482, type $and
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1 
      port \B: sigspec \C  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483, type $not
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1 

Module id: \$_OAI4_, Module name: \$_OAI4_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 5, offset 0, output port
  Connections:
  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490, type $and
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1 
      port \B: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1 
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491, type $not
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489, type $or
      port \A: sigspec \C  Width 1 
      port \B: sigspec \D  Width 1 
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1 

Module id: \$_ORNOT_, Module name: \$_ORNOT_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447, type $not
      port \A: sigspec \B  Width 1 
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_OR_, Module name: \$_OR_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439, type $or
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_SDFFCE_NN0N_, Module name: \$_SDFFCE_NN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y  Width 1 

    cell id $procdff$884     cell name $procdff$884, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NN0P_, Module name: \$_SDFFCE_NN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y  Width 1 

    cell id $procdff$883     cell name $procdff$883, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NN1N_, Module name: \$_SDFFCE_NN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y  Width 1 

    cell id $procdff$882     cell name $procdff$882, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NN1P_, Module name: \$_SDFFCE_NN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y  Width 1 

    cell id $procdff$881     cell name $procdff$881, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NP0N_, Module name: \$_SDFFCE_NP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y  Width 1 

    cell id $procdff$880     cell name $procdff$880, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NP0P_, Module name: \$_SDFFCE_NP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$879     cell name $procdff$879, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NP1N_, Module name: \$_SDFFCE_NP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y  Width 1 

    cell id $procdff$878     cell name $procdff$878, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_NP1P_, Module name: \$_SDFFCE_NP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$877     cell name $procdff$877, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PN0N_, Module name: \$_SDFFCE_PN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y  Width 1 

    cell id $procdff$876     cell name $procdff$876, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PN0P_, Module name: \$_SDFFCE_PN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y  Width 1 

    cell id $procdff$875     cell name $procdff$875, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PN1N_, Module name: \$_SDFFCE_PN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y  Width 1 

    cell id $procdff$874     cell name $procdff$874, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PN1P_, Module name: \$_SDFFCE_PN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y  Width 1 

    cell id $procdff$873     cell name $procdff$873, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PP0N_, Module name: \$_SDFFCE_PP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y  Width 1 

    cell id $procdff$872     cell name $procdff$872, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PP0P_, Module name: \$_SDFFCE_PP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$871     cell name $procdff$871, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PP1N_, Module name: \$_SDFFCE_PP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y  Width 1 

    cell id $procdff$870     cell name $procdff$870, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFCE_PP1P_, Module name: \$_SDFFCE_PP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y  Width 1  Width 1  \E  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$869     cell name $procdff$869, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NN0N_, Module name: \$_SDFFE_NN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y  Width 1 

    cell id $procdff$900     cell name $procdff$900, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NN0P_, Module name: \$_SDFFE_NN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y  Width 1 

    cell id $procdff$899     cell name $procdff$899, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NN1N_, Module name: \$_SDFFE_NN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y  Width 1 

    cell id $procdff$898     cell name $procdff$898, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NN1P_, Module name: \$_SDFFE_NN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y  Width 1 

    cell id $procdff$897     cell name $procdff$897, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NP0N_, Module name: \$_SDFFE_NP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y  Width 1 

    cell id $procdff$896     cell name $procdff$896, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NP0P_, Module name: \$_SDFFE_NP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $procdff$895     cell name $procdff$895, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NP1N_, Module name: \$_SDFFE_NP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y  Width 1 

    cell id $procdff$894     cell name $procdff$894, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_NP1P_, Module name: \$_SDFFE_NP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $procdff$893     cell name $procdff$893, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PN0N_, Module name: \$_SDFFE_PN0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y  Width 1 

    cell id $procdff$892     cell name $procdff$892, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PN0P_, Module name: \$_SDFFE_PN0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y  Width 1 

    cell id $procdff$891     cell name $procdff$891, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PN1N_, Module name: \$_SDFFE_PN1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y  Width 1 

    cell id $procdff$890     cell name $procdff$890, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PN1P_, Module name: \$_SDFFE_PN1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y  Width 1 

    cell id $procdff$889     cell name $procdff$889, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PP0N_, Module name: \$_SDFFE_PP0N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y  Width 1 

    cell id $procdff$888     cell name $procdff$888, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PP0P_, Module name: \$_SDFFE_PP0P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $procdff$887     cell name $procdff$887, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PP1N_, Module name: \$_SDFFE_PP1N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757, type $not
      port \A: sigspec \E  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y  Width 1 

    cell id $procdff$886     cell name $procdff$886, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFFE_PP1P_, Module name: \$_SDFFE_PP1P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y  Width 1  Width 1  \E  Width 1  Width 1 

  Cells:
    cell id $procdff$885     cell name $procdff$885, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_NN0_, Module name: \$_SDFF_NN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y  Width 1 

    cell id $procdff$908     cell name $procdff$908, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_NN1_, Module name: \$_SDFF_NN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y  Width 1 

    cell id $procdff$907     cell name $procdff$907, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_NP0_, Module name: \$_SDFF_NP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$906     cell name $procdff$906, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_NP1_, Module name: \$_SDFF_NP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$905     cell name $procdff$905, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_PN0_, Module name: \$_SDFF_PN0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y  Width 1 

    cell id $procdff$904     cell name $procdff$904, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_PN1_, Module name: \$_SDFF_PN1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y  Width 1 

    cell id $procdff$903     cell name $procdff$903, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_PP0_, Module name: \$_SDFF_PP0_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$902     cell name $procdff$902, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SDFF_PP1_, Module name: \$_SDFF_PP1_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y,  width 1, id 0, offset 0
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
  Connections:
    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $procdff$901     cell name $procdff$901, type $dff
      port \CLK: sigspec \C  Width 1 
      port \D: sigspec $0\Q[0:0]  Width 1 
      port \Q: sigspec \Q  Width 1 

Module id: \$_SR_NN_, Module name: \$_SR_NN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y  Width 1 

Module id: \$_SR_NP_, Module name: \$_SR_NP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y  Width 1  Width 1  \R  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498, type $not
      port \A: sigspec \S  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y  Width 1 

Module id: \$_SR_PN_, Module name: \$_SR_PN_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y  Width 1  Width 1  \S  Width 1  Width 1 

  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500, type $not
      port \A: sigspec \R  Width 1 
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y  Width 1 

Module id: \$_SR_PP_, Module name: \$_SR_PP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y,  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
    connect \Q  Width 1  Width 1  $0\Q[0:0]  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y  Width 1  Width 1  \R  Width 1  Width 1 

    connect $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y  Width 1  Width 1  \S  Width 1  Width 1 

  Cells:
Module id: \$_TBUF_, Module name: \$_TBUF_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \E   wire name \E,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492, type $mux
      port \A: sigspec 1'z  Width 1 
      port \B: sigspec \A  Width 1 
      port \S: sigspec \E  Width 1 
      port \Y: sigspec \Y  Width 1 

Module id: \$_XNOR_, Module name: \$_XNOR_.
  Wires:
    wire id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y   wire name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y,  width 1, id 0, offset 0
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444, type $not
      port \A: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1 
      port \Y: sigspec \Y  Width 1 

    cell id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443     cell name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443, type $xor
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1 

Module id: \$_XOR_, Module name: \$_XOR_.
  Wires:
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
  Connections:
  Cells:
    cell id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442     cell name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442, type $xor
      port \A: sigspec \A  Width 1 
      port \B: sigspec \B  Width 1 
      port \Y: sigspec \Y  Width 1 

Warnings: 129 unique messages, 164 total
End of script. Logfile hash: 6ef12e0212, CPU: user 0.10s system 0.01s, MEM: 26.94 MB peak
Yosys 0.58+86 (git sha1 02c3231c6, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 46% 2x opt_expr (0 sec), 30% 3x read_verilog (0 sec), ...
