$date
	Sun Oct 23 02:13:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#914190
b10110 &
b10110 %
1$
b10110 !
1"
#914191
0"
#914194
b1011 &
b1011 %
#914198
b100010 &
b100010 %
#914202
b10001 &
b10001 %
#914206
b110100 &
b110100 %
#914210
b11010 &
b11010 %
#914214
b1101 &
b1101 %
#914218
b101000 &
b101000 %
#914222
b10100 &
b10100 %
#914226
b1010 &
b1010 %
#914230
b101 &
b101 %
#914234
b10000 &
b10000 %
#914238
b1000 &
b1000 %
#914242
b100 &
b100 %
#914246
b10 &
b10 %
#914250
b1 &
b1 %
1#
#914254
b0 &
0#
b0 %
0$
#1999141
b11000 !
1"
#1999142
b11000 &
b11000 %
1$
#1999143
0"
#1999146
b1100 &
b1100 %
#1999150
b110 &
b110 %
#1999154
b11 &
b11 %
#1999158
b1010 &
b1010 %
#1999162
b101 &
b101 %
#1999166
b10000 &
b10000 %
#1999170
b1000 &
b1000 %
#1999174
b100 &
b100 %
#1999178
b10 &
b10 %
#1999182
b1 &
1#
b1 %
#1999186
b0 &
b0 %
0#
0$
#3002457
b10101 !
1"
#3002458
b10101 &
b10101 %
1$
#3002459
0"
#3002462
b1000000 &
b1000000 %
#3002466
b100000 &
b100000 %
#3002470
b10000 &
b10000 %
#3002474
b1000 &
b1000 %
#3002478
b100 &
b100 %
#3002482
b10 &
b10 %
#3002486
b1 &
1#
b1 %
#3002490
b0 &
b0 %
0#
0$
#4500012
