INFO-FLOW: Workspace /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1 opened at Wed Feb 24 15:47:52 CST 2021
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xczu3eg-sbva484-1-i -tool vivado 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i -tool vivado 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/usr/vitis/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/usr/vitis/Vivado/2020.2/data:/usr/vitis/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /usr/vitis/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /usr/vitis/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.2 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
ERROR: [HLS 200-644] The 'set_part -tool' hidden command is not supported.
Command     set_part done; error code: 1; 1.36 sec.
Command   ap_source done; error code: 1; 1.4 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1 opened at Wed Feb 24 15:48:54 CST 2021
Execute       import_lib /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/usr/vitis/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/usr/vitis/Vivado/2020.2/data:/usr/vitis/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /usr/vitis/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /usr/vitis/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 1.2 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute           config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute           config_library_info -library zynquplus_slow 
Execute           config_library_info -family zynquplus 
Execute           config_library_info -part xczu3eg:-sbva484:-1-i 
Execute           import_lib /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.36 sec.
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 1.48 sec.
Execute     set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/usr/vitis/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/usr/vitis/Vivado/2020.2/data:/usr/vitis/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.12 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
Execute       ap_set_clock -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.73 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.93 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.67 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.93 seconds; current allocated memory: 191.449 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.601 MB.
INFO: [HLS 200-10] Analyzing design file 'deform.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling deform.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang deform.cpp -foptimization-record-file=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.deform.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /usr/vitis/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot -I /usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.deform.cpp.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.deform.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /usr/vitis/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /usr/vitis/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /usr/vitis/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/all.directive.json -fix-errors /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.86 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang-tidy.deform.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang-tidy.deform.pp.0.cpp.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang-tidy.deform.pp.0.cpp.err.log 
Command           ap_eval done; 1.26 sec.
Execute           source /usr/vitis/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /usr/vitis/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 1.38 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/xilinx-dataflow-lawyer.deform.pp.0.cpp.diag.yml /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/xilinx-dataflow-lawyer.deform.pp.0.cpp.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/xilinx-dataflow-lawyer.deform.pp.0.cpp.err.log 
Command         ap_eval done; 0.67 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.deform.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot -I /usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.deform.pp.0.cpp.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.deform.pp.0.cpp.err.log 
Command         ap_eval done; 0.71 sec.
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: deform.cpp:134:46
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: deform.cpp:136:45
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: deform.cpp:138:45
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: deform.cpp:140:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.17 seconds; current allocated memory: 193.433 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.g.bc"  
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/deform.g.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.0.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /usr/vitis/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /usr/vitis/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /usr/vitis/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /usr/vitis/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2 sec.
Execute         run_link_or_opt -opt -out /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.73 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.73 sec.
Execute         run_link_or_opt -out /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /usr/vitis/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /usr/vitis/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.lto.bc > /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 2.65 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::write(ap_uint<8> const&)' into 'void M2S_addr<ap_uint<8>, ap_uint<8> >(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, int, int, bool, bool)' (./dma.h:64:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::write(ap_int<128> const&)' into 'void M2S<16, 8, 8, ap_int<128>, ap_int<128> >(ap_int<128>*, hls::stream<ap_int<128>, 0>&, int)' (./dma.h:83:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::write(ap_int<256> const&)' into 'void M2S_repeat<16, 16, ap_int<16>, ap_int<256> >(ap_int<16>*, hls::stream<ap_int<256>, 0>&, int, int, bool)' (./dma.h:42:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 64u>, 0>::write(MultiChanData<16u, 64u> const&)' into 'void M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >(ap_int<64>*, hls::stream<MultiChanData<16u, 64u>, 0>&, int, int, bool)' (./dma.h:116:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::read(ap_int<128>&)' into 'hls::stream<ap_int<128>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 64u>, 0>::read(MultiChanData<16u, 64u>&)' into 'hls::stream<MultiChanData<16u, 64u>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::write(MultiChanData<16u, 24u> const&)' into 'hls::stream<MultiChanData<16u, 24u>, 0>::operator<<(MultiChanData<16u, 24u> const&)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::operator<<(MultiChanData<16u, 24u> const&)' into 'void conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<16, (16) * (4)>, 0>&, int, ap_uint<16>, ap_uint<16>, bool)' (./conv.h:177:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 64u>, 0>::read()' into 'void conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<16, (16) * (4)>, 0>&, int, ap_uint<16>, ap_uint<16>, bool)' (./conv.h:162:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::write(MultiChanData<16u, 24u> const&)' into 'void conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<16, (16) * (4)>, 0>&, int, ap_uint<16>, ap_uint<16>, bool)' (./conv.h:149:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::read()' into 'void conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<16, (16) * (4)>, 0>&, int, ap_uint<16>, ap_uint<16>, bool)' (./conv.h:143:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::read(MultiChanData<16u, 24u>&)' into 'hls::stream<MultiChanData<16u, 24u>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::read(ap_int<256>&)' into 'hls::stream<ap_int<256>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::write(ap_int<128> const&)' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool)' (./conv.h:308:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::read()' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool)' (./conv.h:287:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::read()' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool)' (./conv.h:286:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::write(ap_int<128> const&)' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool)' (./conv.h:283:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::read()' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool)' (./conv.h:275:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::stream()' into 'void conv1x1_pack<16, 16, 512, 1024, 512, 8, 24, 4, 16, 16>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(8) * (16)>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, ap_uint<16>, int, bool, bool)' (deform.cpp:21:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 64u>, 0>::stream()' into 'void conv1x1_pack<16, 16, 512, 1024, 512, 8, 24, 4, 16, 16>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(8) * (16)>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, ap_uint<16>, int, bool, bool)' (deform.cpp:23:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::stream()' into 'void conv1x1_pack<16, 16, 512, 1024, 512, 8, 24, 4, 16, 16>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(8) * (16)>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, ap_uint<16>, int, bool, bool)' (deform.cpp:25:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::stream()' into 'void conv1x1_pack<16, 16, 512, 1024, 512, 8, 24, 4, 16, 16>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(8) * (16)>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, ap_uint<16>, int, bool, bool)' (deform.cpp:27:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 64u>, 0>::write(MultiChanData<9u, 64u> const&)' into 'void M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >(ap_int<64>*, hls::stream<MultiChanData<9u, 64u>, 0>&, int, int, bool)' (./dma.h:137:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read(ap_uint<8>&)' into 'hls::stream<ap_uint<8>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 128u>, 0>::write(MultiChanData<9u, 128u> const&)' into 'void conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >(hls::stream<ap_int<128>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<MultiChanData<9u, 128u>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool, bool)' (./conv.h:103:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::read()' into 'void conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >(hls::stream<ap_int<128>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<MultiChanData<9u, 128u>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool, bool)' (./conv.h:73:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 128u>, 0>::write(MultiChanData<9u, 128u> const&)' into 'void conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >(hls::stream<ap_int<128>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<MultiChanData<9u, 128u>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool, bool)' (./conv.h:64:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::read()' into 'void conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >(hls::stream<ap_int<128>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<MultiChanData<9u, 128u>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool, bool)' (./conv.h:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 64u>, 0>::read(MultiChanData<9u, 64u>&)' into 'hls::stream<MultiChanData<9u, 64u>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 128u>, 0>::read(MultiChanData<9u, 128u>&)' into 'hls::stream<MultiChanData<9u, 128u>, 0>::read()' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::operator<<(MultiChanData<16u, 24u> const&)' into 'void dw_deform_M<512, 1024, 16, 24, 8, 4, 1>(hls::stream<MultiChanData<9u, (8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<9u, (4) * (16)>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool)' (./conv.h:243:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::operator<<(MultiChanData<16u, 24u> const&)' into 'void dw_deform_M<512, 1024, 16, 24, 8, 4, 1>(hls::stream<MultiChanData<9u, (8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<9u, (4) * (16)>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool)' (./conv.h:236:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 128u>, 0>::read()' into 'void dw_deform_M<512, 1024, 16, 24, 8, 4, 1>(hls::stream<MultiChanData<9u, (8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<9u, (4) * (16)>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool)' (./conv.h:222:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 64u>, 0>::read()' into 'void dw_deform_M<512, 1024, 16, 24, 8, 4, 1>(hls::stream<MultiChanData<9u, (8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<9u, (4) * (16)>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool)' (./conv.h:220:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 128u>, 0>::stream()' into 'void conv3x3_pack<16, 1024, 512, 8, 24, 4, 16, 16, 16384>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, int, bool, bool, bool, bool)' (deform.cpp:72:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<9u, 64u>, 0>::stream()' into 'void conv3x3_pack<16, 1024, 512, 8, 24, 4, 16, 16, 16384>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, int, bool, bool, bool, bool)' (deform.cpp:74:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<MultiChanData<16u, 24u>, 0>::stream()' into 'void conv3x3_pack<16, 1024, 512, 8, 24, 4, 16, 16, 16384>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, int, bool, bool, bool, bool)' (deform.cpp:76:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::stream()' into 'void conv3x3_pack<16, 1024, 512, 8, 24, 4, 16, 16, 16384>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, int, bool, bool, bool, bool)' (deform.cpp:78:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<256>, 0>::stream()' into 'void conv3x3_pack<16, 1024, 512, 8, 24, 4, 16, 16, 16384>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, int, bool, bool, bool, bool)' (deform.cpp:80:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::read()' into 'void S2M<16, 8, 8, ap_int<128>, ap_int<128> >(hls::stream<ap_int<128>, 0>&, ap_int<128>*, int)' (./dma.h:93:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::stream()' into 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:133:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::stream()' into 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:135:29)
INFO: [HLS 214-131] Inlining function 'void conv3x3_pack<16, 1024, 512, 8, 24, 4, 16, 16, 16384>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_uint<8>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, int, bool, bool, bool, bool)' into 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:166:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<128>, 0>::stream()' into 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:137:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<8>, 0>::stream()' into 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:139:27)
INFO: [HLS 214-131] Inlining function 'void conv1x1_pack<16, 16, 512, 1024, 512, 8, 24, 4, 16, 16>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<ap_int<(8) * (16)>, 0>&, ap_int<(4) * (16)>*, ap_int<16>*, ap_int<16>*, ap_uint<16>, ap_uint<16>, ap_uint<16>, int, bool, bool)' into 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:165:2)
INFO: [HLS 214-131] Inlining function 'wrapper(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' into 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:221:2)
INFO: [HLS 214-210] Disaggregating variable 'w_1'
INFO: [HLS 214-210] Disaggregating variable 'sum'
INFO: [HLS 214-210] Disaggregating variable 'out_temp'
INFO: [HLS 214-210] Disaggregating variable 'w_vec'
INFO: [HLS 214-210] Disaggregating variable 'input'
INFO: [HLS 214-210] Disaggregating variable 'w_write'
INFO: [HLS 214-210] Disaggregating variable 'win'
INFO: [HLS 214-210] Disaggregating variable 'out_sum'
INFO: [HLS 214-210] Disaggregating variable 'win'
INFO: [HLS 214-210] Disaggregating variable 'w_vec'
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_5' (./conv.h:78:23) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' completely with a factor of 3 (./conv.h:78:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_5' (./conv.h:224:26) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 16 (./conv.h:224:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_6' (./conv.h:227:27) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:227:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_7' (./conv.h:229:20) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 3 (./conv.h:229:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_4' (./conv.h:145:23) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:145:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_7' (./conv.h:165:23) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:165:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_8' (./conv.h:167:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:167:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_9' (./conv.h:178:22) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:178:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (./conv.h:135:20) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' completely with a factor of 16 (./conv.h:135:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:191:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:191:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:191:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:191:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:191:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(ap_int<128>*, ap_int<128>*, ap_int<64>*, ap_int<64>*, ap_int<16>*, ap_uint<8>*, int, int, int, int, bool, bool, bool, bool, bool, bool)' (deform.cpp:191:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_76_1'(./dma.h:76:19) has been inferred on port 'gmem0' (./dma.h:76:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_10_1'(./dma.h:10:19) has been inferred on port 'gmem4' (./dma.h:10:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_14_2'(./dma.h:14:19) has been inferred on port 'gmem4' (./dma.h:14:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_18_3'(./dma.h:18:19) has been inferred on port 'gmem4' (./dma.h:18:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_23_4'(./dma.h:23:19) has been inferred on port 'gmem4' (./dma.h:23:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_91_1'(./dma.h:91:19) has been inferred on port 'gmem1' (./dma.h:91:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_ints' into 'void M2S<16, 8, 8, ap_int<128>, ap_int<128> >(ap_int<128>*, hls::stream<ap_int<128>, 0>&, int) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_int.21s' into 'void M2S_repeat<16, 16, ap_int<16>, ap_int<256> >(ap_int<16>*, hls::stream<ap_int<256>, 0>&, int, int, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.MultiChanData.19s' into 'void M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >(ap_int<64>*, hls::stream<MultiChanData<16u, 64u>, 0>&, int, int, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas' into 'void conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<16, (16) * (4)>, 0>&, int, ap_uint<16>, ap_uint<16>, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas' into 'void conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>(hls::stream<ap_int<(8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<16, (16) * (4)>, 0>&, int, ap_uint<16>, ap_uint<16>, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_ints' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_ints' into 'void quantize_mul_shift<24, 8, 16, 16, 16, 16>(hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<ap_int<(16) * (8)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, hls::stream<ap_int<(16) * (16)>, 0>&, int, ap_uint<16>, bool, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i576.s_struct.MultiChanData.73s' into 'void M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >(ap_int<64>*, hls::stream<MultiChanData<9u, 64u>, 0>&, int, int, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1152.s_struct.MultiChanData.71s' into 'void conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >(hls::stream<ap_int<128>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<MultiChanData<9u, 128u>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1152.s_struct.MultiChanData.71s' into 'void conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >(hls::stream<ap_int<128>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<MultiChanData<9u, 128u>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas' into 'void dw_deform_M<512, 1024, 16, 24, 8, 4, 1>(hls::stream<MultiChanData<9u, (8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<9u, (4) * (16)>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas' into 'void dw_deform_M<512, 1024, 16, 24, 8, 4, 1>(hls::stream<MultiChanData<9u, (8) * (16)>, 0>&, hls::stream<MultiChanData<16, 24>, 0>&, hls::stream<MultiChanData<9u, (4) * (16)>, 0>&, ap_uint<16>, ap_uint<16>, int, bool, bool) (.1)' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_ints' into 'void S2M<16, 8, 8, ap_int<128>, ap_int<128> >(hls::stream<ap_int<128>, 0>&, ap_int<128>*, int) (.1)' (./dma.h:98:12)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.99 seconds. CPU system time: 0.27 seconds. Elapsed time: 8.44 seconds; current allocated memory: 200.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.896 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.0.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.68 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 224.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.1.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.9 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 257.100 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.g.1.bc to /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.1.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_1' (deform.cpp:89) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_273_2' (./conv.h:278) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_215_4' in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_6' (./conv.h:85) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_91_1' (./dma.h:94) in function 'S2M<16, 8, 8, ap_int<128>, ap_int<128> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (./dma.h:79) in function 'M2S<16, 8, 8, ap_int<128>, ap_int<128> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_2' (./dma.h:130) in function 'M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_2' (./dma.h:111) in function 'M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_2' (./dma.h:38) in function 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_280_3' (./conv.h:278) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_289_4' (./conv.h:278) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_239_8' in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_7' (./conv.h:87) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_8' in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_2' (./dma.h:94) in function 'S2M<16, 8, 8, ap_int<128>, ap_int<128> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (./dma.h:79) in function 'M2S<16, 8, 8, ap_int<128>, ap_int<128> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_3' (./dma.h:133) in function 'M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_3' (./dma.h:113) in function 'M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_3' (./dma.h:38) in function 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'scale_buffer3.V' (deform.cpp:143) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_buffer3.V' (deform.cpp:144) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'scale_buffer1.V' (deform.cpp:145) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_buffer1.V' (deform.cpp:146) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'k1_buffer.V' (deform.cpp:34) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'k3_buffer.V' (deform.cpp:84) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'input.data.V' (./conv.h:275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w_vec.data.V' (./conv.h:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.data.V' (./conv.h:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_sum.data.V' (./conv.h:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'offset_x.V' (./conv.h:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'offset_y.V' (./conv.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buff.V' (./conv.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.data.V' (./conv.h:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w_write.data.V' (./dma.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w_1.data.V' (./dma.h:106) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_38_1_proc' (deform.cpp:40) to a process function for dataflow in function 'top'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_88_1_proc' (deform.cpp:89) to a process function for dataflow in function 'top'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'top' (deform.cpp:175)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'top' (deform.cpp:175), detected/extracted 24 process function(s): 
	 'top.entry39'
	 'Block_.split77_proc'
	 'M2S_addr<ap_uint<8>, ap_uint<8> >'
	 'Block_.split7793_proc'
	 'M2S<16, 8, 8, ap_int<128>, ap_int<128> >'
	 'PackReadBuffer<ap_int<16> >'
	 'Block_.split7796_proc'
	 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21'
	 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22'
	 'Loop_VITIS_LOOP_38_1_proc'
	 'Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc'
	 'M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >'
	 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>'
	 'quantize_mul_shift<24, 8, 16, 16, 16, 16>23'
	 'Loop_VITIS_LOOP_88_1_proc'
	 'Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc'
	 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24'
	 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >'
	 'M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >'
	 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >'
	 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>'
	 'quantize_mul_shift<24, 8, 16, 16, 16, 16>'
	 'Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc'
	 'S2M<16, 8, 8, ap_int<128>, ap_int<128> >'.
Command           transform done; 7.15 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (./conv.h:309:3) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>23'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (./conv.h:309:3) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./conv.h:85:40) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./conv.h:53:38) to (./conv.h:58:9) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' (deform.cpp:66:10)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' (./conv.h:28:6)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' (deform.cpp:17:10)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc' (deform.cpp:66:10)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_.split7793_proc' (deform.cpp:160:52)...3 expression(s) balanced.
Command           transform done; 6.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 13.61 seconds; current allocated memory: 316.344 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.2.bc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_1' (./conv.h:278:21) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>23'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_1' (./conv.h:278:21) in function 'quantize_mul_shift<24, 8, 16, 16, 16, 16>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_212_3' (./conv.h:212:39) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_211_2' (./conv.h:211:38) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./conv.h:210:29) in function 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_3' (./conv.h:53:38) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (./conv.h:51:37) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (./conv.h:47:28) in function 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_5' (./conv.h:157:38) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_2' (./conv.h:140:29) in function 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_129_1' (./dma.h:129:29) in function 'M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_1' (./dma.h:110:29) in function 'M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (./dma.h:38:8) in function 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (./dma.h:38:8) in function 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (./dma.h:38:8) in function 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (./dma.h:38:8) in function 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (./dma.h:60:28) in function 'M2S_addr<ap_uint<8>, ap_uint<8> >'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem3' (deform.cpp:89:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem2' (deform.cpp:40:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buff.V[0]' (./conv.h:67:47)
INFO: [HLS 200-472] Inferring partial write operation for 'in_value.V' (./conv.h:153:19)
INFO: [HLS 200-472] Inferring partial write operation for 'scale1' (./dma.h:12:12)
INFO: [HLS 200-472] Inferring partial write operation for 'bias1' (./dma.h:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'scale3' (./dma.h:20:12)
INFO: [HLS 200-472] Inferring partial write operation for 'bias3' (./dma.h:25:11)
INFO: [HLS 200-472] Inferring partial write operation for 'k3_buffer.V[0]' (deform.cpp:89:16)
INFO: [HLS 200-472] Inferring partial write operation for 'k1_buffer.V[0]' (deform.cpp:40:15)
WARNING: [HLS 200-1449] Process M2S_addr<ap_uint<8>, ap_uint<8> > has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process M2S<16, 8, 8, ap_int<128>, ap_int<128> > has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process PackReadBuffer<ap_int<16> > has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_38_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_88_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 10.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.34 seconds; current allocated memory: 586.031 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 26.66 sec.
Command       elaborate done; 40.28 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'top.entry39' to 'top_entry39'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split77_proc' to 'Block_split77_proc'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_addr<ap_uint<8>, ap_uint<8> >' to 'M2S_addr_ap_uint_8_ap_uint_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split7793_proc' to 'Block_split7793_proc'.
WARNING: [SYN 201-103] Legalizing function name 'M2S<16, 8, 8, ap_int<128>, ap_int<128> >' to 'M2S_16_8_8_ap_int_128_ap_int_128_s'.
WARNING: [SYN 201-103] Legalizing function name 'PackReadBuffer<ap_int<16> >' to 'PackReadBuffer_ap_int_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split7796_proc' to 'Block_split7796_proc'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21' to 'M2S_repeat_16_16_ap_int_16_ap_int_256_21'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22' to 'M2S_repeat_16_16_ap_int_16_ap_int_256_22'.
WARNING: [SYN 201-103] Legalizing function name 'Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc' to 'Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >' to 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>' to 'conv1x1_v4_512_512_1024_16_16_24_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'quantize_mul_shift<24, 8, 16, 16, 16, 16>23' to 'quantize_mul_shift_24_8_16_16_16_16_23'.
WARNING: [SYN 201-103] Legalizing function name 'Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc' to 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24' to 'M2S_repeat_16_16_ap_int_16_ap_int_256_24'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_repeat<16, 16, ap_int<16>, ap_int<256> >' to 'M2S_repeat_16_16_ap_int_16_ap_int_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >' to 'M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dw_deform_M<512, 1024, 16, 24, 8, 4, 1>' to 'dw_deform_M_512_1024_16_24_8_4_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'quantize_mul_shift<24, 8, 16, 16, 16, 16>' to 'quantize_mul_shift_24_8_16_16_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc' to 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc'.
WARNING: [SYN 201-103] Legalizing function name 'S2M<16, 8, 8, ap_int<128>, ap_int<128> >' to 'S2M_16_8_8_ap_int_128_ap_int_128_s'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         preproc_iomode -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         preproc_iomode -model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         preproc_iomode -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         preproc_iomode -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         preproc_iomode -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         preproc_iomode -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         preproc_iomode -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         preproc_iomode -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         preproc_iomode -model Loop_VITIS_LOOP_88_1_proc 
Execute         preproc_iomode -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         preproc_iomode -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         preproc_iomode -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         preproc_iomode -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc 
Execute         preproc_iomode -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         preproc_iomode -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         preproc_iomode -model Block_.split7796_proc 
Execute         preproc_iomode -model PackReadBuffer<ap_int<16> > 
Execute         preproc_iomode -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         preproc_iomode -model Block_.split7793_proc 
Execute         preproc_iomode -model M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         preproc_iomode -model Block_.split77_proc 
Execute         preproc_iomode -model top.entry39 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: top.entry39 Block_.split77_proc {M2S_addr<ap_uint<8>, ap_uint<8> >} Block_.split7793_proc {M2S<16, 8, 8, ap_int<128>, ap_int<128> >} {PackReadBuffer<ap_int<16> >} Block_.split7796_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22} Loop_VITIS_LOOP_38_1_proc Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc {M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >} {conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>23} Loop_VITIS_LOOP_88_1_proc Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >} {M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >} {conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >} {dw_deform_M<512, 1024, 16, 24, 8, 4, 1>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>} Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc {S2M<16, 8, 8, ap_int<128>, ap_int<128> >} top
INFO-FLOW: Configuring Module : top.entry39 ...
Execute         set_default_model top.entry39 
Execute         apply_spec_resource_limit top.entry39 
INFO-FLOW: Configuring Module : Block_.split77_proc ...
Execute         set_default_model Block_.split77_proc 
Execute         apply_spec_resource_limit Block_.split77_proc 
INFO-FLOW: Configuring Module : M2S_addr<ap_uint<8>, ap_uint<8> > ...
Execute         set_default_model M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         apply_spec_resource_limit M2S_addr<ap_uint<8>, ap_uint<8> > 
INFO-FLOW: Configuring Module : Block_.split7793_proc ...
Execute         set_default_model Block_.split7793_proc 
Execute         apply_spec_resource_limit Block_.split7793_proc 
INFO-FLOW: Configuring Module : M2S<16, 8, 8, ap_int<128>, ap_int<128> > ...
Execute         set_default_model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         apply_spec_resource_limit M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO-FLOW: Configuring Module : PackReadBuffer<ap_int<16> > ...
Execute         set_default_model PackReadBuffer<ap_int<16> > 
Execute         apply_spec_resource_limit PackReadBuffer<ap_int<16> > 
INFO-FLOW: Configuring Module : Block_.split7796_proc ...
Execute         set_default_model Block_.split7796_proc 
Execute         apply_spec_resource_limit Block_.split7796_proc 
INFO-FLOW: Configuring Module : M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         apply_spec_resource_limit M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
INFO-FLOW: Configuring Module : M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         apply_spec_resource_limit M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc 
INFO-FLOW: Configuring Module : Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc ...
Execute         set_default_model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         apply_spec_resource_limit Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
INFO-FLOW: Configuring Module : M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > ...
Execute         set_default_model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         apply_spec_resource_limit M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
INFO-FLOW: Configuring Module : conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> ...
Execute         set_default_model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         apply_spec_resource_limit conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
INFO-FLOW: Configuring Module : quantize_mul_shift<24, 8, 16, 16, 16, 16>23 ...
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         apply_spec_resource_limit quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_88_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_88_1_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_88_1_proc 
INFO-FLOW: Configuring Module : Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc ...
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         apply_spec_resource_limit Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
INFO-FLOW: Configuring Module : M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         apply_spec_resource_limit M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
INFO-FLOW: Configuring Module : M2S_repeat<16, 16, ap_int<16>, ap_int<256> > ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         apply_spec_resource_limit M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
INFO-FLOW: Configuring Module : M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > ...
Execute         set_default_model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         apply_spec_resource_limit M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
INFO-FLOW: Configuring Module : conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > ...
Execute         set_default_model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         apply_spec_resource_limit conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
INFO-FLOW: Configuring Module : dw_deform_M<512, 1024, 16, 24, 8, 4, 1> ...
Execute         set_default_model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         apply_spec_resource_limit dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
INFO-FLOW: Configuring Module : quantize_mul_shift<24, 8, 16, 16, 16, 16> ...
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         apply_spec_resource_limit quantize_mul_shift<24, 8, 16, 16, 16, 16> 
INFO-FLOW: Configuring Module : Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc ...
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         apply_spec_resource_limit Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
INFO-FLOW: Configuring Module : S2M<16, 8, 8, ap_int<128>, ap_int<128> > ...
Execute         set_default_model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         apply_spec_resource_limit S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: top.entry39 Block_.split77_proc {M2S_addr<ap_uint<8>, ap_uint<8> >} Block_.split7793_proc {M2S<16, 8, 8, ap_int<128>, ap_int<128> >} {PackReadBuffer<ap_int<16> >} Block_.split7796_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22} Loop_VITIS_LOOP_38_1_proc Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc {M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >} {conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>23} Loop_VITIS_LOOP_88_1_proc Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >} {M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >} {conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >} {dw_deform_M<512, 1024, 16, 24, 8, 4, 1>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>} Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc {S2M<16, 8, 8, ap_int<128>, ap_int<128> >} top
INFO-FLOW: Preprocessing Module: top.entry39 ...
Execute         set_default_model top.entry39 
Execute         cdfg_preprocess -model top.entry39 
Execute         rtl_gen_preprocess top.entry39 
INFO-FLOW: Preprocessing Module: Block_.split77_proc ...
Execute         set_default_model Block_.split77_proc 
Execute         cdfg_preprocess -model Block_.split77_proc 
Execute         rtl_gen_preprocess Block_.split77_proc 
INFO-FLOW: Preprocessing Module: M2S_addr<ap_uint<8>, ap_uint<8> > ...
Execute         set_default_model M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         cdfg_preprocess -model M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         rtl_gen_preprocess M2S_addr<ap_uint<8>, ap_uint<8> > 
INFO-FLOW: Preprocessing Module: Block_.split7793_proc ...
Execute         set_default_model Block_.split7793_proc 
Execute         cdfg_preprocess -model Block_.split7793_proc 
Execute         rtl_gen_preprocess Block_.split7793_proc 
INFO-FLOW: Preprocessing Module: M2S<16, 8, 8, ap_int<128>, ap_int<128> > ...
Execute         set_default_model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         cdfg_preprocess -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         rtl_gen_preprocess M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO-FLOW: Preprocessing Module: PackReadBuffer<ap_int<16> > ...
Execute         set_default_model PackReadBuffer<ap_int<16> > 
Execute         cdfg_preprocess -model PackReadBuffer<ap_int<16> > 
Execute         rtl_gen_preprocess PackReadBuffer<ap_int<16> > 
INFO-FLOW: Preprocessing Module: Block_.split7796_proc ...
Execute         set_default_model Block_.split7796_proc 
Execute         cdfg_preprocess -model Block_.split7796_proc 
Execute         rtl_gen_preprocess Block_.split7796_proc 
INFO-FLOW: Preprocessing Module: M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         cdfg_preprocess -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
INFO-FLOW: Preprocessing Module: M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         cdfg_preprocess -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc 
INFO-FLOW: Preprocessing Module: Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc ...
Execute         set_default_model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         cdfg_preprocess -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         rtl_gen_preprocess Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
INFO-FLOW: Preprocessing Module: M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > ...
Execute         set_default_model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         cdfg_preprocess -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         rtl_gen_preprocess M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
INFO-FLOW: Preprocessing Module: conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> ...
Execute         set_default_model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         cdfg_preprocess -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         rtl_gen_preprocess conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
INFO-FLOW: Preprocessing Module: quantize_mul_shift<24, 8, 16, 16, 16, 16>23 ...
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         cdfg_preprocess -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         rtl_gen_preprocess quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_88_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_88_1_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_88_1_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_88_1_proc 
INFO-FLOW: Preprocessing Module: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc ...
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         cdfg_preprocess -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         rtl_gen_preprocess Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
INFO-FLOW: Preprocessing Module: M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         cdfg_preprocess -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
INFO-FLOW: Preprocessing Module: M2S_repeat<16, 16, ap_int<16>, ap_int<256> > ...
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         cdfg_preprocess -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
INFO-FLOW: Preprocessing Module: M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > ...
Execute         set_default_model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         cdfg_preprocess -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         rtl_gen_preprocess M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
INFO-FLOW: Preprocessing Module: conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > ...
Execute         set_default_model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         cdfg_preprocess -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         rtl_gen_preprocess conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
INFO-FLOW: Preprocessing Module: dw_deform_M<512, 1024, 16, 24, 8, 4, 1> ...
Execute         set_default_model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         cdfg_preprocess -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         rtl_gen_preprocess dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
INFO-FLOW: Preprocessing Module: quantize_mul_shift<24, 8, 16, 16, 16, 16> ...
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         cdfg_preprocess -model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         rtl_gen_preprocess quantize_mul_shift<24, 8, 16, 16, 16, 16> 
INFO-FLOW: Preprocessing Module: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc ...
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         cdfg_preprocess -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         rtl_gen_preprocess Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
INFO-FLOW: Preprocessing Module: S2M<16, 8, 8, ap_int<128>, ap_int<128> > ...
Execute         set_default_model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         cdfg_preprocess -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         rtl_gen_preprocess S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
WARNING: [SYN 201-107] Renaming port name 'top/out' to 'top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top.entry39 Block_.split77_proc {M2S_addr<ap_uint<8>, ap_uint<8> >} Block_.split7793_proc {M2S<16, 8, 8, ap_int<128>, ap_int<128> >} {PackReadBuffer<ap_int<16> >} Block_.split7796_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22} Loop_VITIS_LOOP_38_1_proc Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc {M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >} {conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>23} Loop_VITIS_LOOP_88_1_proc Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >} {M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >} {conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >} {dw_deform_M<512, 1024, 16, 24, 8, 4, 1>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>} Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc {S2M<16, 8, 8, ap_int<128>, ap_int<128> >} top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_entry39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top.entry39 
Execute         schedule -model top.entry39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 588.845 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.sched.adb -f 
INFO-FLOW: Finish scheduling top.entry39.
Execute         set_default_model top.entry39 
Execute         bind -model top.entry39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 589.321 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.bind.adb -f 
INFO-FLOW: Finish binding top.entry39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split77_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.split77_proc 
Execute         schedule -model Block_.split77_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 589.373 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split77_proc.
Execute         set_default_model Block_.split77_proc 
Execute         bind -model Block_.split77_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 589.471 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split77_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_addr_ap_uint_8_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         schedule -model M2S_addr<ap_uint<8>, ap_uint<8> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_addr_ap_uint_8_ap_uint_8_s' (loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln61', ./dma.h:61->deform.cpp:157) and 'icmp' operation ('icmp_ln61', ./dma.h:61->deform.cpp:157).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 589.643 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_addr<ap_uint<8>, ap_uint<8> >.
Execute         set_default_model M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         bind -model M2S_addr<ap_uint<8>, ap_uint<8> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 589.933 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.bind.adb -f 
INFO-FLOW: Finish binding M2S_addr<ap_uint<8>, ap_uint<8> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split7793_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.split7793_proc 
Execute         schedule -model Block_.split7793_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 590.025 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split7793_proc.
Execute         set_default_model Block_.split7793_proc 
Execute         bind -model Block_.split7793_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 590.187 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split7793_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_16_8_8_ap_int_128_ap_int_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         schedule -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 590.307 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.sched.adb -f 
INFO-FLOW: Finish scheduling M2S<16, 8, 8, ap_int<128>, ap_int<128> >.
Execute         set_default_model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         bind -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 590.498 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.bind.adb -f 
INFO-FLOW: Finish binding M2S<16, 8, 8, ap_int<128>, ap_int<128> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PackReadBuffer_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PackReadBuffer<ap_int<16> > 
Execute         schedule -model PackReadBuffer<ap_int<16> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 591.257 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling PackReadBuffer<ap_int<16> >.
Execute         set_default_model PackReadBuffer<ap_int<16> > 
Execute         bind -model PackReadBuffer<ap_int<16> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 592.439 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.bind.adb -f 
INFO-FLOW: Finish binding PackReadBuffer<ap_int<16> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split7796_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.split7796_proc 
Execute         schedule -model Block_.split7796_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_V_1_out_dc_0) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 592.604 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split7796_proc.
Execute         set_default_model Block_.split7796_proc 
Execute         bind -model Block_.split7796_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 592.948 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split7796_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_repeat_16_16_ap_int_16_ap_int_256_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         schedule -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_repeat_16_16_ap_int_16_ap_int_256_21' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln36', ./dma.h:36->deform.cpp:31) and 'icmp' operation ('icmp_ln36', ./dma.h:36->deform.cpp:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 593.261 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21.
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         bind -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 593.814 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.bind.adb -f 
INFO-FLOW: Finish binding M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_repeat_16_16_ap_int_16_ap_int_256_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         schedule -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_repeat_16_16_ap_int_16_ap_int_256_22' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln36', ./dma.h:36->deform.cpp:32) and 'icmp' operation ('icmp_ln36', ./dma.h:36->deform.cpp:32).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 594.127 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22.
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         bind -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 594.680 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.bind.adb -f 
INFO-FLOW: Finish binding M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 594.992 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 595.461 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         schedule -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 595.499 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc.
Execute         set_default_model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         bind -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 595.553 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         schedule -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s' (loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln111', ./dma.h:111->deform.cpp:44) and 'icmp' operation ('icmp_ln111', ./dma.h:111->deform.cpp:44).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_110_1_VITIS_LOOP_111_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 595.898 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >.
Execute         set_default_model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         bind -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 596.560 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.bind.adb -f 
INFO-FLOW: Finish binding M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1_v4_512_512_1024_16_16_24_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         schedule -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_160) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_159_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.77 seconds; current allocated memory: 601.807 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>.
Execute         set_default_model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         bind -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.27 seconds; current allocated memory: 608.973 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.22 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.bind.adb -f 
INFO-FLOW: Finish binding conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_mul_shift_24_8_16_16_16_16_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         schedule -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_1_VITIS_LOOP_273_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_272_1_VITIS_LOOP_273_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.66 seconds; current allocated memory: 610.559 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.sched.adb -f 
INFO-FLOW: Finish scheduling quantize_mul_shift<24, 8, 16, 16, 16, 16>23.
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         bind -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 612.790 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.bind.adb -f 
INFO-FLOW: Finish binding quantize_mul_shift<24, 8, 16, 16, 16, 16>23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_88_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_88_1_proc 
Execute         schedule -model Loop_VITIS_LOOP_88_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_1'
WARNING: [HLS 200-871] Estimated clock period (2.302ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_88_1_proc' consists of the following:	'select' operation ('select_ln88', deform.cpp:88) [85]  (0.42 ns)
	'phi' operation ('phi_urem', deform.cpp:88) with incoming values : ('select_ln88', deform.cpp:88) [33]  (0 ns)
	'add' operation ('add_ln88_2', deform.cpp:88) [83]  (1.02 ns)
	'icmp' operation ('icmp_ln88_1', deform.cpp:88) [84]  (0.866 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 613.056 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_88_1_proc.
Execute         set_default_model Loop_VITIS_LOOP_88_1_proc 
Execute         bind -model Loop_VITIS_LOOP_88_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 613.443 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_88_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         schedule -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 613.532 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc.
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         bind -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 613.700 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_repeat_16_16_ap_int_16_ap_int_256_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         schedule -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_repeat_16_16_ap_int_16_ap_int_256_24' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln36', ./dma.h:36->deform.cpp:93) and 'icmp' operation ('icmp_ln36', ./dma.h:36->deform.cpp:93).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 614.012 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24.
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         bind -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 614.564 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.bind.adb -f 
INFO-FLOW: Finish binding M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_repeat_16_16_ap_int_16_ap_int_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         schedule -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_repeat_16_16_ap_int_16_ap_int_256_s' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln36', ./dma.h:36->deform.cpp:94) and 'icmp' operation ('icmp_ln36', ./dma.h:36->deform.cpp:94).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 614.878 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_repeat<16, 16, ap_int<16>, ap_int<256> >.
Execute         set_default_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         bind -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 615.430 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.bind.adb -f 
INFO-FLOW: Finish binding M2S_repeat<16, 16, ap_int<16>, ap_int<256> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         schedule -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln134) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1_VITIS_LOOP_130_2'.
WARNING: [HLS 200-880] The II Violation in module 'M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s' (loop 'VITIS_LOOP_129_1_VITIS_LOOP_130_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln130', ./dma.h:130->deform.cpp:97) and 'icmp' operation ('icmp_ln130', ./dma.h:130->deform.cpp:97).
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('k3_buffer_V_4_load_4', ./dma.h:134->deform.cpp:97) on array 'k3_buffer_V_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'k3_buffer_V_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('k3_buffer_V_6_load_6', ./dma.h:134->deform.cpp:97) on array 'k3_buffer_V_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'k3_buffer_V_6'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('k3_buffer_V_8_load_8', ./dma.h:134->deform.cpp:97) on array 'k3_buffer_V_8' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'k3_buffer_V_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 23, loop 'VITIS_LOOP_129_1_VITIS_LOOP_130_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 616.381 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.sched.adb -f 
INFO-FLOW: Finish scheduling M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >.
Execute         set_default_model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         bind -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 617.750 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.bind.adb -f 
INFO-FLOW: Finish binding M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         schedule -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_14'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_13'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_12'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_11'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_10'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_9'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_8'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_7'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_6'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_5'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_4'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'line_buff_V_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_85_6'
WARNING: [HLS 200-871] Estimated clock period (3ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s' consists of the following:	'add' operation of DSP[74] ('add_ln47', ./conv.h:47->deform.cpp:100) [71]  (1.91 ns)
	'mul' operation of DSP[74] ('bound', ./conv.h:47->deform.cpp:100) [74]  (1.09 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 619.441 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >.
Execute         set_default_model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         bind -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 621.810 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.bind.adb -f 
INFO-FLOW: Finish binding conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dw_deform_M_512_1024_16_24_8_4_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         schedule -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=bound) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=ret_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_215_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.88 seconds; current allocated memory: 625.650 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling dw_deform_M<512, 1024, 16, 24, 8, 4, 1>.
Execute         set_default_model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         bind -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 631.177 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.bind.adb -f 
INFO-FLOW: Finish binding dw_deform_M<512, 1024, 16, 24, 8, 4, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_mul_shift_24_8_16_16_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         schedule -model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_1_VITIS_LOOP_273_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_272_1_VITIS_LOOP_273_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.16 seconds; current allocated memory: 632.748 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.sched.adb -f 
INFO-FLOW: Finish scheduling quantize_mul_shift<24, 8, 16, 16, 16, 16>.
Execute         set_default_model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         bind -model quantize_mul_shift<24, 8, 16, 16, 16, 16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 634.968 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.bind.adb -f 
INFO-FLOW: Finish binding quantize_mul_shift<24, 8, 16, 16, 16, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         schedule -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 635.074 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc.
Execute         set_default_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         bind -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.249 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S2M_16_8_8_ap_int_128_ap_int_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         schedule -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 635.369 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.sched.adb -f 
INFO-FLOW: Finish scheduling S2M<16, 8, 8, ap_int<128>, ap_int<128> >.
Execute         set_default_model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         bind -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 635.563 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.bind.adb -f 
INFO-FLOW: Finish binding S2M<16, 8, 8, ap_int<128>, ap_int<128> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO offset_s (from M2S_addr_ap_uint_8_ap_uint_8_U0 to conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fin (from M2S_16_8_8_ap_int_128_ap_int_128_U0 to conv1x1_v4_512_512_1024_16_16_24_8_4_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_0 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_1 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_2 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_3 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_4 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_5 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_6 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO scale_buffer3_V_7 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_0 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_1 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_2 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_3 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_4 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_5 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_6 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO bias_buffer3_V_7 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO s_scale (from M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0 to quantize_mul_shift_24_8_16_16_16_16_23_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO s_bias (from M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0 to quantize_mul_shift_24_8_16_16_16_16_23_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO s_scale_1 (from M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0 to quantize_mul_shift_24_8_16_16_16_16_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO s_bias_1 (from M2S_repeat_16_16_ap_int_16_ap_int_256_U0 to quantize_mul_shift_24_8_16_16_16_16_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO k3s (from M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0 to dw_deform_M_512_1024_16_24_8_4_1_U0) to 5 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 636.393 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.01 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.06 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 638.712 MB.
Execute         syn_report -verbosereport -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.05 sec.
Execute         db_write -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top.entry39 
Execute         rtl_gen_preprocess Block_.split77_proc 
Execute         rtl_gen_preprocess M2S_addr<ap_uint<8>, ap_uint<8> > 
Execute         rtl_gen_preprocess Block_.split7793_proc 
Execute         rtl_gen_preprocess M2S<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         rtl_gen_preprocess PackReadBuffer<ap_int<16> > 
Execute         rtl_gen_preprocess Block_.split7796_proc 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc 
Execute         rtl_gen_preprocess Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc 
Execute         rtl_gen_preprocess M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > 
Execute         rtl_gen_preprocess conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> 
Execute         rtl_gen_preprocess quantize_mul_shift<24, 8, 16, 16, 16, 16>23 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_88_1_proc 
Execute         rtl_gen_preprocess Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 
Execute         rtl_gen_preprocess M2S_repeat<16, 16, ap_int<16>, ap_int<256> > 
Execute         rtl_gen_preprocess M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > 
Execute         rtl_gen_preprocess conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > 
Execute         rtl_gen_preprocess dw_deform_M<512, 1024, 16, 24, 8, 4, 1> 
Execute         rtl_gen_preprocess quantize_mul_shift<24, 8, 16, 16, 16, 16> 
Execute         rtl_gen_preprocess Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc 
Execute         rtl_gen_preprocess S2M<16, 8, 8, ap_int<128>, ap_int<128> > 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: top.entry39 Block_.split77_proc {M2S_addr<ap_uint<8>, ap_uint<8> >} Block_.split7793_proc {M2S<16, 8, 8, ap_int<128>, ap_int<128> >} {PackReadBuffer<ap_int<16> >} Block_.split7796_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22} Loop_VITIS_LOOP_38_1_proc Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc {M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >} {conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>23} Loop_VITIS_LOOP_88_1_proc Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >} {M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >} {conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >} {dw_deform_M<512, 1024, 16, 24, 8, 4, 1>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>} Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc {S2M<16, 8, 8, ap_int<128>, ap_int<128> >} top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_entry39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top.entry39 -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_entry39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 639.256 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top.entry39 -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_top_entry39 
Execute         gen_rtl top.entry39 -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_top_entry39 
Execute         syn_report -csynth -model top.entry39 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/top_entry39_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top.entry39 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/top_entry39_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top.entry39 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top.entry39 -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.adb 
Execute         gen_tb_info top.entry39 -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split77_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.split77_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split77_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 640.464 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.split77_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Block_split77_proc 
Execute         gen_rtl Block_.split77_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Block_split77_proc 
Execute         syn_report -csynth -model Block_.split77_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_split77_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_.split77_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_split77_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_.split77_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_.split77_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.adb 
Execute         gen_tb_info Block_.split77_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_addr_ap_uint_8_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_addr<ap_uint<8>, ap_uint<8> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_addr_ap_uint_8_ap_uint_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 641.369 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_addr<ap_uint<8>, ap_uint<8> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_addr_ap_uint_8_ap_uint_8_s 
Execute         gen_rtl M2S_addr<ap_uint<8>, ap_uint<8> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_addr_ap_uint_8_ap_uint_8_s 
Execute         syn_report -csynth -model M2S_addr<ap_uint<8>, ap_uint<8> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_addr_ap_uint_8_ap_uint_8_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_addr<ap_uint<8>, ap_uint<8> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_addr_ap_uint_8_ap_uint_8_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_addr<ap_uint<8>, ap_uint<8> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S_addr<ap_uint<8>, ap_uint<8> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.adb 
Execute         gen_tb_info M2S_addr<ap_uint<8>, ap_uint<8> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split7793_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.split7793_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split7793_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 642.438 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.split7793_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Block_split7793_proc 
Execute         gen_rtl Block_.split7793_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Block_split7793_proc 
Execute         syn_report -csynth -model Block_.split7793_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_split7793_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_.split7793_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_split7793_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_.split7793_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_.split7793_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.adb 
Execute         gen_tb_info Block_.split7793_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_16_8_8_ap_int_128_ap_int_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S<16, 8, 8, ap_int<128>, ap_int<128> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_16_8_8_ap_int_128_ap_int_128_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 643.291 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S<16, 8, 8, ap_int<128>, ap_int<128> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_16_8_8_ap_int_128_ap_int_128_s 
Execute         gen_rtl M2S<16, 8, 8, ap_int<128>, ap_int<128> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_16_8_8_ap_int_128_ap_int_128_s 
Execute         syn_report -csynth -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_16_8_8_ap_int_128_ap_int_128_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_16_8_8_ap_int_128_ap_int_128_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S<16, 8, 8, ap_int<128>, ap_int<128> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.adb 
Execute         gen_tb_info M2S<16, 8, 8, ap_int<128>, ap_int<128> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PackReadBuffer_ap_int_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PackReadBuffer<ap_int<16> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PackReadBuffer_ap_int_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 645.362 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PackReadBuffer<ap_int<16> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_PackReadBuffer_ap_int_16_s 
Execute         gen_rtl PackReadBuffer<ap_int<16> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_PackReadBuffer_ap_int_16_s 
Execute         syn_report -csynth -model PackReadBuffer<ap_int<16> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/PackReadBuffer_ap_int_16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PackReadBuffer<ap_int<16> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/PackReadBuffer_ap_int_16_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PackReadBuffer<ap_int<16> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PackReadBuffer<ap_int<16> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.adb 
Execute         gen_tb_info PackReadBuffer<ap_int<16> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split7796_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.split7796_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split7796_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 649.235 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.split7796_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Block_split7796_proc 
Execute         gen_rtl Block_.split7796_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Block_split7796_proc 
Execute         syn_report -csynth -model Block_.split7796_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_split7796_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_.split7796_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_split7796_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_.split7796_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_.split7796_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.adb 
Execute         gen_tb_info Block_.split7796_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_repeat_16_16_ap_int_16_ap_int_256_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_repeat_16_16_ap_int_16_ap_int_256_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 651.258 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_repeat_16_16_ap_int_16_ap_int_256_21 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_repeat_16_16_ap_int_16_ap_int_256_21 
Execute         syn_report -csynth -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_21_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.adb 
Execute         gen_tb_info M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21 -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_repeat_16_16_ap_int_16_ap_int_256_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_repeat_16_16_ap_int_16_ap_int_256_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 654.078 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_repeat_16_16_ap_int_16_ap_int_256_22 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_repeat_16_16_ap_int_16_ap_int_256_22 
Execute         syn_report -csynth -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_22_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.adb 
Execute         gen_tb_info M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22 -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 656.335 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Loop_VITIS_LOOP_38_1_proc 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Loop_VITIS_LOOP_38_1_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.adb 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.785 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc 
Execute         gen_rtl Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc 
Execute         syn_report -csynth -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.adb 
Execute         gen_tb_info Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_24ns_56_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1664_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 659.624 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s 
Execute         gen_rtl M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s 
Execute         syn_report -csynth -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.adb 
Execute         gen_tb_info M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1_v4_512_512_1024_16_16_24_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_12s_13_4_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1_v4_512_512_1024_16_16_24_8_4_s'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 674.242 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_conv1x1_v4_512_512_1024_16_16_24_8_4_s 
Execute         gen_rtl conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_conv1x1_v4_512_512_1024_16_16_24_8_4_s 
Execute         syn_report -csynth -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/conv1x1_v4_512_512_1024_16_16_24_8_4_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         syn_report -rtlxml -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/conv1x1_v4_512_512_1024_16_16_24_8_4_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.38 sec.
Execute         db_write -model conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4> -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_mul_shift_24_8_16_16_16_16_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_24s_16s_17ns_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_mul_shift_24_8_16_16_16_16_23'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.6 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.8 seconds; current allocated memory: 702.377 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_quantize_mul_shift_24_8_16_16_16_16_23 
Execute         gen_rtl quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_quantize_mul_shift_24_8_16_16_16_16_23 
Execute         syn_report -csynth -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/quantize_mul_shift_24_8_16_16_16_16_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/quantize_mul_shift_24_8_16_16_16_16_23_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.66 sec.
Execute         db_write -model quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info quantize_mul_shift<24, 8, 16, 16, 16, 16>23 -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_88_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_88_1_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_88_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 710.484 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_88_1_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Loop_VITIS_LOOP_88_1_proc 
Execute         gen_rtl Loop_VITIS_LOOP_88_1_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Loop_VITIS_LOOP_88_1_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_88_1_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Loop_VITIS_LOOP_88_1_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_88_1_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Loop_VITIS_LOOP_88_1_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_88_1_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Loop_VITIS_LOOP_88_1_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.adb 
Execute         gen_tb_info Loop_VITIS_LOOP_88_1_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 711.983 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc 
Execute         gen_rtl Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc 
Execute         syn_report -csynth -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.adb 
Execute         gen_tb_info Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_repeat_16_16_ap_int_16_ap_int_256_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_repeat_16_16_ap_int_16_ap_int_256_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 713.634 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_repeat_16_16_ap_int_16_ap_int_256_24 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_repeat_16_16_ap_int_16_ap_int_256_24 
Execute         syn_report -csynth -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_24_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.adb 
Execute         gen_tb_info M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24 -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_repeat_16_16_ap_int_16_ap_int_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_repeat_16_16_ap_int_16_ap_int_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 716.468 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_repeat_16_16_ap_int_16_ap_int_256_s 
Execute         gen_rtl M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_repeat_16_16_ap_int_16_ap_int_256_s 
Execute         syn_report -csynth -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_16_16_ap_int_16_ap_int_256_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.adb 
Execute         gen_tb_info M2S_repeat<16, 16, ap_int<16>, ap_int<256> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_18ns_33_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_964_64_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_5ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 720.062 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s 
Execute         gen_rtl M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s 
Execute         syn_report -csynth -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.adb 
Execute         gen_tb_info M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_0' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_1' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_2' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_3' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_4' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_5' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_6' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_7' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_8' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_9' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_10' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_11' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_12' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_13' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_14' to 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_pcA' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_5ns_16ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_33ns_65_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_154_128_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_17ns_3ns_2_21_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_5ns_4_36_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 728.782 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s 
Execute         gen_rtl conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s 
Execute         syn_report -csynth -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.52 sec.
Execute         db_write -model conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dw_deform_M_512_1024_16_24_8_4_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_12s_13_4_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_13s_13_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_13s_14_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dw_deform_M_512_1024_16_24_8_4_1_s'.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 745.471 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_dw_deform_M_512_1024_16_24_8_4_1_s 
Execute         gen_rtl dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_dw_deform_M_512_1024_16_24_8_4_1_s 
Execute         syn_report -csynth -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/dw_deform_M_512_1024_16_24_8_4_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/dw_deform_M_512_1024_16_24_8_4_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.79 sec.
Execute         db_write -model dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info dw_deform_M<512, 1024, 16, 24, 8, 4, 1> -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_mul_shift_24_8_16_16_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model quantize_mul_shift<24, 8, 16, 16, 16, 16> -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_24s_16s_17ns_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_12ns_44_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_mul_shift_24_8_16_16_16_16_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.61 seconds; current allocated memory: 767.440 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl quantize_mul_shift<24, 8, 16, 16, 16, 16> -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_quantize_mul_shift_24_8_16_16_16_16_s 
Execute         gen_rtl quantize_mul_shift<24, 8, 16, 16, 16, 16> -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_quantize_mul_shift_24_8_16_16_16_16_s 
Execute         syn_report -csynth -model quantize_mul_shift<24, 8, 16, 16, 16, 16> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/quantize_mul_shift_24_8_16_16_16_16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         syn_report -rtlxml -model quantize_mul_shift<24, 8, 16, 16, 16, 16> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/quantize_mul_shift_24_8_16_16_16_16_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model quantize_mul_shift<24, 8, 16, 16, 16, 16> -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.66 sec.
Execute         db_write -model quantize_mul_shift<24, 8, 16, 16, 16, 16> -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info quantize_mul_shift<24, 8, 16, 16, 16, 16> -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 775.239 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc 
Execute         gen_rtl Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc 
Execute         syn_report -csynth -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.adb 
Execute         gen_tb_info Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S2M_16_8_8_ap_int_128_ap_int_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model S2M<16, 8, 8, ap_int<128>, ap_int<128> > -top_prefix top_ -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'S2M_16_8_8_ap_int_128_ap_int_128_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.070 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl S2M<16, 8, 8, ap_int<128>, ap_int<128> > -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top_S2M_16_8_8_ap_int_128_ap_int_128_s 
Execute         gen_rtl S2M<16, 8, 8, ap_int<128>, ap_int<128> > -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top_S2M_16_8_8_ap_int_128_ap_int_128_s 
Execute         syn_report -csynth -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/S2M_16_8_8_ap_int_128_ap_int_128_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/S2M_16_8_8_ap_int_128_ap_int_128_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model S2M<16, 8, 8, ap_int<128>, ap_int<128> > -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.adb 
Execute         gen_tb_info S2M<16, 8, 8, ap_int<128>, ap_int<128> > -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/fmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/k0_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/k0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/quant' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/offsets' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/D' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/IC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/OC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/batch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/STRIDE_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/skip3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/skip1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/deform' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/relu1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/relu3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'fmap', 'out_r', 'k0_1', 'k0_3', 'quant', 'offsets', 'D', 'IC', 'OC', 'batch', 'STRIDE_2', 'skip3', 'skip1', 'deform', 'relu1', 'relu3' and 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0' to 'start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0' to 'start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0' to 'start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0' to 'start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 2.04 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 791.049 MB.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/vhdl/top 
Command         gen_rtl done; 0.25 sec.
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/verilog/top 
Command         gen_rtl done; 0.14 sec.
Execute         syn_report -csynth -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.15 sec.
Execute         db_write -model top -f -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info top -p /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.design.xml 
Command         syn_report done; 1.97 sec.
Execute         syn_report -csynthDesign -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: top.entry39 Block_.split77_proc {M2S_addr<ap_uint<8>, ap_uint<8> >} Block_.split7793_proc {M2S<16, 8, 8, ap_int<128>, ap_int<128> >} {PackReadBuffer<ap_int<16> >} Block_.split7796_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >21} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >22} Loop_VITIS_LOOP_38_1_proc Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc {M2S_repeat_merge_1x1_v2<4, 16, 16, ap_int<64>, MultiChanData<16u, 64u> >} {conv1x1_v4<512, 512, 1024, 16, 16, 24, 8, 4>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>23} Loop_VITIS_LOOP_88_1_proc Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24} {M2S_repeat<16, 16, ap_int<16>, ap_int<256> >} {M2S_repeat_merge_3x3<4, 1, 16, ap_int<64>, MultiChanData<9u, 64u> >} {conv_3x3_linebuffer<512, 1024, 1024, 16, 8, 1024, ap_int<128>, MultiChanData<9u, 128u> >} {dw_deform_M<512, 1024, 16, 24, 8, 4, 1>} {quantize_mul_shift<24, 8, 16, 16, 16, 16>} Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc {S2M<16, 8, 8, ap_int<128>, ap_int<128> >} top
INFO-FLOW: Handling components in module [top_entry39] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.compgen.tcl 
INFO-FLOW: Handling components in module [Block_split77_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_addr_ap_uint_8_ap_uint_8_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.compgen.tcl 
INFO-FLOW: Found component top_mul_32s_32s_32_5_1.
INFO-FLOW: Append model top_mul_32s_32s_32_5_1
INFO-FLOW: Found component top_mul_32ns_32ns_64_5_1.
INFO-FLOW: Append model top_mul_32ns_32ns_64_5_1
INFO-FLOW: Handling components in module [Block_split7793_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_16_8_8_ap_int_128_ap_int_128_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
INFO-FLOW: Handling components in module [PackReadBuffer_ap_int_16_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_split7796_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.compgen.tcl 
INFO-FLOW: Found component top_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model top_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Handling components in module [M2S_repeat_16_16_ap_int_16_ap_int_256_21] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.compgen.tcl 
INFO-FLOW: Found component top_mul_32ns_12ns_44_5_1.
INFO-FLOW: Append model top_mul_32ns_12ns_44_5_1
INFO-FLOW: Found component top_mux_864_16_1_1.
INFO-FLOW: Append model top_mux_864_16_1_1
INFO-FLOW: Handling components in module [M2S_repeat_16_16_ap_int_16_ap_int_256_22] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.compgen.tcl 
INFO-FLOW: Found component top_mul_32ns_24ns_56_5_1.
INFO-FLOW: Append model top_mul_32ns_24ns_56_5_1
INFO-FLOW: Found component top_mux_1664_64_1_1.
INFO-FLOW: Append model top_mux_1664_64_1_1
INFO-FLOW: Handling components in module [conv1x1_v4_512_512_1024_16_16_24_8_4_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.compgen.tcl 
INFO-FLOW: Found component top_mul_8s_4s_12_1_1.
INFO-FLOW: Append model top_mul_8s_4s_12_1_1
INFO-FLOW: Found component top_mac_muladd_8s_4s_12s_13_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_4s_12s_13_4_1
INFO-FLOW: Found component top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V.
INFO-FLOW: Append model top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V
INFO-FLOW: Handling components in module [quantize_mul_shift_24_8_16_16_16_16_23] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.compgen.tcl 
INFO-FLOW: Found component top_mac_muladd_24s_16s_17ns_40_4_1.
INFO-FLOW: Append model top_mac_muladd_24s_16s_17ns_40_4_1
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_88_1_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_repeat_16_16_ap_int_16_ap_int_256_24] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_repeat_16_16_ap_int_16_ap_int_256_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.compgen.tcl 
INFO-FLOW: Handling components in module [M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.compgen.tcl 
INFO-FLOW: Found component top_urem_16ns_5ns_16_20_1.
INFO-FLOW: Append model top_urem_16ns_5ns_16_20_1
INFO-FLOW: Found component top_mux_964_64_1_1.
INFO-FLOW: Append model top_mux_964_64_1_1
INFO-FLOW: Found component top_mul_mul_16ns_18ns_33_4_1.
INFO-FLOW: Append model top_mul_mul_16ns_18ns_33_4_1
INFO-FLOW: Handling components in module [conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.compgen.tcl 
INFO-FLOW: Found component top_mul_32ns_33ns_65_5_1.
INFO-FLOW: Append model top_mul_32ns_33ns_65_5_1
INFO-FLOW: Found component top_urem_32s_5ns_4_36_seq_1.
INFO-FLOW: Append model top_urem_32s_5ns_4_36_seq_1
INFO-FLOW: Found component top_srem_17ns_3ns_2_21_seq_1.
INFO-FLOW: Append model top_srem_17ns_3ns_2_21_seq_1
INFO-FLOW: Found component top_mul_10s_10s_10_1_1.
INFO-FLOW: Append model top_mul_10s_10s_10_1_1
INFO-FLOW: Found component top_mux_154_128_1_1.
INFO-FLOW: Append model top_mux_154_128_1_1
INFO-FLOW: Found component top_am_addmul_16ns_5ns_16ns_33_4_1.
INFO-FLOW: Append model top_am_addmul_16ns_5ns_16ns_33_4_1
INFO-FLOW: Found component top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb.
INFO-FLOW: Append model top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb
INFO-FLOW: Handling components in module [dw_deform_M_512_1024_16_24_8_4_1_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.compgen.tcl 
INFO-FLOW: Found component top_mac_muladd_8s_4s_13s_13_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_4s_13s_13_4_1
INFO-FLOW: Found component top_mac_muladd_8s_4s_13s_14_4_1.
INFO-FLOW: Append model top_mac_muladd_8s_4s_13s_14_4_1
INFO-FLOW: Handling components in module [quantize_mul_shift_24_8_16_16_16_16_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.compgen.tcl 
INFO-FLOW: Handling components in module [S2M_16_8_8_ap_int_128_ap_int_128_s] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d3_S.
INFO-FLOW: Append model top_fifo_w64_d3_S
INFO-FLOW: Found component top_fifo_w64_d10_S.
INFO-FLOW: Append model top_fifo_w64_d10_S
INFO-FLOW: Found component top_fifo_w64_d3_S.
INFO-FLOW: Append model top_fifo_w64_d3_S
INFO-FLOW: Found component top_fifo_w64_d3_S.
INFO-FLOW: Append model top_fifo_w64_d3_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d3_S.
INFO-FLOW: Append model top_fifo_w64_d3_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d3_S.
INFO-FLOW: Append model top_fifo_w32_d3_S
INFO-FLOW: Found component top_fifo_w32_d3_S.
INFO-FLOW: Append model top_fifo_w32_d3_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d3_S.
INFO-FLOW: Append model top_fifo_w32_d3_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w1_d3_S.
INFO-FLOW: Append model top_fifo_w1_d3_S
INFO-FLOW: Found component top_fifo_w1_d7_S.
INFO-FLOW: Append model top_fifo_w1_d7_S
INFO-FLOW: Found component top_fifo_w1_d3_S.
INFO-FLOW: Append model top_fifo_w1_d3_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w1_d4_S.
INFO-FLOW: Append model top_fifo_w1_d4_S
INFO-FLOW: Found component top_fifo_w1_d4_S.
INFO-FLOW: Append model top_fifo_w1_d4_S
INFO-FLOW: Found component top_fifo_w1_d4_S.
INFO-FLOW: Append model top_fifo_w1_d4_S
INFO-FLOW: Found component top_fifo_w1_d7_S.
INFO-FLOW: Append model top_fifo_w1_d7_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w1_d4_S.
INFO-FLOW: Append model top_fifo_w1_d4_S
INFO-FLOW: Found component top_fifo_w1_d3_S.
INFO-FLOW: Append model top_fifo_w1_d3_S
INFO-FLOW: Found component top_fifo_w1_d7_S.
INFO-FLOW: Append model top_fifo_w1_d7_S
INFO-FLOW: Found component top_fifo_w1_d6_S.
INFO-FLOW: Append model top_fifo_w1_d6_S
INFO-FLOW: Found component top_fifo_w1_d9_S.
INFO-FLOW: Append model top_fifo_w1_d9_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w8_d2_S.
INFO-FLOW: Append model top_fifo_w8_d2_S
INFO-FLOW: Found component top_fifo_w29_d2_S.
INFO-FLOW: Append model top_fifo_w29_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d6_S.
INFO-FLOW: Append model top_fifo_w32_d6_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w16_d6_S.
INFO-FLOW: Append model top_fifo_w16_d6_S
INFO-FLOW: Found component top_fifo_w16_d4_S.
INFO-FLOW: Append model top_fifo_w16_d4_S
INFO-FLOW: Found component top_fifo_w16_d4_S.
INFO-FLOW: Append model top_fifo_w16_d4_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d3_S.
INFO-FLOW: Append model top_fifo_w32_d3_S
INFO-FLOW: Found component top_fifo_w12_d2_S.
INFO-FLOW: Append model top_fifo_w12_d2_S
INFO-FLOW: Found component top_fifo_w12_d2_S.
INFO-FLOW: Append model top_fifo_w12_d2_S
INFO-FLOW: Found component top_fifo_w12_d3_S.
INFO-FLOW: Append model top_fifo_w12_d3_S
INFO-FLOW: Found component top_fifo_w12_d3_S.
INFO-FLOW: Append model top_fifo_w12_d3_S
INFO-FLOW: Found component top_fifo_w12_d3_S.
INFO-FLOW: Append model top_fifo_w12_d3_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w24_d2_S.
INFO-FLOW: Append model top_fifo_w24_d2_S
INFO-FLOW: Found component top_fifo_w1024_d2_S.
INFO-FLOW: Append model top_fifo_w1024_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d7_S.
INFO-FLOW: Append model top_fifo_w32_d7_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w576_d2_S.
INFO-FLOW: Append model top_fifo_w576_d2_S
INFO-FLOW: Found component top_fifo_w1152_d2_S.
INFO-FLOW: Append model top_fifo_w1152_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w16_d2_S.
INFO-FLOW: Append model top_fifo_w16_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w29_d8_S.
INFO-FLOW: Append model top_fifo_w29_d8_S
INFO-FLOW: Found component top_start_for_Block_split77_proc_U0.
INFO-FLOW: Append model top_start_for_Block_split77_proc_U0
INFO-FLOW: Found component top_start_for_Block_split7793_proc_U0.
INFO-FLOW: Append model top_start_for_Block_split7793_proc_U0
INFO-FLOW: Found component top_start_for_Block_split7796_proc_U0.
INFO-FLOW: Append model top_start_for_Block_split7796_proc_U0
INFO-FLOW: Found component top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0.
INFO-FLOW: Append model top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0
INFO-FLOW: Found component top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK.
INFO-FLOW: Append model top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK
INFO-FLOW: Found component top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU.
INFO-FLOW: Append model top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU
INFO-FLOW: Found component top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0.
INFO-FLOW: Append model top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0
INFO-FLOW: Found component top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4.
INFO-FLOW: Append model top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4
INFO-FLOW: Found component top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0.
INFO-FLOW: Append model top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0
INFO-FLOW: Found component top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0.
INFO-FLOW: Append model top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0
INFO-FLOW: Found component top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde.
INFO-FLOW: Append model top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde
INFO-FLOW: Found component top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0.
INFO-FLOW: Append model top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem0_m_axi.
INFO-FLOW: Append model top_gmem0_m_axi
INFO-FLOW: Found component top_gmem1_m_axi.
INFO-FLOW: Append model top_gmem1_m_axi
INFO-FLOW: Found component top_gmem2_m_axi.
INFO-FLOW: Append model top_gmem2_m_axi
INFO-FLOW: Found component top_gmem3_m_axi.
INFO-FLOW: Append model top_gmem3_m_axi
INFO-FLOW: Found component top_gmem4_m_axi.
INFO-FLOW: Append model top_gmem4_m_axi
INFO-FLOW: Found component top_gmem5_m_axi.
INFO-FLOW: Append model top_gmem5_m_axi
INFO-FLOW: Append model top_entry39
INFO-FLOW: Append model Block_split77_proc
INFO-FLOW: Append model M2S_addr_ap_uint_8_ap_uint_8_s
INFO-FLOW: Append model Block_split7793_proc
INFO-FLOW: Append model M2S_16_8_8_ap_int_128_ap_int_128_s
INFO-FLOW: Append model PackReadBuffer_ap_int_16_s
INFO-FLOW: Append model Block_split7796_proc
INFO-FLOW: Append model M2S_repeat_16_16_ap_int_16_ap_int_256_21
INFO-FLOW: Append model M2S_repeat_16_16_ap_int_16_ap_int_256_22
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc
INFO-FLOW: Append model Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc
INFO-FLOW: Append model M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s
INFO-FLOW: Append model conv1x1_v4_512_512_1024_16_16_24_8_4_s
INFO-FLOW: Append model quantize_mul_shift_24_8_16_16_16_16_23
INFO-FLOW: Append model Loop_VITIS_LOOP_88_1_proc
INFO-FLOW: Append model Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc
INFO-FLOW: Append model M2S_repeat_16_16_ap_int_16_ap_int_256_24
INFO-FLOW: Append model M2S_repeat_16_16_ap_int_16_ap_int_256_s
INFO-FLOW: Append model M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s
INFO-FLOW: Append model conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s
INFO-FLOW: Append model dw_deform_M_512_1024_16_24_8_4_1_s
INFO-FLOW: Append model quantize_mul_shift_24_8_16_16_16_16_s
INFO-FLOW: Append model Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc
INFO-FLOW: Append model S2M_16_8_8_ap_int_128_ap_int_128_s
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_32s_32s_32_5_1 top_mul_32ns_32ns_64_5_1 top_mul_mul_16ns_16ns_32_4_1 top_mul_32ns_12ns_44_5_1 top_mux_864_16_1_1 top_mul_32ns_24ns_56_5_1 top_mux_1664_64_1_1 top_mul_8s_4s_12_1_1 top_mac_muladd_8s_4s_12s_13_4_1 top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V top_mac_muladd_24s_16s_17ns_40_4_1 top_urem_16ns_5ns_16_20_1 top_mux_964_64_1_1 top_mul_mul_16ns_18ns_33_4_1 top_mul_32ns_33ns_65_5_1 top_urem_32s_5ns_4_36_seq_1 top_srem_17ns_3ns_2_21_seq_1 top_mul_10s_10s_10_1_1 top_mux_154_128_1_1 top_am_addmul_16ns_5ns_16ns_33_4_1 top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb top_mac_muladd_8s_4s_13s_13_4_1 top_mac_muladd_8s_4s_13s_14_4_1 top_fifo_w64_d3_S top_fifo_w64_d10_S top_fifo_w64_d3_S top_fifo_w64_d3_S top_fifo_w64_d2_S top_fifo_w64_d3_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d3_S top_fifo_w32_d3_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d3_S top_fifo_w1_d2_S top_fifo_w1_d3_S top_fifo_w1_d7_S top_fifo_w1_d3_S top_fifo_w1_d2_S top_fifo_w1_d4_S top_fifo_w1_d4_S top_fifo_w1_d4_S top_fifo_w1_d7_S top_fifo_w1_d2_S top_fifo_w1_d4_S top_fifo_w1_d3_S top_fifo_w1_d7_S top_fifo_w1_d6_S top_fifo_w1_d9_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w8_d2_S top_fifo_w29_d2_S top_fifo_w128_d2_S top_fifo_w1_d2_S top_fifo_w1_d2_S top_fifo_w32_d2_S top_fifo_w32_d6_S top_fifo_w16_d2_S top_fifo_w16_d6_S top_fifo_w16_d4_S top_fifo_w16_d4_S top_fifo_w16_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d3_S top_fifo_w12_d2_S top_fifo_w12_d2_S top_fifo_w12_d3_S top_fifo_w12_d3_S top_fifo_w12_d3_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w24_d2_S top_fifo_w1024_d2_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w512_d2_S top_fifo_w32_d2_S top_fifo_w16_d2_S top_fifo_w1_d2_S top_fifo_w128_d2_S top_fifo_w16_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d7_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w576_d2_S top_fifo_w1152_d2_S top_fifo_w16_d2_S top_fifo_w16_d2_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w1_d2_S top_fifo_w512_d2_S top_fifo_w16_d2_S top_fifo_w1_d2_S top_fifo_w128_d2_S top_fifo_w29_d8_S top_start_for_Block_split77_proc_U0 top_start_for_Block_split7793_proc_U0 top_start_for_Block_split7796_proc_U0 top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0 top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0 top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4 top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0 top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0 top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0 top_control_s_axi top_gmem0_m_axi top_gmem1_m_axi top_gmem2_m_axi top_gmem3_m_axi top_gmem4_m_axi top_gmem5_m_axi top_entry39 Block_split77_proc M2S_addr_ap_uint_8_ap_uint_8_s Block_split7793_proc M2S_16_8_8_ap_int_128_ap_int_128_s PackReadBuffer_ap_int_16_s Block_split7796_proc M2S_repeat_16_16_ap_int_16_ap_int_256_21 M2S_repeat_16_16_ap_int_16_ap_int_256_22 Loop_VITIS_LOOP_38_1_proc Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s conv1x1_v4_512_512_1024_16_16_24_8_4_s quantize_mul_shift_24_8_16_16_16_16_23 Loop_VITIS_LOOP_88_1_proc Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc M2S_repeat_16_16_ap_int_16_ap_int_256_24 M2S_repeat_16_16_ap_int_16_ap_int_256_s M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s dw_deform_M_512_1024_16_24_8_4_1_s quantize_mul_shift_24_8_16_16_16_16_s Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc S2M_16_8_8_ap_int_128_ap_int_128_s top
INFO-FLOW: To file: write model top_mul_32s_32s_32_5_1
INFO-FLOW: To file: write model top_mul_32ns_32ns_64_5_1
INFO-FLOW: To file: write model top_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model top_mul_32ns_12ns_44_5_1
INFO-FLOW: To file: write model top_mux_864_16_1_1
INFO-FLOW: To file: write model top_mul_32ns_24ns_56_5_1
INFO-FLOW: To file: write model top_mux_1664_64_1_1
INFO-FLOW: To file: write model top_mul_8s_4s_12_1_1
INFO-FLOW: To file: write model top_mac_muladd_8s_4s_12s_13_4_1
INFO-FLOW: To file: write model top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V
INFO-FLOW: To file: write model top_mac_muladd_24s_16s_17ns_40_4_1
INFO-FLOW: To file: write model top_urem_16ns_5ns_16_20_1
INFO-FLOW: To file: write model top_mux_964_64_1_1
INFO-FLOW: To file: write model top_mul_mul_16ns_18ns_33_4_1
INFO-FLOW: To file: write model top_mul_32ns_33ns_65_5_1
INFO-FLOW: To file: write model top_urem_32s_5ns_4_36_seq_1
INFO-FLOW: To file: write model top_srem_17ns_3ns_2_21_seq_1
INFO-FLOW: To file: write model top_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model top_mux_154_128_1_1
INFO-FLOW: To file: write model top_am_addmul_16ns_5ns_16ns_33_4_1
INFO-FLOW: To file: write model top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb
INFO-FLOW: To file: write model top_mac_muladd_8s_4s_13s_13_4_1
INFO-FLOW: To file: write model top_mac_muladd_8s_4s_13s_14_4_1
INFO-FLOW: To file: write model top_fifo_w64_d3_S
INFO-FLOW: To file: write model top_fifo_w64_d10_S
INFO-FLOW: To file: write model top_fifo_w64_d3_S
INFO-FLOW: To file: write model top_fifo_w64_d3_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d3_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d3_S
INFO-FLOW: To file: write model top_fifo_w32_d3_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d3_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d3_S
INFO-FLOW: To file: write model top_fifo_w1_d7_S
INFO-FLOW: To file: write model top_fifo_w1_d3_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d4_S
INFO-FLOW: To file: write model top_fifo_w1_d4_S
INFO-FLOW: To file: write model top_fifo_w1_d4_S
INFO-FLOW: To file: write model top_fifo_w1_d7_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d4_S
INFO-FLOW: To file: write model top_fifo_w1_d3_S
INFO-FLOW: To file: write model top_fifo_w1_d7_S
INFO-FLOW: To file: write model top_fifo_w1_d6_S
INFO-FLOW: To file: write model top_fifo_w1_d9_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w8_d2_S
INFO-FLOW: To file: write model top_fifo_w29_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d6_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d6_S
INFO-FLOW: To file: write model top_fifo_w16_d4_S
INFO-FLOW: To file: write model top_fifo_w16_d4_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d3_S
INFO-FLOW: To file: write model top_fifo_w12_d2_S
INFO-FLOW: To file: write model top_fifo_w12_d2_S
INFO-FLOW: To file: write model top_fifo_w12_d3_S
INFO-FLOW: To file: write model top_fifo_w12_d3_S
INFO-FLOW: To file: write model top_fifo_w12_d3_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w24_d2_S
INFO-FLOW: To file: write model top_fifo_w1024_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d7_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w576_d2_S
INFO-FLOW: To file: write model top_fifo_w1152_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w16_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w29_d8_S
INFO-FLOW: To file: write model top_start_for_Block_split77_proc_U0
INFO-FLOW: To file: write model top_start_for_Block_split7793_proc_U0
INFO-FLOW: To file: write model top_start_for_Block_split7796_proc_U0
INFO-FLOW: To file: write model top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0
INFO-FLOW: To file: write model top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK
INFO-FLOW: To file: write model top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU
INFO-FLOW: To file: write model top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0
INFO-FLOW: To file: write model top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4
INFO-FLOW: To file: write model top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0
INFO-FLOW: To file: write model top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0
INFO-FLOW: To file: write model top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde
INFO-FLOW: To file: write model top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem0_m_axi
INFO-FLOW: To file: write model top_gmem1_m_axi
INFO-FLOW: To file: write model top_gmem2_m_axi
INFO-FLOW: To file: write model top_gmem3_m_axi
INFO-FLOW: To file: write model top_gmem4_m_axi
INFO-FLOW: To file: write model top_gmem5_m_axi
INFO-FLOW: To file: write model top_entry39
INFO-FLOW: To file: write model Block_split77_proc
INFO-FLOW: To file: write model M2S_addr_ap_uint_8_ap_uint_8_s
INFO-FLOW: To file: write model Block_split7793_proc
INFO-FLOW: To file: write model M2S_16_8_8_ap_int_128_ap_int_128_s
INFO-FLOW: To file: write model PackReadBuffer_ap_int_16_s
INFO-FLOW: To file: write model Block_split7796_proc
INFO-FLOW: To file: write model M2S_repeat_16_16_ap_int_16_ap_int_256_21
INFO-FLOW: To file: write model M2S_repeat_16_16_ap_int_16_ap_int_256_22
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc
INFO-FLOW: To file: write model Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc
INFO-FLOW: To file: write model M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s
INFO-FLOW: To file: write model conv1x1_v4_512_512_1024_16_16_24_8_4_s
INFO-FLOW: To file: write model quantize_mul_shift_24_8_16_16_16_16_23
INFO-FLOW: To file: write model Loop_VITIS_LOOP_88_1_proc
INFO-FLOW: To file: write model Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc
INFO-FLOW: To file: write model M2S_repeat_16_16_ap_int_16_ap_int_256_24
INFO-FLOW: To file: write model M2S_repeat_16_16_ap_int_16_ap_int_256_s
INFO-FLOW: To file: write model M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s
INFO-FLOW: To file: write model conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s
INFO-FLOW: To file: write model dw_deform_M_512_1024_16_24_8_4_1_s
INFO-FLOW: To file: write model quantize_mul_shift_24_8_16_16_16_16_s
INFO-FLOW: To file: write model Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc
INFO-FLOW: To file: write model S2M_16_8_8_ap_int_128_ap_int_128_s
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_5_1_Multiplier_0'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32ns_32ns_64_5_1_Multiplier_1'
Command         ap_source done; 0.13 sec.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32ns_12ns_44_5_1_Multiplier_2'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32ns_24ns_56_5_1_Multiplier_3'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_8s_4s_12_1_1_Multiplier_4'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO: [RTMG 210-278] Implementing memory 'top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_urem_16ns_5ns_16_20_1_div'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32ns_33ns_65_5_1_Multiplier_5'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_urem_32s_5ns_4_36_seq_1_div'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_srem_17ns_3ns_2_21_seq_1_div'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_10s_10s_10_1_1_Mul_LUT_0'
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO: [RTMG 210-278] Implementing memory 'top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.27 sec.
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.tcl 
Execute           send_msg_by_id INFO @200-741@%s top_k1_buffer_V_0_memcore 
INFO: [HLS 200-741] Implementing PIPO top_k1_buffer_V_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'top_k1_buffer_V_0_memcore_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s top_k3_buffer_V_0_memcore 
INFO: [HLS 200-740] Implementing PIPO top_k3_buffer_V_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'top_k3_buffer_V_0_memcore_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s top_scale_buffer3_V_0_memcore 
INFO: [HLS 200-740] Implementing PIPO top_scale_buffer3_V_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'top_scale_buffer3_V_0_memcore_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fmap_c_U(top_fifo_w64_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_c_U(top_fifo_w64_d10_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k0_1_c_U(top_fifo_w64_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k0_3_c_U(top_fifo_w64_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'quant_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'offsets_c_U(top_fifo_w64_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c123_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c124_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'IC_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'IC_c125_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_c126_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_c127_U(top_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c_U(top_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c128_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c129_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c130_U(top_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'STRIDE_2_c_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'STRIDE_2_c131_U(top_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'STRIDE_2_c132_U(top_fifo_w1_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c_U(top_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c133_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c134_U(top_fifo_w1_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c135_U(top_fifo_w1_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c136_U(top_fifo_w1_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c137_U(top_fifo_w1_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip1_c_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip1_c138_U(top_fifo_w1_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'deform_c_U(top_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'deform_c139_U(top_fifo_w1_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'relu1_c_U(top_fifo_w1_d6_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'relu3_c_U(top_fifo_w1_d9_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'CONV_D_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'CONV_D_loc_c140_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'offset_s_U(top_fifo_w8_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'select_ln160_loc_channel_U(top_fifo_w29_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fin_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip1_c141_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip1_c142_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c143_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c144_U(top_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_V_loc_c_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_V_loc_c145_U(top_fifo_w16_d6_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'IC_V_loc_c_U(top_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_V_loc_c_U(top_fifo_w16_d4_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_V_loc_c146_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_1_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_1_loc_c147_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln31_1_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln31_1_loc_c148_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln31_1_loc_c149_U(top_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_cast_loc_c_U(top_fifo_w12_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_cast_loc_c150_U(top_fifo_w12_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_cast_loc_c151_U(top_fifo_w12_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_cast_loc_c152_U(top_fifo_w12_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ret_V_cast_loc_c153_U(top_fifo_w12_d3_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_scale_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_bias_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln44_cast_loc_channel_U(top_fifo_w24_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k1_U(top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln31_1_loc_c154_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip1_c155_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_conv1_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln31_1_loc_c156_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_V_loc_c157_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip1_c158_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'f1_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_V_loc_c159_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln93_1_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln93_1_loc_c160_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln93_1_loc_c161_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln93_1_loc_c162_U(top_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_scale_1_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_bias_1_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'k3s_U(top_fifo_w576_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_layer_U(top_fifo_w1152_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_V_loc_c163_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_V_loc_c164_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'batch_c165_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'STRIDE_2_c166_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c167_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_conv3_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OC_V_loc_c168_U(top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'skip3_c169_U(top_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'f3_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'select_ln169_loc_c_U(top_fifo_w29_d8_S)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split77_proc_U0_U(top_start_for_Block_split77_proc_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split7793_proc_U0_U(top_start_for_Block_split7793_proc_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split7796_proc_U0_U(top_start_for_Block_split7796_proc_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_U(top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK_U(top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU_U(top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_quantize_mul_shift_24_8_16_16_16_16_U0_U(top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4_U(top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_U(top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_U(top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde_U(top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde)' using Shift Registers.
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_U(top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 3.58 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.tcl 
Execute           send_msg_by_id INFO @200-741@%s top_k1_buffer_V_0_memcore 
INFO: [HLS 200-741] Implementing PIPO top_k1_buffer_V_0_memcore using a single memory for all blocks
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s top_k3_buffer_V_0_memcore 
INFO: [HLS 200-740] Implementing PIPO top_k3_buffer_V_0_memcore using a separate memory for each block
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s top_scale_buffer3_V_0_memcore 
INFO: [HLS 200-740] Implementing PIPO top_scale_buffer3_V_0_memcore using a separate memory for each block
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.compgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.tcl 
Execute           send_msg_by_id INFO @200-741@%s top_k1_buffer_V_0_memcore 
INFO: [HLS 200-741] Implementing PIPO top_k1_buffer_V_0_memcore using a single memory for all blocks
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s top_k3_buffer_V_0_memcore 
INFO: [HLS 200-740] Implementing PIPO top_k3_buffer_V_0_memcore using a separate memory for each block
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           send_msg_by_id INFO @200-740@%s top_scale_buffer3_V_0_memcore 
INFO: [HLS 200-740] Implementing PIPO top_scale_buffer3_V_0_memcore using a separate memory for each block
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.constraint.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=22
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=154 #gSsdmPorts=0
Execute         source /usr/vitis/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top_entry39.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split77_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_addr_ap_uint_8_ap_uint_8_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7793_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_16_8_8_ap_int_128_ap_int_128_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/PackReadBuffer_ap_int_16_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_split7796_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_21.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_22.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv1x1_v4_512_512_1024_16_16_24_8_4_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_23.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Loop_VITIS_LOOP_88_1_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_24.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_16_16_ap_int_16_ap_int_256_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/dw_deform_M_512_1024_16_24_8_4_1_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/quantize_mul_shift_24_8_16_16_16_16_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/S2M_16_8_8_ap_int_128_ap_int_128_s.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14.18 seconds. CPU system time: 0.27 seconds. Elapsed time: 14.62 seconds; current allocated memory: 811.205 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 333.33 MHz
Command       autosyn done; 52.48 sec.
Command     csynth_design done; 92.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 89.6 seconds. CPU system time: 2.24 seconds. Elapsed time: 92.76 seconds; current allocated memory: 817.838 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl
Execute       source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /usr/vitis/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute       source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/vitis/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: TB processing: /home/bill/workspace/CoDeNet/CoDeNet_hls/tb.cpp /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/tb.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 1.67 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: TB processing: /home/bill/workspace/CoDeNet/CoDeNet_hls/deform.cpp /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/deform.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/deform.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /usr/vitis/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/deform.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 1.83 sec.
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/bill/workspace/CoDeNet/CoDeNet_hls/batch/solution1/.autopilot/db/top.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command       ap_source done; error code: 1; 0.52 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 14.7 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 13.2 seconds. CPU system time: 1.14 seconds. Elapsed time: 14.7 seconds; current allocated memory: 819.986 MB.
Command   ap_source done; error code: 1; 118.08 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.22 sec.
