
ubuntu-preinstalled/skill:     file format elf32-littlearm


Disassembly of section .init:

00000e18 <.init>:
 e18:	push	{r3, lr}
 e1c:	bl	1e7c <__snprintf_chk@plt+0xd7c>
 e20:	pop	{r3, pc}

Disassembly of section .plt:

00000e24 <unix_print_signals@plt-0x14>:
     e24:	push	{lr}		; (str lr, [sp, #-4]!)
     e28:	ldr	lr, [pc, #4]	; e34 <unix_print_signals@plt-0x4>
     e2c:	add	lr, pc, lr
     e30:	ldr	pc, [lr, #8]!
     e34:	andeq	r3, r1, r8, lsl #1

00000e38 <unix_print_signals@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #77824	; 0x13000
     e40:	ldr	pc, [ip, #136]!	; 0x88

00000e44 <dev_to_tty@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #77824	; 0x13000
     e4c:	ldr	pc, [ip, #128]!	; 0x80

00000e50 <signal_name_to_number@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #77824	; 0x13000
     e58:	ldr	pc, [ip, #120]!	; 0x78

00000e5c <__getdelim@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #77824	; 0x13000
     e64:	ldr	pc, [ip, #112]!	; 0x70

00000e68 <pretty_print_signals@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #77824	; 0x13000
     e70:	ldr	pc, [ip, #104]!	; 0x68

00000e74 <getpwnam@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #77824	; 0x13000
     e7c:	ldr	pc, [ip, #96]!	; 0x60

00000e80 <get_ns_id@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #77824	; 0x13000
     e88:	ldr	pc, [ip, #88]!	; 0x58

00000e8c <strcmp@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #77824	; 0x13000
     e94:	ldr	pc, [ip, #80]!	; 0x50

00000e98 <__cxa_finalize@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #77824	; 0x13000
     ea0:	ldr	pc, [ip, #72]!	; 0x48

00000ea4 <strtol@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #77824	; 0x13000
     eac:	ldr	pc, [ip, #64]!	; 0x40

00000eb0 <read@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #56]!	; 0x38

00000ebc <strtosig@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #48]!	; 0x30

00000ec8 <fflush@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #40]!	; 0x28

00000ed4 <memmove@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #32]!

00000ee0 <free@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #24]!

00000eec <ferror@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #16]!

00000ef8 <strndup@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #8]!

00000f04 <_exit@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #0]!

00000f10 <dcgettext@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #73728	; 0x12000
     f18:	ldr	pc, [ip, #4088]!	; 0xff8

00000f1c <strdup@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #73728	; 0x12000
     f24:	ldr	pc, [ip, #4080]!	; 0xff0

00000f28 <__stack_chk_fail@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #73728	; 0x12000
     f30:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f34 <realloc@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #73728	; 0x12000
     f3c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f40 <textdomain@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #73728	; 0x12000
     f48:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f4c <perror@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #73728	; 0x12000
     f54:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f58 <__fxstat64@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #73728	; 0x12000
     f60:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f64 <__fpending@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #73728	; 0x12000
     f6c:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f70 <error@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #73728	; 0x12000
     f78:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f7c <opendir@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #73728	; 0x12000
     f84:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f88 <open64@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #73728	; 0x12000
     f90:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f94 <setpriority@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #73728	; 0x12000
     f9c:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fa0 <puts@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #73728	; 0x12000
     fa8:	ldr	pc, [ip, #3992]!	; 0xf98

00000fac <__libc_start_main@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #73728	; 0x12000
     fb4:	ldr	pc, [ip, #3984]!	; 0xf90

00000fb8 <__gmon_start__@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #3976]!	; 0xf88

00000fc4 <getopt_long@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #3968]!	; 0xf80

00000fd0 <kill@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #3960]!	; 0xf78

00000fdc <__ctype_b_loc@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #3952]!	; 0xf70

00000fe8 <getpid@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #3944]!	; 0xf68

00000ff4 <exit@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #3936]!	; 0xf60

00001000 <strchr@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3928]!	; 0xf58

0000100c <get_ns_name@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3920]!	; 0xf50

00001018 <__errno_location@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #73728	; 0x12000
    1020:	ldr	pc, [ip, #3912]!	; 0xf48

00001024 <__sprintf_chk@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #73728	; 0x12000
    102c:	ldr	pc, [ip, #3904]!	; 0xf40

00001030 <__cxa_atexit@plt>:
    1030:			; <UNDEFINED> instruction: 0xe7fd4778
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #73728	; 0x12000
    103c:	ldr	pc, [ip, #3892]!	; 0xf34

00001040 <__printf_chk@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #73728	; 0x12000
    1048:	ldr	pc, [ip, #3884]!	; 0xf2c

0000104c <strtod@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #73728	; 0x12000
    1054:	ldr	pc, [ip, #3876]!	; 0xf24

00001058 <__fprintf_chk@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #73728	; 0x12000
    1060:	ldr	pc, [ip, #3868]!	; 0xf1c

00001064 <fclose@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #73728	; 0x12000
    106c:	ldr	pc, [ip, #3860]!	; 0xf14

00001070 <rpmatch@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #73728	; 0x12000
    1078:	ldr	pc, [ip, #3852]!	; 0xf0c

0000107c <setlocale@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #73728	; 0x12000
    1084:	ldr	pc, [ip, #3844]!	; 0xf04

00001088 <pwcache_get_user@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #73728	; 0x12000
    1090:	ldr	pc, [ip, #3836]!	; 0xefc

00001094 <strrchr@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #73728	; 0x12000
    109c:	ldr	pc, [ip, #3828]!	; 0xef4

000010a0 <fputc@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #73728	; 0x12000
    10a8:	ldr	pc, [ip, #3820]!	; 0xeec

000010ac <readdir64@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #73728	; 0x12000
    10b4:	ldr	pc, [ip, #3812]!	; 0xee4

000010b8 <bindtextdomain@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #73728	; 0x12000
    10c0:	ldr	pc, [ip, #3804]!	; 0xedc

000010c4 <__xstat64@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #73728	; 0x12000
    10cc:	ldr	pc, [ip, #3796]!	; 0xed4

000010d0 <fputs@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #73728	; 0x12000
    10d8:	ldr	pc, [ip, #3788]!	; 0xecc

000010dc <abort@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #73728	; 0x12000
    10e4:	ldr	pc, [ip, #3780]!	; 0xec4

000010e8 <close@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #73728	; 0x12000
    10f0:	ldr	pc, [ip, #3772]!	; 0xebc

000010f4 <closedir@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #73728	; 0x12000
    10fc:	ldr	pc, [ip, #3764]!	; 0xeb4

00001100 <__snprintf_chk@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #73728	; 0x12000
    1108:	ldr	pc, [ip, #3756]!	; 0xeac

Disassembly of section .text:

00001110 <.text>:
    1110:	svcmi	0x00f0e92d
    1114:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    1118:	strcs	r8, [r0, -r2, lsl #22]
    111c:	blcs	feb3f4a0 <__snprintf_chk@plt+0xfeb3e3a0>
    1120:			; <UNDEFINED> instruction: 0xf8df4606
    1124:	ldrbtmi	r3, [sl], #-2988	; 0xfffff454
    1128:	blpl	fea3f4ac <__snprintf_chk@plt+0xfea3e3ac>
    112c:			; <UNDEFINED> instruction: 0xf8dfb0b5
    1130:	ldmpl	r3, {r3, r5, r7, r8, r9, fp, sp, pc}^
    1134:			; <UNDEFINED> instruction: 0xf8df447d
    1138:	ldrbtmi	r2, [sl], #2980	; 0xba4
    113c:	teqls	r3, #1769472	; 0x1b0000
    1140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1144:	movwls	sl, #11018	; 0x2b0a
    1148:	andls	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    114c:	blcc	fe43f4d0 <__snprintf_chk@plt+0xfe43e3d0>
    1150:			; <UNDEFINED> instruction: 0xf8d99902
    1154:	stmiapl	fp!, {sp}^
    1158:	strls	r6, [sl, -pc, asr #32]
    115c:	stmib	r1, {r0, r1, r2, r3, r7, sp, lr}^
    1160:	cmpvs	pc, r3, lsl #14
    1164:			; <UNDEFINED> instruction: 0xf7ff601a
    1168:			; <UNDEFINED> instruction: 0xf8d9ef40
    116c:			; <UNDEFINED> instruction: 0xf8dfb000
    1170:	ldrbtmi	r1, [r9], #-2932	; 0xfffff48c
    1174:	ldrbmi	r4, [r8], -r0, lsl #13
    1178:	andhi	pc, r4, sl, asr #17
    117c:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1180:			; <UNDEFINED> instruction: 0xf8dfb138
    1184:	ldrbmi	r1, [r8], -r4, ror #22
    1188:			; <UNDEFINED> instruction: 0xf7ff4479
    118c:	stmdacs	r0, {r7, r9, sl, fp, sp, lr, pc}
    1190:			; <UNDEFINED> instruction: 0xf8dfd174
    1194:	andcs	r3, r1, #88, 22	; 0x16000
    1198:	andsvs	r4, sl, fp, ror r4
    119c:	blne	143f520 <__snprintf_chk@plt+0x143e420>
    11a0:			; <UNDEFINED> instruction: 0xf8df2006
    11a4:	ldrbtmi	r7, [r9], #-2896	; 0xfffff4b0
    11a8:	ldrbtmi	r9, [pc], #-1552	; 11b0 <__snprintf_chk@plt+0xb0>
    11ac:	svc	0x0066f7ff
    11b0:	blne	113f534 <__snprintf_chk@plt+0x113e434>
    11b4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    11b8:	svc	0x007ef7ff
    11bc:			; <UNDEFINED> instruction: 0xf7ff4638
    11c0:			; <UNDEFINED> instruction: 0xf8dfeec0
    11c4:	stmiapl	r8!, {r3, r4, r5, r8, r9, fp, ip, sp}^
    11c8:	ldc2	0, cr15, [r6], #4
    11cc:	blcs	67e14 <__snprintf_chk@plt+0x66d14>
    11d0:	rscshi	pc, sl, #64, 6
    11d4:			; <UNDEFINED> instruction: 0x4621a810
    11d8:	cdp2	0, 11, cr15, cr4, cr0, {0}
    11dc:	blcc	83f560 <__snprintf_chk@plt+0x83e460>
    11e0:	blvc	83f564 <__snprintf_chk@plt+0x83e464>
    11e4:			; <UNDEFINED> instruction: 0xf8df2200
    11e8:	ldrmi	r9, [r0], r0, lsr #22
    11ec:	ldrbtmi	r5, [pc], #-2283	; 11f4 <__snprintf_chk@plt+0xf4>
    11f0:	strvc	pc, [r8, r7, lsl #10]
    11f4:			; <UNDEFINED> instruction: 0x601a44f9
    11f8:	svclt	0x00b81e06
    11fc:	ldrtmi	r2, [fp], -pc, lsl #12
    1200:			; <UNDEFINED> instruction: 0x464a9810
    1204:			; <UNDEFINED> instruction: 0xf8cd4621
    1208:			; <UNDEFINED> instruction: 0xf7ff8000
    120c:	mcrrne	14, 13, lr, r3, cr12
    1210:	strhi	pc, [r6, #-0]
    1214:			; <UNDEFINED> instruction: 0xf000283f
    1218:	stmdacc	ip, {r2, r3, r5, r6, r7, sl, pc}^
    121c:	vadd.i8	d2, d0, d23
    1220:	stmdacs	r7!, {r0, r1, r4, r6, r7, r9, pc}
    1224:	sbcshi	pc, r0, #0, 4
    1228:			; <UNDEFINED> instruction: 0xf010e8df
    122c:	sbceq	r0, lr, #-2147483627	; 0x80000015
    1230:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1234:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1238:	sbceq	r0, lr, #-536870900	; 0xe000000c
    123c:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1240:	sbceq	r0, lr, #1073741844	; 0x40000014
    1244:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1248:	sbceq	r0, lr, #-536870900	; 0xe000000c
    124c:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1250:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1254:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1258:	sbceq	r0, lr, #-536870900	; 0xe000000c
    125c:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1260:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1264:	sbceq	r0, lr, #240, 4
    1268:	sbceq	r0, lr, #-536870900	; 0xe000000c
    126c:	sbceq	r0, lr, #220, 4	; 0xc000000d
    1270:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1274:	sbceq	r0, lr, #-536870900	; 0xe000000c
    1278:	sbcseq	r0, r4, #-536870900	; 0xe000000c
    127c:	bne	fe33f600 <__snprintf_chk@plt+0xfe33e500>
    1280:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1284:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1288:			; <UNDEFINED> instruction: 0xf8dfbb48
    128c:	andcs	r3, r2, #132, 20	; 0x84000
    1290:	andsvs	r4, sl, fp, ror r4
    1294:	bcc	1f3f618 <__snprintf_chk@plt+0x1f3e518>
    1298:			; <UNDEFINED> instruction: 0xf8d3447b
    129c:	strbmi	sl, [r1], -r0
    12a0:	andseq	pc, r3, #111	; 0x6f
    12a4:			; <UNDEFINED> instruction: 0xf7ff2000
    12a8:	mcrcs	14, 0, lr, cr1, cr6, {3}
    12ac:	vmax.u8	d25, d0, d9
    12b0:			; <UNDEFINED> instruction: 0xf8df8269
    12b4:			; <UNDEFINED> instruction: 0xf1ba7a64
    12b8:			; <UNDEFINED> instruction: 0xf04f0f03
    12bc:	ldrbtmi	r3, [pc], #-1023	; 12c4 <__snprintf_chk@plt+0x1c4>
    12c0:	movtcc	pc, #2247	; 0x8c7	; <UNPREDICTABLE>
    12c4:	stmdage	r9, {r0, r1, r5, r6, ip, lr, pc}
    12c8:			; <UNDEFINED> instruction: 0xf0004621
    12cc:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    12d0:	rsbhi	pc, r4, #192, 4
    12d4:			; <UNDEFINED> instruction: 0xf8c72304
    12d8:	movwls	r0, #21312	; 0x5340
    12dc:			; <UNDEFINED> instruction: 0xf8dfe08f
    12e0:			; <UNDEFINED> instruction: 0x46581a3c
    12e4:			; <UNDEFINED> instruction: 0xf7ff4479
    12e8:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    12ec:			; <UNDEFINED> instruction: 0xf8dfd0cd
    12f0:			; <UNDEFINED> instruction: 0x46581a30
    12f4:			; <UNDEFINED> instruction: 0xf7ff4479
    12f8:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    12fc:	subshi	pc, r1, #0
    1300:	bne	83f684 <__snprintf_chk@plt+0x83e584>
    1304:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1308:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    130c:			; <UNDEFINED> instruction: 0xf0002800
    1310:			; <UNDEFINED> instruction: 0xf8da8248
    1314:			; <UNDEFINED> instruction: 0xf1baa000
    1318:			; <UNDEFINED> instruction: 0xf43f0f01
    131c:			; <UNDEFINED> instruction: 0xf1aaaf3f
    1320:	blcs	41f30 <__snprintf_chk@plt+0x40e30>
    1324:			; <UNDEFINED> instruction: 0xf8dfd9bb
    1328:	andcs	r3, r5, #0, 20
    132c:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1330:	strcs	r4, [r1], #-1592	; 0xfffff9c8
    1334:	ldrbtmi	r5, [r9], #-2285	; 0xfffff713
    1338:			; <UNDEFINED> instruction: 0xf7ff682e
    133c:			; <UNDEFINED> instruction: 0xf8d9edea
    1340:	strtmi	r3, [r1], -r0
    1344:	ldrtmi	r4, [r0], -r2, lsl #12
    1348:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    134c:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1350:	ldrtmi	r2, [r8], -r5, lsl #4
    1354:	stmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}
    1358:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    135c:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1360:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    1364:	strtmi	r4, [r8], -r2, lsl #12
    1368:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    136c:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1370:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1374:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1378:	blls	cdb3e8 <__snprintf_chk@plt+0xcda2e8>
    137c:			; <UNDEFINED> instruction: 0xf040405a
    1380:			; <UNDEFINED> instruction: 0x46208413
    1384:	ldc	0, cr11, [sp], #212	; 0xd4
    1388:	pop	{r1, r8, r9, fp, pc}
    138c:			; <UNDEFINED> instruction: 0xf8df8ff0
    1390:	strcs	r3, [r1, -ip, lsr #19]
    1394:	ldrbtmi	r4, [fp], #-1697	; 0xfffff95f
    1398:	bcc	43cbc0 <__snprintf_chk@plt+0x43bac0>
    139c:	movwls	r2, #21252	; 0x5304
    13a0:	strcc	lr, [r1, -r2]
    13a4:	sfmle	f4, 4, [r8, #-760]!	; 0xfffffd08
    13a8:	eormi	pc, r7, r9, asr r8	; <UNPREDICTABLE>
    13ac:	stmeq	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    13b0:	beq	23bfdc <__snprintf_chk@plt+0x23aedc>
    13b4:	stmdacc	fp!, {r5, fp, ip, sp, lr}
    13b8:	bleq	fff7d400 <__snprintf_chk@plt+0xfff7c300>
    13bc:			; <UNDEFINED> instruction: 0xf7ffd1f1
    13c0:	stmdavc	r1!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}^
    13c4:			; <UNDEFINED> instruction: 0xf8326802
    13c8:	ldreq	r2, [r3, #-17]	; 0xffffffef
    13cc:	cdp	5, 1, cr13, cr8, cr9, {7}
    13d0:	andcs	r1, r5, #16, 20	; 0x10000
    13d4:			; <UNDEFINED> instruction: 0xf7ff4658
    13d8:			; <UNDEFINED> instruction: 0x4601ed9c
    13dc:			; <UNDEFINED> instruction: 0xf0014620
    13e0:	blne	ffcbfb24 <__snprintf_chk@plt+0xffcbea24>
    13e4:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    13e8:	strbmi	r3, [r9], #-3585	; 0xfffff1ff
    13ec:			; <UNDEFINED> instruction: 0x46030092
    13f0:	movwls	r4, #22096	; 0x5650
    13f4:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    13f8:			; <UNDEFINED> instruction: 0x464ce7d4
    13fc:			; <UNDEFINED> instruction: 0xf8df9609
    1400:			; <UNDEFINED> instruction: 0xf8df2940
    1404:	ldrbtmi	r8, [sl], #-2368	; 0xfffff6c0
    1408:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    140c:	mcr	4, 0, r4, cr8, cr8, {7}
    1410:			; <UNDEFINED> instruction: 0xf8df2a10
    1414:	ldrbtmi	r2, [fp], #-2360	; 0xfffff6c8
    1418:	ldrbtmi	r9, [sl], #-771	; 0xfffffcfd
    141c:	movwls	r3, #17192	; 0x4328
    1420:	bcs	fe43cc48 <__snprintf_chk@plt+0xfe43bb48>
    1424:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
    1428:	vmov	r3, s16
    142c:			; <UNDEFINED> instruction: 0x26002a90
    1430:	strls	r9, [r0], -r9, lsl #16
    1434:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    1438:			; <UNDEFINED> instruction: 0xf0001c41
    143c:	ldmdacs	r7!, {r0, r2, r3, r5, r6, r7, r8, pc}^
    1440:	mrshi	pc, LR_svc	; <UNPREDICTABLE>
    1444:	vsub.i8	q9, q0, <illegal reg q5.5>
    1448:	stmdacc	ip, {r0, r2, r3, r4, r7, r8, pc}^
    144c:	vadd.i8	d2, d0, d27
    1450:	ldm	pc, {r0, r3, r4, r7, r8, pc}^	; <UNPREDICTABLE>
    1454:	subeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
    1458:			; <UNDEFINED> instruction: 0x01970197
    145c:			; <UNDEFINED> instruction: 0x01970197
    1460:			; <UNDEFINED> instruction: 0x01970197
    1464:			; <UNDEFINED> instruction: 0x01970197
    1468:	mlaseq	ip, r7, r1, r0
    146c:			; <UNDEFINED> instruction: 0x01970197
    1470:			; <UNDEFINED> instruction: 0x01970197
    1474:			; <UNDEFINED> instruction: 0x01970197
    1478:			; <UNDEFINED> instruction: 0x01970197
    147c:			; <UNDEFINED> instruction: 0x01970197
    1480:			; <UNDEFINED> instruction: 0x01970197
    1484:	rsbeq	r0, pc, pc, asr #32
    1488:	mlseq	ip, r7, r1, r0
    148c:			; <UNDEFINED> instruction: 0x019d0197
    1490:	orrseq	r0, r7, ip, asr #32
    1494:	mlaseq	r7, r7, r1, r0
    1498:	smlalseq	r0, r6, r7, r1
    149c:	smulleq	r0, ip, r7, r1
    14a0:			; <UNDEFINED> instruction: 0x01970197
    14a4:	umullseq	r0, r5, r7, r1
    14a8:	subeq	r0, r9, r2, ror r0
    14ac:			; <UNDEFINED> instruction: 0xf8df0046
    14b0:	stmiapl	fp!, {r5, r7, fp, ip, sp}^
    14b4:			; <UNDEFINED> instruction: 0xf854681b
    14b8:	tstlt	lr, r3, lsr #32
    14bc:	blcs	b5f590 <__snprintf_chk@plt+0xb5e490>
    14c0:	orrshi	pc, r7, r0, asr #32
    14c4:	ldc	7, cr15, [r8], #1020	; 0x3fc
    14c8:			; <UNDEFINED> instruction: 0xf7ff2000
    14cc:			; <UNDEFINED> instruction: 0xf000ed94
    14d0:	andcs	pc, r0, pc, ror #26
    14d4:	stc	7, cr15, [lr, #1020]	; 0x3fc
    14d8:	stcl	7, cr15, [r6], {255}	; 0xff
    14dc:			; <UNDEFINED> instruction: 0xf7ff2000
    14e0:	movwcs	lr, #7562	; 0x1d8a
    14e4:	ldr	r9, [sp, sp, lsl #6]
    14e8:	movwls	r2, #49921	; 0xc301
    14ec:	movwcs	lr, #6042	; 0x179a
    14f0:	ldr	r9, [r7, fp, lsl #6]
    14f4:	ldmdals	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    14f8:	msrmi	SPSR_, #111	; 0x6f
    14fc:			; <UNDEFINED> instruction: 0xf8d944f9
    1500:	addsmi	r6, lr, #28
    1504:	cmphi	r2, #128	; 0x80	; <UNPREDICTABLE>
    1508:			; <UNDEFINED> instruction: 0xf8d93601
    150c:	adcseq	r0, r7, r8, lsl r0
    1510:			; <UNDEFINED> instruction: 0xf0014639
    1514:			; <UNDEFINED> instruction: 0xf8dff923
    1518:			; <UNDEFINED> instruction: 0xf8c93840
    151c:			; <UNDEFINED> instruction: 0xf8c9601c
    1520:	strmi	r0, [r7], #-24	; 0xffffffe8
    1524:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1528:	stccc	8, cr15, [r4], {71}	; 0x47
    152c:	movwcs	lr, #6010	; 0x177a
    1530:	ldrb	r9, [r7, -sl, lsl #6]!
    1534:	movwls	r2, #62209	; 0xf301
    1538:			; <UNDEFINED> instruction: 0xf8dfe774
    153c:	stmiapl	fp!, {r2, r3, r4, fp, ip, sp}^
    1540:			; <UNDEFINED> instruction: 0xf7ff6818
    1544:			; <UNDEFINED> instruction: 0x4606ec98
    1548:			; <UNDEFINED> instruction: 0xf43f2800
    154c:			; <UNDEFINED> instruction: 0xf8dfaf6b
    1550:			; <UNDEFINED> instruction: 0xf06fa80c
    1554:	ldrbtmi	r4, [sl], #864	; 0x360
    1558:	ldrdvc	pc, [ip], -sl
    155c:			; <UNDEFINED> instruction: 0xf080429f
    1560:	strcc	r8, [r1, -r9, lsr #6]
    1564:	ldrdeq	pc, [r8], -sl
    1568:	stmibeq	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    156c:			; <UNDEFINED> instruction: 0xf0014649
    1570:	ldmvs	r3!, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    1574:	stmib	sl, {r0, r7, sl, lr}^
    1578:			; <UNDEFINED> instruction: 0xf8490702
    157c:	ldrb	r3, [r1, -r4, lsl #24]
    1580:			; <UNDEFINED> instruction: 0x67d4f8df
    1584:			; <UNDEFINED> instruction: 0xf8dfaf2b
    1588:			; <UNDEFINED> instruction: 0x232027d8
    158c:			; <UNDEFINED> instruction: 0x46384619
    1590:	ldrbtmi	r5, [sl], #-2478	; 0xfffff652
    1594:	andcs	r9, r1, #0, 4
    1598:			; <UNDEFINED> instruction: 0x96016836
    159c:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    15a0:			; <UNDEFINED> instruction: 0x4639aa10
    15a4:			; <UNDEFINED> instruction: 0xf7ff2003
    15a8:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    15ac:	svcge	0x003af6ff
    15b0:			; <UNDEFINED> instruction: 0xf4039b14
    15b4:			; <UNDEFINED> instruction: 0xf5b34370
    15b8:			; <UNDEFINED> instruction: 0xf47f5f00
    15bc:			; <UNDEFINED> instruction: 0xf8dfaf33
    15c0:			; <UNDEFINED> instruction: 0xf06f97a4
    15c4:	ldrbtmi	r4, [r9], #864	; 0x360
    15c8:			; <UNDEFINED> instruction: 0x6014f8d9
    15cc:			; <UNDEFINED> instruction: 0xf080429e
    15d0:			; <UNDEFINED> instruction: 0x360182fc
    15d4:			; <UNDEFINED> instruction: 0x0010f8d9
    15d8:			; <UNDEFINED> instruction: 0x463900b7
    15dc:			; <UNDEFINED> instruction: 0xf8bef001
    15e0:	strmi	r9, [r7], #-2840	; 0xfffff4e8
    15e4:	streq	lr, [r4], -r9, asr #19
    15e8:	stccc	8, cr15, [r4], {71}	; 0x47
    15ec:			; <UNDEFINED> instruction: 0xf8dfe71a
    15f0:			; <UNDEFINED> instruction: 0xf06f9778
    15f4:	ldrbtmi	r4, [r9], #864	; 0x360
    15f8:	movtvs	pc, #18649	; 0x48d9	; <UNPREDICTABLE>
    15fc:			; <UNDEFINED> instruction: 0xf080429e
    1600:			; <UNDEFINED> instruction: 0x360182d5
    1604:	movteq	pc, #35033	; 0x88d9	; <UNPREDICTABLE>
    1608:			; <UNDEFINED> instruction: 0xf1a100b1
    160c:			; <UNDEFINED> instruction: 0xf0010a04
    1610:			; <UNDEFINED> instruction: 0xf8dff8a5
    1614:	andcs	r3, r5, #68, 14	; 0x1100000
    1618:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    161c:			; <UNDEFINED> instruction: 0xf8c94479
    1620:	strmi	r0, [r7], -r8, asr #6
    1624:	andcs	r5, r0, fp, ror #17
    1628:	ldrdlt	pc, [r0], -r3
    162c:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1630:	movtvs	pc, #18633	; 0x48c9	; <UNPREDICTABLE>
    1634:	ldrbmi	r4, [r8], -r1, lsl #12
    1638:			; <UNDEFINED> instruction: 0xf8a2f001
    163c:	andeq	pc, sl, r7, asr #16
    1640:	movwcs	lr, #5872	; 0x16f0
    1644:	strbt	r9, [sp], lr, lsl #6
    1648:	svcvc	0x0080f5b0
    164c:			; <UNDEFINED> instruction: 0xf8dfd126
    1650:	andcs	r3, sl, #8, 14	; 0x200000
    1654:	stmiapl	fp!, {r0, r4, r5, r9, sl, lr}^
    1658:	movwls	r6, #26648	; 0x6818
    165c:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1660:	strmi	r9, [r7], -r3, lsl #22
    1664:	stmdacs	r0, {r3, r4, r9, sp, lr}
    1668:	adchi	pc, r1, r0
    166c:			; <UNDEFINED> instruction: 0xf0019904
    1670:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    1674:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
    1678:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    167c:	ldrtmi	r2, [r0], -r5, lsl #4
    1680:			; <UNDEFINED> instruction: 0xf7ff4479
    1684:	ldrtmi	lr, [r1], -r6, asr #24
    1688:	ldrtmi	r4, [r0], -r2, lsl #12
    168c:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1690:			; <UNDEFINED> instruction: 0x3694f8df
    1694:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1698:	stc2	0, cr15, [lr]
    169c:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    16a0:			; <UNDEFINED> instruction: 0xd16f4298
    16a4:	ssatcs	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    16a8:			; <UNDEFINED> instruction: 0x36c8f8df
    16ac:			; <UNDEFINED> instruction: 0x76c8f8df
    16b0:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    16b4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    16b8:	andsvs	r5, lr, r6, lsl #8
    16bc:	ldrdls	pc, [r0], -r2
    16c0:	bl	fe83978c <__snprintf_chk@plt+0xfe83868c>
    16c4:	strbmi	r0, [r8], -r9, lsl #12
    16c8:			; <UNDEFINED> instruction: 0xf7ff4631
    16cc:			; <UNDEFINED> instruction: 0x4605ec16
    16d0:			; <UNDEFINED> instruction: 0xf7ff4628
    16d4:	mcrrne	11, 13, lr, r4, cr6
    16d8:	eorsle	r4, r1, r3, lsl #12
    16dc:	ldrdeq	pc, [r0], -r8
    16e0:	beq	7d824 <__snprintf_chk@plt+0x7c724>
    16e4:	movtcs	pc, #51415	; 0xc8d7	; <UNPREDICTABLE>
    16e8:	vpmax.u8	d15, d3, d10
    16ec:			; <UNDEFINED> instruction: 0xf8c84303
    16f0:			; <UNDEFINED> instruction: 0xf06f3000
    16f4:	addsmi	r4, sl, #96, 6	; 0x80000001
    16f8:	eorshi	pc, r9, #128	; 0x80
    16fc:	bleq	7db0c <__snprintf_chk@plt+0x7ca0c>
    1700:	cmpeq	r0, #14090240	; 0xd70000	; <UNPREDICTABLE>
    1704:	streq	lr, [fp], #2639	; 0xa4f
    1708:			; <UNDEFINED> instruction: 0xf7ff4621
    170c:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
    1710:	eorhi	pc, r6, #0
    1714:	stmib	r7, {r0, r8, fp, ip}^
    1718:	ldclne	0, cr11, [r0], #-844	; 0xfffffcb4
    171c:	stcpl	8, cr15, [r4], {65}	; 0x41
    1720:	strcc	sp, [r1], -sp, lsr #32
    1724:			; <UNDEFINED> instruction: 0x212c44b1
    1728:			; <UNDEFINED> instruction: 0xf7ff4648
    172c:	stmdacs	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    1730:	strbmi	sp, [r8], -r7, asr #3
    1734:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1738:	bl	ffc3f73c <__snprintf_chk@plt+0xffc3e63c>
    173c:	strb	r4, [r7, r5, lsl #12]
    1740:			; <UNDEFINED> instruction: 0xf8df46ab
    1744:	cfstr32ls	mvfx0, [r6, #-912]	; 0xfffffc70
    1748:			; <UNDEFINED> instruction: 0xf8df465b
    174c:	tstcs	r1, r0, lsr r6
    1750:	ldrbtmi	r5, [sl], #-2092	; 0xfffff7d4
    1754:			; <UNDEFINED> instruction: 0xf7ff6820
    1758:	ldrbmi	lr, [r8], -r0, lsl #25
    175c:	bl	ff03f760 <__snprintf_chk@plt+0xff03e660>
    1760:			; <UNDEFINED> instruction: 0x161cf8df
    1764:	andcs	r2, r0, r5, lsl #4
    1768:			; <UNDEFINED> instruction: 0xf7ff4479
    176c:	ldrdcs	lr, [r0, -r2]
    1770:	strmi	r4, [r8], -r2, lsl #12
    1774:	bl	fff3f778 <__snprintf_chk@plt+0xfff3e678>
    1778:			; <UNDEFINED> instruction: 0xf0006820
    177c:	ldmib	sp, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
    1780:	strb	r5, [pc], -r6, lsl #8
    1784:	strcc	pc, [r0, #2271]!	; 0x8df
    1788:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    178c:	stc2l	0, cr15, [ip], {0}
    1790:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1794:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1798:	stc2l	0, cr15, [r6], {0}
    179c:	movwls	r2, #21252	; 0x5304
    17a0:			; <UNDEFINED> instruction: 0xf8dfe62d
    17a4:	andcs	r3, r3, #228, 10	; 0x39000000
    17a8:	andsvs	r4, sl, fp, ror r4
    17ac:			; <UNDEFINED> instruction: 0xf8dfe572
    17b0:	andcs	r1, r5, #220, 10	; 0x37000000
    17b4:			; <UNDEFINED> instruction: 0xf7ff4479
    17b8:	blls	1bc670 <__snprintf_chk@plt+0x1bb570>
    17bc:			; <UNDEFINED> instruction: 0x4602681b
    17c0:			; <UNDEFINED> instruction: 0x46384639
    17c4:	bl	ff53f7c8 <__snprintf_chk@plt+0xff53e6c8>
    17c8:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    17cc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    17d0:	ldc2	0, cr15, [r2], {-0}
    17d4:	strne	pc, [r0, #2271]	; 0x8df
    17d8:	stmdavs	r0, {r3, r5, r6, fp, ip, lr}
    17dc:	bl	e3f7e0 <__snprintf_chk@plt+0xe3e6e0>
    17e0:	str	r4, [ip, #-1542]	; 0xfffff9fa
    17e4:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    17e8:	ldmdavs	lr, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    17ec:			; <UNDEFINED> instruction: 0xf43f2e00
    17f0:			; <UNDEFINED> instruction: 0x4630ae5e
    17f4:	bl	18bf7f8 <__snprintf_chk@plt+0x18be6f8>
    17f8:	stmdacs	r0, {r2, r9, sl, lr}
    17fc:	subshi	pc, r9, #0
    1800:	bl	ff3bf804 <__snprintf_chk@plt+0xff3be704>
    1804:			; <UNDEFINED> instruction: 0xf7ff4620
    1808:	ldrb	lr, [sp], -ip, ror #22
    180c:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1810:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1814:	blx	ffc3d81e <__snprintf_chk@plt+0xffc3c71e>
    1818:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    181c:	stmiapl	fp!, {r0, r3, r9, fp, ip, pc}^
    1820:	blne	ff49b8a4 <__snprintf_chk@plt+0xff49a7a4>
    1824:	adcsmi	r9, r2, #-1879048192	; 0x90000000
    1828:	streq	lr, [r7, pc, asr #20]
    182c:			; <UNDEFINED> instruction: 0xf7ffdd59
    1830:			; <UNDEFINED> instruction: 0xf8dfebf4
    1834:	svcne	0x003b255c
    1838:	ldrbvc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    183c:	ldrmi	r4, [ip], #-1146	; 0xfffffb86
    1840:			; <UNDEFINED> instruction: 0xf10d447f
    1844:	strtmi	r0, [r3], r0, asr #20
    1848:	strls	r4, [r4, #-1681]	; 0xfffff96f
    184c:	eor	r4, r1, r0, lsl #13
    1850:			; <UNDEFINED> instruction: 0xf8db9b10
    1854:	addsmi	r2, sl, #0
    1858:	cmplt	r3, #43	; 0x2b
    185c:	bllt	10df8d0 <__snprintf_chk@plt+0x10de7d0>
    1860:	movtpl	pc, #18649	; 0x48d9	; <UNPREDICTABLE>
    1864:	rsbmi	pc, r0, #111	; 0x6f
    1868:			; <UNDEFINED> instruction: 0xf0804295
    186c:	strcc	r8, [r1, #-395]	; 0xfffffe75
    1870:	movteq	pc, #35033	; 0x88d9	; <UNPREDICTABLE>
    1874:	smlatbls	r3, r9, r0, r0
    1878:			; <UNDEFINED> instruction: 0xff70f000
    187c:			; <UNDEFINED> instruction: 0xf8c99903
    1880:	strmi	r5, [r1], #-836	; 0xfffffcbc
    1884:	movteq	pc, #35017	; 0x88c9	; <UNPREDICTABLE>
    1888:	stcmi	8, cr15, [r4], {65}	; 0x41
    188c:	strcc	r9, [r1], -r9, lsl #22
    1890:	ble	952310 <__snprintf_chk@plt+0x951210>
    1894:			; <UNDEFINED> instruction: 0xf85b2300
    1898:			; <UNDEFINED> instruction: 0xf8c80f04
    189c:	andcs	r3, sl, #0
    18a0:	tstls	r0, #84934656	; 0x5100000
    18a4:	b	fffbf8a8 <__snprintf_chk@plt+0xfffbe7a8>
    18a8:	ldrdcc	pc, [r0], -r8
    18ac:	blcs	130c4 <__snprintf_chk@plt+0x11fc4>
    18b0:	ldmibvs	ip!, {r1, r2, r3, r6, r7, ip, lr, pc}^
    18b4:	msrmi	SPSR_, #111	; 0x6f
    18b8:			; <UNDEFINED> instruction: 0xf080429c
    18bc:	strcc	r8, [r1], #-355	; 0xfffffe9d
    18c0:	strhteq	r6, [r5], r8
    18c4:			; <UNDEFINED> instruction: 0xf7ff4629
    18c8:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    18cc:	msrhi	SPSR_sc, r0
    18d0:	ldrdcc	pc, [r0], -fp
    18d4:	stmib	r7, {r0, r6, r8, fp, ip}^
    18d8:			; <UNDEFINED> instruction: 0xf8410406
    18dc:	ldrb	r3, [r5, r4, lsl #24]
    18e0:			; <UNDEFINED> instruction: 0xf8df9d04
    18e4:	ldrbtmi	r2, [sl], #-1204	; 0xfffffb4c
    18e8:	ldmdbvs	r3, {r0, r4, r6, r7, fp, sp, lr}^
    18ec:	movwmi	r6, #47568	; 0xb9d0
    18f0:	movtne	pc, #18642	; 0x48d2	; <UNPREDICTABLE>
    18f4:	movwmi	r6, #14868	; 0x3a14
    18f8:	tstmi	ip, #738197504	; 0x2c000000
    18fc:	msrhi	SPSR_fsc, r0
    1900:	movweq	lr, #51677	; 0xc9dd
    1904:	bls	2a7d44 <__snprintf_chk@plt+0x2a6c44>
    1908:	streq	lr, [r3], #-2624	; 0xfffff5c0
    190c:	movwmi	r9, #52747	; 0xce0b
    1910:	movweq	lr, #27202	; 0x6a42
    1914:			; <UNDEFINED> instruction: 0xf034431c
    1918:			; <UNDEFINED> instruction: 0xf0400401
    191c:	movtlt	r8, #57690	; 0xe15a
    1920:	b	1492530 <__snprintf_chk@plt+0x1491430>
    1924:			; <UNDEFINED> instruction: 0xf0400301
    1928:			; <UNDEFINED> instruction: 0xf8df815c
    192c:	ldrbtmi	r3, [fp], #-1136	; 0xfffffb90
    1930:	bcs	db9a0 <__snprintf_chk@plt+0xda8a0>
    1934:	rscshi	pc, r8, r0, asr #32
    1938:			; <UNDEFINED> instruction: 0xf8c39a05
    193c:	blls	3ca644 <__snprintf_chk@plt+0x3c9544>
    1940:			; <UNDEFINED> instruction: 0xf8dfbb3b
    1944:	ldrbtmi	r3, [fp], #-1116	; 0xfffffba4
    1948:	movtcs	pc, #35027	; 0x88d3	; <UNPREDICTABLE>
    194c:			; <UNDEFINED> instruction: 0xf0002a00
    1950:			; <UNDEFINED> instruction: 0xf8df80cc
    1954:			; <UNDEFINED> instruction: 0xf8d36450
    1958:	svcls	0x00025344
    195c:	and	r4, r6, lr, ror r4
    1960:	movtcc	pc, #35030	; 0x88d6	; <UNPREDICTABLE>
    1964:			; <UNDEFINED> instruction: 0xf8534639
    1968:			; <UNDEFINED> instruction: 0xf0000025
    196c:	stccc	13, cr15, [r1, #-276]	; 0xfffffeec
    1970:	ldrbt	sp, [fp], #758	; 0x2f6
    1974:	blcs	2ddbc <__snprintf_chk@plt+0x2ccbc>
    1978:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    197c:	sbcsle	r2, r4, r0, lsl #18
    1980:	strtcc	pc, [r4], #-2271	; 0xfffff721
    1984:	andcs	r2, r0, #-2147483648	; 0x80000000
    1988:	andsvs	r4, r9, fp, ror r4
    198c:	movtcs	pc, #2243	; 0x8c3	; <UNPREDICTABLE>
    1990:	blmi	ff97b8ec <__snprintf_chk@plt+0xff97a7ec>
    1994:			; <UNDEFINED> instruction: 0xf8df2101
    1998:			; <UNDEFINED> instruction: 0xf8df7414
    199c:	stmiapl	lr!, {r2, r4, sl, sp}^
    19a0:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    19a4:	movtcc	pc, #2263	; 0x8d7	; <UNPREDICTABLE>
    19a8:			; <UNDEFINED> instruction: 0xf7ff6830
    19ac:			; <UNDEFINED> instruction: 0xf8dfeb56
    19b0:	ldmdbvs	fp!, {r2, sl, sp}^
    19b4:	ldmdavs	r0!, {r0, r8, sp}
    19b8:			; <UNDEFINED> instruction: 0xf7ff447a
    19bc:	ldmdbvs	fp!, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    19c0:			; <UNDEFINED> instruction: 0xf0002b00
    19c4:			; <UNDEFINED> instruction: 0xf8df80c3
    19c8:			; <UNDEFINED> instruction: 0xf8df83f0
    19cc:	ldmdbvs	sp!, {r4, r5, r6, r7, r8, r9, ip, pc}^
    19d0:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    19d4:			; <UNDEFINED> instruction: 0xf8d8e010
    19d8:	stccs	0, cr1, [r0, #-64]	; 0xffffffc0
    19dc:	svclt	0x0014464a
    19e0:	movwcs	r2, #41760	; 0xa320
    19e4:	eorvc	pc, r5, r1, asr r8	; <UNPREDICTABLE>
    19e8:	movwls	r2, #4353	; 0x1101
    19ec:	movwcs	pc, #29639	; 0x73c7	; <UNPREDICTABLE>
    19f0:			; <UNDEFINED> instruction: 0x9700b2ff
    19f4:	bl	c3f9f8 <__snprintf_chk@plt+0xc3e8f8>
    19f8:	ldmdavs	r0!, {r0, r8, sl, fp, ip, sp}
    19fc:	mvnle	r1, sl, ror #24
    1a00:	smlattcs	r1, pc, sp, r4
    1a04:	ldrbtmi	r4, [sp], #-2799	; 0xfffff511
    1a08:	ldrbtmi	r6, [sl], #-2096	; 0xfffff7d0
    1a0c:			; <UNDEFINED> instruction: 0xf7ff68eb
    1a10:	stmiavs	fp!, {r2, r5, r8, r9, fp, sp, lr, pc}
    1a14:			; <UNDEFINED> instruction: 0xf0002b00
    1a18:	svcmi	0x00eb8094
    1a1c:			; <UNDEFINED> instruction: 0x83acf8df
    1a20:	stmiavs	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    1a24:			; <UNDEFINED> instruction: 0x46b944f8
    1a28:			; <UNDEFINED> instruction: 0xf8d9e00d
    1a2c:	stccs	0, cr3, [r0, #-32]	; 0xffffffe0
    1a30:			; <UNDEFINED> instruction: 0xf04f4642
    1a34:	svclt	0x00140101
    1a38:	strcs	r2, [sl, -r0, lsr #14]
    1a3c:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    1a40:			; <UNDEFINED> instruction: 0xf7ff9700
    1a44:	vstrcc	d14, [r1, #-40]	; 0xffffffd8
    1a48:	stclne	8, cr6, [r9], #-192	; 0xffffff40
    1a4c:	stfmip	f5, [r0, #948]!	; 0x3b4
    1a50:	bmi	ff809e5c <__snprintf_chk@plt+0xff808d5c>
    1a54:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1a58:			; <UNDEFINED> instruction: 0xf8d5447a
    1a5c:			; <UNDEFINED> instruction: 0xf7ff3344
    1a60:			; <UNDEFINED> instruction: 0xf8d5eafc
    1a64:	blcs	e78c <__snprintf_chk@plt+0xd68c>
    1a68:	svcmi	0x00dbd066
    1a6c:	msrhi	SPSR_fs, #14614528	; 0xdf0000
    1a70:			; <UNDEFINED> instruction: 0xf8d5447f
    1a74:	ldrbtmi	r5, [r8], #836	; 0x344
    1a78:			; <UNDEFINED> instruction: 0xe00d46b9
    1a7c:	movtcc	pc, #35033	; 0x88d9	; <UNPREDICTABLE>
    1a80:	strbmi	r2, [r2], -r0, lsl #26
    1a84:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    1a88:			; <UNDEFINED> instruction: 0x2720bf14
    1a8c:			; <UNDEFINED> instruction: 0xf853270a
    1a90:	strls	r3, [r0, -r5, lsr #32]
    1a94:	b	ff83fa98 <__snprintf_chk@plt+0xff83e998>
    1a98:	ldmdavs	r0!, {r0, r8, sl, fp, ip, sp}
    1a9c:	mvnle	r1, sl, ror #24
    1aa0:	smlabtcs	r1, pc, sp, r4	; <UNPREDICTABLE>
    1aa4:	ldrbtmi	r4, [sp], #-2767	; 0xfffff531
    1aa8:	ldrbtmi	r6, [sl], #-2096	; 0xfffff7d0
    1aac:			; <UNDEFINED> instruction: 0xf7ff69eb
    1ab0:	stmibvs	fp!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    1ab4:	suble	r2, lr, r0, lsl #22
    1ab8:	msrhi	CPSR_fs, #14614528	; 0xdf0000
    1abc:	msrls	CPSR_fs, #14614528	; 0xdf0000
    1ac0:	ldrbtmi	r6, [r8], #2541	; 0x9ed
    1ac4:	strd	r4, [sp], -r9
    1ac8:			; <UNDEFINED> instruction: 0x3018f8d8
    1acc:	ldmdavs	r0!, {r8, sl, fp, sp}
    1ad0:	svclt	0x0014464a
    1ad4:	strcs	r2, [sl, -r0, lsr #14]
    1ad8:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    1adc:	strls	r2, [r0, -r1, lsl #2]
    1ae0:	b	feebfae4 <__snprintf_chk@plt+0xfeebe9e4>
    1ae4:	rscle	r3, pc, #1, 26	; 0x40
    1ae8:	cdpmi	7, 12, cr14, cr1, cr11, {1}
    1aec:			; <UNDEFINED> instruction: 0x4630447e
    1af0:	b	113faf4 <__snprintf_chk@plt+0x113e9f4>
    1af4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1af8:	strtmi	sp, [r8], -r0, rrx
    1afc:	b	ff5bfb00 <__snprintf_chk@plt+0xff5bea00>
    1b00:	stfvcp	f3, [r3], {112}	; 0x70
    1b04:	blcs	2107d0 <__snprintf_chk@plt+0x20f6d0>
    1b08:			; <UNDEFINED> instruction: 0x3013d8f7
    1b0c:	tstcs	r0, sl, lsl #4
    1b10:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b14:	rscsle	r2, r0, r0, lsl #16
    1b18:			; <UNDEFINED> instruction: 0xf0009902
    1b1c:	strb	pc, [ip, sp, ror #24]!	; <UNPREDICTABLE>
    1b20:			; <UNDEFINED> instruction: 0xf7ff4628
    1b24:	strt	lr, [r1], #-2792	; 0xfffff518
    1b28:	movtcs	pc, #2259	; 0x8d3	; <UNPREDICTABLE>
    1b2c:	svclt	0x00bc2a00
    1b30:			; <UNDEFINED> instruction: 0xf8c3220f
    1b34:	str	r2, [r2, -r0, asr #6]
    1b38:	andcs	r6, sl, r1, lsr r8
    1b3c:	b	fec3fb40 <__snprintf_chk@plt+0xfec3ea40>
    1b40:	ldmdavs	r1!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1b44:			; <UNDEFINED> instruction: 0xf7ff200a
    1b48:	str	lr, [r0, ip, lsr #21]
    1b4c:	andcs	r6, sl, r1, lsr r8
    1b50:	b	fe9bfb54 <__snprintf_chk@plt+0xfe9bea54>
    1b54:	ldmdavs	r1!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
    1b58:			; <UNDEFINED> instruction: 0xf7ff200a
    1b5c:	ldrbt	lr, [r0], r2, lsr #21
    1b60:	strmi	r4, [r1], -r4, lsr #21
    1b64:	ldrbmi	r4, [r0], -r3, lsr #12
    1b68:			; <UNDEFINED> instruction: 0xf7ff447a
    1b6c:	stmibmi	r2!, {r1, r9, fp, sp, lr, pc}
    1b70:	andcs	r2, r0, r5, lsl #4
    1b74:			; <UNDEFINED> instruction: 0xf7ff4479
    1b78:	smlabtcs	r0, ip, r9, lr
    1b7c:	ldrbmi	r4, [r0], -r2, lsl #12
    1b80:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b84:	andcs	r4, r5, #2572288	; 0x274000
    1b88:	andcs	r4, r0, r9, ror r4
    1b8c:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b90:	strmi	r2, [r2], -r0, lsl #2
    1b94:			; <UNDEFINED> instruction: 0xf7ff2001
    1b98:	bmi	fe67c350 <__snprintf_chk@plt+0xfe67b250>
    1b9c:	strtmi	r4, [fp], -r1, lsl #12
    1ba0:	ldrbtmi	r2, [sl], #-1
    1ba4:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ba8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bac:	andcs	r4, r5, #2441216	; 0x254000
    1bb0:			; <UNDEFINED> instruction: 0xe7ea4479
    1bb4:	andcs	r4, r5, #148, 18	; 0x250000
    1bb8:			; <UNDEFINED> instruction: 0xe7e64479
    1bbc:	b	b3fbc0 <__snprintf_chk@plt+0xb3eac0>
    1bc0:	stmdavs	r1, {r1, r4, r5, r9, sl, lr}
    1bc4:			; <UNDEFINED> instruction: 0xf7ff2001
    1bc8:	ldmibmi	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    1bcc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bd0:	stmibmi	pc, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    1bd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bd8:	stmibmi	lr, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1bdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1be0:	stmibmi	sp, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1be4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1be8:	stmibmi	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1bec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bf0:			; <UNDEFINED> instruction: 0xf7ffe7cb
    1bf4:	blmi	fe2bc3cc <__snprintf_chk@plt+0xfe2bb2cc>
    1bf8:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1bfc:	ldrdcc	pc, [r0], -r8
    1c00:			; <UNDEFINED> instruction: 0xf8326802
    1c04:			; <UNDEFINED> instruction: 0xf4177013
    1c08:	teqle	lr, r0, lsl #14
    1c0c:	andcs	r4, r5, #2179072	; 0x214000
    1c10:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1c14:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c18:	ldrdcc	pc, [r0], -r8
    1c1c:	strb	r4, [pc, #1538]	; 2226 <__snprintf_chk@plt+0x1126>
    1c20:	blls	414554 <__snprintf_chk@plt+0x413454>
    1c24:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    1c28:	tstls	r0, #634880	; 0x9b000
    1c2c:			; <UNDEFINED> instruction: 0xf77f2b00
    1c30:			; <UNDEFINED> instruction: 0xf8dfadcb
    1c34:	strcs	r9, [r0, #-500]	; 0xfffffe0c
    1c38:	ldrsbge	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    1c3c:	streq	lr, [r2], #2820	; 0xb04
    1c40:			; <UNDEFINED> instruction: 0x462f44f9
    1c44:			; <UNDEFINED> instruction: 0x46ab44fa
    1c48:	blls	439c5c <__snprintf_chk@plt+0x438b5c>
    1c4c:	addsmi	r3, pc, #262144	; 0x40000
    1c50:	andcs	sp, r5, #44, 20	; 0x2c000
    1c54:	andcs	r4, r0, r9, asr #12
    1c58:	blpl	13fdb0 <__snprintf_chk@plt+0x13ecb0>
    1c5c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c60:	strtmi	r4, [r8], -r1, lsl #12
    1c64:	stc2	0, cr15, [ip]
    1c68:			; <UNDEFINED> instruction: 0x46804631
    1c6c:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c70:	rscle	r2, sl, r0, lsl #16
    1c74:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c78:	ldrbmi	r4, [r2], -r3, asr #12
    1c7c:	bleq	7ddc0 <__snprintf_chk@plt+0x7ccc0>
    1c80:	andcs	r6, r0, r1, lsl #16
    1c84:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c88:	blmi	c7bc0c <__snprintf_chk@plt+0xc7ab0c>
    1c8c:	tstcs	r0, sl, lsl #4
    1c90:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1c94:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    1c98:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c9c:			; <UNDEFINED> instruction: 0xf7ff4631
    1ca0:	stmdacc	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
    1ca4:	andcs	fp, r1, r8, lsl pc
    1ca8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cac:			; <UNDEFINED> instruction: 0xf7ff4658
    1cb0:	ldmdbmi	pc, {r1, r5, r7, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1cb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1cb8:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cbc:			; <UNDEFINED> instruction: 0x46214633
    1cc0:	strtmi	r4, [r0], -r2, lsl #12
    1cc4:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cc8:	svclt	0x0000e59c
    1ccc:	muleq	r1, r2, sp
    1cd0:	andeq	r0, r0, r8, lsl #2
    1cd4:	andeq	r2, r1, r4, lsl #27
    1cd8:	ldrdeq	r2, [r1], -sl
    1cdc:	andeq	r0, r0, r8, lsr r1
    1ce0:	andeq	r0, r0, r0, lsr r1
    1ce4:	andeq	r2, r0, r6, lsl #5
    1ce8:	andeq	r2, r0, ip, asr r2
    1cec:	andeq	r2, r1, ip, ror lr
    1cf0:	andeq	r1, r0, lr, lsr #24
    1cf4:	andeq	r2, r0, r6, lsr r4
    1cf8:	andeq	r2, r0, r6, lsl r4
    1cfc:	andeq	r0, r0, r8, lsl r1
    1d00:	andeq	r0, r0, r4, lsr r1
    1d04:	andeq	r2, r1, r2, asr sl
    1d08:	andeq	r2, r0, r4, lsr #8
    1d0c:	andeq	r2, r0, sl, ror #2
    1d10:	andeq	r2, r1, r4, lsl #27
    1d14:	andeq	r2, r1, ip, ror sp
    1d18:	andeq	r2, r1, r6, asr sp
    1d1c:	andeq	r2, r0, r0, lsl r1
    1d20:	andeq	r2, r0, ip, lsl #2
    1d24:	andeq	r2, r0, r2, lsl #2
    1d28:	andeq	r0, r0, r4, lsl r1
    1d2c:	strdeq	r2, [r0], -r6
    1d30:	ldrdeq	r1, [r0], -r8
    1d34:	andeq	r1, r0, r6, asr #30
    1d38:	andeq	r2, r1, r4, asr #22
    1d3c:	andeq	r2, r0, lr, ror r0
    1d40:	andeq	r2, r1, sl, lsr r8
    1d44:	strdeq	r2, [r1], -r8
    1d48:	strdeq	r2, [r1], -lr
    1d4c:	strheq	r2, [r0], -r2	; <UNPREDICTABLE>
    1d50:	andeq	r0, r0, ip, lsl #2
    1d54:	andeq	r2, r1, r8, lsl fp
    1d58:	andeq	r0, r0, r0, asr #2
    1d5c:			; <UNDEFINED> instruction: 0x00012abe
    1d60:			; <UNDEFINED> instruction: 0x00001eb2
    1d64:	andeq	r2, r1, lr, asr #20
    1d68:	andeq	r2, r1, lr, lsl sl
    1d6c:	strdeq	r1, [r0], -r8
    1d70:	andeq	r1, r0, r4, ror #27
    1d74:	andeq	r2, r1, r2, asr r9
    1d78:	andeq	r2, r1, r0, ror #18
    1d7c:	andeq	r1, r0, r2, asr #26
    1d80:	andeq	r1, r0, ip, asr #26
    1d84:	andeq	r0, r0, r8, lsr #2
    1d88:	andeq	r2, r1, ip, ror #16
    1d8c:	muleq	r0, r8, ip
    1d90:	ldrdeq	r2, [r1], -r8
    1d94:	ldrdeq	r2, [r1], -r4
    1d98:	andeq	r2, r1, lr, lsr #14
    1d9c:	andeq	r2, r1, r6, ror #13
    1da0:	andeq	r2, r1, lr, asr #13
    1da4:			; <UNDEFINED> instruction: 0x000126b8
    1da8:	andeq	r2, r1, ip, lsl #13
    1dac:	andeq	r2, r1, r4, ror r6
    1db0:	andeq	r1, r0, lr, asr #23
    1db4:	andeq	r1, r0, r4, asr #23
    1db8:	andeq	r2, r1, r4, asr #12
    1dbc:			; <UNDEFINED> instruction: 0x00001bb6
    1dc0:	andeq	r2, r1, lr, lsl #12
    1dc4:	andeq	r1, r0, r6, lsl #23
    1dc8:	strdeq	r2, [r1], -r4
    1dcc:	andeq	r1, r0, r8, ror fp
    1dd0:	andeq	r2, r1, r0, asr #11
    1dd4:	andeq	r1, r0, ip, asr #22
    1dd8:	andeq	r2, r1, r4, lsr #11
    1ddc:	andeq	r1, r0, r6, lsr #22
    1de0:	andeq	r2, r1, lr, ror #10
    1de4:	andeq	r1, r0, r6, lsl #22
    1de8:	andeq	r2, r1, r2, asr r5
    1dec:	strdeq	r1, [r0], -r8
    1df0:	ldrdeq	r1, [r0], -r8
    1df4:	andeq	r1, r0, r0, ror #16
    1df8:			; <UNDEFINED> instruction: 0x000018bc
    1dfc:	andeq	r1, r0, r8, lsr #17
    1e00:	andeq	r1, r0, r6, lsr #16
    1e04:	andeq	r1, r0, r0, lsl #17
    1e08:	andeq	r1, r0, r8, ror r8
    1e0c:	andeq	r1, r0, r2, ror #16
    1e10:	andeq	r1, r0, sl, lsr #18
    1e14:	andeq	r1, r0, r2, lsl #18
    1e18:	andeq	r1, r0, lr, lsr r9
    1e1c:	andeq	r1, r0, lr, asr r9
    1e20:	andeq	r0, r0, r0, lsl r1
    1e24:	strdeq	r1, [r0], -r2
    1e28:	ldrdeq	r1, [r0], -r4
    1e2c:	andeq	r1, r0, r0, ror #19
    1e30:	andeq	r1, r0, r6, lsr r9
    1e34:	bleq	3df78 <__snprintf_chk@plt+0x3ce78>
    1e38:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1e3c:	strbtmi	fp, [sl], -r2, lsl #24
    1e40:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1e44:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1e48:	ldrmi	sl, [sl], #776	; 0x308
    1e4c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1e50:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1e54:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1e58:			; <UNDEFINED> instruction: 0xf85a4b06
    1e5c:	stmdami	r6, {r0, r1, ip, sp}
    1e60:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1e64:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e68:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e6c:	andeq	r2, r1, r0, asr r0
    1e70:	strdeq	r0, [r0], -ip
    1e74:	andeq	r0, r0, r4, lsr #2
    1e78:	andeq	r0, r0, ip, lsr #2
    1e7c:	ldr	r3, [pc, #20]	; 1e98 <__snprintf_chk@plt+0xd98>
    1e80:	ldr	r2, [pc, #20]	; 1e9c <__snprintf_chk@plt+0xd9c>
    1e84:	add	r3, pc, r3
    1e88:	ldr	r2, [r3, r2]
    1e8c:	cmp	r2, #0
    1e90:	bxeq	lr
    1e94:	b	fb8 <__gmon_start__@plt>
    1e98:	andeq	r2, r1, r0, lsr r0
    1e9c:	andeq	r0, r0, ip, lsl r1
    1ea0:	blmi	1d3ec0 <__snprintf_chk@plt+0x1d2dc0>
    1ea4:	bmi	1d308c <__snprintf_chk@plt+0x1d1f8c>
    1ea8:	addmi	r4, r3, #2063597568	; 0x7b000000
    1eac:	andle	r4, r3, sl, ror r4
    1eb0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1eb4:	ldrmi	fp, [r8, -r3, lsl #2]
    1eb8:	svclt	0x00004770
    1ebc:	andeq	r2, r1, r4, ror #2
    1ec0:	andeq	r2, r1, r0, ror #2
    1ec4:	andeq	r2, r1, ip
    1ec8:	andeq	r0, r0, r4, lsl #2
    1ecc:	stmdbmi	r9, {r3, fp, lr}
    1ed0:	bmi	2530b8 <__snprintf_chk@plt+0x251fb8>
    1ed4:	bne	2530c0 <__snprintf_chk@plt+0x251fc0>
    1ed8:	svceq	0x00cb447a
    1edc:			; <UNDEFINED> instruction: 0x01a1eb03
    1ee0:	andle	r1, r3, r9, asr #32
    1ee4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ee8:	ldrmi	fp, [r8, -r3, lsl #2]
    1eec:	svclt	0x00004770
    1ef0:	andeq	r2, r1, r8, lsr r1
    1ef4:	andeq	r2, r1, r4, lsr r1
    1ef8:	andeq	r1, r1, r0, ror #31
    1efc:	andeq	r0, r0, ip, lsr r1
    1f00:	blmi	2af328 <__snprintf_chk@plt+0x2ae228>
    1f04:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1f08:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1f0c:	blmi	2704c0 <__snprintf_chk@plt+0x26f3c0>
    1f10:	ldrdlt	r5, [r3, -r3]!
    1f14:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1f18:			; <UNDEFINED> instruction: 0xf7fe6818
    1f1c:			; <UNDEFINED> instruction: 0xf7ffefbe
    1f20:	blmi	1c1e24 <__snprintf_chk@plt+0x1c0d24>
    1f24:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1f28:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1f2c:	andeq	r2, r1, r6, lsl #2
    1f30:			; <UNDEFINED> instruction: 0x00011fb0
    1f34:	andeq	r0, r0, r0, lsl #2
    1f38:	andeq	r2, r1, sl, ror #1
    1f3c:	andeq	r2, r1, r6, ror #1
    1f40:	svclt	0x0000e7c4
    1f44:	ldrbmi	lr, [r0, sp, lsr #18]!
    1f48:	cdpcs	8, 0, cr6, cr1, cr6, {0}
    1f4c:	stcne	13, cr13, [ip, #-180]	; 0xffffff4c
    1f50:	strmi	r4, [r9], r0, lsl #13
    1f54:	bcc	ffffe098 <__snprintf_chk@plt+0xffffcf98>
    1f58:	and	r2, r2, r1, lsl #10
    1f5c:	adcmi	r3, lr, #4194304	; 0x400000
    1f60:			; <UNDEFINED> instruction: 0x4627dd10
    1f64:	bleq	1400bc <__snprintf_chk@plt+0x13efbc>
    1f68:	bcs	b5ff78 <__snprintf_chk@plt+0xb5ee78>
    1f6c:	strdcc	sp, [r1], -r6
    1f70:	svc	0x006ef7fe
    1f74:	beq	3e63c <__snprintf_chk@plt+0x3d53c>
    1f78:			; <UNDEFINED> instruction: 0xf8d8da07
    1f7c:	strcc	r6, [r1, #-0]
    1f80:	sfmle	f4, 2, [lr], #696	; 0x2b8
    1f84:	pop	{r4, r6, r9, sl, lr}
    1f88:			; <UNDEFINED> instruction: 0xf8d887f0
    1f8c:	stclne	0, cr3, [r9], #-0
    1f90:	blne	16d3878 <__snprintf_chk@plt+0x16d2778>
    1f94:	orreq	lr, r1, r9, lsl #22
    1f98:			; <UNDEFINED> instruction: 0xf7fe009a
    1f9c:			; <UNDEFINED> instruction: 0xf8d8ef9c
    1fa0:	blcc	4dfa8 <__snprintf_chk@plt+0x4cea8>
    1fa4:	andcc	pc, r0, r8, asr #17
    1fa8:			; <UNDEFINED> instruction: 0xf04fe7ec
    1fac:			; <UNDEFINED> instruction: 0xe7e93aff
    1fb0:	andcs	fp, r5, #112, 10	; 0x1c000000
    1fb4:	addlt	r4, r2, fp, lsl #24
    1fb8:	andcs	r4, r0, fp, lsl #22
    1fbc:	stmdbmi	fp, {r2, r3, r4, r5, r6, sl, lr}
    1fc0:	stmiapl	r3!, {r0, r1, r3, r8, sl, fp, lr}^
    1fc4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    1fc8:	svc	0x00a2f7fe
    1fcc:	tstcs	r1, r4, ror #18
    1fd0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1fd4:	stmdavs	r3!, {r8, r9, ip, pc}
    1fd8:	ldrtmi	r4, [r0], -r2, lsl #12
    1fdc:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fe0:	ldcllt	0, cr11, [r0, #-8]!
    1fe4:	strdeq	r1, [r1], -ip
    1fe8:	andeq	r0, r0, r8, lsr #2
    1fec:	andeq	r0, r0, ip, lsl #23
    1ff0:	andeq	r0, r0, r8, lsr r1
    1ff4:	andeq	r0, r0, sl, lsl #23
    1ff8:			; <UNDEFINED> instruction: 0x4604493c
    1ffc:	andcs	fp, r5, #8, 10	; 0x2000000
    2000:	andcs	r4, r0, r9, ror r4
    2004:	svc	0x0084f7fe
    2008:			; <UNDEFINED> instruction: 0xf7ff4621
    200c:	ldmdbmi	r8!, {r1, r5, r6, fp, sp, lr, pc}
    2010:	andcs	r2, r0, r5, lsl #4
    2014:	cfldrsmi	mvf4, [r7, #-484]!	; 0xfffffe1c
    2018:	svc	0x007af7fe
    201c:	ldrbtmi	r4, [sp], #-2870	; 0xfffff4ca
    2020:	stmiapl	fp!, {r0, r8, sp}^
    2024:			; <UNDEFINED> instruction: 0x4602681b
    2028:			; <UNDEFINED> instruction: 0xf7ff4620
    202c:	ldmdbmi	r3!, {r1, r2, r4, fp, sp, lr, pc}
    2030:	andcs	r2, r0, r5, lsl #4
    2034:			; <UNDEFINED> instruction: 0xf7fe4479
    2038:	strtmi	lr, [r1], -ip, ror #30
    203c:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2040:	andcs	r4, r5, #770048	; 0xbc000
    2044:	ldrbtmi	r2, [r9], #-0
    2048:	svc	0x0062f7fe
    204c:			; <UNDEFINED> instruction: 0xf7ff4621
    2050:	stmdbmi	ip!, {r6, fp, sp, lr, pc}
    2054:	andcs	r2, r0, r5, lsl #4
    2058:			; <UNDEFINED> instruction: 0xf7fe4479
    205c:	qsaxmi	lr, r1, sl
    2060:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2064:	andcs	r4, r5, #40, 18	; 0xa0000
    2068:	ldrbtmi	r2, [r9], #-0
    206c:	svc	0x0050f7fe
    2070:			; <UNDEFINED> instruction: 0xf7ff4621
    2074:	stmdbmi	r5!, {r1, r2, r3, r5, fp, sp, lr, pc}
    2078:	andcs	r2, r0, r5, lsl #4
    207c:			; <UNDEFINED> instruction: 0xf7fe4479
    2080:	strtmi	lr, [r1], -r8, asr #30
    2084:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2088:	andcs	r4, r5, #540672	; 0x84000
    208c:	ldrbtmi	r2, [r9], #-0
    2090:	svc	0x003ef7fe
    2094:			; <UNDEFINED> instruction: 0xf7ff4621
    2098:	ldmdbmi	lr, {r2, r3, r4, fp, sp, lr, pc}
    209c:	andcs	r2, r0, r5, lsl #4
    20a0:			; <UNDEFINED> instruction: 0xf7fe4479
    20a4:	qasxmi	lr, r1, r6
    20a8:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20ac:	andcs	r4, r5, #425984	; 0x68000
    20b0:	ldrbtmi	r2, [r9], #-0
    20b4:	svc	0x002cf7fe
    20b8:			; <UNDEFINED> instruction: 0xf7ff4621
    20bc:	ldmdbmi	r7, {r1, r3, fp, sp, lr, pc}
    20c0:	andcs	r2, r0, r5, lsl #4
    20c4:			; <UNDEFINED> instruction: 0xf7fe4479
    20c8:	blmi	57dd60 <__snprintf_chk@plt+0x57cc60>
    20cc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    20d0:	strtmi	r4, [r0], -r2, lsl #12
    20d4:	svc	0x00c0f7fe
    20d8:	stmiapl	fp!, {r1, r4, r8, r9, fp, lr}^
    20dc:	blne	1c144 <__snprintf_chk@plt+0x1b044>
    20e0:			; <UNDEFINED> instruction: 0xf080fab0
    20e4:			; <UNDEFINED> instruction: 0xf7fe0940
    20e8:	svclt	0x0000ef86
    20ec:	andeq	r0, r0, r0, ror fp
    20f0:	andeq	r0, r0, r8, ror #22
    20f4:	muleq	r1, sl, lr
    20f8:	andeq	r0, r0, r8, lsr r1
    20fc:	andeq	r0, r0, r4, ror #22
    2100:	andeq	r0, r0, lr, asr fp
    2104:	andeq	r0, r0, r8, lsl #23
    2108:	ldrdeq	r0, [r0], -r2
    210c:	andeq	r0, r0, ip, lsl #24
    2110:	andeq	r0, r0, r2, lsl #30
    2114:	andeq	r0, r0, r8, lsr #24
    2118:	andeq	r0, r0, r2, asr #24
    211c:	andeq	r0, r0, r8, ror #24
    2120:	andeq	r0, r0, sl, ror ip
    2124:	andeq	r0, r0, r4, lsl r1
    2128:	andcs	r4, r5, #2392064	; 0x248000
    212c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2130:	andcs	r4, r0, r4, lsl #12
    2134:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2138:			; <UNDEFINED> instruction: 0xf7fe4621
    213c:	blmi	fe3be06c <__snprintf_chk@plt+0xfe3bcf6c>
    2140:	andcs	r4, r5, #2272	; 0x8e0
    2144:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    2148:	blcs	9c1bc <__snprintf_chk@plt+0x9b0bc>
    214c:	rscshi	pc, r7, r0
    2150:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    2154:	stcmi	0, cr2, [fp]
    2158:	mrc	7, 6, APSR_nzcv, cr10, cr14, {7}
    215c:	smlabbcs	r1, sl, fp, r4
    2160:	ldmpl	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2164:			; <UNDEFINED> instruction: 0x4602681b
    2168:			; <UNDEFINED> instruction: 0xf7fe4620
    216c:	stmibmi	r7, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2170:	andcs	r2, r0, r5, lsl #4
    2174:			; <UNDEFINED> instruction: 0xf7fe4479
    2178:	strtmi	lr, [r1], -ip, asr #29
    217c:	svc	0x00a8f7fe
    2180:	andcs	r4, r5, #2146304	; 0x20c000
    2184:	ldrbtmi	r2, [r9], #-0
    2188:	mcr	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    218c:			; <UNDEFINED> instruction: 0xf7fe4621
    2190:	stmibmi	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2194:	andcs	r2, r0, r5, lsl #4
    2198:			; <UNDEFINED> instruction: 0xf7fe4479
    219c:			; <UNDEFINED> instruction: 0x4621eeba
    21a0:	svc	0x0096f7fe
    21a4:	andcs	r4, r5, #124, 18	; 0x1f0000
    21a8:	ldrbtmi	r2, [r9], #-0
    21ac:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    21b0:			; <UNDEFINED> instruction: 0xf7fe4621
    21b4:	ldmdbmi	r9!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    21b8:	andcs	r2, r0, r5, lsl #4
    21bc:			; <UNDEFINED> instruction: 0xf7fe4479
    21c0:	strtmi	lr, [r1], -r8, lsr #29
    21c4:	svc	0x0084f7fe
    21c8:	andcs	r4, r5, #1916928	; 0x1d4000
    21cc:	ldrbtmi	r2, [r9], #-0
    21d0:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    21d4:			; <UNDEFINED> instruction: 0xf7fe4621
    21d8:	ldmdbmi	r2!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    21dc:	andcs	r2, r0, r5, lsl #4
    21e0:			; <UNDEFINED> instruction: 0xf7fe4479
    21e4:			; <UNDEFINED> instruction: 0x4621ee96
    21e8:	svc	0x0072f7fe
    21ec:	andcs	r4, r5, #1802240	; 0x1b8000
    21f0:	ldrbtmi	r2, [r9], #-0
    21f4:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    21f8:			; <UNDEFINED> instruction: 0xf7fe4621
    21fc:	andcs	lr, r5, #424	; 0x1a8
    2200:	andcs	r4, r0, r9, lsr #12
    2204:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2208:			; <UNDEFINED> instruction: 0xf7fe4621
    220c:	stmdbmi	r7!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    2210:	andcs	r2, r0, r5, lsl #4
    2214:			; <UNDEFINED> instruction: 0xf7fe4479
    2218:			; <UNDEFINED> instruction: 0x4621ee7c
    221c:	svc	0x0058f7fe
    2220:	andcs	r4, r5, #1622016	; 0x18c000
    2224:	ldrbtmi	r2, [r9], #-0
    2228:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    222c:			; <UNDEFINED> instruction: 0xf7fe4621
    2230:	stmdbmi	r0!, {r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    2234:	andcs	r2, r0, r5, lsl #4
    2238:			; <UNDEFINED> instruction: 0xf7fe4479
    223c:	strtmi	lr, [r1], -sl, ror #28
    2240:	svc	0x0046f7fe
    2244:	andcs	r4, r5, #92, 18	; 0x170000
    2248:	ldrbtmi	r2, [r9], #-0
    224c:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2250:			; <UNDEFINED> instruction: 0xf7fe4621
    2254:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    2258:	andcs	r2, r0, r5, lsl #4
    225c:			; <UNDEFINED> instruction: 0xf7fe4479
    2260:			; <UNDEFINED> instruction: 0x4621ee58
    2264:	svc	0x0034f7fe
    2268:	strtmi	r2, [r9], -r5, lsl #4
    226c:			; <UNDEFINED> instruction: 0xf7fe2000
    2270:			; <UNDEFINED> instruction: 0x4621ee50
    2274:	svc	0x002cf7fe
    2278:	andcs	r4, r5, #1327104	; 0x144000
    227c:	ldrbtmi	r2, [r9], #-0
    2280:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2284:			; <UNDEFINED> instruction: 0xf7fe4621
    2288:	stmdbmi	lr, {r2, r5, r8, r9, sl, fp, sp, lr, pc}^
    228c:	andcs	r2, r0, r5, lsl #4
    2290:			; <UNDEFINED> instruction: 0xf7fe4479
    2294:			; <UNDEFINED> instruction: 0x4621ee3e
    2298:	svc	0x001af7fe
    229c:	andcs	r4, r5, #1212416	; 0x128000
    22a0:	ldrbtmi	r2, [r9], #-0
    22a4:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    22a8:			; <UNDEFINED> instruction: 0xf7fe4621
    22ac:	andcs	lr, r5, #18, 30	; 0x48
    22b0:	andcs	r4, r0, r9, lsr #12
    22b4:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    22b8:			; <UNDEFINED> instruction: 0xf7fe4621
    22bc:	andcs	lr, r5, #10, 30	; 0x28
    22c0:	andcs	r4, r0, r9, lsr #12
    22c4:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    22c8:			; <UNDEFINED> instruction: 0xf7fe4621
    22cc:	ldmdbmi	pc!, {r1, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    22d0:	andcs	r2, r0, r5, lsl #4
    22d4:			; <UNDEFINED> instruction: 0xf7fe4479
    22d8:			; <UNDEFINED> instruction: 0x4621ee1c
    22dc:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    22e0:	andcs	r4, r5, #966656	; 0xec000
    22e4:	ldrbtmi	r2, [r9], #-0
    22e8:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    22ec:			; <UNDEFINED> instruction: 0xf7fe4621
    22f0:	blmi	e3deb8 <__snprintf_chk@plt+0xe3cdb8>
    22f4:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    22f8:	blcs	9c36c <__snprintf_chk@plt+0x9b26c>
    22fc:	ldmdbmi	r6!, {r1, r5, ip, lr, pc}
    2300:	ldrbtmi	r2, [r9], #-0
    2304:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2308:	strmi	r2, [r2], -r1, lsl #2
    230c:			; <UNDEFINED> instruction: 0xf7fe4620
    2310:	ldmdbmi	r2!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    2314:	andcs	r2, r0, r5, lsl #4
    2318:			; <UNDEFINED> instruction: 0xf7fe4479
    231c:	blmi	c3db0c <__snprintf_chk@plt+0xc3ca0c>
    2320:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2324:	strtmi	r4, [r0], -r2, lsl #12
    2328:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    232c:	ldmpl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    2330:	blne	1c398 <__snprintf_chk@plt+0x1b298>
    2334:			; <UNDEFINED> instruction: 0xf080fab0
    2338:			; <UNDEFINED> instruction: 0xf7fe0940
    233c:	stmdbmi	sl!, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    2340:	smlsdx	r7, r9, r4, r4
    2344:	andcs	r4, r0, r9, lsr #18
    2348:			; <UNDEFINED> instruction: 0xf7fe4479
    234c:	smlattcs	r1, r2, sp, lr
    2350:	strtmi	r4, [r0], -r2, lsl #12
    2354:	mcr	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2358:	andcs	r4, r5, #606208	; 0x94000
    235c:	ldrbtmi	r2, [r9], #-0
    2360:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    2364:	tstcs	r1, r3, lsr #22
    2368:			; <UNDEFINED> instruction: 0x4602447b
    236c:			; <UNDEFINED> instruction: 0xf7fe4620
    2370:			; <UNDEFINED> instruction: 0xe7dbee74
    2374:	andeq	r0, r0, r2, asr #20
    2378:	ldrdeq	r1, [r1], -r0
    237c:	andeq	r1, r1, r2, ror sp
    2380:	andeq	r0, r0, r6, lsr #24
    2384:	andeq	r0, r0, r0, lsr lr
    2388:	andeq	r0, r0, r8, lsr r1
    238c:	andeq	r0, r0, r4, lsr #20
    2390:	andeq	r0, r0, lr, lsl ip
    2394:	andeq	r0, r0, r0, asr #24
    2398:	andeq	r0, r0, r2, asr ip
    239c:	andeq	r0, r0, ip, ror #24
    23a0:	muleq	r0, r6, ip
    23a4:	ldrdeq	r0, [r0], -r8
    23a8:	strdeq	r0, [r0], -r6
    23ac:	andeq	r0, r0, ip, lsl #26
    23b0:	andeq	r0, r0, lr, ror #26
    23b4:	muleq	r0, r4, sp
    23b8:	andeq	r0, r0, r2, asr #27
    23bc:	andeq	r0, r0, r4, ror #27
    23c0:	strdeq	r0, [r0], -r6
    23c4:	andeq	r0, r0, r8, lsl #28
    23c8:	andeq	r0, r0, sl, ror #28
    23cc:	strdeq	r0, [r0], -r4
    23d0:	andeq	r0, r0, lr, lsl #20
    23d4:	andeq	r1, r1, lr, lsl sp
    23d8:			; <UNDEFINED> instruction: 0x00000fb2
    23dc:	andeq	r0, r0, r4, lsl sl
    23e0:	andeq	r1, r0, lr, lsr r0
    23e4:	andeq	r0, r0, r4, lsl r1
    23e8:	andeq	r0, r0, r0, lsl sl
    23ec:	andeq	r0, r0, ip, lsl #29
    23f0:	andeq	r0, r0, lr, asr #19
    23f4:	andeq	r0, r0, r0, asr #30
    23f8:	svcmi	0x00f0e92d
    23fc:			; <UNDEFINED> instruction: 0xf8df460d
    2400:			; <UNDEFINED> instruction: 0xf6ad930c
    2404:	bmi	ff08587c <__snprintf_chk@plt+0xff08477c>
    2408:	blmi	ff0937f4 <__snprintf_chk@plt+0xff0926f4>
    240c:	svcmi	0x00c2447a
    2410:	ldrdne	pc, [r4], -r9
    2414:	ldrbtmi	r5, [pc], #-2259	; 241c <__snprintf_chk@plt+0x131c>
    2418:	svclt	0x00182800
    241c:	ldmdavs	fp, {r0, r7, r9, lr}
    2420:	ldmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    2424:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0xf04fbf0c
    242c:			; <UNDEFINED> instruction: 0xf04f0a01
    2430:	tstle	sp, r0, lsl #20
    2434:	blmi	fedd4f20 <__snprintf_chk@plt+0xfedd3e20>
    2438:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    243c:			; <UNDEFINED> instruction: 0xf8dd681a
    2440:	subsmi	r3, sl, r4, lsl r8
    2444:	msrhi	SPSR_, r0, asr #32
    2448:	ldceq	6, cr15, [ip, #-52]	; 0xffffffcc
    244c:	svchi	0x00f0e8bd
    2450:	stmdavc	fp!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    2454:	addcs	r4, r0, #182272	; 0x2c800
    2458:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    245c:	strmi	r9, [r4], -r0
    2460:			; <UNDEFINED> instruction: 0xf7fe4640
    2464:	ldrbmi	lr, [r1], -r0, ror #27
    2468:			; <UNDEFINED> instruction: 0xf7fe4640
    246c:	strmi	lr, [r6], -lr, lsl #27
    2470:	eorsle	r1, ip, r0, ror ip
    2474:	bleq	a3e8b0 <__snprintf_chk@plt+0xa3d7b0>
    2478:	andcs	r4, r3, r1, lsr r6
    247c:			; <UNDEFINED> instruction: 0xf7fe465a
    2480:	stmiblt	r8, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    2484:	ldrdcs	pc, [r8], -r9
    2488:			; <UNDEFINED> instruction: 0xf8d9b192
    248c:			; <UNDEFINED> instruction: 0xf8db100c
    2490:	mcrne	0, 2, r0, cr11, cr8, {0}
    2494:	addeq	lr, r1, #2048	; 0x800
    2498:			; <UNDEFINED> instruction: 0xf852e004
    249c:	blcc	498b4 <__snprintf_chk@plt+0x487b4>
    24a0:	andle	r4, r5, r1, lsl #5
    24a4:	mvnsle	r1, r9, asr ip
    24a8:			; <UNDEFINED> instruction: 0xf7fe4630
    24ac:	bfi	lr, lr, (invalid: 28:1)
    24b0:	strbmi	r2, [r1], -r0, lsl #5
    24b4:			; <UNDEFINED> instruction: 0xf7fe4630
    24b8:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    24bc:	strdcs	sp, [r9, -r4]!
    24c0:			; <UNDEFINED> instruction: 0xf04f4640
    24c4:			; <UNDEFINED> instruction: 0xf8880900
    24c8:			; <UNDEFINED> instruction: 0xf7fe907f
    24cc:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    24d0:	strmi	sp, [r2], -sl, ror #1
    24d4:			; <UNDEFINED> instruction: 0xf8022105
    24d8:	ldrmi	r9, [r0], -r1, lsl #22
    24dc:	blcs	83a4ec <__snprintf_chk@plt+0x8393ec>
    24e0:	andsle	r4, r7, r2, lsl #12
    24e4:	blcc	8052c <__snprintf_chk@plt+0x7f42c>
    24e8:	mvnsle	r2, r0, lsl #22
    24ec:	stmiavs	fp!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    24f0:	addsle	r2, pc, r0, lsl #22
    24f4:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    24f8:	andcs	r4, r5, #2260992	; 0x228000
    24fc:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2500:			; <UNDEFINED> instruction: 0xf7fe4650
    2504:	strbmi	lr, [r3], -r6, lsl #26
    2508:	strmi	r4, [r2], -r1, lsr #12
    250c:			; <UNDEFINED> instruction: 0xf7fe4650
    2510:			; <UNDEFINED> instruction: 0xe78fed30
    2514:	mvnle	r3, r1, lsl #18
    2518:			; <UNDEFINED> instruction: 0xf7fe220a
    251c:	blmi	fe0bd834 <__snprintf_chk@plt+0xfe0bc734>
    2520:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2524:	cmnlt	r1, r2, lsl #12
    2528:			; <UNDEFINED> instruction: 0x1e436958
    252c:	orreq	lr, r0, r1, lsl #22
    2530:			; <UNDEFINED> instruction: 0xf851e004
    2534:	blcc	4594c <__snprintf_chk@plt+0x4484c>
    2538:	mulle	r2, r0, r2
    253c:	mvnsle	r1, r8, asr ip
    2540:			; <UNDEFINED> instruction: 0x4640e7b2
    2544:	andls	r2, r5, #40, 2
    2548:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    254c:	adcle	r2, fp, r0, lsl #16
    2550:			; <UNDEFINED> instruction: 0xf1004b76
    2554:	bls	144560 <__snprintf_chk@plt+0x143460>
    2558:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    255c:	ldmibvs	fp, {r0, r4, r5, r6, r7, r8, ip, sp, pc}^
    2560:	adcle	r2, r1, r0, lsl #22
    2564:	stmdavc	r3, {r0, r3, r4, r7, r9, sl, lr}^
    2568:	beq	fe27d174 <__snprintf_chk@plt+0xfe27c074>
    256c:	strls	r9, [r6, #-1029]	; 0xfffffbfb
    2570:	ldrmi	r4, [ip], -r5, asr #12
    2574:			; <UNDEFINED> instruction: 0x469246d0
    2578:			; <UNDEFINED> instruction: 0xf1b9e002
    257c:	addsle	r0, r3, r1, lsl #18
    2580:	stceq	8, cr15, [r4, #-352]	; 0xfffffea0
    2584:	adcmi	r7, r2, #131072	; 0x20000
    2588:			; <UNDEFINED> instruction: 0x4629d1f7
    258c:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    2590:	mvnsle	r2, r0, lsl #16
    2594:	ldmib	sp, {r3, r5, r7, r9, sl, lr}^
    2598:	ldrbmi	r4, [r2], -r5, lsl #10
    259c:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    25a0:	tstlt	fp, #110592	; 0x1b000
    25a4:	ldmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    25a8:	andls	r4, r5, #32, 12	; 0x2000000
    25ac:			; <UNDEFINED> instruction: 0xf0004649
    25b0:	stmdacs	r0, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    25b4:	svcge	0x0078f47f
    25b8:	ldmdbmi	pc, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    25bc:	bls	1537b0 <__snprintf_chk@plt+0x1526b0>
    25c0:			; <UNDEFINED> instruction: 0xf8d34479
    25c4:			; <UNDEFINED> instruction: 0x3128c000
    25c8:	vpmax.u8	<illegal reg q7.5>, q0, q6
    25cc:	strle	r0, [sl, #-2011]	; 0xfffff825
    25d0:	bl	2427e4 <__snprintf_chk@plt+0x2416e4>
    25d4:	strmi	r0, [fp], #-3587	; 0xfffff1fd
    25d8:	rsc	pc, r0, #14548992	; 0xde0000
    25dc:	rsccc	pc, r0, #13828096	; 0xd30000
    25e0:			; <UNDEFINED> instruction: 0xf47f459e
    25e4:	andcc	sl, r1, r1, ror #30
    25e8:	mvnle	r2, r6, lsl #16
    25ec:	stmdbmi	ip!, {r0, r2, r3, r9, ip, sp, lr, pc}
    25f0:	strls	r1, [r0], #-2003	; 0xfffff82d
    25f4:	beq	7e738 <__snprintf_chk@plt+0x7d638>
    25f8:			; <UNDEFINED> instruction: 0xf8cd4648
    25fc:	vhadd.s8	d26, d0, d4
    2600:			; <UNDEFINED> instruction: 0xf8db31e7
    2604:			; <UNDEFINED> instruction: 0xf7feb018
    2608:	stmdavs	fp!, {r1, r2, r3, r4, sl, fp, sp, lr, pc}^
    260c:	teqle	ip, r0, lsl #22
    2610:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2614:	tstcs	r0, r9, asr #22
    2618:			; <UNDEFINED> instruction: 0xf8d3447b
    261c:	andvs	r2, r1, r0, asr #6
    2620:	stmdacs	r2, {r3, r4, fp, sp, lr}
    2624:	strmi	sp, [r8], -r8, rrx
    2628:			; <UNDEFINED> instruction: 0xf7fe4621
    262c:	stmiavs	fp!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    2630:	svclt	0x00182b00
    2634:	tstle	r2, r0, lsl #16
    2638:	stmiblt	r3, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    263c:	ldmdblt	r3!, {r0, r1, r3, r5, r7, fp, sp, lr}^
    2640:	blcs	1c7f4 <__snprintf_chk@plt+0x1b6f4>
    2644:	svcge	0x0030f47f
    2648:	blcs	1cafc <__snprintf_chk@plt+0x1b9fc>
    264c:	svcge	0x002cf43f
    2650:			; <UNDEFINED> instruction: 0x4622493b
    2654:	ldrbtmi	r2, [r9], #-1
    2658:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    265c:	blmi	e7c2f4 <__snprintf_chk@plt+0xe7b1f4>
    2660:	ldmpl	fp!, {r3, r4, r6, r9, sl, lr}^
    2664:			; <UNDEFINED> instruction: 0xf7fe681d
    2668:	bmi	dfdab0 <__snprintf_chk@plt+0xdfc9b0>
    266c:	tstcs	r1, fp, asr #12
    2670:	andhi	pc, r8, sp, asr #17
    2674:	strls	r4, [r1], #-1146	; 0xfffffb86
    2678:	strtmi	r9, [r8], -r0
    267c:	stcl	7, cr15, [ip], #1016	; 0x3f8
    2680:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    2684:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    2688:	bge	23c2c8 <__snprintf_chk@plt+0x23b1c8>
    268c:			; <UNDEFINED> instruction: 0xf10d4b2d
    2690:			; <UNDEFINED> instruction: 0xf8cd0c24
    2694:			; <UNDEFINED> instruction: 0x4611c018
    2698:	mrsls	r2, SP_usr
    269c:	andvs	r4, sl, r8, asr r6
    26a0:	ldmpl	fp!, {r0, r3, r9, ip, pc}^
    26a4:	movwls	r6, #30747	; 0x781b
    26a8:	stcl	7, cr15, [lr], #1016	; 0x3f8
    26ac:	ldrbmi	r9, [r1], -r7, lsl #22
    26b0:			; <UNDEFINED> instruction: 0xf8cd4a27
    26b4:	ldrbtmi	r8, [sl], #-8
    26b8:	andls	r9, r0, r1, lsl #8
    26bc:			; <UNDEFINED> instruction: 0x464b4618
    26c0:	stcl	7, cr15, [sl], {254}	; 0xfe
    26c4:	ldmpl	fp!, {r0, r1, r5, r8, r9, fp, lr}^
    26c8:			; <UNDEFINED> instruction: 0xf7fe6818
    26cc:	blmi	8bd6cc <__snprintf_chk@plt+0x8bc5cc>
    26d0:	ldrdeq	lr, [r5, -sp]
    26d4:	ldmpl	fp!, {r1, r3, r9, sp}^
    26d8:			; <UNDEFINED> instruction: 0xf7fe681b
    26dc:	blls	17d5e4 <__snprintf_chk@plt+0x17c4e4>
    26e0:	ldmdavs	r8, {r0, ip, sp}
    26e4:			; <UNDEFINED> instruction: 0xf7fed00d
    26e8:	blls	17da00 <__snprintf_chk@plt+0x17c900>
    26ec:	ldmdavs	r8, {fp, sp}
    26f0:			; <UNDEFINED> instruction: 0xf7fedd07
    26f4:			; <UNDEFINED> instruction: 0xe78bebf6
    26f8:			; <UNDEFINED> instruction: 0x46204611
    26fc:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2700:			; <UNDEFINED> instruction: 0xf7fee795
    2704:	strb	lr, [pc], lr, ror #23
    2708:	stc	7, cr15, [lr], {254}	; 0xfe
    270c:	andeq	r1, r1, ip, lsl #24
    2710:	andeq	r1, r1, ip, lsr #21
    2714:	andeq	r0, r0, r8, lsl #2
    2718:	andeq	r1, r1, r2, lsr #21
    271c:	andeq	r1, r1, r0, lsl #21
    2720:	andeq	r0, r0, r2, lsl pc
    2724:	andeq	r0, r0, r0, lsl #29
    2728:	strdeq	r1, [r1], -r4
    272c:			; <UNDEFINED> instruction: 0x00011abc
    2730:	andeq	r1, r1, r6, ror sl
    2734:	andeq	r1, r1, r8, asr #20
    2738:	andeq	r1, r1, r4, asr sl
    273c:	strdeq	r1, [r1], -ip
    2740:	andeq	r0, r0, r2, lsr #30
    2744:	andeq	r0, r0, r4, lsl r1
    2748:	andeq	r0, r0, r8, lsr sp
    274c:	andeq	r0, r0, r2, asr r7
    2750:	ldrdeq	r0, [r0], -sl
    2754:	andeq	r0, r0, r8, lsr #2
    2758:	andeq	r0, r0, r0, lsr #2
    275c:			; <UNDEFINED> instruction: 0x460cb510
    2760:	bl	ffa40760 <__snprintf_chk@plt+0xffa3f660>
    2764:	ldfltd	f3, [r0, #-0]
    2768:	strmi	r4, [r1], -r3, lsl #20
    276c:	andcs	r4, r1, r3, lsr #12
    2770:			; <UNDEFINED> instruction: 0xf7fe447a
    2774:	svclt	0x0000ebfe
    2778:	andeq	r0, r0, r8, asr ip
    277c:	andeq	r0, r0, r0
    2780:	blmi	714ff4 <__snprintf_chk@plt+0x713ef4>
    2784:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2788:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    278c:	strmi	r4, [pc], -r4, lsl #12
    2790:	ldmdavs	fp, {r9, sl, sp}
    2794:			; <UNDEFINED> instruction: 0xf04f9303
    2798:	strls	r0, [r2], -r0, lsl #6
    279c:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    27a0:	bicslt	r4, r4, r5, lsl #12
    27a4:	biclt	r7, r3, r3, lsr #16
    27a8:	andvs	sl, r6, r2, lsl #18
    27ac:	strtmi	r2, [r0], -sl, lsl #4
    27b0:	bl	1e407b0 <__snprintf_chk@plt+0x1e3f6b0>
    27b4:	stmiblt	r9, {r0, r3, r5, fp, sp, lr}
    27b8:	adcmi	r9, r3, #2048	; 0x800
    27bc:	blcs	32424 <__snprintf_chk@plt+0x31324>
    27c0:	ldmdavc	fp, {r2, r3, ip, lr, pc}
    27c4:	bmi	330d18 <__snprintf_chk@plt+0x32fc18>
    27c8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    27cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27d0:	subsmi	r9, sl, r3, lsl #22
    27d4:	andlt	sp, r5, r9, lsl #2
    27d8:	stmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    27dc:	ldrtmi	r4, [fp], -r7, lsl #20
    27e0:	strls	r2, [r0], #-1
    27e4:			; <UNDEFINED> instruction: 0xf7fe447a
    27e8:			; <UNDEFINED> instruction: 0xf7feebc4
    27ec:	svclt	0x0000eb9e
    27f0:	andeq	r1, r1, r4, lsr r7
    27f4:	andeq	r0, r0, r8, lsl #2
    27f8:	andeq	r1, r1, lr, ror #13
    27fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2800:	blmi	6d5070 <__snprintf_chk@plt+0x6d3f70>
    2804:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2808:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    280c:	strmi	r4, [pc], -r4, lsl #12
    2810:	ldmdavs	fp, {r9, sl, sp}
    2814:			; <UNDEFINED> instruction: 0xf04f9303
    2818:	strls	r0, [r2], -r0, lsl #6
    281c:	bl	fff4081c <__snprintf_chk@plt+0xfff3f71c>
    2820:	biclt	r4, ip, r5, lsl #12
    2824:			; <UNDEFINED> instruction: 0xb1bb7823
    2828:	andvs	sl, r6, r2, lsl #18
    282c:			; <UNDEFINED> instruction: 0xf7fe4620
    2830:	stmdavs	r9!, {r1, r2, r3, sl, fp, sp, lr, pc}
    2834:	blls	b0e60 <__snprintf_chk@plt+0xafd60>
    2838:	svclt	0x001842a3
    283c:	andle	r2, ip, r0, lsl #22
    2840:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    2844:	blmi	295078 <__snprintf_chk@plt+0x293f78>
    2848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    284c:	blls	dc8bc <__snprintf_chk@plt+0xdb7bc>
    2850:	qaddle	r4, sl, r9
    2854:	ldcllt	0, cr11, [r0, #20]!
    2858:	bmi	1dc904 <__snprintf_chk@plt+0x1db804>
    285c:	andcs	r4, r1, fp, lsr r6
    2860:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2864:	bl	fe140864 <__snprintf_chk@plt+0xfe13f764>
    2868:	bl	17c0868 <__snprintf_chk@plt+0x17bf768>
    286c:			; <UNDEFINED> instruction: 0x000116b4
    2870:	andeq	r0, r0, r8, lsl #2
    2874:	andeq	r1, r1, r0, ror r6
    2878:	andeq	r0, r0, r2, ror lr
    287c:			; <UNDEFINED> instruction: 0x460eb5f0
    2880:	strmi	fp, [r7], -r3, lsl #1
    2884:	rsble	r2, r7, r0, lsl #16
    2888:	stccs	8, cr7, [r0], {4}
    288c:			; <UNDEFINED> instruction: 0xf7fed064
    2890:	ldrtmi	lr, [fp], -r6, lsr #23
    2894:	and	r6, r1, r2, lsl #16
    2898:	svcmi	0x0001f813
    289c:	andspl	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    28a0:	andpl	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    28a4:	stfcsd	f5, [sp], #-992	; 0xfffffc20
    28a8:	stccs	0, cr13, [fp], #-304	; 0xfffffed0
    28ac:	ldmdavc	ip, {r1, r8, r9, sl, fp, ip, sp, pc}^
    28b0:			; <UNDEFINED> instruction: 0xf8323301
    28b4:	streq	r5, [r9, #-20]!	; 0xffffffec
    28b8:	cdp	5, 11, cr13, cr2, cr11, {2}
    28bc:	ldrmi	r6, [r9], -r4, lsl #22
    28c0:	blvc	bfdf44 <__snprintf_chk@plt+0xbfce44>
    28c4:	svcpl	0x0001f811
    28c8:	andspl	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    28cc:	cfsh64	mvdx0, mvdx7, #29
    28d0:	ldrbtle	r7, [r7], #2822	; 0xb06
    28d4:	bleq	b3df58 <__snprintf_chk@plt+0xb3ce58>
    28d8:	blpl	13e3a8 <__snprintf_chk@plt+0x13d2a8>
    28dc:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    28e0:	svcmi	0x0001f813
    28e4:	bne	43e104 <__snprintf_chk@plt+0x43d004>
    28e8:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    28ec:	cdp	5, 11, cr0, cr8, cr9, {0}
    28f0:	vmls.f64	d6, d22, d6
    28f4:	vdiv.f64	d0, d7, d7
    28f8:	strbtle	r7, [pc], #2821	; 2900 <__snprintf_chk@plt+0x1800>
    28fc:			; <UNDEFINED> instruction: 0xf004b1ec
    2900:	cfstrscs	mvf0, [ip], #-1012	; 0xfffffc0c
    2904:	ldmdavc	r9, {r1, r4, r5, r8, ip, lr, pc}^
    2908:			; <UNDEFINED> instruction: 0xf8323301
    290c:	streq	r4, [r5, #-17]!	; 0xffffffef
    2910:	cfldr32	mvfx13, [pc, #72]	; 2960 <__snprintf_chk@plt+0x1860>
    2914:	vmov.32	r6, d2[1]
    2918:	ldmdbcc	r0!, {r2, r8, r9, fp, ip, lr}
    291c:	bne	43e140 <__snprintf_chk@plt+0x43d040>
    2920:	svcne	0x0001f813
    2924:	andsmi	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    2928:	cdp	5, 11, cr0, cr8, cr4, {1}
    292c:	vmls.f64	d7, d23, d7
    2930:	vdiv.f64	d0, d6, d6
    2934:	ldrbtle	r6, [r0], #2821	; 0xb05
    2938:	tstlt	r8, r1, ror r9
    293c:	bleq	103e408 <__snprintf_chk@plt+0x103d308>
    2940:	ldcllt	0, cr11, [r0, #12]!
    2944:	andcs	r7, r1, ip, asr r8
    2948:			; <UNDEFINED> instruction: 0xf8324403
    294c:	streq	r5, [r9, #-20]!	; 0xffffffec
    2950:	cfldrs	mvf13, [pc, #716]	; 2c24 <__snprintf_chk@plt+0x1b24>
    2954:	ldrb	r0, [r1, sp, lsl #22]
    2958:	bl	17c0958 <__snprintf_chk@plt+0x17bf858>
    295c:	ldrtmi	r4, [r3], -ip, lsl #20
    2960:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2964:	strls	r2, [r0, -r1]
    2968:	bl	c0968 <__snprintf_chk@plt+0xbf868>
    296c:	ldrtmi	r4, [r3], -r9, lsl #20
    2970:	andcs	r2, r1, r6, lsl r1
    2974:	smlsdxls	r0, sl, r4, r4
    2978:	b	ffec0978 <__snprintf_chk@plt+0xffebf878>
    297c:	andhi	pc, r0, pc, lsr #7
    2980:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    2984:	svccc	0x00b99999
	...
    2990:	andeq	r0, r0, r4, ror sp
    2994:	andeq	r0, r0, r0, ror #26
    2998:			; <UNDEFINED> instruction: 0x4604b570
    299c:	b	ff8c099c <__snprintf_chk@plt+0xff8bf89c>
    29a0:	strtmi	r4, [r0], -r6, lsl #12
    29a4:	b	fe8c09a4 <__snprintf_chk@plt+0xfe8bf8a4>
    29a8:	strtmi	r4, [r0], -r5, lsl #12
    29ac:	bl	16c09ac <__snprintf_chk@plt+0x16bf8ac>
    29b0:	ldmdblt	r5, {r2, r9, sl, lr}^
    29b4:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    29b8:	bl	bc09b8 <__snprintf_chk@plt+0xbbf8b8>
    29bc:	stccc	8, cr6, [r9], {4}
    29c0:			; <UNDEFINED> instruction: 0xf04fbf18
    29c4:			; <UNDEFINED> instruction: 0x462034ff
    29c8:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    29cc:	bl	9409cc <__snprintf_chk@plt+0x93f8cc>
    29d0:	blcs	81c9e4 <__snprintf_chk@plt+0x81b8e4>
    29d4:	andvs	sp, r4, r3
    29d8:	ldrbtcc	pc, [pc], #79	; 29e0 <__snprintf_chk@plt+0x18e0>	; <UNPREDICTABLE>
    29dc:			; <UNDEFINED> instruction: 0xf04fe7f3
    29e0:	udf	#847	; 0x34f
    29e4:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    29e8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    29ec:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    29f0:			; <UNDEFINED> instruction: 0xffd2f7ff
    29f4:			; <UNDEFINED> instruction: 0xf7feb128
    29f8:	stmdavs	r3, {r4, r8, r9, fp, sp, lr, pc}
    29fc:	blcs	814218 <__snprintf_chk@plt+0x813118>
    2a00:	blmi	3f6e2c <__snprintf_chk@plt+0x3f5d2c>
    2a04:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2a08:			; <UNDEFINED> instruction: 0xffc6f7ff
    2a0c:			; <UNDEFINED> instruction: 0xbd38b900
    2a10:			; <UNDEFINED> instruction: 0xf7fe2001
    2a14:	stmdbmi	fp, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2a18:	andcs	r2, r0, r5, lsl #4
    2a1c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a20:	bmi	27d408 <__snprintf_chk@plt+0x27c308>
    2a24:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    2a28:	andcs	r4, r0, r3, lsl #12
    2a2c:	b	fe840a2c <__snprintf_chk@plt+0xfe83f92c>
    2a30:			; <UNDEFINED> instruction: 0xf7fe2001
    2a34:	svclt	0x0000ea68
    2a38:	andeq	r1, r1, lr, asr #9
    2a3c:	andeq	r0, r0, r8, lsr #2
    2a40:	andeq	r0, r0, r4, lsl r1
    2a44:	andeq	r0, r0, r4, asr #25
    2a48:	ldrdeq	r0, [r0], -sl
    2a4c:	blmi	9952e8 <__snprintf_chk@plt+0x9941e8>
    2a50:	push	{r1, r3, r4, r5, r6, sl, lr}
    2a54:			; <UNDEFINED> instruction: 0xf04f47f0
    2a58:			; <UNDEFINED> instruction: 0xf8df0a00
    2a5c:	umlallt	r9, ip, r0, r0
    2a60:			; <UNDEFINED> instruction: 0xf50158d3
    2a64:	ldrbtmi	r7, [r9], #1848	; 0x738
    2a68:			; <UNDEFINED> instruction: 0xf10dad1e
    2a6c:	ldmdavs	fp, {r4, fp}
    2a70:			; <UNDEFINED> instruction: 0xf04f932b
    2a74:	strmi	r0, [r6], -r0, lsl #6
    2a78:	and	r4, r5, r4, asr r6
    2a7c:			; <UNDEFINED> instruction: 0xf8479b1c
    2a80:	strcc	r3, [r1], #-36	; 0xffffffdc
    2a84:	andsle	r2, pc, r6, lsl #24
    2a88:			; <UNDEFINED> instruction: 0xf7fe4620
    2a8c:	teqcs	r2, #192, 20	; 0xc0000
    2a90:	andcs	r4, r1, #26214400	; 0x1900000
    2a94:	andls	pc, r0, sp, asr #17
    2a98:	andvs	lr, r1, sp, asr #19
    2a9c:			; <UNDEFINED> instruction: 0xf7fe4628
    2aa0:			; <UNDEFINED> instruction: 0x4642eb30
    2aa4:	andcs	r4, r3, r9, lsr #12
    2aa8:	bl	340aa8 <__snprintf_chk@plt+0x33f9a8>
    2aac:	rscle	r2, r5, r0, lsl #16
    2ab0:	b	fecc0ab0 <__snprintf_chk@plt+0xfecbf9b0>
    2ab4:	stmdavs	r3, {r9, sp}
    2ab8:	eorcs	pc, r4, r7, asr #16
    2abc:	blcs	8fac8 <__snprintf_chk@plt+0x8e9c8>
    2ac0:			; <UNDEFINED> instruction: 0x469abf18
    2ac4:	bicsle	r2, pc, r6, lsl #24
    2ac8:	blmi	1d52f4 <__snprintf_chk@plt+0x1d41f4>
    2acc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ad0:	blls	adcb40 <__snprintf_chk@plt+0xadba40>
    2ad4:	qaddle	r4, sl, r3
    2ad8:	eorlt	r4, ip, r0, asr r6
    2adc:			; <UNDEFINED> instruction: 0x87f0e8bd
    2ae0:	b	8c0ae0 <__snprintf_chk@plt+0x8bf9e0>
    2ae4:	andeq	r1, r1, r8, ror #8
    2ae8:	andeq	r0, r0, r8, lsl #2
    2aec:	andeq	r0, r0, r6, lsl #25
    2af0:	andeq	r1, r1, ip, ror #7
    2af4:	mvnsmi	lr, #737280	; 0xb4000
    2af8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2afc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2b00:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2b04:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b08:	blne	1d93d04 <__snprintf_chk@plt+0x1d92c04>
    2b0c:	strhle	r1, [sl], -r6
    2b10:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2b14:	svccc	0x0004f855
    2b18:	strbmi	r3, [sl], -r1, lsl #8
    2b1c:	ldrtmi	r4, [r8], -r1, asr #12
    2b20:	adcmi	r4, r6, #152, 14	; 0x2600000
    2b24:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2b28:	svclt	0x000083f8
    2b2c:	andeq	r1, r1, sl, lsr r1
    2b30:	andeq	r1, r1, r0, lsr r1
    2b34:	svclt	0x00004770
    2b38:	tstcs	r0, r2, lsl #22
    2b3c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2b40:	blt	1dc0b40 <__snprintf_chk@plt+0x1dbfa40>
    2b44:	andeq	r1, r1, r4, asr #9

Disassembly of section .fini:

00002b48 <.fini>:
    2b48:	push	{r3, lr}
    2b4c:	pop	{r3, pc}
