// Seed: 3629955479
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output supply0 module_0,
    input supply1 id_3,
    input supply1 id_4,
    output tri id_5,
    output wand id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    output tri id_14,
    input supply0 id_15
    , id_24,
    input wire id_16,
    output uwire id_17,
    input supply0 id_18,
    input tri0 id_19,
    output tri0 id_20,
    input wire id_21,
    input tri1 id_22
);
  uwire   id_25 = 1;
  integer id_26 = id_18;
  assign id_26 = id_10;
  assign id_2  = 1;
  initial begin
    id_26 = 1'b0 - id_15;
  end
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wand id_5
);
  supply0 id_7;
  initial
  fork
  join : id_8
  assign id_8 = id_0;
  assign id_8 = id_0;
  reg id_9;
  assign id_7 = !id_9;
  always @(posedge id_5) begin
    id_3 += id_4;
    id_9 <= id_8;
  end
  assign id_7 = id_5;
  wire id_10;
  module_0(
      id_7,
      id_5,
      id_3,
      id_1,
      id_4,
      id_2,
      id_7,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_5,
      id_1,
      id_3,
      id_7,
      id_5,
      id_2,
      id_5,
      id_7,
      id_7,
      id_5,
      id_1
  );
  assign id_2 = 1;
endmodule
