--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1009 paths analyzed, 614 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.053ns.
--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X16Y27.CE      net (fanout=9)        1.269   rng/_n0042_inv12
    SLICE_X16Y27.CLK     Tceck                 0.313   M_rng_num[0]
                                                       rng/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.097ns logic, 2.908ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y27.CE      net (fanout=9)        1.220   rng/_n0042_inv12
    SLICE_X14Y27.CLK     Tceck                 0.314   rng/M_w_q[8]
                                                       rng/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.098ns logic, 2.859ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y27.CE      net (fanout=9)        1.220   rng/_n0042_inv12
    SLICE_X14Y27.CLK     Tceck                 0.291   rng/M_w_q[8]
                                                       rng/M_w_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.075ns logic, 2.859ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y27.CE      net (fanout=9)        1.220   rng/_n0042_inv12
    SLICE_X14Y27.CLK     Tceck                 0.289   rng/M_w_q[8]
                                                       rng/M_w_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.073ns logic, 2.859ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y27.CE      net (fanout=9)        1.220   rng/_n0042_inv12
    SLICE_X14Y27.CLK     Tceck                 0.271   rng/M_w_q[8]
                                                       rng/M_w_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.055ns logic, 2.859ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y27.CE      net (fanout=9)        1.073   rng/_n0042_inv12
    SLICE_X15Y27.CLK     Tceck                 0.408   rng/M_w_q[4]
                                                       rng/M_w_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.192ns logic, 2.712ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  16.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y27.CE      net (fanout=9)        1.073   rng/_n0042_inv12
    SLICE_X15Y27.CLK     Tceck                 0.390   rng/M_w_q[4]
                                                       rng/M_w_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.174ns logic, 2.712ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  16.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y27.CE      net (fanout=9)        1.073   rng/_n0042_inv12
    SLICE_X15Y27.CLK     Tceck                 0.382   rng/M_w_q[4]
                                                       rng/M_w_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.166ns logic, 2.712ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  16.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y26.CE      net (fanout=9)        1.040   rng/_n0042_inv12
    SLICE_X15Y26.CLK     Tceck                 0.408   rng/M_w_q[18]
                                                       rng/M_w_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.192ns logic, 2.679ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y27.CE      net (fanout=9)        1.073   rng/_n0042_inv12
    SLICE_X15Y27.CLK     Tceck                 0.365   rng/M_w_q[4]
                                                       rng/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.149ns logic, 2.712ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y26.CE      net (fanout=9)        1.040   rng/_n0042_inv12
    SLICE_X15Y26.CLK     Tceck                 0.390   rng/M_w_q[18]
                                                       rng/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.174ns logic, 2.679ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  16.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y26.CE      net (fanout=9)        1.040   rng/_n0042_inv12
    SLICE_X15Y26.CLK     Tceck                 0.382   rng/M_w_q[18]
                                                       rng/M_w_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.166ns logic, 2.679ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y26.CE      net (fanout=9)        1.040   rng/_n0042_inv12
    SLICE_X15Y26.CLK     Tceck                 0.365   rng/M_w_q[18]
                                                       rng/M_w_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.149ns logic, 2.679ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y26.CE      net (fanout=9)        1.036   rng/_n0042_inv12
    SLICE_X14Y26.CLK     Tceck                 0.314   rng/M_w_q[14]
                                                       rng/M_w_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (1.098ns logic, 2.675ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.758ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X12Y26.CE      net (fanout=9)        1.022   rng/_n0042_inv12
    SLICE_X12Y26.CLK     Tceck                 0.313   rng/M_w_q[30]
                                                       rng/M_w_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (1.097ns logic, 2.661ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y26.CE      net (fanout=9)        1.036   rng/_n0042_inv12
    SLICE_X14Y26.CLK     Tceck                 0.291   rng/M_w_q[14]
                                                       rng/M_w_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.075ns logic, 2.675ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  16.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y26.CE      net (fanout=9)        1.036   rng/_n0042_inv12
    SLICE_X14Y26.CLK     Tceck                 0.289   rng/M_w_q[14]
                                                       rng/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.073ns logic, 2.675ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.290 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y26.CE      net (fanout=9)        1.036   rng/_n0042_inv12
    SLICE_X14Y26.CLK     Tceck                 0.271   rng/M_w_q[14]
                                                       rng/M_w_q_31
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.055ns logic, 2.675ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X12Y26.CE      net (fanout=9)        1.022   rng/_n0042_inv12
    SLICE_X12Y26.CLK     Tceck                 0.269   rng/M_w_q[30]
                                                       rng/M_w_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.053ns logic, 2.661ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X12Y26.CE      net (fanout=9)        1.022   rng/_n0042_inv12
    SLICE_X12Y26.CLK     Tceck                 0.266   rng/M_w_q[30]
                                                       rng/M_w_q_30
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.050ns logic, 2.661ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X12Y26.CE      net (fanout=9)        1.022   rng/_n0042_inv12
    SLICE_X12Y26.CLK     Tceck                 0.253   rng/M_w_q[30]
                                                       rng/M_w_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (1.037ns logic, 2.661ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y25.CE      net (fanout=9)        0.861   rng/_n0042_inv12
    SLICE_X15Y25.CLK     Tceck                 0.408   rng/M_w_q[26]
                                                       rng/M_w_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.192ns logic, 2.500ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X17Y23.CE      net (fanout=9)        0.852   rng/_n0042_inv12
    SLICE_X17Y23.CLK     Tceck                 0.408   rng/M_w_q[29]
                                                       rng/M_w_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.192ns logic, 2.491ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y25.CE      net (fanout=9)        0.861   rng/_n0042_inv12
    SLICE_X15Y25.CLK     Tceck                 0.390   rng/M_w_q[26]
                                                       rng/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (1.174ns logic, 2.500ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X17Y23.CE      net (fanout=9)        0.852   rng/_n0042_inv12
    SLICE_X17Y23.CLK     Tceck                 0.390   rng/M_w_q[29]
                                                       rng/M_w_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (1.174ns logic, 2.491ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y25.CE      net (fanout=9)        0.861   rng/_n0042_inv12
    SLICE_X15Y25.CLK     Tceck                 0.382   rng/M_w_q[26]
                                                       rng/M_w_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.166ns logic, 2.500ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  16.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X15Y25.CE      net (fanout=9)        0.861   rng/_n0042_inv12
    SLICE_X15Y25.CLK     Tceck                 0.365   rng/M_w_q[26]
                                                       rng/M_w_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.149ns logic, 2.500ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X17Y23.CE      net (fanout=9)        0.852   rng/_n0042_inv12
    SLICE_X17Y23.CLK     Tceck                 0.365   rng/M_w_q[29]
                                                       rng/M_w_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.149ns logic, 2.491ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y23.CE      net (fanout=9)        0.787   rng/_n0042_inv12
    SLICE_X14Y23.CLK     Tceck                 0.314   rng/M_w_q[22]
                                                       rng/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.098ns logic, 2.426ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rng/M_w_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rng/M_w_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X13Y21.A1      net (fanout=4)        1.639   M_stage_q_3_1
    SLICE_X13Y21.A       Tilo                  0.259   M_reset_cond_out
                                                       rng/_n0042_inv1_3
    SLICE_X14Y23.CE      net (fanout=9)        0.787   rng/_n0042_inv12
    SLICE_X14Y23.CLK     Tceck                 0.291   rng/M_w_q[22]
                                                       rng/M_w_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.075ns logic, 2.426ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_25/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[27]/CLK
  Logical resource: rng/M_x_q_24/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[27]/CLK
  Logical resource: rng/M_x_q_25/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[27]/CLK
  Logical resource: rng/M_x_q_26/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.053|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1009 paths, 0 nets, and 505 connections

Design statistics:
   Minimum period:   4.053ns{1}   (Maximum frequency: 246.731MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 15 17:28:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



