BRAM.v,verilog,xil_defaultlib,../../../../cache_test.srcs/sources_1/ip/BRAM/sim/BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
