Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/a_dlx_S25/student2/IOSimul_S25/SIMUL_T_isim_beh.exe -prj E:/a_dlx_S25/student2/IOSimul_S25/SIMUL_T_beh.prj work.SIMUL_T 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/a_dlx_S25/student2/IOSimul_S25/sram_data.vhd" into library work
Parsing VHDL file "E:/a_dlx_S25/student2/IOSimul_S25/SRAM.VHD" into library work
Parsing VHDL file "E:/a_dlx_S25/student2/IOSimul_S25/IO_SIMUL.VHD" into library work
Parsing VHDL file "E:/a_dlx_S25/student2/IOSimul_S25/SIMUL_T.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package sram_data
Compiling architecture behavioral of entity sram [\sram(1024,10)\]
Compiling architecture behavioral of entity IO_SIMUL [io_simul_default]
Compiling architecture behavior of entity simul_t
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable E:/a_dlx_S25/student2/IOSimul_S25/SIMUL_T_isim_beh.exe
Fuse Memory Usage: 37392 KB
Fuse CPU Usage: 499 ms
