initSidebarItems({"mod":[["arr","auto-reload register"],["bdtr","break and dead-time register"],["ccer","capture/compare enable register"],["ccmr1_input","capture/compare mode register 1 (input mode)"],["ccmr1_output","capture/compare mode register (output mode)"],["ccr1","capture/compare register 1"],["cnt","counter"],["cr1","control register 1"],["cr2","control register 2"],["dcr","DMA control register"],["dier","DMA/Interrupt enable register"],["dmar","DMA address for full transfer"],["egr","event generation register"],["or1","TIM16 option register 1"],["or2","TIM17 option register 1"],["psc","prescaler"],["rcr","repetition counter register"],["sr","status register"]],"struct":[["ARR","auto-reload register"],["BDTR","break and dead-time register"],["CCER","capture/compare enable register"],["CCMR1_INPUT","capture/compare mode register 1 (input mode)"],["CCMR1_OUTPUT","capture/compare mode register (output mode)"],["CCR1","capture/compare register 1"],["CNT","counter"],["CR1","control register 1"],["CR2","control register 2"],["DCR","DMA control register"],["DIER","DMA/Interrupt enable register"],["DMAR","DMA address for full transfer"],["EGR","event generation register"],["OR1","TIM16 option register 1"],["OR2","TIM17 option register 1"],["PSC","prescaler"],["RCR","repetition counter register"],["RegisterBlock","Register block"],["SR","status register"]]});