
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 1.83

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[5]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
     1    1.03    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.11    0.03  180.03 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   29.78   31.45   17.77  197.80 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 42.59    8.88  206.69 ^ qnr.qnt_cnt[5]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                206.69   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.qnt_cnt[5]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         10.91   10.91   library removal time
                                 10.91   data required time
-----------------------------------------------------------------------------
                                 10.91   data required time
                               -206.69   data arrival time
-----------------------------------------------------------------------------
                                195.77   slack (MET)


Startpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
     2    1.55   15.17   38.09   38.09 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _007906_ (net)
                 15.17    0.00   38.09 ^ _085911_/B2 (OAI22x1_ASAP7_75t_R)
     1    0.68    6.10    7.16   45.25 v _085911_/Y (OAI22x1_ASAP7_75t_R)
                                         _012832_ (net)
                  6.10    0.02   45.27 v fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                 45.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          7.18    7.18   library hold time
                                  7.18   data required time
-----------------------------------------------------------------------------
                                  7.18   data required time
                                -45.27   data arrival time
-----------------------------------------------------------------------------
                                 38.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
     1    1.24    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.13    0.04  180.04 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   36.02   37.17   18.28  198.33 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 83.36   24.75  223.08 ^ load_slew19/A (BUFx16f_ASAP7_75t_R)
    43   67.16   15.79   29.99  253.07 ^ load_slew19/Y (BUFx16f_ASAP7_75t_R)
                                         net19 (net)
                216.66   68.82  321.89 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                321.89   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -22.97  877.03   library recovery time
                                877.03   data required time
-----------------------------------------------------------------------------
                                877.03   data required time
                               -321.89   data arrival time
-----------------------------------------------------------------------------
                                555.14   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    2.62   25.68   44.07   44.07 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _006978_ (net)
                 25.68    0.01   44.08 v _062933_/A (BUFx12f_ASAP7_75t_R)
     7   19.44   14.19   21.73   65.81 v _062933_/Y (BUFx12f_ASAP7_75t_R)
                                         _015266_ (net)
                 14.32    0.73   66.54 v _062936_/A (BUFx16f_ASAP7_75t_R)
    10   34.33   15.95   19.45   86.00 v _062936_/Y (BUFx16f_ASAP7_75t_R)
                                         _015268_ (net)
                 46.37   13.45   99.45 v _063276_/A (BUFx16f_ASAP7_75t_R)
    10   37.42   14.58   28.19  127.64 v _063276_/Y (BUFx16f_ASAP7_75t_R)
                                         _015389_ (net)
                 94.49   29.60  157.23 v _063277_/A (BUFx16f_ASAP7_75t_R)
    10   40.92   12.40   34.26  191.50 v _063277_/Y (BUFx16f_ASAP7_75t_R)
                                         _015390_ (net)
                197.91   62.61  254.11 v _065666_/B (NOR2x2_ASAP7_75t_R)
     7   13.57   92.63   68.26  322.37 ^ _065666_/Y (NOR2x2_ASAP7_75t_R)
                                         _050833_ (net)
                 92.70    1.52  323.88 ^ _107544_/CI (FAx1_ASAP7_75t_R)
     4    6.86  159.79  148.74  472.62 v _107544_/SN (FAx1_ASAP7_75t_R)
                                         _050924_ (net)
                159.79    0.19  472.81 v _107561_/CI (FAx1_ASAP7_75t_R)
     2    4.04  105.49  124.68  597.48 v _107561_/SN (FAx1_ASAP7_75t_R)
                                         _050967_ (net)
                105.50    0.14  597.63 v _107562_/B (FAx1_ASAP7_75t_R)
     1    1.61   59.62   48.65  646.28 ^ _107562_/CON (FAx1_ASAP7_75t_R)
                                         _004797_ (net)
     1    0.82   33.91   19.01  665.29 v _107562_/SN (FAx1_ASAP7_75t_R)
                                         _050971_ (net)
                 33.91    0.02  665.31 v _099641_/A (INVx1_ASAP7_75t_R)
     1    2.24   21.76   17.31  682.62 ^ _099641_/Y (INVx1_ASAP7_75t_R)
                                         _050968_ (net)
                 21.76    0.03  682.65 ^ _107563_/B (FAx1_ASAP7_75t_R)
     1    1.62   30.60   23.03  705.67 v _107563_/CON (FAx1_ASAP7_75t_R)
                                         _004798_ (net)
     1    0.83   32.44   17.59  723.26 ^ _107563_/SN (FAx1_ASAP7_75t_R)
                                         _004794_ (net)
                 32.44    0.02  723.28 ^ _069154_/A (INVx1_ASAP7_75t_R)
     1    1.08   12.54   10.26  733.54 v _069154_/Y (INVx1_ASAP7_75t_R)
                                         _050969_ (net)
                 12.54    0.02  733.55 v _111784_/B (HAxp5_ASAP7_75t_R)
     2    1.93   41.63   40.01  773.57 v _111784_/SN (HAxp5_ASAP7_75t_R)
                                         _004795_ (net)
                 41.63    0.06  773.63 v _084263_/A (INVx1_ASAP7_75t_R)
     2    1.22   17.21   14.42  788.05 ^ _084263_/Y (INVx1_ASAP7_75t_R)
                                         _029479_ (net)
                 17.21    0.01  788.06 ^ _084264_/C (AND3x1_ASAP7_75t_R)
     2    1.42   15.28   24.58  812.64 ^ _084264_/Y (AND3x1_ASAP7_75t_R)
                                         _029480_ (net)
                 15.28    0.04  812.67 ^ _084265_/A (AND3x1_ASAP7_75t_R)
     1    0.76   10.95   21.35  834.03 ^ _084265_/Y (AND3x1_ASAP7_75t_R)
                                         _029481_ (net)
                 10.95    0.02  834.04 ^ _084270_/A2 (AO21x1_ASAP7_75t_R)
     1    0.97    9.26   14.75  848.80 ^ _084270_/Y (AO21x1_ASAP7_75t_R)
                                         _029486_ (net)
                  9.26    0.01  848.81 ^ _084276_/A (XOR2x2_ASAP7_75t_R)
     1    3.32   15.57   26.02  874.83 v _084276_/Y (XOR2x2_ASAP7_75t_R)
                                         _029492_ (net)
                 15.75    0.91  875.75 v _084278_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.69   19.44    9.75  885.49 ^ _084278_/Y (OAI21x1_ASAP7_75t_R)
                                         _012628_ (net)
                 19.44    0.01  885.50 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                885.50   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                        -12.67  887.33   library setup time
                                887.33   data required time
-----------------------------------------------------------------------------
                                887.33   data required time
                               -885.50   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
     1    1.24    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.13    0.04  180.04 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   36.02   37.17   18.28  198.33 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 83.36   24.75  223.08 ^ load_slew19/A (BUFx16f_ASAP7_75t_R)
    43   67.16   15.79   29.99  253.07 ^ load_slew19/Y (BUFx16f_ASAP7_75t_R)
                                         net19 (net)
                216.66   68.82  321.89 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                321.89   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -22.97  877.03   library recovery time
                                877.03   data required time
-----------------------------------------------------------------------------
                                877.03   data required time
                               -321.89   data arrival time
-----------------------------------------------------------------------------
                                555.14   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    2.62   25.68   44.07   44.07 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _006978_ (net)
                 25.68    0.01   44.08 v _062933_/A (BUFx12f_ASAP7_75t_R)
     7   19.44   14.19   21.73   65.81 v _062933_/Y (BUFx12f_ASAP7_75t_R)
                                         _015266_ (net)
                 14.32    0.73   66.54 v _062936_/A (BUFx16f_ASAP7_75t_R)
    10   34.33   15.95   19.45   86.00 v _062936_/Y (BUFx16f_ASAP7_75t_R)
                                         _015268_ (net)
                 46.37   13.45   99.45 v _063276_/A (BUFx16f_ASAP7_75t_R)
    10   37.42   14.58   28.19  127.64 v _063276_/Y (BUFx16f_ASAP7_75t_R)
                                         _015389_ (net)
                 94.49   29.60  157.23 v _063277_/A (BUFx16f_ASAP7_75t_R)
    10   40.92   12.40   34.26  191.50 v _063277_/Y (BUFx16f_ASAP7_75t_R)
                                         _015390_ (net)
                197.91   62.61  254.11 v _065666_/B (NOR2x2_ASAP7_75t_R)
     7   13.57   92.63   68.26  322.37 ^ _065666_/Y (NOR2x2_ASAP7_75t_R)
                                         _050833_ (net)
                 92.70    1.52  323.88 ^ _107544_/CI (FAx1_ASAP7_75t_R)
     4    6.86  159.79  148.74  472.62 v _107544_/SN (FAx1_ASAP7_75t_R)
                                         _050924_ (net)
                159.79    0.19  472.81 v _107561_/CI (FAx1_ASAP7_75t_R)
     2    4.04  105.49  124.68  597.48 v _107561_/SN (FAx1_ASAP7_75t_R)
                                         _050967_ (net)
                105.50    0.14  597.63 v _107562_/B (FAx1_ASAP7_75t_R)
     1    1.61   59.62   48.65  646.28 ^ _107562_/CON (FAx1_ASAP7_75t_R)
                                         _004797_ (net)
     1    0.82   33.91   19.01  665.29 v _107562_/SN (FAx1_ASAP7_75t_R)
                                         _050971_ (net)
                 33.91    0.02  665.31 v _099641_/A (INVx1_ASAP7_75t_R)
     1    2.24   21.76   17.31  682.62 ^ _099641_/Y (INVx1_ASAP7_75t_R)
                                         _050968_ (net)
                 21.76    0.03  682.65 ^ _107563_/B (FAx1_ASAP7_75t_R)
     1    1.62   30.60   23.03  705.67 v _107563_/CON (FAx1_ASAP7_75t_R)
                                         _004798_ (net)
     1    0.83   32.44   17.59  723.26 ^ _107563_/SN (FAx1_ASAP7_75t_R)
                                         _004794_ (net)
                 32.44    0.02  723.28 ^ _069154_/A (INVx1_ASAP7_75t_R)
     1    1.08   12.54   10.26  733.54 v _069154_/Y (INVx1_ASAP7_75t_R)
                                         _050969_ (net)
                 12.54    0.02  733.55 v _111784_/B (HAxp5_ASAP7_75t_R)
     2    1.93   41.63   40.01  773.57 v _111784_/SN (HAxp5_ASAP7_75t_R)
                                         _004795_ (net)
                 41.63    0.06  773.63 v _084263_/A (INVx1_ASAP7_75t_R)
     2    1.22   17.21   14.42  788.05 ^ _084263_/Y (INVx1_ASAP7_75t_R)
                                         _029479_ (net)
                 17.21    0.01  788.06 ^ _084264_/C (AND3x1_ASAP7_75t_R)
     2    1.42   15.28   24.58  812.64 ^ _084264_/Y (AND3x1_ASAP7_75t_R)
                                         _029480_ (net)
                 15.28    0.04  812.67 ^ _084265_/A (AND3x1_ASAP7_75t_R)
     1    0.76   10.95   21.35  834.03 ^ _084265_/Y (AND3x1_ASAP7_75t_R)
                                         _029481_ (net)
                 10.95    0.02  834.04 ^ _084270_/A2 (AO21x1_ASAP7_75t_R)
     1    0.97    9.26   14.75  848.80 ^ _084270_/Y (AO21x1_ASAP7_75t_R)
                                         _029486_ (net)
                  9.26    0.01  848.81 ^ _084276_/A (XOR2x2_ASAP7_75t_R)
     1    3.32   15.57   26.02  874.83 v _084276_/Y (XOR2x2_ASAP7_75t_R)
                                         _029492_ (net)
                 15.75    0.91  875.75 v _084278_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.69   19.44    9.75  885.49 ^ _084278_/Y (OAI21x1_ASAP7_75t_R)
                                         _012628_ (net)
                 19.44    0.01  885.50 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                885.50   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                        -12.67  887.33   library setup time
                                887.33   data required time
-----------------------------------------------------------------------------
                                887.33   data required time
                               -885.50   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
50.15032958984375

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1567

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
6.036359786987305

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2620

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  44.07   44.07 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  21.74   65.81 v _062933_/Y (BUFx12f_ASAP7_75t_R)
  20.19   86.00 v _062936_/Y (BUFx16f_ASAP7_75t_R)
  41.64  127.64 v _063276_/Y (BUFx16f_ASAP7_75t_R)
  63.86  191.50 v _063277_/Y (BUFx16f_ASAP7_75t_R)
 130.87  322.37 ^ _065666_/Y (NOR2x2_ASAP7_75t_R)
 150.25  472.62 v _107544_/SN (FAx1_ASAP7_75t_R)
 124.87  597.48 v _107561_/SN (FAx1_ASAP7_75t_R)
  48.79  646.28 ^ _107562_/CON (FAx1_ASAP7_75t_R)
  19.01  665.29 v _107562_/SN (FAx1_ASAP7_75t_R)
  17.33  682.62 ^ _099641_/Y (INVx1_ASAP7_75t_R)
  23.05  705.67 v _107563_/CON (FAx1_ASAP7_75t_R)
  17.59  723.26 ^ _107563_/SN (FAx1_ASAP7_75t_R)
  10.28  733.54 v _069154_/Y (INVx1_ASAP7_75t_R)
  40.03  773.57 v _111784_/SN (HAxp5_ASAP7_75t_R)
  14.48  788.05 ^ _084263_/Y (INVx1_ASAP7_75t_R)
  24.59  812.64 ^ _084264_/Y (AND3x1_ASAP7_75t_R)
  21.39  834.03 ^ _084265_/Y (AND3x1_ASAP7_75t_R)
  14.77  848.80 ^ _084270_/Y (AO21x1_ASAP7_75t_R)
  26.03  874.83 v _084276_/Y (XOR2x2_ASAP7_75t_R)
  10.66  885.49 ^ _084278_/Y (OAI21x1_ASAP7_75t_R)
   0.01  885.50 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         885.50   data arrival time

 900.00  900.00   clock clk (rise edge)
   0.00  900.00   clock network delay (ideal)
   0.00  900.00   clock reconvergence pessimism
         900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
 -12.67  887.33   library setup time
         887.33   data required time
---------------------------------------------------------
         887.33   data required time
        -885.50   data arrival time
---------------------------------------------------------
           1.83   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  38.09   38.09 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.16   45.25 v _085911_/Y (OAI22x1_ASAP7_75t_R)
   0.02   45.27 v fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          45.27   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_2.macu.result[13]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   7.18    7.18   library hold time
           7.18   data required time
---------------------------------------------------------
           7.18   data required time
         -45.27   data arrival time
---------------------------------------------------------
          38.09   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
885.5021

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
1.8282

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.206459

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.56e-02   2.91e-03   8.44e-07   1.85e-02  19.2%
Combinational          3.17e-02   4.62e-02   3.94e-06   7.79e-02  80.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.73e-02   4.91e-02   4.78e-06   9.64e-02 100.0%
                          49.0%      51.0%       0.0%
