module tb;
  reg En,A,B;
  wire D0,D1,D2,D3;
  decoder P(.En(En),.A(A),.B(B),.D0(D0),.D1(D1),.D2(D2),.D3(D3));
  initial begin
  $monitor("Time=%0t, A=%b, B=%b, En=%b, D0=%b, D1=%b, D2=%b, D3=%b", $time, A, B, En, D0, D1, D2, D3);
  $dumpfile("decoder.vcd");
  $dumpvars(0,tb);
  begin
    En=0; A=1; B=0;
    #10;
    En=1; A=0; B=1;
    #10;
    En=1; A=1; B=0;
    #10;
    En=1; A=1; B=1;
    #10;
  end
  end
  endmodule
