5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd slist4.vcd -o slist4.cdd -v slist4.v
3 0 $root $root NA 0 0
3 0 main main slist4.v 1 24
2 1 6 a000e 2 1 c 0 0 reset
2 2 6 60006 1 1 8 0 0 b
2 3 6 6000e 3 9 20308 1 2 1 2 2
2 4 6 20002 0 1 400 0 0 a
2 5 6 2000e 3 37 600a 3 4
2 6 0 0 1 1 8 0 0 b
2 7 0 0 0 2a 20000 0 0 1 2 2
2 8 0 0 1 29 20008 6 7 1 2 2
2 9 0 0 2 1 c 0 0 reset
2 10 0 0 0 2a 20000 0 0 1 2 2
2 11 0 0 2 29 20008 9 10 1 2 2
2 12 0 0 3 2b 20008 8 11 1 2 2
2 13 5 70008 7 45 2100a 12 0 1 2 2
2 14 10 7000a 1 0 20004 0 0 1 4 0
2 15 10 30003 0 1 400 0 0 b
2 16 10 3000a 1 37 6 14 15
2 17 11 70007 1 1 18 0 0 a
2 18 11 30003 0 1 400 0 0 b
2 19 11 30007 1 37 602a 17 18
2 20 0 0 3 1 8 0 0 a
2 21 0 0 0 2a 20000 0 0 1 2 2
2 22 0 0 3 29 20008 20 21 1 2 2
2 23 8 70008 5 45 2100a 22 0 1 2 2
1 a 0 3 830005 1 1 2
1 b 0 3 830008 1 1 102
1 reset 0 3 3000b 1 1 1002
4 5 13 13
4 13 5 0
4 19 23 23
4 16 19 19
4 23 16 0
