{
  "Top": "sobel_edge_detector",
  "RtlTop": "sobel_edge_detector",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_edge_detector_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "x",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "edge_out": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "edge_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top sobel_edge_detector -name sobel_edge_detector"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel_edge_detector"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "159293",
    "Latency": "159292"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel_edge_detector",
    "Version": "1.0",
    "DisplayName": "Sobel_edge_detector",
    "Revision": "2113821401",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_edge_detector_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/sobel_edge_detector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/sobel_edge_detector_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/sobel_edge_detector_frp_fifoout.vhd",
      "impl\/vhdl\/sobel_edge_detector_frp_pipeline_valid.vhd",
      "impl\/vhdl\/sobel_edge_detector_regslice_both.vhd",
      "impl\/vhdl\/sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2.vhd",
      "impl\/vhdl\/sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6.vhd",
      "impl\/vhdl\/sobel_edge_detector_sparsemux_257_7_32_1_1.vhd",
      "impl\/vhdl\/sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sobel_edge_detector_temp_edge_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sobel_edge_detector.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/sobel_edge_detector_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/sobel_edge_detector_frp_fifoout.v",
      "impl\/verilog\/sobel_edge_detector_frp_pipeline_valid.v",
      "impl\/verilog\/sobel_edge_detector_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/sobel_edge_detector_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/sobel_edge_detector_regslice_both.v",
      "impl\/verilog\/sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2.v",
      "impl\/verilog\/sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6.v",
      "impl\/verilog\/sobel_edge_detector_sparsemux_257_7_32_1_1.v",
      "impl\/verilog\/sobel_edge_detector_temp_edge_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sobel_edge_detector_temp_edge_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/sobel_edge_detector_temp_edge_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sobel_edge_detector.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sobel_edge_detector.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "x:edge_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "x": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "x_",
      "ports": [
        "x_TDATA",
        "x_TREADY",
        "x_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "x"
        }]
    },
    "edge_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "edge_out_",
      "ports": [
        "edge_out_TDATA",
        "edge_out_TREADY",
        "edge_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "edge_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "x_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "x_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "edge_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "edge_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "edge_out_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sobel_edge_detector",
      "Instances": [
        {
          "ModuleName": "sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2",
          "InstanceName": "grp_sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2_fu_544"
        },
        {
          "ModuleName": "sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6",
          "InstanceName": "grp_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6_fu_676"
        }
      ]
    },
    "Info": {
      "sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_edge_detector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2": {
        "Latency": {
          "LatencyBest": "142886",
          "LatencyAvg": "142886",
          "LatencyWorst": "142886",
          "PipelineII": "142886",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.117"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_26_2",
            "TripCount": "15876",
            "Latency": "142884",
            "PipelineII": "9",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6": {
        "Latency": {
          "LatencyBest": "16400",
          "LatencyAvg": "16400",
          "LatencyWorst": "16400",
          "PipelineII": "16400",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.254"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_5_VITIS_LOOP_58_6",
            "TripCount": "16384",
            "Latency": "16398",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "6",
          "FF": "4765",
          "AVAIL_FF": "35200",
          "UTIL_FF": "13",
          "LUT": "2036",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel_edge_detector": {
        "Latency": {
          "LatencyBest": "159292",
          "LatencyAvg": "159292",
          "LatencyWorst": "159292",
          "PipelineII": "159293",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.254"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "106",
          "DSP": "5",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "6",
          "FF": "4848",
          "AVAIL_FF": "35200",
          "UTIL_FF": "13",
          "LUT": "6959",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "39",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-13 22:41:51 +0330",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
