/**
 * \file IfxPcieDma.c
 * \brief PCIE  basic functionality
 *
 * \version iLLD-TC4-v2.1.1
 * \copyright Copyright (c) 2023 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxPcieDma.h"

/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxPcieDma_startChannel(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    /* Ring the Doorbell, by writing the channel number to appropriate (Write/Read) Register */
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->DMA_READ_DOORBELL_OFF.U = (uint32)(channelId);
        }
        else
        {
            dmaSFR->DMA_WRITE_DOORBELL_OFF.U = (uint32)(channelId);
        }
    }
}


void IfxPcieDma_stopChannel(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    /* Ring the Doorbell, by writing the channel number to appropriate (Write/Read) Register */
    /* Ensure the STOP bit is set */

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->DMA_READ_DOORBELL_OFF.U = ((uint32)(channelId) | (uint32)(1u << IFX_PCIE_DSP_DMACAP_DMA_READ_DOORBELL_OFF_RD_STOP_OFF));
        }
        else
        {
            dmaSFR->DMA_WRITE_DOORBELL_OFF.U = ((uint32)(channelId) | (uint32)(1u << IFX_PCIE_DSP_DMACAP_DMA_WRITE_DOORBELL_OFF_WR_STOP_OFF));
        }
    }
}


IfxPcieDma_ChannelStatus IfxPcieDma_getChannelStatus(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    IfxPcieDma_ChannelStatus status = IfxPcieDma_ChannelStatus_unknown;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            status = (IfxPcieDma_ChannelStatus)(dmaSFR->CH[channelId].READ.CONTROL1.B.CS);
        }
        else
        {
            status = (IfxPcieDma_ChannelStatus)(dmaSFR->CH[channelId].WRITE.CONTROL1.B.CS);
        }
    }

    return status;
}


uint32 IfxPcieDma_getTransferSize(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    uint32 size = 0u;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            size = dmaSFR->CH[channelId].READ.TRANSFER_SIZE.U;
        }
        else
        {
            size = dmaSFR->CH[channelId].WRITE.TRANSFER_SIZE.U;
        }
    }

    return size;
}


void IfxPcieDma_enableChannelTxListOperation(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.CONTROL1.B.LLE = 1U;
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.CONTROL1.B.LLE = 1U;
        }
    }
}


void IfxPcieDma_disableChannelTxListOperation(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.CONTROL1.B.LLE = 0U;
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.CONTROL1.B.LLE = 0U;
        }
    }
}


void IfxPcieDma_setChannelCCS(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint8 ccsValue)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.CONTROL1.B.CCS = ccsValue;
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.CONTROL1.B.CCS = ccsValue;
        }
    }
}


uint32 *IfxPcieDma_getChannelCurrentTxListPtr(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    uint32 *txListPtr = NULL_PTR;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            txListPtr = (uint32 *)(dmaSFR->CH[channelId].READ.LLP_LOW.U);
        }
        else
        {
            txListPtr = (uint32 *)(dmaSFR->CH[channelId].WRITE.LLP_LOW.U);
        }
    }

    return txListPtr;
}


void IfxPcieDma_softReset(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_ChannelType chType)
{
    if (chType == IfxPcieDma_ChannelType_read)
    {
        dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE = 0;           /* Disable Engine */

        while (dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE != 0)
        {}

        dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE = 1u;          /* Enable now */

        while (dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE != 1)
        {}
    }
    else
    {
        dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE = 0;         /* Disable Engine */

        while (dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE != 0)
        {}

        dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE = 1u;        /* Enable now */

        while (dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE != 1)
        {}
    }
}


void IfxPcieDma_setChannelTlpParams(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint32 tlpFlags)
{
    /* Use uint64 as starting value, shift left, and typecast to uint32 to suppress overflow warning. TLP Flags bit range-> 12:31 */
    uint32 tlpMask = (uint32)((uint64)0x00000000FFFFFFFFu << IFX_PCIE_DSP_DMACAP_CH_READ_CONTROL1_DMA_FUNC_NUM_OFF);

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            Ifx__ldmst(&(dmaSFR->CH[channelId].READ.CONTROL1), tlpMask, tlpFlags);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->CH[channelId].WRITE.CONTROL1), tlpMask, tlpFlags);
        }
    }
}


void IfxPcieDma_enableChannelInterrupts(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, boolean localInt, boolean remoteInt)
{
    uint32 writeVal = ((uint32)localInt | ((uint32)remoteInt << 1u)) << (uint32)IFX_PCIE_DSP_DMACAP_CH_READ_CONTROL1_LIE_OFF;
    uint32 intMask  = 0x3u << (uint32)IFX_PCIE_DSP_DMACAP_CH_READ_CONTROL1_LIE_OFF;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            Ifx__ldmst(&(dmaSFR->CH[channelId].READ.CONTROL1), intMask, writeVal);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->CH[channelId].WRITE.CONTROL1), intMask, writeVal);
        }
    }
}


void IfxPcieDma_maskChannelInterrupts(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, boolean doneInt, boolean abortInt)
{
    uint32 writeVal  = ((uint32)doneInt << channelId) | ((uint32)abortInt << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK_OFF + channelId));
    uint32 writeMask = ((uint32)1u << channelId) | ((uint32)1u << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK_OFF + channelId));

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            Ifx__ldmst(&(dmaSFR->DMA_READ_INT_MASK_OFF), writeMask, writeVal);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->DMA_WRITE_INT_MASK_OFF), writeMask, writeVal);
        }
    }
}


void IfxPcieDma_clearChannelInterrupts(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, boolean doneInt, boolean abortInt)
{
    uint32 writeVal  = ((uint32)doneInt << channelId) | ((uint32)abortInt << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR_OFF + channelId));
    uint32 writeMask = ((uint32)1u << channelId) | ((uint32)1u << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR_OFF + channelId));

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            Ifx__ldmst(&(dmaSFR->DMA_READ_INT_CLEAR_OFF), writeMask, writeVal);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->DMA_WRITE_INT_CLEAR_OFF), writeMask, writeVal);
        }
    }
}


IfxPcieDma_InterruptType IfxPcieDma_getChannelPendingInterrupt(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    IfxPcieDma_InterruptType interruptType = IfxPcieDma_InterruptType_none;
    uint32                   doneMask      = (uint32)1u << channelId;
    uint32                   abortMask     = ((uint32)1u << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_INT_STATUS_OFF_RD_ABORT_INT_STATUS_OFF + channelId));
    boolean                  doneInt       = FALSE;
    boolean                  abortInt      = FALSE;
    uint32                   tempStatus    = 0x0u;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            tempStatus = dmaSFR->DMA_READ_INT_STATUS_OFF.U;
        }
        else
        {
            tempStatus = dmaSFR->DMA_WRITE_INT_STATUS_OFF.U;
        }

        doneInt  = ((tempStatus & doneMask) != 0u) ? TRUE : FALSE;
        abortInt = ((tempStatus & abortMask) != 0u) ? TRUE : FALSE;
    }

    if (doneInt == TRUE)
    {
        interruptType = IfxPcieDma_InterruptType_done;
    }
    else if (abortInt == TRUE)
    {
        interruptType = IfxPcieDma_InterruptType_abort;
    }

    return interruptType;
}


IfxPcieDma_Error IfxPcieDma_getChannelError(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType)
{
    IfxPcieDma_Error errorStatus  = IfxPcieDma_Error_none;
    uint64           tempErrorReg = 0x0u;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            tempErrorReg = ((uint64)dmaSFR->DMA_READ_ERR_STATUS_LOW_OFF.U) | ((uint64)dmaSFR->DMA_READ_ERR_STATUS_HIGH_OFF.U << 32u);

            if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF_APP_WR_ERR_DETECT_OFF + channelId))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_busError;
            }
            else if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_READ_ERR_STATUS_LOW_OFF_LINK_LIST_ELEMENT_FETCH_ERR_DETECT_OFF + channelId))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_llFetch;
            }
            else if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF_UNSUPPORTED_REQ_OFF + channelId + 32u))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_unsupportedReq;
            }
            else if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_ABORT_OFF + channelId + 32u))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_cplAbort;
            }
            else if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_TIMEOUT_OFF + channelId + 32u))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_cplTimeout;
            }
            else if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_READ_ERR_STATUS_HIGH_OFF_DATA_POISIONING_OFF + channelId + 32u))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_dataPoisoning;
            }
        }
        else
        {
            tempErrorReg = (uint64)(dmaSFR->DMA_WRITE_ERR_STATUS_OFF.U);

            if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_WRITE_ERR_STATUS_OFF_APP_READ_ERR_DETECT_OFF + channelId))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_busError;
            }
            else if ((tempErrorReg | ((uint64)1u << ((uint64)IFX_PCIE_DSP_DMACAP_DMA_WRITE_ERR_STATUS_OFF_LINKLIST_ELEMENT_FETCH_ERR_DETECT_OFF + channelId))) != 0u)
            {
                errorStatus = IfxPcieDma_Error_llFetch;
            }
        }
    }

    return errorStatus;
}


void IfxPcieDma_enableChannelTxListErrorInt(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, boolean localErrInt, boolean remoteErrInt)
{
    uint32 writeVal  = ((uint32)remoteErrInt << channelId) | ((uint32)localErrInt << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE_OFF + channelId));
    uint32 writeMask = ((uint32)1u << channelId) | ((uint32)1u << (uint32)(IFX_PCIE_DSP_DMACAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE_OFF + channelId));

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            Ifx__ldmst(&(dmaSFR->DMA_READ_LINKED_LIST_ERR_EN_OFF), writeMask, writeVal);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->DMA_WRITE_LINKED_LIST_ERR_EN_OFF), writeMask, writeVal);
        }
    }
}


void IfxPcieDma_setChannelTransferSize(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint32 transferSize)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.TRANSFER_SIZE.U = transferSize;
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.TRANSFER_SIZE.U = transferSize;
        }
    }
}


void IfxPcieDma_setChannelArbWeight(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, IfxPcieDma_ChannelArbWeight weight)
{
    uint32 shift = channelId * IFX_PCIE_DSP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT_LEN;

    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            Ifx__ldmst(&(dmaSFR->DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF), (uint32)IFX_PCIE_DSP_DMACAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT_MSK << shift, (uint32)weight);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF), (uint32)IFX_PCIE_DSP_DMACAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL0_WEIGHT_MSK << shift, (uint32)weight);
        }
    }
}


void IfxPcieDma_setChannelSrcAddr(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint64 srcAddr)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.SAR_LOW.U  = (uint32)srcAddr;
            dmaSFR->CH[channelId].READ.SAR_HIGH.U = (uint32)(srcAddr >> 32u);
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.SAR_LOW.U  = (uint32)srcAddr;
            dmaSFR->CH[channelId].WRITE.SAR_HIGH.U = (uint32)(srcAddr >> 32u);
        }
    }
}


void IfxPcieDma_setChannelDestAddr(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint64 desAddr)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.DAR_LOW.U  = (uint32)desAddr;
            dmaSFR->CH[channelId].READ.DAR_HIGH.U = (uint32)(desAddr >> 32u);
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.DAR_LOW.U  = (uint32)desAddr;
            dmaSFR->CH[channelId].WRITE.DAR_HIGH.U = (uint32)(desAddr >> 32u);
        }
    }
}


void IfxPcieDma_setMsiAddr(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_ChannelType chType, IfxPcieDma_InterruptType intType, uint64 msiAddr)
{
    if (chType == IfxPcieDma_ChannelType_read)
    {
        if (intType == IfxPcieDma_InterruptType_done)
        {
            /* Done interrupt */
            dmaSFR->DMA_READ_DONE_IMWR_LOW_OFF.U  = (uint32)msiAddr;
            dmaSFR->DMA_READ_DONE_IMWR_HIGH_OFF.U = (uint32)(msiAddr >> 32u);
        }
        else if (intType == IfxPcieDma_InterruptType_abort)
        {
            /* Abort interrupt */
            dmaSFR->DMA_READ_ABORT_IMWR_LOW_OFF.U  = (uint32)msiAddr;
            dmaSFR->DMA_READ_ABORT_IMWR_HIGH_OFF.U = (uint32)(msiAddr >> 32u);
        }
    }
    else
    {
        if (intType == IfxPcieDma_InterruptType_done)
        {
            /* Done interrupt */
            dmaSFR->DMA_WRITE_DONE_IMWR_LOW_OFF.U  = (uint32)msiAddr;
            dmaSFR->DMA_WRITE_DONE_IMWR_HIGH_OFF.U = (uint32)(msiAddr >> 32u);
        }
        else if (intType == IfxPcieDma_InterruptType_abort)
        {
            /* Abort interrupt */
            dmaSFR->DMA_WRITE_ABORT_IMWR_LOW_OFF.U  = (uint32)msiAddr;
            dmaSFR->DMA_WRITE_ABORT_IMWR_HIGH_OFF.U = (uint32)(msiAddr >> 32u);
        }
    }
}


void IfxPcieDma_setChannelMsiData(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint16 msiData)
{
    uint32 shift = (((uint32)channelId & 0x1u) == 1u) ? 16u : 0u;

    switch (channelId)
    {
    case IfxPcieDma_Channel_0:
    case IfxPcieDma_Channel_1:

        if (chType == IfxPcieDma_ChannelType_write)
        {
            Ifx__ldmst(&(dmaSFR->DMA_WRITE_CH01_IMWR_DATA_OFF), 0xFFFFu << shift, msiData);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->DMA_READ_CH01_IMWR_DATA_OFF), 0xFFFFu << shift, msiData);
        }

        break;

    case IfxPcieDma_Channel_2:
    case IfxPcieDma_Channel_3:

        if (chType == IfxPcieDma_ChannelType_write)
        {
            Ifx__ldmst(&(dmaSFR->DMA_WRITE_CH23_IMWR_DATA_OFF), 0xFFFFu << shift, msiData);
        }
        else
        {
            Ifx__ldmst(&(dmaSFR->DMA_READ_CH23_IMWR_DATA_OFF), 0xFFFFu << shift, msiData);
        }

        break;

    default:
        break;
    }
}


void IfxPcieDma_setChannelTxListPtr(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_Channel channelId, IfxPcieDma_ChannelType chType, uint32 *txListPtr)
{
    if (channelId < IfxPcieDma_Channel_count)
    {
        if (chType == IfxPcieDma_ChannelType_read)
        {
            dmaSFR->CH[channelId].READ.LLP_LOW.B.LLP_LOW   = (uint32)txListPtr;
            dmaSFR->CH[channelId].READ.LLP_HIGH.B.LLP_HIGH = (uint32)(0);
        }
        else
        {
            dmaSFR->CH[channelId].WRITE.LLP_LOW.B.LLP_LOW   = (uint32)txListPtr;
            dmaSFR->CH[channelId].WRITE.LLP_HIGH.B.LLP_HIGH = (uint32)(0);
        }
    }
}


void IfxPcieDma_setEngineEnable(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_ChannelType chType, boolean enable)
{
    uint32 writeVal = (enable == TRUE) ? 1u : 0u;

    if (chType == IfxPcieDma_ChannelType_read)
    {
        dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE = writeVal;

        while (dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE != writeVal)
        {}
    }
    else
    {
        dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE = writeVal;

        while (dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE != writeVal)
        {}
    }
}


boolean IfxPcieDma_isEngineEnabled(Ifx_PCIE_DSP_DMACAP *dmaSFR, IfxPcieDma_ChannelType chType)
{
    boolean enabled = FALSE;

    if (chType == IfxPcieDma_ChannelType_read)
    {
        enabled = (dmaSFR->DMA_READ_ENGINE_EN_OFF.B.DMA_READ_ENGINE == 1u) ? TRUE : FALSE;
    }
    else
    {
        enabled = (dmaSFR->DMA_WRITE_ENGINE_EN_OFF.B.DMA_WRITE_ENGINE == 1u) ? TRUE : FALSE;
    }

    return enabled;
}


void IfxPcieDma_initApConfig(IfxPcieDma_ApConfig *config)
{
    uint8 idx = 0;

    for (idx = 0u; idx < IFXPCIE_CFG_NUM_DMA_WRITE_CHANNELS; idx++)
    {
        IfxApApu_initConfig(&config->apuConfig[idx]);
    }
}


void IfxPcieDma_initAp(Ifx_PCIE_DSP *pcieSFR, IfxPcieDma_ApConfig *config)
{
    uint8 idx = 0;

    /* Change the state to CONFIG, Configure APU and set PROT state back to RUN */
    /* Initialize the APU */
    IfxApProt_setState((Ifx_PROT_PROT *)&pcieSFR->PROTSE, IfxApProt_State_config);

    for (idx = 0u; idx < IFXPCIE_CFG_NUM_DMA_WRITE_CHANNELS; idx++)
    {
        IfxApApu_init((Ifx_ACCEN_ACCEN *)&pcieSFR->DMA_ACCEN[idx], &config->apuConfig[idx]);
    }

    IfxApProt_setState((Ifx_PROT_PROT *)&pcieSFR->PROTSE, IfxApProt_State_run);
}
