// Seed: 1197117196
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input supply0 id_4
    , id_14,
    output tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri1 id_12
);
  tri0 id_15 = 0;
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  =  id_29  ==  1  ;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_2,
      id_8,
      id_6,
      id_7,
      id_4,
      id_2,
      id_3,
      id_8,
      id_9,
      id_1,
      id_5
  );
endmodule
