-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:32:22 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_1_0/design_1_noc_tg_pmon_1_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4544)
`protect data_block
/y8emn+n5AOTPsRzsm98duNOKQ1pcYcPfmekusPXdkW9J2mxaKYToa3Ii+iokqOS9gklh/q+5ec5
43iOYZd2u0IF3dT6WuRqd9zmQGa3CnNWCNiNIMq0LOGKEE+h+NEZcc4mO/y8LPP00Eog8885CM4Z
CQ54//47hg9zjlEB/UG/b4WIG+xcefD39xHNIdK5cChoH8nvtHR1PKJlsuQksK/Uxvkowa4L2qEV
w5GihsMyK9Zt54io8AmNK+DLwA2g7FZXNtTaUc9kkUwI3EuHqECjYH5NnBFU3vvYNcn77MCwBUxy
x39RveuEYX+DJF9vhIF8oO0+456QlIOLJqJuoj51sSD6mVMjUN2kEbvx1b1SA1NCp3N58xiJkxeh
YPR0qbHHuJ1TrF709t6ws0dl1cjOQXAdqMzj9burImEeJudnYv3T5YmQxOpIkvQt3YWC0JtAeizX
kQX8z5DxwnvYI3B4/FaYOwskXxuEIM9NQDF7m8WdvfkZSSIoEz4BKfj/HdtivMIHGbjg52yigQrD
pP8Xe43un1YyCIb8Ab0U4NwT0tNegCxdCjg09Tj465jM1zIOHFhAOwku90RWZZCHUZK40Xuc8EMq
qDAe8CFMTY5EaEBVZZSuLFb6I9kv6SXIFMBw1Q+/Kq9JlJ5CWAn24XwOWIUJGhiYOoDiFvcyzvM2
SOHYP++ruLndZ57x7fCqKEi0zAoga6ze0XQlF5ayROUSkRRRHQUigsuSKhI0uZDp/Fw5Q4JvwICP
rPBBjQsf5fhD88PgWKSX8u9IybEHn4FLsn7FEiHGqaabfVlfvCbN9KcMPgmQc5FWLSNTHxCvocgW
O94eXrWf3gslVzwlKUKCeKyAxHgTTHB0EnqTx9xLXRaa3aL1rXTv30V/3KUlGqZ7AvT0rKlGoT6J
U7whof3x0wqiPwKs7qDTyjyR1e3Lx4/tEJdcvu7NMuNbG/xhx8WTHl1uVgNbxQMOfyMmsD71qjVS
Ua+/b329ZQfzmH6odNJ3bdqyLqsabZFy+Z3yDZ+xXXZdYh9yV2XoB5Yp6YiRQ+WSZOxF3amTZ8Pn
jp5zA4boCIq2ZgmpRShYDKyoT7AkOp2iqkMxmOQrnz4MYbp0nRUkiny/S8BkqVzqhhwBoAKMxrfE
pdX1wZCx1B4FU+dGRExp99MyTLT89Y4h7IjX1AFpBOhn78RMFhTLdZdgPUTDTBAHoGZ2pnb+vZ/O
jyJEzkd11GREv3f/mQeNyuzGAcbpQtOzOlZ7nS4ZmyhVANyAXmlBLps6Z54LUvzdO2ujch/njeUd
HmLi6LIcqexEFa632RUNb09T/RN08nu/zTxP6rYonFCg1Ri3DmqQ3xlfnt/xI9zVuMNpNIcKFVMb
+RWQdEMrX0TseDEuieUYSWQ+LVJneHj727mn0bBlrZnRIr51Uvoe887tCsKb3B/tta3xbB8BmvDl
xosr+7HDWrilEdR0UlEYnFdNONRi6o5PfTTd6vpi9N4qaHLjBOeI5LvXbxm8pwHwdc3lHebf8jEa
G35B9/Cn2F2WyWo4KayIWMTI9Q1kgGpMraqRySZP926GEqiqeV7LdrRuNOr490lRCtE4C12hswF0
q/PDZyFge2R0odQSCNGxKwPG0+QaKCRkLwvrv8qVSUFeFUbUxfIvfHj1RP/Tg7JQLmgLkhp8YQgt
yzW5meK/IRdXMpaoZyLQoYg/Qn1ggnrPpqrfO8cEkAn33O1MtcQhlLYI1GRY2iruKDJNArtsp6k8
zK8zuf/I+y14ISyfDmhSOl5+C95gebop5eHgrowqS1u29liyYptN9JhQZfi4KY3Pz7UaMf7P5Zvp
vpoLBxdncYk/KkTSxXDYjlL3h4eZ+QrDQ1VSEMwjqKwoz5P45Pz16VPEjn+wU5wV6C0wYcOPWuIZ
6l2OWHdDB2/xK9VhzGa5PiVRCkE/Pf06IGI13/9aYo3FFzkC9XeaoVS8g4yLSQ8C1DV3Jn9I+xWv
G7TOfRl7eD8/zD4+DEiWHROTpN50NiH0cvA/Nl00wdhvyzn6Jap3rCxn+VXZKhasmo+9aMbiFo3b
e03A9DT5QE1ledS1P3Sim4hx0VAjviVC6gJbgeSBEI4BfMOBoY6iQn126MgwURfwnEmbIEfknf+h
VqUtXL+mJc3uUGaudPAlCLTKZdXkNQPPh7CBbZt2OdZVtQnQsuVozYf2ohi8XJMA7X1DDyzWB1Je
AT5ti2a3BOAvrg+GbrY8xnrMaEFPYPeRXcyZTuJx6nCvcvh+kUQKYGHNS3imNrTPc1p8VEYryMZg
RlilgPuuL7HoJ4HhBfd6/yLnrjkmCb9plUXhNdrWW0IWABcUGnKwxS6/TtwOTrMwVgNA2X8tGb6i
jwCyjP7xHf0p7p0FtDAHMvg+A+hZZJ+O8VvrYFarYc7M3wPjE0RufrpjJdJIH1Ek04CnFFcRKs4+
1ljmXdSajNBI30/2rmzz/ygG75Argg7VR+x3rAv/5iEwrs3VIRILpFkYlgQGYbvdtAjePGoK+drv
GQRglWueST9sRblGzbiR3xyOoq7ggPev4RpQBCdlhSjiwUDN+OYuy2HXsS92CZjDBGjKer04hj6s
WUHoD9B5Bg4ATF+m4ILgrMILovsriVcjxhfPDw4+SA38EL1Qa/emt7qHkdYTlgxdYEdexk7dfUKz
IqyzgwyDAvwol0JNXqZYi78S/2svUXwSjSLnr1dp1JptBNj8PUdiWOZESByaUyVVvIt+8jdMUZ98
zjdoHaMyF+xwdeGQE5WFeNESsvE2B5O/RsMlwYmDX8WRUZIe++Zo30EJSUQ6mI0QtQ+pdGwxt9Jb
ani26qTIj0a6kw/h/pK4HqBEM9+urU0VefIFMnyC4CCtMLtYTs+A1Ngz33ljloZuwM5AiM+vvg7j
ExTCN9QGrzQsfGx/YgRPC0fszDCvG7qUKLml2JZK36ryBCLZigJTAB/W+9IDBvNUHWrzziMG+w8C
So6SNLSfBNtGUXHroSstLHdf8NsWhPa7F15V1cdiLZi001wm+14xGMZzL007P2FwPqauaqENr8g0
h7eKur5JelO5OyzwWffqnhFke16+cqgzBbkq+nFvCNX/FmwTAG3XaAkU1s/ggujyvnlqp3ewZkWR
riCR9AlRWt9MrQvVUsJd8j3kvLliLt7LPnJuaw/jg8KI850juP7XNHTi9OMfhXnRCB3aHzS+tmNX
4Q03jMF99StKlxRZbqbXc8/fD5P3nZDhY0kWVWUaVXq9ybSEMZl0LczIJtS6CEOFRncCIfIrJUhx
oVYF6FPDdplPwW1XR0jr9MpbE8ytiNdmI1Fk5vIHi9y9NNYxMPv88SSBHbYpq1XZgP1RBttdKd1U
DUolufyw/cFRrccdvEC69aGgoMxQ6It1RknwQ/E2+e3NhnRjma1uwfjQdKXHLGWNbERdFTx/W4me
urBtdpDDIvjawYa1w72sjV4v8jGLfZgl6EUwbF3FkccJ3XC1Tgw/XXo2POutGbYXU1Tmyz2czJEM
SI0QTrL6BK0YNu3mWSKSRK1oEQDBqWwPY0awOMJI08wWvsoitWbm90xDaxandvZxwnZFIygx4W9F
bBYJCax1eVsdfOzkKCswUYK+lassfvVPyo4v1HR9+7IAZ7xaJqJB6gdcKRucP75erIjFgeqW6cSl
k/4/VBuNLDm/jNICtDY/4gsn6K1uCiZ3rO6+/nSqx+2S1sbAYEOCNy3rPpR2AFyo2hdu2gSig85X
Hp6scJrAjqFLDvBujqKm1xq77DztdHhvw5u2/pp7UD2B4kGzrQJ/AZTNZLhytj8HB5ZhlykCegs6
ycBx7NU+BHwCZBxjnGQ279TjMtU9t1orjls07G7kidq5VDcb0uC+Oz+SYq1uHkpEB1FwHv9BTaNv
7OZnSsAsjss60/re9WgHGY+v1l9VY+8zlFUfY+3nWEQkmMg38qM3O3hTFoVcwebws2PsoUWnwk6t
PBH4J7Ogz0yDz3s4N+hSa7kGOl/Pm4w2knBPtV+5obATk5GwJpG0TjLsIfal4KXgRsZ6fD9TRfk5
v3uYvgjOY4ygp7QRDuZB0bZ8NAESiLQmwtI4WAgsA2obHFGKPQY4NzrDTCkBjkYxlW0BcMTFgsn7
UFgEd1+ByUxYpo9VcMbEwKMBzu5KTFXFIiXT0DEuwVMPalip4vg4yspwT6UG1n2tS6VYBUys7YaX
eWB6nIHvNvepCPylvUR4uxIqMtA68tacinT1YcOuKXsbsx01JiSnIKAQKoHNfdIyCOW3C7wkBJL2
dGC+FI0XF1WwYDIlnAiOuY5nMAC76/ICZV8a/sfnxMerveaI99hZoDQKQDZx1ydDqLWvgLrd3HNQ
caDo2aAqOE3dU0t7w1x2xCR0LpvJkSasfqO1zohVGei/+mUyrTeSvK680q1o152CX7rRUV5VxIhJ
P4cHkUkwFA52WpYXwgdAxqImfPrjRz8U+Ble3ROHpg2viNCyM+egQ02vh22B4ayNTcKN4u68UbGF
ZSVLKhJXHYi3+odd2dQPzU7AYSaPEtzpAoejeqgdHdibEoLoFqu8c8WhVQzyZKwO/Zoaga4Y8cjL
vQCBZZZc/y6TH2ksqweUMA7AD2NC5tU0aFYM+AdlHroiGNJxckOJo0oGY8X6khKi3Peniza7TSap
xnvugCPPecIguSV69pAdO3GKZyeo57atSN9SgRWMcVOfYufbIwynE++73tmj+8UjQaGVpxeJmSgn
tFxT7lFaqAJaEoZAAwfC+IW3wm2UaVyxnCif/PV+H+ciFmxYC6ZjkNV5bePe3mo7PEBQgeSM6WgU
R1oHWMe4Z+mfeJl2ZR6lgsV6WgVfomk13CaLEGEONT6n5wYNdRLu50G3gy86cLVErUHx3vC6y0YG
7IlqQ6uRgb1wj+v/e23PtgGlJVu8oMDEYfpndCPZrm4yIIJT0h1yVDz3Rnmf1QA2wkfan7efmiy+
Or+xKgc4la1gz6rmGzFXXSZG7gBPPfR3UAeJ36obkmPMd3FWmAdSYTRzhHzJ6Xvst/oR3Mp9McUK
yc0wKHsxJRVPdAObehEzhJsWF/1eE6+KqpG8PA49P7uN6O8ku3Y1mtNBoU/WowbYayYPsAM6LJ4j
65CckSQ2FUjd1CfZto+yBI8B+ozbxYkG0HaZil2I5oxNyVyc7KKEH9pgWDhoYHl2tdNP00DeZz7y
d7QnUTDyQic/S3QZ4ZEBtcnamrvqBw24Lxfiq9xe0rVOHb1sua4KKDjrKe0+0yQMjY/Rej1T14wK
+R+MYl3iBBBuMV6vOG3EDXZllh1JtlT+/pCOr8iK+mTrQ3VRqufuzlFmaGJu0BmTa/2vVU2lBepV
T9+s5fMA35XKbglaLS2O9+ePlt+2UrVFOEfIDnbk2TgRrtdvGT8SpQTgkDIgef3uvxmvh0ffSJyx
cLjPQuuD4UA6G3UnPugXjYp9jFjSoVhYmBcL9DceN/ZgCeNA59KCe8vV1siW/1lSAQasp7GMxQZR
q8MhP2dfYT+LAFycqjtB5R8IVsQNbDvC1MaoF2LVy5lImo3nfma9RJMadbUODNDCQtYmEdIiejTP
1lKz5eamK0woArlw8Wdp/qWYVWzwbHLO9xqOsmpguN8yv+yNsr58cYOJIdxMXwTOG+L3PlDPB45i
ODeKIj8sB2VTzGMvubOemag7+ej1vIpozEAjnaifJ7puvjLjpqFh0K/CQ86dsaa2ovBO2aXs/joD
H2ldiL+WcMek3+B9ThzgXoSY7pZ7AueHIxIrhWfWcn1CtzlxZdvA6eQ/50su9eAjYivGXdyZ193Q
XG6kogY9g44oSU5eMqU54fd12CqTTByKZe/RnFOu3UeK+6rCHLDaWcTJtWbW8JyMwDH0bVIKn/jz
5z3o5L7gomffLthLKHN/z20dMYkQG/NGoKcq+XzQzdJc+GjJe9xcCXOskleAK5IbHyDFNYcpT1dM
FT5yYYUIh/28ZA156tQHQ8WLAB+rKEYVzQik6a9w8DCWRnfp6pcxt2RCFXGrlClKkwN/glxM+Wad
SHRCWXX2n7XH6q5TrpUkJFIK7mPS7H/TJjiKPt3GWOHlvk8vlazxmU0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_1_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_1_0 : entity is "design_1_noc_tg_pmon_1_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_1_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_1_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_1_0;

architecture STRUCTURE of design_1_noc_tg_pmon_1_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 1;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_1_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
