
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 631740                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380712                       # Number of bytes of host memory used
host_op_rate                                   716711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7842.49                       # Real time elapsed on the host
host_tick_rate                              516682539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4954413113                       # Number of instructions simulated
sim_ops                                    5620797094                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.052078                       # Number of seconds simulated
sim_ticks                                4052077728785                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7231120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14462242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 574195143                       # Number of branches fetched
system.switch_cpus.committedInsts          2954413112                       # Number of instructions committed
system.switch_cpus.committedOps            3349702674                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9717212661                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9717212661                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1007249787                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    939705285                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    475217816                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38466587                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2983462582                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2983462582                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4333861684                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2435446659                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           636164586                       # Number of load instructions
system.switch_cpus.num_mem_refs            1153763727                       # number of memory refs
system.switch_cpus.num_store_insts          517599141                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     125943433                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            125943433                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     83845006                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     42098427                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2079107314     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult        116831690      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        636164586     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       517599141     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3349702731                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7231121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7231122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14462243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7231122                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7230950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2774356                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4456764                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7230951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10962273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10731090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21693363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21693363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    646458624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    634242432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1280701056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1280701056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7231122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7231122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7231122                       # Request fanout histogram
system.membus.reqLayer0.occupancy         22043741637                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         21662219730                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        68178973413                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7230950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5548713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11687886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             171                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7230951                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21693364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21693364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1280701184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1280701184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10005478                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355117568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17236600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10005478     58.05%     58.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7231122     41.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17236600                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10658382807                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15076887285                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    467724160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         467724160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    178734464                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      178734464                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3654095                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3654095                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1396363                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1396363                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    115428230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            115428230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44109337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44109337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44109337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    115428230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159537567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2792726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7308190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000306483298                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       155404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       155404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           13384203                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2647294                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3654095                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1396363                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7308190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2792726                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           930864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1231542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           740276                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           263964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           432384                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           637560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           454368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           263844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           344468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           329922                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          168566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          161352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          124596                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          263844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          286162                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          674478                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           469120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           469040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           476365                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            43968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           190528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           468992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           234542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           44208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          395820                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                120911240818                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               36540950000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           257939803318                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16544.62                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35294.62                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4869081                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2488282                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.62                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.10                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7308190                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2792726                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3654095                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3654095                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                153116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                153117                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                155405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                155404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                155404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                155404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                155404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2743521                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   235.630100                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   183.122828                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   223.512343                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        19343      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1863988     67.94%     68.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       427075     15.57%     84.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       124921      4.55%     88.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        63152      2.30%     91.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        58841      2.14%     93.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        51984      1.89%     95.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        15147      0.55%     95.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       119070      4.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2743521                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       155404                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.026846                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.997839                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.189382                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1494      0.96%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         9500      6.11%      7.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        24166     15.55%     22.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        33500     21.56%     44.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        25224     16.23%     60.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        16991     10.93%     71.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         7925      5.10%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        11675      7.51%     83.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63        13949      8.98%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         3649      2.35%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1408      0.91%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         5921      3.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       155404                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       155404                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.970561                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.968819                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.240898                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2288      1.47%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          153115     98.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       155404                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             467724160                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              178732608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              467724160                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           178734464                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      115.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   115.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.25                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4052073707295                       # Total gap between requests
system.mem_ctrls0.avgGap                    802318.07                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    467724160                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    178732608                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 115428229.986162006855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44108879.434944175184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7308190                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2792726                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 257939803318                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93681845595223                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35294.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33544946.98                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6894983760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3664766985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16803190320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2297541240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    886693218660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    809305831680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2045526793605                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.809367                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2095400536276                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1821369552509                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12693777600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6746895210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        35377286280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12280337100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1504024961880                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    289449187680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2180439706710                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       538.104117                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 738027678667                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3178742410118                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    457859456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         457859456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    176383104                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      176383104                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3577027                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3577027                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1377993                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1377993                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    112993750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            112993750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43529052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43529052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43529052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    112993750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156522802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2755986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   7154054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000280335730                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       153910                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       153910                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13142119                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2602488                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3577027                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1377993                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7154054                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2755986                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           908992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1180362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           696300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           197886                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           556988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           615566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           425050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           161236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           205216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           234648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          175898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          337142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          263846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          285828                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          256728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          652368                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           469120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           469154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           469049                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            36640                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           197856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           468994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           227218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           21990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          395820                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                126869554846                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               35770270000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           261008067346                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17733.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36483.94                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4844153                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2455915                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.71                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.11                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7154054                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2755986                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3577027                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3577027                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                146695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                146697                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                153912                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                153912                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                153911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                153910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                153910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2609938                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   243.009580                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   188.831283                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   224.938782                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7610      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1731308     66.34%     66.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       388365     14.88%     81.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       173408      6.64%     88.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        71685      2.75%     90.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        57067      2.19%     93.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        48390      1.85%     94.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        25665      0.98%     95.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       106440      4.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2609938                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       153910                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.481814                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.224996                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.071365                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         7367      4.79%      4.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        18168     11.80%     16.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        14485      9.41%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        22278     14.47%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        32777     21.30%     61.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        22007     14.30%     76.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         7233      4.70%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          464      0.30%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         7330      4.76%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67        14530      9.44%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         3664      2.38%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         3607      2.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       153910                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       153910                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.906276                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.900920                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.422802                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7214      4.69%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      0.00%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          146690     95.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       153910                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             457859456                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              176381120                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              457859456                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           176383104                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      112.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   112.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4052075896962                       # Total gap between requests
system.mem_ctrls1.avgGap                    817771.85                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    457859456                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    176381120                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 112993749.539273381233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43528562.827665008605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7154054                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2755986                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 261008067346                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 92181929058578                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36483.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33447894.53                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6868601460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3650744460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17219352360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2181563280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    998277587730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    715340047200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2063405157450                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.221514                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1850321166169                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2066448922616                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11766377280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6253970250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        33860593200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12204521820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1463937676980                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    323207536800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2171097937290                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.798690                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 826682312576                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3090087776209                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      7231122                       # number of demand (read+write) misses
system.l2.demand_misses::total                7231122                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      7231122                       # number of overall misses
system.l2.overall_misses::total               7231122                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 627559351998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     627559351998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 627559351998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    627559351998                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7231122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7231122                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7231122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7231122                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86785.889105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86785.889105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86785.889105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86785.889105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2774356                       # number of writebacks
system.l2.writebacks::total                   2774356                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      7231122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7231122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7231122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7231122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 565742288366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 565742288366                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 565742288366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 565742288366                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78237.137800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78237.137800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78237.137800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78237.137800                       # average overall mshr miss latency
system.l2.replacements                       10005478                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2774357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2774357                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2774357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2774357                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4456764                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4456764                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 171                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     13878177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13878177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81158.929825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81158.929825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     12410211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12410211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72574.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72574.333333                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      7230951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7230951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 627545473821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 627545473821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7230951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7230951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86786.022173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86786.022173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7230951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7230951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 565729878155                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 565729878155                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78237.271716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78237.271716                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                    10005606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10005606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.031447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    91.968029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.281496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.718500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 241401366                       # Number of tag accesses
system.l2.tags.data_accesses                241401366                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947922271215                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4052077728785                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2954413170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4956512821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099651                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2954413170                       # number of overall hits
system.cpu.icache.overall_hits::total      4956512821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2954413170                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4956513647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2954413170                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4956513647                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          202                       # number of writebacks
system.cpu.icache.writebacks::total               202                       # number of writebacks
system.cpu.icache.replacements                    202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2954413170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4956512821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2954413170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4956513647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4956513647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6000621.848668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193304033059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193304033059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    711974838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1083360218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1795335056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    711974838                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1083360218                       # number of overall hits
system.cpu.dcache.overall_hits::total      1795335056                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8011628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7231008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15242636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8011628                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7231008                       # number of overall misses
system.cpu.dcache.overall_misses::total      15242636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 642676692870                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 642676692870                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 642676692870                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 642676692870                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    719986466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1090591226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1810577692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    719986466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1090591226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1810577692                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008419                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88877.884365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42163.093895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88877.884365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42163.093895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8294077                       # number of writebacks
system.cpu.dcache.writebacks::total           8294077                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7231008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7231008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7231008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7231008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 636646033032                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 636646033032                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 636646033032                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 636646033032                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88043.884481                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88043.884481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88043.884481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88043.884481                       # average overall mshr miss latency
system.cpu.dcache.replacements               15244088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    382359133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    599533526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       981892659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4035533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7230837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11266370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 642662458158                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 642662458158                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    386394666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    606764363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    993159029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88878.017601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57042.548590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7230837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7230837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 636631940934                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 636631940934                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88044.017717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88044.017717                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329615705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    483826692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      813442397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3976095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3976266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     14234712                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14234712                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333591800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    483826863                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    817418663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83243.929825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     3.579919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     14092098                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14092098                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82409.929825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82409.929825                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19386181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33772163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53158344                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1595                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          114                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1709                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     22283646                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22283646                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19387776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33772277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53160053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000082                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000032                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 195470.578947                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13038.997074                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     22188570                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22188570                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 194636.578947                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 194636.578947                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19387775                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33772278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53160053                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19387775                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33772278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53160053                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1916897797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15244344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.744853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    91.487463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   164.512257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.357373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.642626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61355973880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61355973880                       # Number of data accesses

---------- End Simulation Statistics   ----------
