Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Jul 16 15:52:08 2024
| Host             : DESKTOP-5JNUKTK running 64-bit major release  (build 9200)
| Command          : report_power -file ofdm_transmitter_power_routed.rpt -pb ofdm_transmitter_power_summary_routed.pb -rpx ofdm_transmitter_power_routed.rpx
| Design           : ofdm_transmitter
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.276        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.169        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.8         |
| Junction Temperature (C) | 28.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        8 |       --- |             --- |
| Slice Logic              |     0.007 |     6979 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2266 |     53200 |            4.26 |
|   Register               |    <0.001 |     3227 |    106400 |            3.03 |
|   CARRY4                 |    <0.001 |      203 |     13300 |            1.53 |
|   LUT as Shift Register  |    <0.001 |      166 |     17400 |            0.95 |
|   LUT as Distributed RAM |    <0.001 |        8 |     17400 |            0.05 |
|   F7/F8 Muxes            |    <0.001 |       51 |     53200 |            0.10 |
|   Others                 |     0.000 |      481 |       --- |             --- |
| Signals                  |     0.011 |     4564 |       --- |             --- |
| Block RAM                |     0.009 |      6.5 |       140 |            4.64 |
| MMCM                     |     0.119 |        1 |         4 |           25.00 |
| DSPs                     |     0.008 |        9 |       220 |            4.09 |
| I/O                      |     0.002 |       63 |       125 |           50.40 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.276 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.047 |      0.008 |
| Vccaux    |       1.800 |     0.077 |       0.066 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------+-----------------------------+-----------------+
| Clock            | Domain                      | Constraint (ns) |
+------------------+-----------------------------+-----------------+
| clk_20m_pll_clk  | u_pll/inst/clk_20m_pll_clk  |            50.0 |
| clk_60m_pll_clk  | u_pll/inst/clk_60m_pll_clk  |            16.7 |
| clk_7_5m_pll_clk | u_pll/inst/clk_7_5m_pll_clk |           133.3 |
| clk_80m_pll_clk  | u_pll/inst/clk_80m_pll_clk  |            12.5 |
| clkfbout_pll_clk | u_pll/inst/clkfbout_pll_clk |            40.0 |
| sys_clk          | sys_clk                     |            20.0 |
+------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| ofdm_transmitter        |     0.169 |
|   u_ifft                |     0.042 |
|     u_fft               |     0.040 |
|       U0                |     0.040 |
|     u_fifo_in           |     0.001 |
|       U0                |     0.001 |
|     u_fifo_out          |     0.001 |
|       U0                |     0.001 |
|   u_ofdm_modem          |     0.002 |
|     u_data_pilot_insert |     0.001 |
|   u_pll                 |     0.119 |
|     inst                |     0.119 |
|   u_trans_mcu           |     0.002 |
|     u_byte_to_bit       |     0.002 |
|       U0                |     0.002 |
+-------------------------+-----------+


