****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:05:28 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           6.648e-08 5.325e-08 9.285e-09 1.290e-07 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 5.325e-08   (41.27%)
  Cell Internal Power  = 6.648e-08   (51.53%)
  Cell Leakage Power   = 9.285e-09   ( 7.20%)
                         ---------
Total Power            = 1.290e-07  (100.00%)

1
