<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>SMIDR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">SMIDR_EL1, Streaming Mode Identification Register</h1><p>The SMIDR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides additional identification mechanisms for scheduling purposes, for a PE that supports Streaming SVE mode.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_SME is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to SMIDR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>SMIDR_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-63_60">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-59_56">NSMC</a></td><td class="lr" colspan="4"><a href="#fieldset_0-55_52-1">HIP</a></td><td class="lr" colspan="20"><a href="#fieldset_0-51_32">Affinity2</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-31_24">Implementer</a></td><td class="lr" colspan="8"><a href="#fieldset_0-23_16">Revision</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">SMPS</a></td><td class="lr" colspan="2"><a href="#fieldset_0-14_13">SH</a></td><td class="lr" colspan="1"><a href="#fieldset_0-12_12">RES0</a></td><td class="lr" colspan="12"><a href="#fieldset_0-11_0">Affinity</a></td></tr></tbody></table><h4 id="fieldset_0-63_60">Bits [63:60]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-59_56">NSMC, bits [59:56]</h4><div class="field"><p>If SMIDR_EL1.{SH,Affinity} indicates that the implementation of Streaming SVE mode is shared, then this field identifies the number of SMCUs, minus 1, associated with the concatenated SMIDR_EL1.{Affinity2,Affinity} 32-bit value.</p>
<p>If SMIDR_EL1.{SH,Affinity} indicates that the implementation of Streaming SVE mode is not shared, then this field is zero and should be ignored by software.</p><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NSMC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The implementation of Streaming SVE mode associated with this PE is not shared or is a single SMCU.</p>
        </td></tr><tr><td class="bitfield">0b0001..0b1110</td><td>
          <p>The number of SMCUs in the group of SMCUs providing the implementation of Streaming SVE mode for this PE, minus 1.</p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p>Reserved.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-55_52-1">HIP, bits [55:52]<span class="condition"><br/>When FEAT_SME2p2 is implemented and SMIDR_EL1.SMPS == 1:
                        </span></h4><div class="field">
      <p>Highest Implemented Priority. If Streaming SVE mode execution priority is supported, this field indicates the range of priority levels implemented by the PE, and the Highest Implemented Priority value.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HIP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>All streaming execution priorities from 0 to 15 are implemented. The Highest Implemented Priority value is 15.</p>
        </td></tr><tr><td class="bitfield">0b0001..0b1111</td><td>
          <p>All streaming execution priorities less than or equal to this value are implemented. The Highest Implemented Priority value is the value of this field.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-55_52-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-51_32">Affinity2, bits [51:32]</h4><div class="field">
      <p>The most significant 20 bits of the SMCU affinity for this PE, to be used in conjunction with SMIDR_EL1.Affinity.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-31_24">Implementer, bits [31:24]</h4><div class="field">
      <p>The Implementer code. This field must hold an implementer code that has been assigned by Arm.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>Implementer</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
          <p>Reserved for software use.</p>
        </td></tr><tr><td class="bitfield">0x41</td><td>
          <p>Arm Limited.</p>
        </td></tr><tr><td class="bitfield">0x42</td><td>
          <p>Broadcom Corporation.</p>
        </td></tr><tr><td class="bitfield">0x43</td><td>
          <p>Cavium Inc.</p>
        </td></tr><tr><td class="bitfield">0x44</td><td>
          <p>Digital Equipment Corporation.</p>
        </td></tr><tr><td class="bitfield">0x46</td><td>
          <p>Fujitsu Ltd.</p>
        </td></tr><tr><td class="bitfield">0x49</td><td>
          <p>Infineon Technologies AG.</p>
        </td></tr><tr><td class="bitfield">0x4D</td><td>
          <p>Motorola or Freescale Semiconductor Inc.</p>
        </td></tr><tr><td class="bitfield">0x4E</td><td>
          <p>NVIDIA Corporation.</p>
        </td></tr><tr><td class="bitfield">0x50</td><td>
          <p>Applied Micro Circuits Corporation.</p>
        </td></tr><tr><td class="bitfield">0x51</td><td>
          <p>Qualcomm Inc.</p>
        </td></tr><tr><td class="bitfield">0x56</td><td>
          <p>Marvell International Ltd.</p>
        </td></tr><tr><td class="bitfield">0x69</td><td>
          <p>Intel Corporation.</p>
        </td></tr><tr><td class="bitfield">0xC0</td><td>
          <p>Ampere Computing.</p>
        </td></tr></table><p>Arm can assign codes that are not published in this manual. All values not assigned by Arm are reserved and must not be used.</p>
<p>It is not required that this value is the same as the value of <a href="AArch64-midr_el1.html">MIDR_EL1</a>.Implementer.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_16">Revision, bits [23:16]</h4><div class="field">
      <p>Revision number for the Streaming Mode Compute Unit (SMCU).</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_15">SMPS, bit [15]</h4><div class="field">
      <p>Indicates support for Streaming SVE mode execution priority.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SMPS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Priority control not supported.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Priority control supported.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-14_13">SH, bits [14:13]</h4><div class="field">
      <p>Indicates whether the implementation of Streaming SVE mode in this PE is shared with other PEs.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Refer to SMIDR_EL1.Affinity.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>Reserved.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>The implementation of Streaming SVE mode is not shared with other PEs.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>The implementation of Streaming SVE mode is shared with other PEs.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-12_12">Bit [12]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-11_0">Affinity, bits [11:0]</h4><div class="field">
      <p>The least significant 12 bits of the SMCU affinity for this PE.</p>
    <p>If the implementation of Streaming SVE mode is shared, then the concatenated SMIDR_EL1.{Affinity2,Affinity} 32-bit value identifies which shared SMCUs are associated with this PE. Every PE that shares the same SMCUs has the same 32-bit affinity value. The 32-bit affinity value is unique within the system as a whole.</p>
<p>The SMIDR_EL1.SH field indicates whether the implementation of Streaming SVE mode is shared with other PEs. However, if SMIDR_EL1.SH is zero, then SMIDR_EL1.Affinity is used to indicate whether the implementation of Streaming SVE is shared, as follows:</p>
<ul>
<li>If SMIDR_EL1.Affinity is zero, then the implementation of Streaming SVE mode is not shared with other PEs.
</li><li>If SMIDR_EL1.Affinity is not zero, then the implementation of Streaming SVE mode is shared with other PEs.
</li></ul>
<p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing SMIDR_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, SMIDR_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b001</td><td>0b0000</td><td>0b0000</td><td>0b110</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_SME) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UnimplementedIDRegister();
elsif PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2().TID1 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        X{64}(t) = SMIDR_EL1();
    end;
elsif PSTATE.EL == EL2 then
    X{64}(t) = SMIDR_EL1();
elsif PSTATE.EL == EL3 then
    X{64}(t) = SMIDR_EL1();
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
