

================================================================
== Vitis HLS Report for 'lstm_function_Pipeline_VITIS_LOOP_59_1'
================================================================
* Date:           Fri Mar 28 16:04:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        new_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.414 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [lstm_new.cpp:59]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.83ns)   --->   "%store_ln59 = store i4 0, i4 %j" [lstm_new.cpp:59]   --->   Operation 6 'store' 'store_ln59' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_3 = load i4 %j" [lstm_new.cpp:59]   --->   Operation 8 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.01ns)   --->   "%icmp_ln59 = icmp_eq  i4 %j_3, i4 10" [lstm_new.cpp:59]   --->   Operation 9 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.01ns)   --->   "%add_ln59 = add i4 %j_3, i4 1" [lstm_new.cpp:59]   --->   Operation 11 'add' 'add_ln59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %VITIS_LOOP_10_2.lr.ph.i.loopexit5.exitStub" [lstm_new.cpp:59]   --->   Operation 12 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %j_3" [lstm_new.cpp:59]   --->   Operation 13 'zext' 'zext_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lstm_weights_0_txt_0_addr = getelementptr i16 %lstm_weights_0_txt_0, i64 0, i64 %zext_ln59" [lstm_new.cpp:60]   --->   Operation 14 'getelementptr' 'lstm_weights_0_txt_0_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.14ns)   --->   "%lstm_weights_0_txt_0_load = load i4 %lstm_weights_0_txt_0_addr" [lstm_new.cpp:60]   --->   Operation 15 'load' 'lstm_weights_0_txt_0_load' <Predicate = (!icmp_ln59)> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%store_ln59 = store i4 %add_ln59, i4 %j" [lstm_new.cpp:59]   --->   Operation 16 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.83>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_new.cpp:59]   --->   Operation 17 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lstm_new.cpp:59]   --->   Operation 18 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%matrix_row_addr = getelementptr i16 %matrix_row, i64 0, i64 %zext_ln59" [lstm_new.cpp:60]   --->   Operation 19 'getelementptr' 'matrix_row_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] ( I:1.14ns O:1.14ns )   --->   "%lstm_weights_0_txt_0_load = load i4 %lstm_weights_0_txt_0_addr" [lstm_new.cpp:60]   --->   Operation 20 'load' 'lstm_weights_0_txt_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_2 : Operation 21 [1/1] ( I:2.26ns O:2.26ns )   --->   "%store_ln60 = store i16 %lstm_weights_0_txt_0_load, i8 %matrix_row_addr" [lstm_new.cpp:60]   --->   Operation 21 'store' 'store_ln60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc" [lstm_new.cpp:59]   --->   Operation 22 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrix_row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lstm_weights_0_txt_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 010]
store_ln59                (store            ) [ 000]
br_ln0                    (br               ) [ 000]
j_3                       (load             ) [ 000]
icmp_ln59                 (icmp             ) [ 010]
empty                     (speclooptripcount) [ 000]
add_ln59                  (add              ) [ 000]
br_ln59                   (br               ) [ 000]
zext_ln59                 (zext             ) [ 011]
lstm_weights_0_txt_0_addr (getelementptr    ) [ 011]
store_ln59                (store            ) [ 000]
specpipeline_ln59         (specpipeline     ) [ 000]
specloopname_ln59         (specloopname     ) [ 000]
matrix_row_addr           (getelementptr    ) [ 000]
lstm_weights_0_txt_0_load (load             ) [ 000]
store_ln60                (store            ) [ 000]
br_ln59                   (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrix_row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lstm_weights_0_txt_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_weights_0_txt_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="j_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="lstm_weights_0_txt_0_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lstm_weights_0_txt_0_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="0"/>
<pin id="43" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lstm_weights_0_txt_0_load/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="matrix_row_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="16" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="4" slack="1"/>
<pin id="51" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_row_addr/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln60_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln59_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="4" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_3_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln59_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="4" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="add_ln59_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln59_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln59_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="j_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="101" class="1005" name="zext_ln59_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59 "/>
</bind>
</comp>

<comp id="106" class="1005" name="lstm_weights_0_txt_0_addr_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lstm_weights_0_txt_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="41" pin="3"/><net_sink comp="54" pin=1"/></net>

<net id="60"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="66" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="90"><net_src comp="75" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="30" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="97"><net_src comp="91" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="104"><net_src comp="81" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="109"><net_src comp="34" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrix_row | {2 }
 - Input state : 
	Port: lstm_function_Pipeline_VITIS_LOOP_59_1 : lstm_weights_0_txt_0 | {1 2 }
  - Chain level:
	State 1
		store_ln59 : 1
		j_3 : 1
		icmp_ln59 : 2
		add_ln59 : 2
		br_ln59 : 3
		zext_ln59 : 2
		lstm_weights_0_txt_0_addr : 3
		lstm_weights_0_txt_0_load : 4
		store_ln59 : 3
	State 2
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln59_fu_69 |    0    |    13   |
|----------|-----------------|---------|---------|
|    add   |  add_ln59_fu_75 |    0    |    13   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln59_fu_81 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    26   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|             j_reg_91            |    4   |
|lstm_weights_0_txt_0_addr_reg_106|    4   |
|        zext_ln59_reg_101        |   64   |
+---------------------------------+--------+
|              Total              |   72   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  0.833  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   72   |   35   |
+-----------+--------+--------+--------+
