INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleni/Desktop/project_1/Seminario 1-1/Seminario 1-1.sim/sim_1/synth/timing/Top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_Frec
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module contador_4bits
INFO: [VRFC 10-311] analyzing module glbl
