#ifndef __EXYNOS4412_REG_UART_H__
#define __EXYNOS4412_REG_UART_H__

#define EXYNOS4412_UART0_BASE		(0x13800000)
#define EXYNOS4412_UART1_BASE		(0x13810000)
#define EXYNOS4412_UART2_BASE		(0x13820000)
#define EXYNOS4412_UART3_BASE		(0x13830000)

#define EXYNOS4412_ULCON	 	 	(0x00)
#define EXYNOS4412_UCON	 	 		(0x04)
#define EXYNOS4412_UFCON	 	 	(0x08)
#define EXYNOS4412_UMCON	 	 	(0x0C)
#define EXYNOS4412_UTRSTAT			(0x10)
#define EXYNOS4412_UERSTAT			(0x14)
#define EXYNOS4412_UFSTAT			(0x18)
#define EXYNOS4412_UMSTAT			(0x1C)
#define EXYNOS4412_UTXH				(0x20)
#define EXYNOS4412_URXH				(0x24)
#define EXYNOS4412_UBRDIV			(0x28)
#define EXYNOS4412_UFRACVAL			(0x2C)
#define EXYNOS4412_UINTP			(0x30)
#define EXYNOS4412_UINTSP			(0x34)
#define EXYNOS4412_UINTM			(0x38)

#define EXYNOS4412_UFSTAT_TXFULL	(1<<24)
#define EXYNOS4412_UFSTAT_RXFULL	(1<<8)
#define EXYNOS4412_UFSTAT_TXCOUNT	(0xFF<<16)
#define EXYNOS4412_UFSTAT_RXCOUNT	(0xFF<<0)
#define EXYNOS4412_UTRSTAT_TXE	  	(1<<2)
#define EXYNOS4412_UTRSTAT_TXFE		(1<<1)
#define EXYNOS4412_UTRSTAT_RXDR		(1<<0)
#define EXYNOS4412_UERSTAT_OVERRUN	(1<<0)
#define EXYNOS4412_UERSTAT_PARITY	(1<<1)
#define EXYNOS4412_UERSTAT_FRAME	(1<<2)
#define EXYNOS4412_UERSTAT_BREAK	(1<<3)
#define EXYNOS4412_UMSTAT_CTS	  	(1<<0)
#define EXYNOS4412_UMSTAT_DCTS		(1<<4)

#endif /* __EXYNOS4412_REG_UART_H__ */
