;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-121, 105
	SLT 0, -903
	JMP @403, 90
	SUB #83, 15
	SLT 100, 108
	SUB -207, <-120
	SUB -207, <-120
	ADD -130, 1
	SUB #83, 15
	SPL 0, <-3
	CMP #6, @72
	DJN 100, 108
	CMP @-127, 100
	JMP @403, 90
	CMP -207, <-120
	ADD <216, 50
	ADD <216, 50
	JMP @403, 90
	SLT 0, -903
	JMP @403, 90
	CMP @-127, 100
	CMP 80, 0
	CMP @-127, 100
	SUB #83, 15
	CMP @-127, 100
	ADD 130, 9
	SUB #83, 15
	SUB 12, @10
	SUB #83, 15
	JMN -800, -1
	SUB 12, @10
	CMP #6, @72
	ADD 130, 9
	JMZ -61, @-720
	SUB @-127, 100
	CMP @-127, 100
	JMP 130
	ADD 3, @31
	JMN -800, -1
	SPL 0, <-3
	SPL 0, <-3
	SPL 0, <-3
	CMP -207, <-120
	ADD 3, @31
	MOV -1, <-20
	MOV -7, <-20
	SUB @-121, 105
	SUB #83, 15
	ADD -130, 1
