A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     1


MACRO ASSEMBLER A51 V8.2.5.0
OBJECT MODULE PLACED IN .\Objects\CAL.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE asm\CAL.ASM NOMOD51 SET(SMALL) DEBUG PRINT(.\Listings\CAL.lst) OBJECT(.
                      \Objects\CAL.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ;$include (GlobalVars.inc)

                +1     2     ; 08H~1FH:  local variables(arguments) & global variables

                +1     3     ; 20H~27H:  bits (00H~3FH)

                +1     4     ; 30H~7FH:  stack & global variables

                +1     5     

                +1     6     ; A,B,C:      volatile

                +1     7     

                +1     8     

  0018          +1     9     Timer_CNT1                      EQU             18H

  001F          +1    10     Timer_CNT8                      EQU             1FH

                +1    11             

                +1    12     

  0017          +1    13     Timer_CTRL                      EQU             17H      ;H |1|2|3|4|5|6|7|8| L

                +1    14             

  0016          +1    15     LEDs_Pattern            EQU             16H

                +1    16             

  0015          +1    17     Keys_LastCode           EQU             15H

                +1    18             

  0014          +1    19     Beep_Count                      EQU             14H

  0013          +1    20     Beep_Total                      EQU             13H

  0012          +1    21     Beep_State                      EQU             12H

                +1    22             

  0011          +1    23     g_Digit1                        EQU             11H       ;Digit1~2

  0010          +1    24     g_Digit2                        EQU             10H       ;Digit3~4

                +1    25     

  007F          +1    26     TEST3_MainState         EQU             7FH

                +1    27     

  007E          +1    28     PASSWORD_State          EQU             7EH

  007D          +1    29     PASSWORD_PSW1           EQU             7DH

  007C          +1    30     PASSWORD_PSW2           EQU             7CH

  007B          +1    31     HOMEWORK_Count          EQU             7BH

  007A          +1    32     HOMEWORK_Second1        EQU             7AH

  0079          +1    33     HOMEWORK_Second2        EQU             79H

  0078          +1    34     HOMEWORK_Second3        EQU             78H

  0077          +1    35     HOMEWORK_Second         EQU             77H

  0076          +1    36     CALCULATE_NUM           EQU             76H

  0075          +1    37     CALCULATE_1                     EQU             75H

  0074          +1    38     CALCULATE_2                     EQU             74H

                +1    39     

                +1    40     

                +1    41     

  0020          +1    42     g_LEDs                          EQU             20H

  0000          +1    43     g_LED1                          BIT             00H

  0001          +1    44     g_LED2                          BIT             01H

  0002          +1    45     g_LED3                          BIT             02H

  0003          +1    46     g_LED4                          BIT             03H

  0004          +1    47     g_LED5                          BIT             04H

  0005          +1    48     g_LED6                          BIT             05H

  0006          +1    49     g_LED7                          BIT             06H

  0007          +1    50     g_LED8                          BIT             07H

                +1    51             

  0008          +1    52     INT_C_old                       BIT             08H

                +1    53             

  0009          +1    54     INIT_KeLED                      BIT             09H

  0010          +1    55     INIT_KeBeep                     BIT             10H

  0011          +1    56     INIT_KeKeys                     BIT             11H

  0012          +1    57     INIT_LED                        BIT             12H

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     2

  0013          +1    58     INIT_Beep                       BIT             13H

  0014          +1    59     INIT_Timer                      BIT             14H

  0015          +1    60     INIT_KeTimer2           BIT             15H

  0016          +1    61     INIT_KeLEDs                     BIT             16H

  0017          +1    62     INIT_LEDs                       BIT             17H

  0018          +1    63     INIT_Keys                       BIT             18H

  0019          +1    64     INIT_KeDigits           BIT             19H

  001A          +1    65     INIT_Digits                     BIT             1AH

                +1    66     ;INIT_

                +1    67     ;INIT_

                +1    68     ;INIT_

                +1    69     ;INIT_

                +1    70     

  0024          +1    71     Digits_State            EQU             24H    

  0020          +1    72     Digits_State7           BIT             20H

  0027          +1    73     Digits_State0           BIT             27H

                +1    74             

  0025          +1    75     g_DigitState            EQU             25H       ;H |S41|S40|S31|S30|S21|S20|S11|S10|

  0028          +1    76     g_DigitState7           BIT             28H           ;Sn1 Sn0:

  002F          +1    77     g_DigitState0           BIT             2FH               ;    00normal  01dp  10 light  11
                              close

                +1    78             

  0026          +1    79     Digits_LastState        EQU             26H

  0030          +1    80     Digits_LastState0       BIT             30H

  0037          +1    81     Digits_LastState7       BIT             37H

                +1    82             

  0027          +1    83     HOMEWORK_State          EQU             27H

  0038          +1    84     HOMEWORK_State7         BIT             38H

  003F          +1    85     HOMEWORK_State0         BIT             3FH

  0040          +1    86     CAL_STATE1                      BIT             40H

  0041          +1    87     CAL_STATE2                      BIT             41H

  0042          +1    88     CAL_STATE3                      BIT             42H

                +1    89     

                      90     

                      91     ;$include (C8051F310.inc)

                +1    92     ;---------------------------------------------------------------------------

                +1    93     ;  

                +1    94     ;  

                +1    95     ;

                +1    96     ;

                +1    97     ;  FILE NAME   : C8051F310.INC

                +1    98     ;  TARGET MCUs : C8051F310, 'F311

                +1    99     ;  DESCRIPTION : Register/bit definitions for the C8051F31x product family.

                +1   100     ;

                +1   101     ;  REVISION 1.3

                +1   102     ;     -- added ESPI0 and PSPI0

                +1   103     ;  REVISION 1.2

                +1   104     ;     -- added VDM0CN (0xff)   

                +1   105     ;

                +1   106     ;  REVISION 1.1

                +1   107     ;     -- changed TARGET MCUs to 'F310, 'F311

                +1   108     ;     -- SPICFG --> SPI0CFG

                +1   109     ;     -- SPICKR --> SPI0CKR

                +1   110     ;     -- SPIDAT --> SPI0DAT

                +1   111     ;     -- removed CLKMUL (0xb9)

                +1   112     ;     -- AMUX0N --> AMX0N

                +1   113     ;     -- AMUX0P --> AMX0P

                +1   114     ;

                +1   115     ;---------------------------------------------------------------------------

                +1   116     

                +1   117     ; BYTE Registers 

  0080          +1   118     P0       DATA  080H     ; PORT 0                                                   

  0081          +1   119     SP       DATA  081H     ; STACK POINTER                                            

  0082          +1   120     DPL      DATA  082H     ; DATA POINTER - LOW BYTE                                  

  0083          +1   121     DPH      DATA  083H     ; DATA POINTER - HIGH BYTE                                 

  0087          +1   122     PCON     DATA  087H     ; POWER CONTROL                                            

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     3

  0088          +1   123     TCON     DATA  088H     ; TIMER CONTROL                                            

  0089          +1   124     TMOD     DATA  089H     ; TIMER MODE                                               

  008A          +1   125     TL0      DATA  08AH     ; TIMER 0 - LOW BYTE                                       

  008B          +1   126     TL1      DATA  08BH     ; TIMER 1 - LOW BYTE                                       

  008C          +1   127     TH0      DATA  08CH     ; TIMER 0 - HIGH BYTE                                      

  008D          +1   128     TH1      DATA  08DH     ; TIMER 1 - HIGH BYTE                                      

  008E          +1   129     CKCON    DATA  08EH     ; CLOCK CONTROL                                            

  008F          +1   130     PSCTL    DATA  08FH     ; PROGRAM STORE R/W CONTROL                                

  0090          +1   131     P1       DATA  090H     ; PORT 1                                                   

  0091          +1   132     TMR3CN   DATA  091H     ; TIMER 3 CONTROL                                          

  0092          +1   133     TMR3RLL  DATA  092H     ; TIMER 3 RELOAD LOW                                       

  0093          +1   134     TMR3RLH  DATA  093H     ; TIMER 3 RELOAD HIGH                                      

  0094          +1   135     TMR3L    DATA  094H     ; TIMER 3 LOW BYTE                                         

  0095          +1   136     TMR3H    DATA  095H     ; TIMER 3 HIGH BYTE                                        

  0098          +1   137     SCON0    DATA  098H     ; SERIAL PORT 0 CONTROL                                    

  0099          +1   138     SBUF0    DATA  099H     ; SERIAL PORT 0 BUFFER                                     

  009A          +1   139     CPT1CN   DATA  09AH     ; COMPARATOR 1 CONTROL                                     

  009B          +1   140     CPT0CN   DATA  09BH     ; COMPARATOR 0 CONTROL                                     

  009C          +1   141     CPT1MD   DATA  09CH     ; COMPARATOR 1 MODE                                        

  009D          +1   142     CPT0MD   DATA  09DH     ; COMPARATOR 0 MODE                                        

  009E          +1   143     CPT1MX   DATA  09EH     ; COMPARATOR 1 MUX                                         

  009F          +1   144     CPT0MX   DATA  09FH     ; COMPARATOR 0 MUX                                         

  00A0          +1   145     P2       DATA  0A0H     ; PORT 2                                                   

  00A1          +1   146     SPI0CFG  DATA  0A1H     ; SPI0 CONFIGURATION                                        

  00A2          +1   147     SPI0CKR  DATA  0A2H     ; SPI0 CLOCK CONFIGURATION                                  

  00A3          +1   148     SPI0DAT  DATA  0A3H     ; SPI0 DATA                                         

  00A4          +1   149     P0MDOUT  DATA  0A4H     ; PORT 0 OUTPUT MODE                                       

  00A5          +1   150     P1MDOUT  DATA  0A5H     ; PORT 1 OUTPUT MODE                                       

  00A6          +1   151     P2MDOUT  DATA  0A6H     ; PORT 2 OUTPUT MODE                                       

  00A7          +1   152     P3MDOUT  DATA  0A7H     ; PORT 3 OUTPUT MODE                                       

  00A8          +1   153     IE       DATA  0A8H     ; INTERRUPT ENABLE                                         

  00A9          +1   154     CLKSEL   DATA  0A9H     ; CLOCK SOURCE SELECT                                      

  00AA          +1   155     EMI0CN   DATA  0AAH     ; EXTERNAL MEMORY INTERFACE CONTROL                        

  00B0          +1   156     P3       DATA  0B0H     ; PORT 3                                                   

  00B1          +1   157     OSCXCN   DATA  0B1H     ; EXTERNAL OSCILLATOR CONTROL                              

  00B2          +1   158     OSCICN   DATA  0B2H     ; INTERNAL OSCILLATOR CONTROL                              

  00B3          +1   159     OSCICL   DATA  0B3H     ; INTERNAL OSCILLATOR CALIBRATION                          

  00B5          +1   160     FLACL    DATA  0B5H     ; FLASH ACCESS LIMIT

  00B6          +1   161     FLSCL    DATA  0B6H     ; FLASH SCALE                                              

  00B7          +1   162     FLKEY    DATA  0B7H     ; FLASH LOCK & KEY                                         

  00B8          +1   163     IP       DATA  0B8H     ; INTERRUPT PRIORITY   

  00BA          +1   164     AMX0N    DATA  0BAH     ; ADC0 MUX NEGATIVE CHANNEL SELECTION                      

  00BB          +1   165     AMX0P    DATA  0BBH     ; ADC0 MUX POSITIVE CHANNEL SELECTION                      

  00BC          +1   166     ADC0CF   DATA  0BCH     ; ADC0 CONFIGURATION                                       

  00BD          +1   167     ADC0L    DATA  0BDH     ; ADC0 DATA LOW                                            

  00BE          +1   168     ADC0H    DATA  0BEH     ; ADC0 DATA HIGH                                           

  00C0          +1   169     SMB0CN   DATA  0C0H     ; SMBUS CONTROL                                            

  00C1          +1   170     SMB0CF   DATA  0C1H     ; SMBUS CONFIGURATION                                      

  00C2          +1   171     SMB0DAT  DATA  0C2H     ; SMBUS DATA                                             

  00C3          +1   172     ADC0GTL  DATA  0C3H     ; ADC0 GREATER-THAN LOW                                    

  00C4          +1   173     ADC0GTH  DATA  0C4H     ; ADC0 GREATER-THAN HIGH                                   

  00C5          +1   174     ADC0LTL  DATA  0C5H     ; ADC0 LESS-THAN LOW                                       

  00C6          +1   175     ADC0LTH  DATA  0C6H     ; ADC0 LESS-THAN HIGH                                      

  00C8          +1   176     TMR2CN   DATA  0C8H     ; TIMER 2 CONTROL                                                

  00CA          +1   177     TMR2RLL  DATA  0CAH     ; TIMER 2 RELOAD LOW                                       

  00CB          +1   178     TMR2RLH  DATA  0CBH     ; TIMER 2 RELOAD HIGH                                      

  00CC          +1   179     TMR2L    DATA  0CCH     ; TIMER 2 LOW BYTE                                         

  00CD          +1   180     TMR2H    DATA  0CDH     ; TIMER 2 HIGH BYTE                                        

  00D0          +1   181     PSW      DATA  0D0H     ; PROGRAM STATUS WORD                                      

  00D1          +1   182     REF0CN   DATA  0D1H     ; VOLTAGE REFERENCE 0 CONTROL                              

  00D4          +1   183     P0SKIP   DATA  0D4H     ; PORT 0 CROSSBAR SKIP                                     

  00D5          +1   184     P1SKIP   DATA  0D5H     ; PORT 1 CROSSBAR SKIP                                     

  00D6          +1   185     P2SKIP   DATA  0D6H     ; PORT 2 CROSSBAR SKIP     

  00D8          +1   186     PCA0CN   DATA  0D8H     ; PCA0 CONTROL                                             

  00D9          +1   187     PCA0MD   DATA  0D9H     ; PCA0 MODE                                                

  00DA          +1   188     PCA0CPM0 DATA  0DAH     ; PCA0 MODULE 0 MODE                                       

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     4

  00DB          +1   189     PCA0CPM1 DATA  0DBH     ; PCA0 MODULE 1 MODE                                       

  00DC          +1   190     PCA0CPM2 DATA  0DCH     ; PCA0 MODULE 2 MODE     

  00DD          +1   191     PCA0CPM3 DATA  0DDH     ; PCA0 MODULE 3 MODE                                       

  00DE          +1   192     PCA0CPM4 DATA  0DEH     ; PCA0 MODULE 4 MODE                                    

  00E0          +1   193     ACC      DATA  0E0H     ; ACCUMULATOR                                              

  00E1          +1   194     XBR0     DATA  0E1H     ; DIGITAL CROSSBAR CONFIGURATION REGISTER 0                

  00E2          +1   195     XBR1     DATA  0E2H     ; DIGITAL CROSSBAR CONFIGURATION REGISTER 1                

  00E4          +1   196     IT01CF   DATA  0E4H     ; INT0/INT1 CONFIGURATION                                  

  00E6          +1   197     EIE1     DATA  0E6H     ; EXTERNAL INTERRUPT ENABLE 1                     

  00E8          +1   198     ADC0CN   DATA  0E8H     ; ADC 0 CONTROL                                            

  00E9          +1   199     PCA0CPL1 DATA  0E9H     ; PCA0 MODULE 1 CAPTURE/COMPARE REGISTER LOW BYTE          

  00EA          +1   200     PCA0CPH1 DATA  0EAH     ; PCA0 MODULE 1 CAPTURE/COMPARE REGISTER HIGH BYTE         

  00EB          +1   201     PCA0CPL2 DATA  0EBH     ; PCA0 MODULE 2 CAPTURE/COMPARE REGISTER LOW BYTE          

  00EC          +1   202     PCA0CPH2 DATA  0ECH     ; PCA0 MODULE 2 CAPTURE/COMPARE REGISTER HIGH BYTE         

  00ED          +1   203     PCA0CPL3 DATA  0EDH     ; PCA0 MODULE 3 CAPTURE/COMPARE REGISTER LOW BYTE          

  00EE          +1   204     PCA0CPH3 DATA  0EEH     ; PCA0 MODULE 3 CAPTURE/COMPARE REGISTER HIGH BYTE         

  00EF          +1   205     RSTSRC   DATA  0EFH     ; RESET SOURCE                                             

  00F0          +1   206     B        DATA  0F0H     ; B REGISTER                                               

  00F1          +1   207     P0MDIN   DATA  0F1H     ; PORT 0 INPUT MODE REGISTER                               

  00F2          +1   208     P1MDIN   DATA  0F2H     ; PORT 1 INPUT MODE REGISTER                               

  00F3          +1   209     P2MDIN   DATA  0F3H     ; PORT 2 INPUT MODE REGISTER                               

  00F4          +1   210     P3MDIN   DATA  0F4H     ; PORT 3 INPUT MODE REGISTER                               

  00F6          +1   211     EIP1     DATA  0F6H     ; EXTERNAL INTERRUPT PRIORITY 1

  00F8          +1   212     SPI0CN   DATA  0F8H     ; SPI0 CONTROL                                             

  00F9          +1   213     PCA0L    DATA  0F9H     ; PCA0 COUNTER REGISTER LOW BYTE                           

  00FA          +1   214     PCA0H    DATA  0FAH     ; PCA0 COUNTER REGISTER HIGH BYTE                          

  00FB          +1   215     PCA0CPL0 DATA  0FBH     ; PCA MODULE 0 CAPTURE/COMPARE REGISTER LOW BYTE           

  00FC          +1   216     PCA0CPH0 DATA  0FCH     ; PCA MODULE 0 CAPTURE/COMPARE REGISTER HIGH BYTE          

  00FD          +1   217     PCA0CPL4 DATA  0FDH     ; PCA MODULE 4 CAPTURE/COMPARE REGISTER LOW BYTE           

  00FE          +1   218     PCA0CPH4 DATA  0FEH     ; PCA MODULE 4 CAPTURE/COMPARE REGISTER HIGH BYTE      

  00FF          +1   219     VDM0CN    DATA  0FFH ; VDD MONITOR CONTROL

                +1   220     

                +1   221     ;------------------------------------------------------------------------------

                +1   222     ;BIT DEFINITIONS

                +1   223     ;

                +1   224     ; TCON 88H

  0088          +1   225     IT0      BIT   TCON.0   ; EXT. INTERRUPT 0 TYPE

  0089          +1   226     IE0      BIT   TCON.1   ; EXT. INTERRUPT 0 EDGE FLAG

  008A          +1   227     IT1      BIT   TCON.2   ; EXT. INTERRUPT 1 TYPE

  008B          +1   228     IE1      BIT   TCON.3   ; EXT. INTERRUPT 1 EDGE FLAG

  008C          +1   229     TR0      BIT   TCON.4   ; TIMER 0 ON/OFF CONTROL

  008D          +1   230     TF0      BIT   TCON.5   ; TIMER 0 OVERFLOW FLAG

  008E          +1   231     TR1      BIT   TCON.6   ; TIMER 1 ON/OFF CONTROL

  008F          +1   232     TF1      BIT   TCON.7   ; TIMER 1 OVERFLOW FLAG

                +1   233     

                +1   234     ; SCON0  0x98 

  0098          +1   235     RI0      BIT   SCON0.0  ; RECEIVE INTERRUPT FLAG                                

  0099          +1   236     TI0      BIT   SCON0.1  ; TRANSMIT INTERRUPT FLAG                               

  009A          +1   237     RB80     BIT   SCON0.2  ; RECEIVE BIT 8                                         

  009B          +1   238     TB80     BIT   SCON0.3  ; TRANSMIT BIT 8                                        

  009C          +1   239     REN0     BIT   SCON0.4  ; RECEIVE ENABLE                                        

  009D          +1   240     MCE0     BIT   SCON0.5  ; MULTIPROCESSOR COMMUNICATION ENABLE                   

  009F          +1   241     S0MODE   BIT   SCON0.7  ; SERIAL MODE CONTROL BIT 0                             

                +1   242     

                +1   243     ; IE  0xA8 

  00A8          +1   244     EX0      BIT   IE.0     ; EXTERNAL INTERRUPT 0 ENABLE                           

  00A9          +1   245     ET0      BIT   IE.1     ; TIMER 0 INTERRUPT ENABLE                              

  00AA          +1   246     EX1      BIT   IE.2     ; EXTERNAL INTERRUPT 1 ENABLE                           

  00AB          +1   247     ET1      BIT   IE.3     ; TIMER 1 INTERRUPT ENABLE                              

  00AC          +1   248     ES0      BIT   IE.4     ; UART0 INTERRUPT ENABLE                                

  00AD          +1   249     ET2      BIT   IE.5     ; TIMER 2 INTERRUPT ENABLE                              

  00AE          +1   250     ESPI0    BIT   IE.6     ; SPI0 INTERRUPT ENABLE

  00AF          +1   251     EA       BIT   IE.7     ; GLOBAL INTERRUPT ENABLE                               

                +1   252     

                +1   253     ; IP  0xB8 

  00B8          +1   254     PX0      BIT   IP.0     ; EXTERNAL INTERRUPT 0 PRIORITY                         

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     5

  00B9          +1   255     PT0      BIT   IP.1     ; TIMER 0 PRIORITY                                      

  00BA          +1   256     PX1      BIT   IP.2     ; EXTERNAL INTERRUPT 1 PRIORITY                         

  00BB          +1   257     PT1      BIT   IP.3     ; TIMER 1 PRIORITY                                      

  00BC          +1   258     PS0      BIT   IP.4     ; UART0 PRIORITY                                        

  00BD          +1   259     PT2      BIT   IP.5     ; TIMER 2 PRIORITY                                      

  00BE          +1   260     PSPI0    BIT   IP.6     ; SPI0 INTERRUPT PRIORITY

                +1   261     

                +1   262     ; SMB0CN 0xC0 

  00C0          +1   263     SI       BIT   SMB0CN.0 ; SMBUS0 INTERRUPT FLAG                                 

  00C1          +1   264     ACK      BIT   SMB0CN.1 ; ACKNOWLEDGE FLAG                                      

  00C2          +1   265     ARBLOST  BIT   SMB0CN.2 ; ARBITRATION LOST INDICATOR                            

  00C3          +1   266     ACKRQ    BIT   SMB0CN.3 ; ACKNOWLEDGE REQUEST                                   

  00C4          +1   267     STO      BIT   SMB0CN.4 ; STOP FLAG                                             

  00C5          +1   268     STA      BIT   SMB0CN.5 ; START FLAG                                            

  00C6          +1   269     TXMODE   BIT   SMB0CN.6 ; TRANSMIT MODE INDICATOR                               

  00C7          +1   270     MASTER   BIT   SMB0CN.7 ; MASTER/SLAVE INDICATOR                                

                +1   271     

                +1   272     ; TMR2CN 0xC8 

  00C8          +1   273     T2XCLK   BIT   TMR2CN.0 ; TIMER 2 EXTERNAL CLOCK SELECT                         

  00CA          +1   274     TR2      BIT   TMR2CN.2 ; TIMER 2 ON/OFF CONTROL                                

  00CB          +1   275     T2SPLIT  BIT   TMR2CN.3 ; TIMER 2 SPLIT MODE ENABLE                             

  00CD          +1   276     TF2LEN   BIT   TMR2CN.5 ; TIMER 2 LOW BYTE INTERRUPT ENABLE                     

  00CE          +1   277     TF2L     BIT   TMR2CN.6 ; TIMER 2 LOW BYTE OVERFLOW FLAG                        

  00CF          +1   278     TF2H     BIT   TMR2CN.7 ; TIMER 2 HIGH BYTE OVERFLOW FLAG                       

                +1   279     

                +1   280     ; PSW 0xD0 

  00D0          +1   281     P        BIT   PSW.0    ; ACCUMULATOR PARITY FLAG                               

  00D1          +1   282     F1       BIT   PSW.1    ; USER FLAG 1                                           

  00D2          +1   283     OV       BIT   PSW.2    ; OVERFLOW FLAG                                         

  00D3          +1   284     RS0      BIT   PSW.3    ; REGISTER BANK SELECT 0                                

  00D4          +1   285     RS1      BIT   PSW.4    ; REGISTER BANK SELECT 1                                

  00D5          +1   286     F0       BIT   PSW.5    ; USER FLAG 0                                           

  00D6          +1   287     AC       BIT   PSW.6    ; AUXILIARY CARRY FLAG                                  

  00D7          +1   288     CY       BIT   PSW.7    ; CARRY FLAG                                            

                +1   289     

                +1   290     ; PCA0CN 0xD8H 

  00D8          +1   291     CCF0     BIT   PCA0CN.0 ; PCA0 MODULE 0 CAPTURE/COMPARE FLAG                    

  00D9          +1   292     CCF1     BIT   PCA0CN.1 ; PCA0 MODULE 1 CAPTURE/COMPARE FLAG                    

  00DA          +1   293     CCF2     BIT   PCA0CN.2 ; PCA0 MODULE 2 CAPTURE/COMPARE FLAG                    

  00DB          +1   294     CCF3     BIT   PCA0CN.3 ; PCA0 MODULE 3 CAPTURE/COMPARE FLAG                    

  00DC          +1   295     CCF4     BIT   PCA0CN.4 ; PCA0 MODULE 4 CAPTURE/COMPARE FLAG                    

  00DE          +1   296     CR       BIT   PCA0CN.6 ; PCA0 COUNTER RUN CONTROL                              

  00DF          +1   297     CF       BIT   PCA0CN.7 ; PCA0 COUNTER OVERFLOW FLAG                            

                +1   298     

                +1   299     ; ADC0CN 0xE8H 

  00E8          +1   300     AD0CM0   BIT   ADC0CN.0 ; ADC0 CONVERSION MODE SELECT 0                         

  00E9          +1   301     AD0CM1   BIT   ADC0CN.1 ; ADC0 CONVERSION MODE SELECT 1                         

  00EA          +1   302     AD0CM2   BIT   ADC0CN.2 ; ADC0 CONVERSION MODE SELECT 2                         

  00EB          +1   303     AD0WINT  BIT   ADC0CN.3 ; ADC0 WINDOW COMPARE INTERRUPT FLAG                    

  00EC          +1   304     AD0BUSY  BIT   ADC0CN.4 ; ADC0 BUSY FLAG                                        

  00ED          +1   305     AD0INT   BIT   ADC0CN.5 ; ADC0 CONVERISION COMPLETE INTERRUPT FLAG              

  00EE          +1   306     AD0TM    BIT   ADC0CN.6 ; ADC0 TRACK MODE                                       

  00EF          +1   307     AD0EN    BIT   ADC0CN.7 ; ADC0 ENABLE                                           

                +1   308     

                +1   309     ; SPI0CN 0xF8H 

  00FF          +1   310     SPIF     BIT   SPI0CN.7 ; SPI 0 INTERRUPT FLAG                                  

  00FE          +1   311     WCOL     BIT   SPI0CN.6 ; SPI 0 WRITE COLLISION FLAG                            

  00FD          +1   312     MODF     BIT   SPI0CN.5 ; SPI 0 MODE FAULT FLAG                                 

  00FC          +1   313     RXOVRN   BIT   SPI0CN.4 ; SPI 0 RX OVERRUN FLAG                                 

  00FB          +1   314     NSSMD1   BIT   SPI0CN.3 ; SPI 0 SLAVE SELECT MODE 1                             

  00FA          +1   315     NSSMD0   BIT   SPI0CN.2 ; SPI 0 SLAVE SELECT MODE 0                             

  00F9          +1   316     TXBMT    BIT   SPI0CN.1 ; SPI 0 TRANSMIT BUFFER EMPTY                           

  00F8          +1   317     SPIEN    BIT   SPI0CN.0 ; SPI 0 SPI ENABLE                                      

                     318     

                     319     ;$include (beep.inc)

                +1   320     EXTRN   CODE    (Beep_Init)

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     6

                +1   321     EXTRN   CODE    (Beep_On)

                +1   322     EXTRN   CODE    (Beep_Off)

                +1   323     EXTRN   CODE    (Beep_Switch)

                +1   324             

                +1   325     ; beep for 0.1s, asynchronous

                +1   326     EXTRN   CODE    (Beep_1Async)

                +1   327             

                +1   328             

                +1   329     ; beep for 0.8s, asynchronous

                +1   330     EXTRN   CODE    (Beep_2Async)

                +1   331             

                +1   332             

                +1   333     ; 2 beeps, each for 0.2s, with an interval of 0.1s, asynchronous

                +1   334     EXTRN   CODE    (Beep_3Async)

                +1   335             

                +1   336             

                +1   337             

                     338     

                     339             

                     340             

                     341     PUBLIC  CAL_MAIN

                     342     PUBLIC  Cal_KEYEVENT

                     343             

                     344             

                     345     CAL3    SEGMENT CODE

----                 346                     RSEG    CAL3

                     347     

0000                 348     CAL_MAIN:       

0000 7525FC          349                     MOV             g_DigitState,#11111100B

0003 751100          350                     MOV             g_Digit1,#00H

0006 751000          351                     MOV             g_Digit2,#00H

0009 757600          352                     MOV             CALCULATE_NUM,#00H

000C 757500          353                     MOV             CALCULATE_1,#00H

000F 757400          354                     MOV             CALCULATE_2,#00H

0012 C240            355                     CLR             CAL_STATE1

0014 C241            356                     CLR             CAL_STATE2

0016 C242            357                     CLR             CAL_STATE3

0018 22              358                     RET

                     359                     

                     360                     

0019 C000            361     Cal_KEYEVENT:   PUSH    00H

001B C001            362                     PUSH    01H

001D C002            363                     PUSH    02H     

001F C003            364                     PUSH    03H

0021 7800            365                     MOV             R0,#00H

0023 7900            366                     MOV             R1,#00H

0025 7A00            367                     MOV             R2,#00H

0027 7B00            368                     MOV             R3,#00H

0029 E508            369                     MOV             A,08H

002B 304214          370                     JNB             CAL_STATE3,Calcu

002E 7525FC          371                     MOV             g_DigitState,#11111100B

0031 751100          372                     MOV             g_Digit1,#00H

0034 751000          373                     MOV             g_Digit2,#00H

0037 757600          374                     MOV             CALCULATE_NUM,#00H

003A 757500          375                     MOV             CALCULATE_1,#00H

003D 757400          376                     MOV             CALCULATE_2,#00H

0040 C242            377                     CLR             CAL_STATE3

0042                 378     Calcu:          

0042 B40A03          379                     CJNE    A,#0AH,NEXT

0045 020000   F      380                     LJMP    NEXT2

0048                 381     NEXT:   

0048 504C            382                     JNC             NEXT2

004A E576            383                     MOV             A,CALCULATE_NUM

004C C3              384                     CLR             C

004D 9403            385                     SUBB    A,#03H

004F 5042            386                     JNC             JUMPONE

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     7

0051 E576            387                     MOV             A,CALCULATE_NUM

0053 04              388                     INC             A

0054 F576            389                     MOV             CALCULATE_NUM,A

0056 FA              390                     MOV             R2,A

0057                 391     DIGIT1: 

0057 BA010D          392                     CJNE    R2,#01H,DIGIT2

005A 7525FC          393                     MOV             g_DigitState,#11111100B

005D E508            394                     MOV             A,08H

005F F511            395                     MOV             g_Digit1,A

0061 120000   F      396                     LCALL   Beep_1Async

0064 020000   F      397                     LJMP    END2

0067                 398     DIGIT2: 

0067 BA0210          399                     CJNE    R2,#02H,DIGIT3

006A 7525F0          400                     MOV             g_DigitState,#11110000B

006D E511            401                     MOV             A,g_Digit1

006F C4              402                     SWAP    A

0070 2508            403                     ADD             A,08H

0072 F511            404                     MOV             g_Digit1,A

0074 120000   F      405                     LCALL   Beep_1Async

0077 020000   F      406                     LJMP    END2

007A                 407     DIGIT3: 

007A 7525C0          408                     MOV             g_DigitState,#11000000B

007D E511            409                     MOV             A,g_Digit1

007F 54F0            410                     ANL             A,#11110000B

0081 C4              411                     SWAP    A

0082 F510            412                     MOV             g_Digit2,A

0084 E511            413                     MOV             A,g_Digit1

0086 C4              414                     SWAP    A

0087 54F0            415                     ANL             A,#11110000B

0089 2508            416                     ADD             A,08H

008B F511            417                     MOV             g_Digit1,A

008D 120000   F      418                     LCALL   Beep_1Async

0090 020000   F      419                     LJMP    JUDGE

                     420     

0093 020000   F      421     JUMPONE:LJMP    WRONG

                     422                     

0096                 423     NEXT2:  

0096 B40A1D          424                     CJNE    A,#0AH,SUBBSTATE

0099 D240            425                     SETB    CAL_STATE1      

009B E4              426                     CLR             A

009C D241            427                     SETB    CAL_STATE2

009E F576            428                     MOV             CALCULATE_NUM,A

00A0 851175          429                     MOV             CALCULATE_1,g_Digit1

00A3 851074          430                     MOV             CALCULATE_2,g_Digit2

00A6 751100          431                     MOV             g_Digit1,#00H

00A9 751000          432                     MOV             g_Digit2,#00H           

00AC 7400            433                     MOV             A,#00

00AE F576            434                     MOV             CALCULATE_NUM,A

00B0 120000   F      435                     LCALL   Beep_1Async

00B3 020000   F      436                     LJMP    END2

00B6                 437     SUBBSTATE:              

00B6 B40B1D          438                     CJNE    A,#0BH,DENGYU

00B9 C240            439                     CLR             CAL_STATE1

00BB E4              440                     CLR             A

00BC D241            441                     SETB    CAL_STATE2

00BE F576            442                     MOV             CALCULATE_NUM,A

00C0 851175          443                     MOV             CALCULATE_1,g_Digit1

00C3 851074          444                     MOV             CALCULATE_2,g_Digit2

00C6 751100          445                     MOV             g_Digit1,#00H

00C9 751000          446                     MOV             g_Digit2,#00H   

00CC 7400            447                     MOV             A,#00

00CE F576            448                     MOV             CALCULATE_NUM,A

00D0 120000   F      449                     LCALL   Beep_1Async

00D3 020000   F      450                     LJMP    END2

00D6                 451     DENGYU:

00D6 7400            452                     MOV             A,#00

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     8

00D8 F576            453                     MOV             CALCULATE_NUM,A

00DA E508            454                     MOV             A,08H

00DC B40C3B          455                     CJNE    A,#0CH,WRONG

00DF 020000   F      456                     LJMP    JUDGE

                     457     

00E2                 458     JUDGE:

00E2 304135          459                     JNB             CAL_STATE2,WRONG

                     460                     

                     461                     

00E5                 462     ADDD:   

00E5 752500          463                     MOV             g_DigitState,#00000000B

00E8 30401B          464                     JNB             CAL_STATE1,SUBBB

00EB E575            465                     MOV             A,CALCULATE_1

00ED C3              466                     CLR             C

00EE 2511            467                     ADD             A,g_Digit1

00F0 D4              468                     DA              A

00F1 F511            469                     MOV             g_Digit1,A

00F3 E574            470                     MOV             A,CALCULATE_2

00F5 3510            471                     ADDC    A,g_Digit2

00F7 D4              472                     DA              A

00F8 F510            473                     MOV             g_Digit2,A

00FA C240            474                     CLR             CAL_STATE1

00FC C241            475                     CLR             CAL_STATE2

00FE D242            476                     SETB    CAL_STATE3

0100 120000   F      477                     LCALL   Beep_1Async

0103 020000   F      478                     LJMP    END2

                     479                     

                     480                     

0106                 481     SUBBB:

0106 020000   F      482                     LJMP    WRONG

                     483                     

                     484                     

                     485                     ;MOV            g_DigitState,#00000000B

                     486                     ;MOV            A,CALCULATE_1

                     487                     ;CLR            C

                     488                     ;MOV            R0,g_Digit1

                     489                     ;MOV            R1,CALCULATE_1

                     490                     ;MOV            A,#9AH

                     491                     ;SUBB   A,R0

                     492                     ;ADD            A,R1

                     493                     ;DA             A               

                     494                     ;MOV            R2,A

                     495                     ;MOV            A,CALCULATE_2

                     496                     ;MOV            R0,g_Digit2

                     497                     ;ADDC   A,#99H

                     498                     ;MOV            R1,A

                     499                     ;MOV            A,#9AH

                     500                     ;CLR            C

                     501                     ;SUBB   A,R0

                     502                     ;ADD            A,R1

                     503                     ;ANL            A,#00001111B

                     504                     ;DA             A

                     505                     ;MOV            R3,A

                     506                     ;CLR            CAL_STATE1

                     507                     ;CLR            CAL_STATE2

                     508                     ;SETB   CAL_STATE3

                     509                     ;JNC            OUTLED

                     510                     ;MOV            A,g_Digit1

                     511                     ;MOV            R0,A

                     512                     ;MOV            A,#9AH

                     513                     ;SUBB   A,R0

                     514                     ;MOV            R2,A

                     515                     ;MOV            A,g_Digit2

                     516                     ;MOV            R0,A

                     517                     ;MOV            A,#9AH

                     518                     ;SUBB   A,R0

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE     9

                     519                     ;ADD            A,#10100000B

                     520                     ;MOV            R3,A

                     521                     ;LJMP   OUTLED

                     522                     

0109                 523     OUTLED:

0109 749A            524                     MOV             A,#9AH

010B C3              525                     CLR             C

010C 9A              526                     SUBB    A,R2

010D FA              527                     MOV             R2,A            

010E 749A            528                     MOV             A,#9AH

0110 C3              529                     CLR             C

0111 9B              530                     SUBB    A,R3

0112 FB              531                     MOV             R3,A

0113 8A11            532                     MOV             g_Digit1,R2

0115 8B10            533                     MOV             g_Digit2,R3

0117 020000   F      534                     LJMP    END2

                     535                     

                     536                     

                     537                     

                     538                     

011A                 539     WRONG:          

011A 120000   F      540                     LCALL   Beep_3Async

                     541                     

011D                 542     END2:   

011D D003            543                     POP             03H

011F D002            544                     POP             02H

0121 D001            545                     POP             01H

0123 D000            546                     POP             00H

0125 22              547                     RET

                     548                     

                     549                     

                     550                             END

A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE    10

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
ACK. . . . . . . .  B ADDR   00C0H.1 A   
ACKRQ. . . . . . .  B ADDR   00C0H.3 A   
AD0BUSY. . . . . .  B ADDR   00E8H.4 A   
AD0CM0 . . . . . .  B ADDR   00E8H.0 A   
AD0CM1 . . . . . .  B ADDR   00E8H.1 A   
AD0CM2 . . . . . .  B ADDR   00E8H.2 A   
AD0EN. . . . . . .  B ADDR   00E8H.7 A   
AD0INT . . . . . .  B ADDR   00E8H.5 A   
AD0TM. . . . . . .  B ADDR   00E8H.6 A   
AD0WINT. . . . . .  B ADDR   00E8H.3 A   
ADC0CF . . . . . .  D ADDR   00BCH   A   
ADC0CN . . . . . .  D ADDR   00E8H   A   
ADC0GTH. . . . . .  D ADDR   00C4H   A   
ADC0GTL. . . . . .  D ADDR   00C3H   A   
ADC0H. . . . . . .  D ADDR   00BEH   A   
ADC0L. . . . . . .  D ADDR   00BDH   A   
ADC0LTH. . . . . .  D ADDR   00C6H   A   
ADC0LTL. . . . . .  D ADDR   00C5H   A   
ADDD . . . . . . .  C ADDR   00E5H   R   SEG=CAL3
AMX0N. . . . . . .  D ADDR   00BAH   A   
AMX0P. . . . . . .  D ADDR   00BBH   A   
ARBLOST. . . . . .  B ADDR   00C0H.2 A   
B. . . . . . . . .  D ADDR   00F0H   A   
BEEP_1ASYNC. . . .  C ADDR   -----       EXT
BEEP_2ASYNC. . . .  C ADDR   -----       EXT
BEEP_3ASYNC. . . .  C ADDR   -----       EXT
BEEP_COUNT . . . .  N NUMB   0014H   A   
BEEP_INIT. . . . .  C ADDR   -----       EXT
BEEP_OFF . . . . .  C ADDR   -----       EXT
BEEP_ON. . . . . .  C ADDR   -----       EXT
BEEP_STATE . . . .  N NUMB   0012H   A   
BEEP_SWITCH. . . .  C ADDR   -----       EXT
BEEP_TOTAL . . . .  N NUMB   0013H   A   
CAL3 . . . . . . .  C SEG    0126H       REL=UNIT
CALCU. . . . . . .  C ADDR   0042H   R   SEG=CAL3
CALCULATE_1. . . .  N NUMB   0075H   A   
CALCULATE_2. . . .  N NUMB   0074H   A   
CALCULATE_NUM. . .  N NUMB   0076H   A   
CAL_KEYEVENT . . .  C ADDR   0019H   R   SEG=CAL3
CAL_MAIN . . . . .  C ADDR   0000H   R   SEG=CAL3
CAL_STATE1 . . . .  B ADDR   0028H.0 A   
CAL_STATE2 . . . .  B ADDR   0028H.1 A   
CAL_STATE3 . . . .  B ADDR   0028H.2 A   
CCF0 . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . .  B ADDR   00D8H.4 A   
CF . . . . . . . .  B ADDR   00D8H.7 A   
CKCON. . . . . . .  D ADDR   008EH   A   
CLKSEL . . . . . .  D ADDR   00A9H   A   
CPT0CN . . . . . .  D ADDR   009BH   A   
CPT0MD . . . . . .  D ADDR   009DH   A   
CPT0MX . . . . . .  D ADDR   009FH   A   
CPT1CN . . . . . .  D ADDR   009AH   A   
CPT1MD . . . . . .  D ADDR   009CH   A   
CPT1MX . . . . . .  D ADDR   009EH   A   
CR . . . . . . . .  B ADDR   00D8H.6 A   
A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE    11

CY . . . . . . . .  B ADDR   00D0H.7 A   
DENGYU . . . . . .  C ADDR   00D6H   R   SEG=CAL3
DIGIT1 . . . . . .  C ADDR   0057H   R   SEG=CAL3
DIGIT2 . . . . . .  C ADDR   0067H   R   SEG=CAL3
DIGIT3 . . . . . .  C ADDR   007AH   R   SEG=CAL3
DIGITS_LASTSTATE .  N NUMB   0026H   A   
DIGITS_LASTSTATE0.  B ADDR   0026H.0 A   
DIGITS_LASTSTATE7.  B ADDR   0026H.7 A   
DIGITS_STATE . . .  N NUMB   0024H   A   
DIGITS_STATE0. . .  B ADDR   0024H.7 A   
DIGITS_STATE7. . .  B ADDR   0024H.0 A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EIE1 . . . . . . .  D ADDR   00E6H   A   
EIP1 . . . . . . .  D ADDR   00F6H   A   
EMI0CN . . . . . .  D ADDR   00AAH   A   
END2 . . . . . . .  C ADDR   011DH   R   SEG=CAL3
ES0. . . . . . . .  B ADDR   00A8H.4 A   
ESPI0. . . . . . .  B ADDR   00A8H.6 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
FLACL. . . . . . .  D ADDR   00B5H   A   
FLKEY. . . . . . .  D ADDR   00B7H   A   
FLSCL. . . . . . .  D ADDR   00B6H   A   
G_DIGIT1 . . . . .  N NUMB   0011H   A   
G_DIGIT2 . . . . .  N NUMB   0010H   A   
G_DIGITSTATE . . .  N NUMB   0025H   A   
G_DIGITSTATE0. . .  B ADDR   0025H.7 A   
G_DIGITSTATE7. . .  B ADDR   0025H.0 A   
G_LED1 . . . . . .  B ADDR   0020H.0 A   
G_LED2 . . . . . .  B ADDR   0020H.1 A   
G_LED3 . . . . . .  B ADDR   0020H.2 A   
G_LED4 . . . . . .  B ADDR   0020H.3 A   
G_LED5 . . . . . .  B ADDR   0020H.4 A   
G_LED6 . . . . . .  B ADDR   0020H.5 A   
G_LED7 . . . . . .  B ADDR   0020H.6 A   
G_LED8 . . . . . .  B ADDR   0020H.7 A   
G_LEDS . . . . . .  N NUMB   0020H   A   
HOMEWORK_COUNT . .  N NUMB   007BH   A   
HOMEWORK_SECOND. .  N NUMB   0077H   A   
HOMEWORK_SECOND1 .  N NUMB   007AH   A   
HOMEWORK_SECOND2 .  N NUMB   0079H   A   
HOMEWORK_SECOND3 .  N NUMB   0078H   A   
HOMEWORK_STATE . .  N NUMB   0027H   A   
HOMEWORK_STATE0. .  B ADDR   0027H.7 A   
HOMEWORK_STATE7. .  B ADDR   0027H.0 A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
INIT_BEEP. . . . .  B ADDR   0022H.3 A   
INIT_DIGITS. . . .  B ADDR   0023H.2 A   
INIT_KEBEEP. . . .  B ADDR   0022H.0 A   
INIT_KEDIGITS. . .  B ADDR   0023H.1 A   
INIT_KEKEYS. . . .  B ADDR   0022H.1 A   
INIT_KELED . . . .  B ADDR   0021H.1 A   
INIT_KELEDS. . . .  B ADDR   0022H.6 A   
INIT_KETIMER2. . .  B ADDR   0022H.5 A   
INIT_KEYS. . . . .  B ADDR   0023H.0 A   
INIT_LED . . . . .  B ADDR   0022H.2 A   
INIT_LEDS. . . . .  B ADDR   0022H.7 A   
A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE    12

INIT_TIMER . . . .  B ADDR   0022H.4 A   
INT_C_OLD. . . . .  B ADDR   0021H.0 A   
IP . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT01CF . . . . . .  D ADDR   00E4H   A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
JUDGE. . . . . . .  C ADDR   00E2H   R   SEG=CAL3
JUMPONE. . . . . .  C ADDR   0093H   R   SEG=CAL3
KEYS_LASTCODE. . .  N NUMB   0015H   A   
LEDS_PATTERN . . .  N NUMB   0016H   A   
MASTER . . . . . .  B ADDR   00C0H.7 A   
MCE0 . . . . . . .  B ADDR   0098H.5 A   
MODF . . . . . . .  B ADDR   00F8H.5 A   
NEXT . . . . . . .  C ADDR   0048H   R   SEG=CAL3
NEXT2. . . . . . .  C ADDR   0096H   R   SEG=CAL3
NSSMD0 . . . . . .  B ADDR   00F8H.2 A   
NSSMD1 . . . . . .  B ADDR   00F8H.3 A   
OSCICL . . . . . .  D ADDR   00B3H   A   
OSCICN . . . . . .  D ADDR   00B2H   A   
OSCXCN . . . . . .  D ADDR   00B1H   A   
OUTLED . . . . . .  C ADDR   0109H   R   SEG=CAL3
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P0MDIN . . . . . .  D ADDR   00F1H   A   
P0MDOUT. . . . . .  D ADDR   00A4H   A   
P0SKIP . . . . . .  D ADDR   00D4H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1MDIN . . . . . .  D ADDR   00F2H   A   
P1MDOUT. . . . . .  D ADDR   00A5H   A   
P1SKIP . . . . . .  D ADDR   00D5H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2MDIN . . . . . .  D ADDR   00F3H   A   
P2MDOUT. . . . . .  D ADDR   00A6H   A   
P2SKIP . . . . . .  D ADDR   00D6H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P3MDIN . . . . . .  D ADDR   00F4H   A   
P3MDOUT. . . . . .  D ADDR   00A7H   A   
PASSWORD_PSW1. . .  N NUMB   007DH   A   
PASSWORD_PSW2. . .  N NUMB   007CH   A   
PASSWORD_STATE . .  N NUMB   007EH   A   
PCA0CN . . . . . .  D ADDR   00D8H   A   
PCA0CPH0 . . . . .  D ADDR   00FCH   A   
PCA0CPH1 . . . . .  D ADDR   00EAH   A   
PCA0CPH2 . . . . .  D ADDR   00ECH   A   
PCA0CPH3 . . . . .  D ADDR   00EEH   A   
PCA0CPH4 . . . . .  D ADDR   00FEH   A   
PCA0CPL0 . . . . .  D ADDR   00FBH   A   
PCA0CPL1 . . . . .  D ADDR   00E9H   A   
PCA0CPL2 . . . . .  D ADDR   00EBH   A   
PCA0CPL3 . . . . .  D ADDR   00EDH   A   
PCA0CPL4 . . . . .  D ADDR   00FDH   A   
PCA0CPM0 . . . . .  D ADDR   00DAH   A   
PCA0CPM1 . . . . .  D ADDR   00DBH   A   
PCA0CPM2 . . . . .  D ADDR   00DCH   A   
PCA0CPM3 . . . . .  D ADDR   00DDH   A   
PCA0CPM4 . . . . .  D ADDR   00DEH   A   
PCA0H. . . . . . .  D ADDR   00FAH   A   
PCA0L. . . . . . .  D ADDR   00F9H   A   
PCA0MD . . . . . .  D ADDR   00D9H   A   
PCON . . . . . . .  D ADDR   0087H   A   
PS0. . . . . . . .  B ADDR   00B8H.4 A   
PSCTL. . . . . . .  D ADDR   008FH   A   
PSPI0. . . . . . .  B ADDR   00B8H.6 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE    13

PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB80 . . . . . . .  B ADDR   0098H.2 A   
REF0CN . . . . . .  D ADDR   00D1H   A   
REN0 . . . . . . .  B ADDR   0098H.4 A   
RI0. . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RSTSRC . . . . . .  D ADDR   00EFH   A   
RXOVRN . . . . . .  B ADDR   00F8H.4 A   
S0MODE . . . . . .  B ADDR   0098H.7 A   
SBUF0. . . . . . .  D ADDR   0099H   A   
SCON0. . . . . . .  D ADDR   0098H   A   
SI . . . . . . . .  B ADDR   00C0H.0 A   
SMB0CF . . . . . .  D ADDR   00C1H   A   
SMB0CN . . . . . .  D ADDR   00C0H   A   
SMB0DAT. . . . . .  D ADDR   00C2H   A   
SP . . . . . . . .  D ADDR   0081H   A   
SPI0CFG. . . . . .  D ADDR   00A1H   A   
SPI0CKR. . . . . .  D ADDR   00A2H   A   
SPI0CN . . . . . .  D ADDR   00F8H   A   
SPI0DAT. . . . . .  D ADDR   00A3H   A   
SPIEN. . . . . . .  B ADDR   00F8H.0 A   
SPIF . . . . . . .  B ADDR   00F8H.7 A   
STA. . . . . . . .  B ADDR   00C0H.5 A   
STO. . . . . . . .  B ADDR   00C0H.4 A   
SUBBB. . . . . . .  C ADDR   0106H   R   SEG=CAL3
SUBBSTATE. . . . .  C ADDR   00B6H   R   SEG=CAL3
T2SPLIT. . . . . .  B ADDR   00C8H.3 A   
T2XCLK . . . . . .  B ADDR   00C8H.0 A   
TB80 . . . . . . .  B ADDR   0098H.3 A   
TCON . . . . . . .  D ADDR   0088H   A   
TEST3_MAINSTATE. .  N NUMB   007FH   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2H . . . . . . .  B ADDR   00C8H.7 A   
TF2L . . . . . . .  B ADDR   00C8H.6 A   
TF2LEN . . . . . .  B ADDR   00C8H.5 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TI0. . . . . . . .  B ADDR   0098H.1 A   
TIMER_CNT1 . . . .  N NUMB   0018H   A   
TIMER_CNT8 . . . .  N NUMB   001FH   A   
TIMER_CTRL . . . .  N NUMB   0017H   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TMR2CN . . . . . .  D ADDR   00C8H   A   
TMR2H. . . . . . .  D ADDR   00CDH   A   
TMR2L. . . . . . .  D ADDR   00CCH   A   
TMR2RLH. . . . . .  D ADDR   00CBH   A   
TMR2RLL. . . . . .  D ADDR   00CAH   A   
TMR3CN . . . . . .  D ADDR   0091H   A   
TMR3H. . . . . . .  D ADDR   0095H   A   
TMR3L. . . . . . .  D ADDR   0094H   A   
TMR3RLH. . . . . .  D ADDR   0093H   A   
TMR3RLL. . . . . .  D ADDR   0092H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXBMT. . . . . . .  B ADDR   00F8H.1 A   
TXMODE . . . . . .  B ADDR   00C0H.6 A   
VDM0CN . . . . . .  D ADDR   00FFH   A   
WCOL . . . . . . .  B ADDR   00F8H.6 A   
A51 MACRO ASSEMBLER  CAL                                                                  11/15/2017 18:41:37 PAGE    14

WRONG. . . . . . .  C ADDR   011AH   R   SEG=CAL3
XBR0 . . . . . . .  D ADDR   00E1H   A   
XBR1 . . . . . . .  D ADDR   00E2H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
