(SINV (VP (VBG Achieving) (NP (NP (NN peak) (NN performance)) (PP (IN in) (NP (DT a) (NN computer) (NN system))))) (VP (VBZ requires) (NP (NNS optimizations)) (PP (IN in) (NP (NP (DT every) (NN layer)) (PP (IN of) (NP (DT the) (NN system))))) (, ,) (S (VP (VB be) (NP (PRP it))))) (NP (NN hardware) (CC or) (NN software)) (. .))
(S (NP (NP (DT A) (JJ detailed) (NN understanding)) (PP (IN of) (NP (NP (DT the) (VBG underlying) (NN hardware)) (, ,) (CC and) (ADVP (RB especially)) (NP (DT the) (NN processor))))) (, ,) (VP (VBZ is) (ADJP (JJ crucial) (S (VP (TO to) (VP (VB optimize) (NP (NN software))))))) (. .))
(S (NP (NP (CD One) (JJ key) (NN criterion)) (PP (IN for) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (DT a) (NN processor)))))) (VP (VBZ is) (NP (PRP$ its) (NN ability) (S (VP (TO to) (VP (VB exploit) (NP (NML (NN instruction) (HYPH -) (NN level)) (NN parallelism))))))) (. .))
(S (NP (DT This) (NN ability)) (VP (VBZ is) (VP (VBN determined) (PP (IN by) (NP (NP (DT the) (NN port) (NN mapping)) (PP (IN of) (NP (NP (DT the) (NN processor)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ describes) (NP (NP (DT the) (NN execution) (NNS units)) (PP (IN of) (NP (NP (DT the) (NN processor)) (PP (IN for) (NP (DT each) (NN instruction))))))))))))))) (. .))
(S (NP (NN Processor) (NNS manufacturers)) (ADVP (RB usually)) (VP (VBP do) (RB not) (VP (VB share) (NP (NP (DT the) (NN port) (NNS mappings)) (PP (IN of) (NP (PRP$ their) (NNS microarchitectures)))))) (. .))
(S (SBAR (IN While) (S (NP (NNS approaches) (S (VP (TO to) (ADVP (RB automatically)) (VP (VB infer) (NP (NN port) (NNS mappings)) (PP (IN from) (NP (NNS experiments))))))) (VP (VBP exist)))) (, ,) (NP (PRP they)) (VP (VBP are) (VP (VBN based) (PP (IN on) (NP (NP (ADJP (NP (NN processor)) (HYPH -) (JJ specific)) (NML (NN hardware) (NN performance)) (NNS counters)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (RB not) (ADJP (JJ available) (PP (IN on) (NP (DT every) (NN platform))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (NP (NNP PMEvo)) (, ,) (NP (DT a) (NN framework) (S (VP (TO to) (ADVP (RB automatically)) (VP (VB infer) (NP (NN port) (NNS mappings)) (ADVP (RB solely)) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (NN measurement)) (PP (IN of) (NP (NP (DT the) (NN execution) (NN time)) (PP (IN of) (NP (NML (JJ short) (NN instruction)) (NNS sequences)))))))))))))) (. .))
(S (NP (NNP PMEvo)) (VP (VBZ uses) (NP (NP (DT an) (JJ evolutionary) (NN algorithm)) (SBAR (WHNP (WDT that)) (S (VP (VBZ evaluates) (NP (NP (DT the) (NN fitness)) (PP (IN of) (NP (NN candidate) (NNS mappings)))) (PP (IN with) (NP (NP (DT an) (NML (JJ analytical) (NN throughput)) (NN model)) (VP (VBN formulated) (PP (IN as) (NP (DT a) (JJ linear) (NN program))))))))))) (. .))
(S (NP (PRP$ Our) (NN prototype) (NN implementation)) (VP (VBZ infers) (NP (NP (NP (DT a) (JJ port) (NN mapping)) (PP (IN for) (NP (NP (NNP Intel) (POS 's)) (NNP Skylake) (NN architecture)))) (SBAR (WHNP (WDT that)) (S (VP (VBZ predicts) (NP (NP (VBN measured) (NN instruction) (NN throughput)) (PP (IN with) (NP (NP (DT an) (NN accuracy)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (ADJP (JJ competitive) (PP (IN to) (NP (VBG existing) (NN work))))))))))))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (PRP it)) (VP (VBZ finds) (NP (NN port) (NNS mappings)) (PP (IN for) (NP (NP (NP (NP (NNP AMD) (POS 's)) (NML (NNP Zen) (SYM +)) (NN architecture)) (CC and) (NP (DT the) (NN ARM) (NML (NN Cortex) (HYPH -) (NN A72)) (NN architecture))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADVP (IN out) (PP (IN of) (NP (NP (NN scope)) (PP (IN of) (NP (VBG existing) (NNS techniques)))))))))))) (. .))
