<profile>

<section name = "Vitis HLS Report for 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1'" level="0">
<item name = "Date">Sat Apr 29 15:20:31 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">trace_cntrl_64</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.429 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_27_1">?, ?, 2, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 211, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 185, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_208_p2">+, 0, 0, 39, 32, 2</column>
<column name="i_5_fu_238_p2">+, 0, 0, 39, 32, 1</column>
<column name="samples_1_fu_227_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln30_fu_190_p2">and, 0, 0, 32, 32, 32</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="capture_64_TLAST">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln27_fu_156_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln30_fu_196_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="match_1_fu_202_p2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_mux_match_phi_fu_136_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 32, 64</column>
<column name="capture_64_TDATA_blk_n">9, 2, 1, 2</column>
<column name="grp_load_fu_143_p1">14, 3, 32, 96</column>
<column name="i_fu_68">14, 3, 32, 96</column>
<column name="match_reg_133">9, 2, 1, 2</column>
<column name="samples_fu_64">9, 2, 32, 64</column>
<column name="trace_64_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_2_reg_308">32, 0, 32, 0</column>
<column name="i_fu_68">32, 0, 32, 0</column>
<column name="icmp_ln27_reg_269">1, 0, 1, 0</column>
<column name="match_1_reg_303">1, 0, 1, 0</column>
<column name="match_reg_133">1, 0, 1, 0</column>
<column name="samples_fu_64">32, 0, 32, 0</column>
<column name="tmp_data_V_reg_273">64, 0, 64, 0</column>
<column name="tmp_dest_V_reg_298">1, 0, 1, 0</column>
<column name="tmp_id_V_reg_293">1, 0, 1, 0</column>
<column name="tmp_keep_V_reg_278">8, 0, 8, 0</column>
<column name="tmp_strb_V_reg_283">8, 0, 8, 0</column>
<column name="tmp_user_V_reg_288">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, trace_cntrl_64_Pipeline_VITIS_LOOP_27_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, trace_cntrl_64_Pipeline_VITIS_LOOP_27_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, trace_cntrl_64_Pipeline_VITIS_LOOP_27_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, trace_cntrl_64_Pipeline_VITIS_LOOP_27_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, trace_cntrl_64_Pipeline_VITIS_LOOP_27_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, trace_cntrl_64_Pipeline_VITIS_LOOP_27_1, return value</column>
<column name="trace_64_TVALID">in, 1, axis, trace_64_V_data_V, pointer</column>
<column name="trace_64_TDATA">in, 64, axis, trace_64_V_data_V, pointer</column>
<column name="capture_64_TREADY">in, 1, axis, capture_64_V_data_V, pointer</column>
<column name="capture_64_TDATA">out, 64, axis, capture_64_V_data_V, pointer</column>
<column name="length_r">in, 32, ap_none, length_r, scalar</column>
<column name="sub">in, 32, ap_none, sub, scalar</column>
<column name="capture_64_TVALID">out, 1, axis, capture_64_V_dest_V, pointer</column>
<column name="capture_64_TDEST">out, 1, axis, capture_64_V_dest_V, pointer</column>
<column name="capture_64_TKEEP">out, 8, axis, capture_64_V_keep_V, pointer</column>
<column name="capture_64_TSTRB">out, 8, axis, capture_64_V_strb_V, pointer</column>
<column name="capture_64_TUSER">out, 1, axis, capture_64_V_user_V, pointer</column>
<column name="capture_64_TLAST">out, 1, axis, capture_64_V_last_V, pointer</column>
<column name="capture_64_TID">out, 1, axis, capture_64_V_id_V, pointer</column>
<column name="trace_64_TREADY">out, 1, axis, trace_64_V_dest_V, pointer</column>
<column name="trace_64_TDEST">in, 1, axis, trace_64_V_dest_V, pointer</column>
<column name="trace_64_TKEEP">in, 8, axis, trace_64_V_keep_V, pointer</column>
<column name="trace_64_TSTRB">in, 8, axis, trace_64_V_strb_V, pointer</column>
<column name="trace_64_TUSER">in, 1, axis, trace_64_V_user_V, pointer</column>
<column name="trace_64_TLAST">in, 1, axis, trace_64_V_last_V, pointer</column>
<column name="trace_64_TID">in, 1, axis, trace_64_V_id_V, pointer</column>
<column name="conv_i">in, 32, ap_none, conv_i, scalar</column>
</table>
</item>
</section>
</profile>
