top: pic
top_architecture: behavioral

include_all_vhdl_files: True

clocks:
  - name: CLK_I
    period:  4.000
