{
  "name": "end",
  "type": "ARM",
  "dependenceList": [],
  "srcDirs": [
    ".eide/deps"
  ],
  "virtualFolder": {
    "name": "<virtual_root>",
    "files": [],
    "folders": [
      {
        "name": "Core",
        "files": [
          {
            "path": "../Core/startup_stm32f40_41xxx.s"
          }
        ],
        "folders": []
      },
      {
        "name": "Device",
        "files": [
          {
            "path": "../Drvice/src/bf_lib.c"
          },
          {
            "path": "../Drvice/src/bsp_gpio.c"
          },
          {
            "path": "../Drvice/src/bsp_systick.c"
          },
          {
            "path": "../Drvice/src/bsp_uart.c"
          },
          {
            "path": "../Drvice/src/uart_proc.c"
          },
          {
            "path": "../Drvice/src/user_function_proc.c"
          }
        ],
        "folders": []
      },
      {
        "name": "Flib",
        "files": [
          {
            "path": "../Flib/src/misc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_adc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_can.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_crc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_cryp.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_cryp_aes.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_cryp_des.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_cryp_tdes.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_dac.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_dbgmcu.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_dcmi.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_dma.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_dma2d.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_exti.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_flash.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_flash_ramfunc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_fsmc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_gpio.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_hash.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_hash_md5.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_hash_sha1.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_i2c.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_iwdg.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_ltdc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_pwr.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_rcc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_rng.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_rtc.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_sai.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_sdio.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_spi.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_syscfg.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_tim.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_usart.c"
          },
          {
            "path": "../Flib/src/stm32f4xx_wwdg.c"
          }
        ],
        "folders": []
      },
      {
        "name": "User",
        "files": [
          {
            "path": "../User/main.c"
          },
          {
            "path": "../User/stm32f4xx_it.c"
          },
          {
            "path": "../User/system_stm32f4xx.c"
          }
        ],
        "folders": []
      }
    ]
  },
  "outDir": "build",
  "deviceName": null,
  "packDir": null,
  "miscInfo": {
    "uid": "50cd4b6b9f63f378fd47bff25c0cb971"
  },
  "targets": {
    "END": {
      "excludeList": [],
      "toolchain": "AC5",
      "compileConfig": {
        "cpuType": "Cortex-M4",
        "floatingPointHardware": "single",
        "scatterFilePath": "",
        "useCustomScatterFile": false,
        "storageLayout": {
          "RAM": [
            {
              "tag": "RAM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 1,
              "mem": {
                "startAddr": "0x20000000",
                "size": "0x20000"
              },
              "isChecked": true,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 2,
              "mem": {
                "startAddr": "0x10000000",
                "size": "0x10000"
              },
              "isChecked": false,
              "noInit": false
            }
          ],
          "ROM": [
            {
              "tag": "ROM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "IROM",
              "id": 1,
              "mem": {
                "startAddr": "0x8000000",
                "size": "0x100000"
              },
              "isChecked": true,
              "isStartup": true
            },
            {
              "tag": "IROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            }
          ]
        },
        "options": "null"
      },
      "uploader": "OpenOCD",
      "uploadConfig": {
        "bin": "",
        "target": "stm32f4x",
        "interface": "stlink-v2",
        "baseAddr": "0x08000000"
      },
      "uploadConfigMap": {
        "JLink": {
          "bin": "",
          "baseAddr": "",
          "cpuInfo": {
            "vendor": "null",
            "cpuName": "null"
          },
          "proType": 1,
          "speed": 8000,
          "otherCmds": ""
        }
      },
      "custom_dep": {
        "name": "default",
        "incList": [
          "../Core",
          "../Flib/inc",
          "../Drvice/inc",
          "../User",
          "../bsp_lib/log",
          ".cmsis/include",
          "RTE/_END",
          ".eide/deps"
        ],
        "libList": [],
        "sourceDirList": [],
        "defineList": [
          "STM32F40_41xxx",
          "USE_STDPERIPH_DRIVER"
        ]
      }
    }
  },
  "version": "3.3"
}