Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Feb 24 15:12:46 2024
| Host         : DESKTOP-2RCNUVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ripple_Carry_Adder_4_timing_summary_routed.rpt -pb Ripple_Carry_Adder_4_timing_summary_routed.pb -rpx Ripple_Carry_Adder_4_timing_summary_routed.rpx -warn_on_violation
| Design       : Ripple_Carry_Adder_4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.633ns  (logic 5.447ns (39.957%)  route 8.186ns (60.043%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.923     4.390    A_IBUF[0]
    SLICE_X65Y36         LUT5 (Prop_lut5_I3_O)        0.150     4.540 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           2.537     7.077    c_1
    SLICE_X0Y35          LUT5 (Prop_lut5_I3_O)        0.326     7.403 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.726    10.128    Sum_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.633 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.633    Sum[3]
    U16                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CarryOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.450ns  (logic 5.679ns (42.225%)  route 7.771ns (57.775%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.923     4.390    A_IBUF[0]
    SLICE_X65Y36         LUT5 (Prop_lut5_I3_O)        0.150     4.540 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           2.537     7.077    c_1
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.352     7.429 r  CarryOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.310     9.739    CarryOut_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.711    13.450 r  CarryOut_OBUF_inst/O
                         net (fo=0)                   0.000    13.450    CarryOut
    W18                                                               r  CarryOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.514ns  (logic 5.472ns (43.731%)  route 7.041ns (56.269%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.923     4.390    A_IBUF[0]
    SLICE_X65Y36         LUT5 (Prop_lut5_I3_O)        0.150     4.540 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           2.252     6.791    c_1
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.326     7.117 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.984    Sum_OBUF[2]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.514 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.514    Sum[2]
    E19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 5.092ns (42.108%)  route 7.000ns (57.892%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.923     4.390    A_IBUF[0]
    SLICE_X65Y36         LUT5 (Prop_lut5_I2_O)        0.124     4.514 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.077     8.591    Sum_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.092 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.092    Sum[1]
    U19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.971ns  (logic 5.100ns (42.599%)  route 6.872ns (57.401%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           2.928     4.395    A_IBUF[0]
    SLICE_X65Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.519 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.944     8.462    Sum_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.971 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.971    Sum[0]
    V19                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.493ns (53.900%)  route 1.277ns (46.100%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.852     1.070    B_IBUF[2]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.115 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.539    Sum_OBUF[2]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.770 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.770    Sum[2]
    E19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            CarryOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.534ns (53.291%)  route 1.344ns (46.709%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.720     0.934    B_IBUF[3]
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.048     0.982 r  CarryOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.624     1.606    CarryOut_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.878 r  CarryOut_OBUF_inst/O
                         net (fo=0)                   0.000     2.878    CarryOut
    W18                                                               r  CarryOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.465ns (49.086%)  route 1.520ns (50.914%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.720     0.934    B_IBUF[3]
    SLICE_X0Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.979 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.800     1.779    Sum_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.984 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.984    Sum[3]
    U16                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.469ns (43.184%)  route 1.932ns (56.816%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.382     0.604    B_IBUF[1]
    SLICE_X65Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.649 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.550     2.199    Sum_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.401 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.401    Sum[1]
    U19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.508ns  (logic 1.494ns (42.580%)  route 2.014ns (57.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.516     0.755    B_IBUF[0]
    SLICE_X65Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.800 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.498     2.298    Sum_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.508 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.508    Sum[0]
    V19                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





