# TCL File Generated by Component Editor 23.3
# Mon Jun 03 20:09:22 IST 2024
# DO NOT MODIFY


# 
# tx_dma_fifo "tx_dma_fifo" v1.0
#  2024.06.03.20:09:22
# 
# 

# 
# request TCL package from ACDS 23.3
# 
package require -exact qsys 23.3


# 
# module tx_dma_fifo
# 
set_module_property DESCRIPTION ""
set_module_property NAME tx_dma_fifo
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME tx_dma_fifo
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL tx_dma_fifo
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file tx_dma_fifo.sv SYSTEM_VERILOG PATH tx_dma_fifo.sv TOP_LEVEL_FILE
add_fileset_file components_pkg.sv SYSTEM_VERILOG PATH components_pkg.sv
add_fileset_file cdc_packet_fifo.sv SYSTEM_VERILOG PATH cdc_packet_fifo.sv
add_fileset_file dc_fifo_param.sv SYSTEM_VERILOG PATH dc_fifo_param.sv
add_fileset_file cdc_avmm_sync_v2.sv SYSTEM_VERILOG PATH cdc_avmm_sync_v2.sv
add_fileset_file cdc_synchronizer.sv SYSTEM_VERILOG PATH cdc_synchronizer.sv
add_fileset_file s10_memory.sv SYSTEM_VERILOG PATH s10_memory.sv
add_fileset_file cdc_toggle_synchronizer.sv SYSTEM_VERILOG PATH cdc_toggle_synchronizer.sv
add_fileset_file period_bus_sync.sv SYSTEM_VERILOG PATH period_bus_sync.sv
add_fileset_file dc_fifo_param.sdc SDC PATH dc_fifo_param.sdc


# 
# parameters
# 
add_parameter DEVICE STRING s10
set_parameter_property DEVICE DEFAULT_VALUE s10
set_parameter_property DEVICE DISPLAY_NAME DEVICE
set_parameter_property DEVICE UNITS None
set_parameter_property DEVICE AFFECTS_GENERATION false
set_parameter_property DEVICE HDL_PARAMETER true
set_parameter_property DEVICE EXPORT true
add_parameter USE_RX_READY INTEGER 1 ""
set_parameter_property USE_RX_READY DEFAULT_VALUE 1
set_parameter_property USE_RX_READY DISPLAY_NAME USE_RX_READY
set_parameter_property USE_RX_READY WIDTH ""
set_parameter_property USE_RX_READY UNITS None
set_parameter_property USE_RX_READY ALLOWED_RANGES -2147483648:2147483647
set_parameter_property USE_RX_READY DESCRIPTION ""
set_parameter_property USE_RX_READY AFFECTS_GENERATION false
set_parameter_property USE_RX_READY HDL_PARAMETER true
set_parameter_property USE_RX_READY EXPORT true
add_parameter MEMORY_CAPACITY_WORDS INTEGER 512 ""
set_parameter_property MEMORY_CAPACITY_WORDS DEFAULT_VALUE 512
set_parameter_property MEMORY_CAPACITY_WORDS DISPLAY_NAME MEMORY_CAPACITY_WORDS
set_parameter_property MEMORY_CAPACITY_WORDS WIDTH ""
set_parameter_property MEMORY_CAPACITY_WORDS UNITS None
set_parameter_property MEMORY_CAPACITY_WORDS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property MEMORY_CAPACITY_WORDS DESCRIPTION ""
set_parameter_property MEMORY_CAPACITY_WORDS AFFECTS_GENERATION false
set_parameter_property MEMORY_CAPACITY_WORDS HDL_PARAMETER true
set_parameter_property MEMORY_CAPACITY_WORDS EXPORT true
add_parameter AVST_DATA_WIDTH INTEGER 128 ""
set_parameter_property AVST_DATA_WIDTH DEFAULT_VALUE 128
set_parameter_property AVST_DATA_WIDTH DISPLAY_NAME AVST_DATA_WIDTH
set_parameter_property AVST_DATA_WIDTH WIDTH ""
set_parameter_property AVST_DATA_WIDTH UNITS None
set_parameter_property AVST_DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AVST_DATA_WIDTH DESCRIPTION ""
set_parameter_property AVST_DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property AVST_DATA_WIDTH HDL_PARAMETER true
set_parameter_property AVST_DATA_WIDTH EXPORT true
add_parameter AVST_ERROR_WIDTH INTEGER 6 ""
set_parameter_property AVST_ERROR_WIDTH DEFAULT_VALUE 6
set_parameter_property AVST_ERROR_WIDTH DISPLAY_NAME AVST_ERROR_WIDTH
set_parameter_property AVST_ERROR_WIDTH WIDTH ""
set_parameter_property AVST_ERROR_WIDTH UNITS None
set_parameter_property AVST_ERROR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AVST_ERROR_WIDTH DESCRIPTION ""
set_parameter_property AVST_ERROR_WIDTH AFFECTS_GENERATION false
set_parameter_property AVST_ERROR_WIDTH HDL_PARAMETER true
set_parameter_property AVST_ERROR_WIDTH EXPORT true
add_parameter TS_FIFOS_ADDR_WIDTH INTEGER 9 ""
set_parameter_property TS_FIFOS_ADDR_WIDTH DEFAULT_VALUE 9
set_parameter_property TS_FIFOS_ADDR_WIDTH DISPLAY_NAME TS_FIFOS_ADDR_WIDTH
set_parameter_property TS_FIFOS_ADDR_WIDTH WIDTH ""
set_parameter_property TS_FIFOS_ADDR_WIDTH UNITS None
set_parameter_property TS_FIFOS_ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TS_FIFOS_ADDR_WIDTH DESCRIPTION ""
set_parameter_property TS_FIFOS_ADDR_WIDTH AFFECTS_GENERATION false
set_parameter_property TS_FIFOS_ADDR_WIDTH HDL_PARAMETER true
set_parameter_property TS_FIFOS_ADDR_WIDTH EXPORT true
add_parameter TS_WIDTH INTEGER 96 ""
set_parameter_property TS_WIDTH DEFAULT_VALUE 96
set_parameter_property TS_WIDTH DISPLAY_NAME TS_WIDTH
set_parameter_property TS_WIDTH WIDTH ""
set_parameter_property TS_WIDTH UNITS None
set_parameter_property TS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TS_WIDTH DESCRIPTION ""
set_parameter_property TS_WIDTH AFFECTS_GENERATION false
set_parameter_property TS_WIDTH HDL_PARAMETER true
set_parameter_property TS_WIDTH EXPORT true
add_parameter TS_RESP_WIDTH INTEGER 256 ""
set_parameter_property TS_RESP_WIDTH DEFAULT_VALUE 256
set_parameter_property TS_RESP_WIDTH DISPLAY_NAME TS_RESP_WIDTH
set_parameter_property TS_RESP_WIDTH WIDTH ""
set_parameter_property TS_RESP_WIDTH UNITS None
set_parameter_property TS_RESP_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TS_RESP_WIDTH DESCRIPTION ""
set_parameter_property TS_RESP_WIDTH AFFECTS_GENERATION false
set_parameter_property TS_RESP_WIDTH HDL_PARAMETER true
set_parameter_property TS_RESP_WIDTH EXPORT true
add_parameter TS_FP_WIDTH INTEGER 8 ""
set_parameter_property TS_FP_WIDTH DEFAULT_VALUE 8
set_parameter_property TS_FP_WIDTH DISPLAY_NAME TS_FP_WIDTH
set_parameter_property TS_FP_WIDTH WIDTH ""
set_parameter_property TS_FP_WIDTH UNITS None
set_parameter_property TS_FP_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TS_FP_WIDTH DESCRIPTION ""
set_parameter_property TS_FP_WIDTH AFFECTS_GENERATION false
set_parameter_property TS_FP_WIDTH HDL_PARAMETER true
set_parameter_property TS_FP_WIDTH EXPORT true
add_parameter AVST_EMPTY_WIDTH INTEGER 4 ""
set_parameter_property AVST_EMPTY_WIDTH DEFAULT_VALUE 4
set_parameter_property AVST_EMPTY_WIDTH DISPLAY_NAME AVST_EMPTY_WIDTH
set_parameter_property AVST_EMPTY_WIDTH WIDTH ""
set_parameter_property AVST_EMPTY_WIDTH UNITS None
set_parameter_property AVST_EMPTY_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AVST_EMPTY_WIDTH DESCRIPTION ""
set_parameter_property AVST_EMPTY_WIDTH AFFECTS_GENERATION false
set_parameter_property AVST_EMPTY_WIDTH HDL_PARAMETER true
set_parameter_property AVST_EMPTY_WIDTH EXPORT true
add_parameter TO_CNTR_WIDTH INTEGER 10 ""
set_parameter_property TO_CNTR_WIDTH DEFAULT_VALUE 10
set_parameter_property TO_CNTR_WIDTH DISPLAY_NAME TO_CNTR_WIDTH
set_parameter_property TO_CNTR_WIDTH WIDTH ""
set_parameter_property TO_CNTR_WIDTH UNITS None
set_parameter_property TO_CNTR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TO_CNTR_WIDTH DESCRIPTION ""
set_parameter_property TO_CNTR_WIDTH AFFECTS_GENERATION false
set_parameter_property TO_CNTR_WIDTH HDL_PARAMETER true
set_parameter_property TO_CNTR_WIDTH EXPORT true


# 
# display items
# 


# 
# connection point in_st_clk
# 
add_interface in_st_clk clock end
set_interface_property in_st_clk ENABLED true
set_interface_property in_st_clk EXPORT_OF ""
set_interface_property in_st_clk PORT_NAME_MAP ""
set_interface_property in_st_clk CMSIS_SVD_VARIABLES ""
set_interface_property in_st_clk SVD_ADDRESS_GROUP ""
set_interface_property in_st_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property in_st_clk SV_INTERFACE_TYPE ""
set_interface_property in_st_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port in_st_clk in_st_clk clk Input 1


# 
# connection point in_st_rst
# 
add_interface in_st_rst reset end
set_interface_property in_st_rst associatedClock in_st_clk
set_interface_property in_st_rst synchronousEdges DEASSERT
set_interface_property in_st_rst ENABLED true
set_interface_property in_st_rst EXPORT_OF ""
set_interface_property in_st_rst PORT_NAME_MAP ""
set_interface_property in_st_rst CMSIS_SVD_VARIABLES ""
set_interface_property in_st_rst SVD_ADDRESS_GROUP ""
set_interface_property in_st_rst IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property in_st_rst SV_INTERFACE_TYPE ""
set_interface_property in_st_rst SV_INTERFACE_MODPORT_TYPE ""

add_interface_port in_st_rst in_st_rst reset Input 1


# 
# connection point out_st_clk
# 
add_interface out_st_clk clock end
set_interface_property out_st_clk ENABLED true
set_interface_property out_st_clk EXPORT_OF ""
set_interface_property out_st_clk PORT_NAME_MAP ""
set_interface_property out_st_clk CMSIS_SVD_VARIABLES ""
set_interface_property out_st_clk SVD_ADDRESS_GROUP ""
set_interface_property out_st_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property out_st_clk SV_INTERFACE_TYPE ""
set_interface_property out_st_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port out_st_clk out_st_clk clk Input 1


# 
# connection point out_st_rst
# 
add_interface out_st_rst reset end
set_interface_property out_st_rst associatedClock in_st_clk
set_interface_property out_st_rst synchronousEdges DEASSERT
set_interface_property out_st_rst ENABLED true
set_interface_property out_st_rst EXPORT_OF ""
set_interface_property out_st_rst PORT_NAME_MAP ""
set_interface_property out_st_rst CMSIS_SVD_VARIABLES ""
set_interface_property out_st_rst SVD_ADDRESS_GROUP ""
set_interface_property out_st_rst IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property out_st_rst SV_INTERFACE_TYPE ""
set_interface_property out_st_rst SV_INTERFACE_MODPORT_TYPE ""

add_interface_port out_st_rst out_st_rst reset Input 1


# 
# connection point ts_resp_clk
# 
add_interface ts_resp_clk clock end
set_interface_property ts_resp_clk ENABLED true
set_interface_property ts_resp_clk EXPORT_OF ""
set_interface_property ts_resp_clk PORT_NAME_MAP ""
set_interface_property ts_resp_clk CMSIS_SVD_VARIABLES ""
set_interface_property ts_resp_clk SVD_ADDRESS_GROUP ""
set_interface_property ts_resp_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ts_resp_clk SV_INTERFACE_TYPE ""
set_interface_property ts_resp_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ts_resp_clk ts_resp_clk clk Input 1


# 
# connection point ts_resp_rst
# 
add_interface ts_resp_rst reset end
set_interface_property ts_resp_rst associatedClock in_st_clk
set_interface_property ts_resp_rst synchronousEdges DEASSERT
set_interface_property ts_resp_rst ENABLED true
set_interface_property ts_resp_rst EXPORT_OF ""
set_interface_property ts_resp_rst PORT_NAME_MAP ""
set_interface_property ts_resp_rst CMSIS_SVD_VARIABLES ""
set_interface_property ts_resp_rst SVD_ADDRESS_GROUP ""
set_interface_property ts_resp_rst IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ts_resp_rst SV_INTERFACE_TYPE ""
set_interface_property ts_resp_rst SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ts_resp_rst ts_resp_rst reset Input 1


# 
# connection point csr_clk
# 
add_interface csr_clk clock end
set_interface_property csr_clk ENABLED true
set_interface_property csr_clk EXPORT_OF ""
set_interface_property csr_clk PORT_NAME_MAP ""
set_interface_property csr_clk CMSIS_SVD_VARIABLES ""
set_interface_property csr_clk SVD_ADDRESS_GROUP ""
set_interface_property csr_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr_clk SV_INTERFACE_TYPE ""
set_interface_property csr_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr_clk csr_clk clk Input 1


# 
# connection point csr_rst
# 
add_interface csr_rst reset end
set_interface_property csr_rst associatedClock in_st_clk
set_interface_property csr_rst synchronousEdges DEASSERT
set_interface_property csr_rst ENABLED true
set_interface_property csr_rst EXPORT_OF ""
set_interface_property csr_rst PORT_NAME_MAP ""
set_interface_property csr_rst CMSIS_SVD_VARIABLES ""
set_interface_property csr_rst SVD_ADDRESS_GROUP ""
set_interface_property csr_rst IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr_rst SV_INTERFACE_TYPE ""
set_interface_property csr_rst SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr_rst csr_rst reset Input 1


# 
# connection point in_st
# 
add_interface in_st avalon_streaming end
set_interface_property in_st associatedClock in_st_clk
set_interface_property in_st associatedReset in_st_rst
set_interface_property in_st dataBitsPerSymbol 8
set_interface_property in_st errorDescriptor ""
set_interface_property in_st firstSymbolInHighOrderBits true
set_interface_property in_st maxChannel 0
set_interface_property in_st readyAllowance 0
set_interface_property in_st readyLatency 0
set_interface_property in_st ENABLED true
set_interface_property in_st EXPORT_OF ""
set_interface_property in_st PORT_NAME_MAP ""
set_interface_property in_st CMSIS_SVD_VARIABLES ""
set_interface_property in_st SVD_ADDRESS_GROUP ""
set_interface_property in_st IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property in_st SV_INTERFACE_TYPE ""
set_interface_property in_st SV_INTERFACE_MODPORT_TYPE ""

add_interface_port in_st in_st_ready ready Output 1
add_interface_port in_st in_st_sop startofpacket Input 1
add_interface_port in_st in_st_valid valid Input 1
add_interface_port in_st in_st_eop endofpacket Input 1
add_interface_port in_st in_st_data data Input "((AVST_DATA_WIDTH - 1)) - (0) + 1"
add_interface_port in_st in_st_empty empty Input "((AVST_EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port in_st in_st_error error Input "((AVST_ERROR_WIDTH - 1)) - (0) + 1"


# 
# connection point out_st
# 
add_interface out_st avalon_streaming start
set_interface_property out_st dataBitsPerSymbol 8
set_interface_property out_st errorDescriptor ""
set_interface_property out_st firstSymbolInHighOrderBits true
set_interface_property out_st maxChannel 0
set_interface_property out_st readyAllowance 0
set_interface_property out_st readyLatency 0
set_interface_property out_st ENABLED true
set_interface_property out_st EXPORT_OF ""
set_interface_property out_st PORT_NAME_MAP ""
set_interface_property out_st CMSIS_SVD_VARIABLES ""
set_interface_property out_st SVD_ADDRESS_GROUP ""
set_interface_property out_st IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property out_st SV_INTERFACE_TYPE ""
set_interface_property out_st SV_INTERFACE_MODPORT_TYPE ""

add_interface_port out_st out_st_ready ready Input 1
add_interface_port out_st out_st_sop startofpacket Output 1
add_interface_port out_st out_st_valid valid Output 1
add_interface_port out_st out_st_eop endofpacket Output 1
add_interface_port out_st out_st_data data Output "((AVST_DATA_WIDTH - 1)) - (0) + 1"
add_interface_port out_st out_st_empty empty Output "((AVST_EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port out_st out_st_error error Output "((AVST_ERROR_WIDTH - 1)) - (0) + 1"


# 
# connection point in_ts_resp
# 
add_interface in_ts_resp avalon_streaming end
set_interface_property in_ts_resp associatedClock in_st_clk
set_interface_property in_ts_resp associatedReset in_st_rst
set_interface_property in_ts_resp dataBitsPerSymbol 256
set_interface_property in_ts_resp errorDescriptor ""
set_interface_property in_ts_resp firstSymbolInHighOrderBits true
set_interface_property in_ts_resp maxChannel 0
set_interface_property in_ts_resp readyAllowance 0
set_interface_property in_ts_resp readyLatency 0
set_interface_property in_ts_resp ENABLED true
set_interface_property in_ts_resp EXPORT_OF ""
set_interface_property in_ts_resp PORT_NAME_MAP ""
set_interface_property in_ts_resp CMSIS_SVD_VARIABLES ""
set_interface_property in_ts_resp SVD_ADDRESS_GROUP ""
set_interface_property in_ts_resp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property in_ts_resp SV_INTERFACE_TYPE ""
set_interface_property in_ts_resp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port in_ts_resp in_ts_resp_ready ready Output 1
add_interface_port in_ts_resp in_ts_resp_valid valid Input 1
add_interface_port in_ts_resp in_ts_resp_data data Input "((TS_RESP_WIDTH - 1)) - (0) + 1"


# 
# connection point out_ts_resp
# 
add_interface out_ts_resp avalon_streaming start
set_interface_property out_ts_resp associatedClock in_st_clk
set_interface_property out_ts_resp associatedReset in_st_rst
set_interface_property out_ts_resp dataBitsPerSymbol 256
set_interface_property out_ts_resp errorDescriptor ""
set_interface_property out_ts_resp firstSymbolInHighOrderBits true
set_interface_property out_ts_resp maxChannel 0
set_interface_property out_ts_resp readyAllowance 0
set_interface_property out_ts_resp readyLatency 0
set_interface_property out_ts_resp ENABLED true
set_interface_property out_ts_resp EXPORT_OF ""
set_interface_property out_ts_resp PORT_NAME_MAP ""
set_interface_property out_ts_resp CMSIS_SVD_VARIABLES ""
set_interface_property out_ts_resp SVD_ADDRESS_GROUP ""
set_interface_property out_ts_resp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property out_ts_resp SV_INTERFACE_TYPE ""
set_interface_property out_ts_resp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port out_ts_resp out_ts_resp_ready ready Input 1
add_interface_port out_ts_resp out_ts_resp_valid valid Output 1
add_interface_port out_ts_resp out_ts_resp_data data Output "((TS_RESP_WIDTH - 1)) - (0) + 1"


# 
# connection point out_ts_req
# 
add_interface out_ts_req conduit end
set_interface_property out_ts_req associatedClock ""
set_interface_property out_ts_req associatedReset ""
set_interface_property out_ts_req ENABLED true
set_interface_property out_ts_req EXPORT_OF ""
set_interface_property out_ts_req PORT_NAME_MAP ""
set_interface_property out_ts_req CMSIS_SVD_VARIABLES ""
set_interface_property out_ts_req SVD_ADDRESS_GROUP ""
set_interface_property out_ts_req IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property out_ts_req SV_INTERFACE_TYPE ""
set_interface_property out_ts_req SV_INTERFACE_MODPORT_TYPE ""

add_interface_port out_ts_req out_ts_req_valid valid Output 1
add_interface_port out_ts_req out_ts_req_fingerprint fingerprint Output "((TS_FP_WIDTH - 1)) - (0) + 1"


# 
# connection point in_ts
# 
add_interface in_ts conduit end
set_interface_property in_ts associatedClock ""
set_interface_property in_ts associatedReset ""
set_interface_property in_ts ENABLED true
set_interface_property in_ts EXPORT_OF ""
set_interface_property in_ts PORT_NAME_MAP ""
set_interface_property in_ts CMSIS_SVD_VARIABLES ""
set_interface_property in_ts SVD_ADDRESS_GROUP ""
set_interface_property in_ts IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property in_ts SV_INTERFACE_TYPE ""
set_interface_property in_ts SV_INTERFACE_MODPORT_TYPE ""

add_interface_port in_ts in_ts_valid valid Input 1
add_interface_port in_ts in_ts_fp fingerprint Input "((TS_FP_WIDTH - 1)) - (0) + 1"
add_interface_port in_ts in_ts_data data Input "((TS_WIDTH - 1)) - (0) + 1"


# 
# connection point eth_link_down
# 
add_interface eth_link_down conduit end
set_interface_property eth_link_down associatedClock ""
set_interface_property eth_link_down associatedReset ""
set_interface_property eth_link_down ENABLED true
set_interface_property eth_link_down EXPORT_OF ""
set_interface_property eth_link_down PORT_NAME_MAP ""
set_interface_property eth_link_down CMSIS_SVD_VARIABLES ""
set_interface_property eth_link_down SVD_ADDRESS_GROUP ""
set_interface_property eth_link_down IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property eth_link_down SV_INTERFACE_TYPE ""
set_interface_property eth_link_down SV_INTERFACE_MODPORT_TYPE ""

add_interface_port eth_link_down eth_link_down reset Input 1

