Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Punto5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Punto5.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Punto5"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : Punto5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\alber\Documents\DLPs\Practica3\Punto5.vhd" into library work
Parsing entity <Punto5>.
Parsing architecture <Behavioral> of entity <punto5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Punto5> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\alber\Documents\DLPs\Practica3\Punto5.vhd" Line 112. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Punto5>.
    Related source file is "C:\Users\alber\Documents\DLPs\Practica3\Punto5.vhd".
        msb = 5
        min = 50000
        max = 100000
        inc = 1388
        N = 15
    Found 16-bit register for signal <clkdiv>.
    Found 2-bit register for signal <EP>.
    Found 6-bit register for signal <cnt>.
    Found 19-bit register for signal <cntPWM>.
    Found 17-bit register for signal <high>.
    Found 1-bit register for signal <servomotor>.
    Found 8-bit register for signal <display>.
    Found 5-bit register for signal <contador>.
    Found finite state machine <FSM_0> for signal <EP>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clkdiv<15> (rising_edge)                       |
    | Power Up State     | ea                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <clkdiv[15]_GND_5_o_add_2_OUT> created at line 65.
    Found 6-bit adder for signal <cnt[5]_GND_5_o_add_33_OUT> created at line 98.
    Found 19-bit adder for signal <cntPWM[18]_GND_5_o_add_58_OUT> created at line 120.
    Found 17-bit adder for signal <GND_5_o_cnt[5]_add_60_OUT> created at line 121.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_40_OUT<5:0>> created at line 103.
    Found 6x11-bit multiplier for signal <n0104> created at line 121.
    Found 64x5-bit Read Only RAM for signal <cnt[5]_GND_5_o_wide_mux_63_OUT>
    Found 32x8-bit Read Only RAM for signal <_n0134>
    Found 6-bit comparator lessequal for signal <cnt[5]_PWR_5_o_LessThan_33_o> created at line 98
    Found 19-bit comparator lessequal for signal <n0043> created at line 122
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Punto5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port Read Only RAM                    : 1
 64x5-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 11x6-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 19-bit adder                                          : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 19-bit register                                       : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 19-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 7
 6-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Punto5>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
The following registers are absorbed into counter <cntPWM>: 1 register on signal <cntPWM>.
	Multiplier <Mmult_n0104> in block <Punto5> and adder/subtractor <Madd_GND_5_o_cnt[5]_add_60_OUT> in block <Punto5> are combined into a MAC<Maddsub_n0104>.
INFO:Xst:3231 - The small RAM <Mram__n0134> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt<4:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cnt[5]_GND_5_o_wide_mux_63_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Punto5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 64x5-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 11x6-to-17-bit MAC                                    : 1
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 2
 19-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 7
 6-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <EP[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 ea    | 00
 eb    | 01
 ec    | 10
 ed    | 11
-------------------

Optimizing unit <Punto5> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Punto5, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Punto5.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 174
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 33
#      LUT2                        : 10
#      LUT3                        : 8
#      LUT4                        : 20
#      LUT5                        : 9
#      LUT6                        : 10
#      MUXCY                       : 42
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 74
#      FD                          : 52
#      FDC                         : 16
#      FDE                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 3
#      OBUF                        : 19
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  11440     0%  
 Number of Slice LUTs:                   94  out of   5720     1%  
    Number used as Logic:                94  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    112
   Number with an unused Flip Flop:      51  out of    112    45%  
   Number with an unused LUT:            18  out of    112    16%  
   Number of fully used LUT-FF pairs:    43  out of    112    38%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    160    14%  
    IOB Flip Flops/Latches:              13

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkdiv_15                          | NONE(cnt_0)            | 9     |
clk                                | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.436ns (Maximum Frequency: 225.428MHz)
   Minimum input arrival time before clock: 5.313ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_15'
  Clock period: 4.436ns (frequency: 225.428MHz)
  Total number of paths / destination ports: 166 / 20
-------------------------------------------------------------------------
Delay:               4.436ns (Levels of Logic = 3)
  Source:            cnt_1 (FF)
  Destination:       cnt_4 (FF)
  Source Clock:      clkdiv_15 rising
  Destination Clock: clkdiv_15 rising

  Data Path: cnt_1 to cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.410  cnt_1 (cnt_1)
     LUT3:I0->O            1   0.235   0.958  Mmux_EP[1]_cnt[5]_wide_mux_55_OUT3421_SW0 (N8)
     LUT6:I2->O            2   0.254   0.726  Mmux_EP[1]_cnt[5]_wide_mux_55_OUT52 (EP[1]_cnt[5]_wide_mux_55_OUT<4>)
     LUT3:I2->O            1   0.254   0.000  cnt_4_dpot (cnt_4_dpot)
     FDE:D                     0.074          cnt_4
    ----------------------------------------
    Total                      4.436ns (1.342ns logic, 3.094ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.535ns (frequency: 394.477MHz)
  Total number of paths / destination ports: 398 / 36
-------------------------------------------------------------------------
Delay:               2.535ns (Levels of Logic = 10)
  Source:            cntPWM_0 (FF)
  Destination:       servo (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cntPWM_0 to servo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.042  cntPWM_0 (cntPWM_0)
     LUT4:I0->O            1   0.254   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_lut<0> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<0> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<1> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<2> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<3> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<4> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<5> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<6> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<7> (Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<7>)
     MUXCY:CI->O           1   0.262   0.000  Mcompar_cntPWM[18]_GND_5_o_LessThan_62_o_cy<8> (cntPWM[18]_GND_5_o_LessThan_62_o)
     FD:D                      0.074          servo
    ----------------------------------------
    Total                      2.535ns (1.493ns logic, 1.042ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_15'
  Total number of paths / destination ports: 39 / 15
-------------------------------------------------------------------------
Offset:              5.313ns (Levels of Logic = 4)
  Source:            A (PAD)
  Destination:       cnt_4 (FF)
  Destination Clock: clkdiv_15 rising

  Data Path: A to cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.553  A_IBUF (A_IBUF)
     LUT6:I0->O            3   0.254   0.874  Mmux_EP[1]_cnt[5]_wide_mux_55_OUT511 (Mmux_EP[1]_cnt[5]_wide_mux_55_OUT51)
     LUT6:I4->O            2   0.250   0.726  Mmux_EP[1]_cnt[5]_wide_mux_55_OUT52 (EP[1]_cnt[5]_wide_mux_55_OUT<4>)
     LUT3:I2->O            1   0.254   0.000  cnt_4_dpot (cnt_4_dpot)
     FDE:D                     0.074          cnt_4
    ----------------------------------------
    Total                      5.313ns (2.160ns logic, 3.153ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.968ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clkdiv_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.181  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          clkdiv_0
    ----------------------------------------
    Total                      2.968ns (1.787ns logic, 1.181ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            servo (FF)
  Destination:       servomotor (PAD)
  Source Clock:      clk rising

  Data Path: servo to servomotor
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  servo (servo)
     OBUF:I->O                 2.912          servomotor_OBUF (servomotor)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.535|         |         |         |
clkdiv_15      |    6.620|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_15      |    4.436|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.50 secs
 
--> 

Total memory usage is 4504056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

