{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475955442108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 14:37:21 2016 " "Processing started: Sat Oct 08 14:37:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475955442669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/lab07_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/lab07_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc " "Found entity 1: Lab07_soc" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_irq_mapper " "Found entity 1: Lab07_soc_irq_mapper" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_irq_mapper.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0 " "Found entity 1: Lab07_soc_mm_interconnect_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_mux_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_mux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_demux_004" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_demux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_mux_004" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_mux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_demux_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_demux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451547 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_007 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_007" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_006_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451550 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_006 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_006" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451552 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_002 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_002" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_001_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451554 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_001 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451557 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router " "Found entity 2: Lab07_soc_mm_interconnect_0_router" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sysid_qsys_0 " "Found entity 1: Lab07_soc_sysid_qsys_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sysid_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Lab07_soc_sdram_pll_dffpipe_l2c" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Lab07_soc_sdram_pll_stdsync_sv6" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab07_soc_sdram_pll_altpll_lqa2 " "Found entity 3: Lab07_soc_sdram_pll_altpll_lqa2" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab07_soc_sdram_pll " "Found entity 4: Lab07_soc_sdram_pll" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sdram_input_efifo_module " "Found entity 1: Lab07_soc_sdram_input_efifo_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451579 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_sdram " "Found entity 2: Lab07_soc_sdram" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_onchip_memory2_0 " "Found entity 1: Lab07_soc_onchip_memory2_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0 " "Found entity 1: Lab07_soc_nios2_qsys_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab07_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: Lab07_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab07_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: Lab07_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab07_soc_nios2_qsys_0_cpu " "Found entity 21: Lab07_soc_nios2_qsys_0_cpu" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_test_bench" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_led " "Found entity 1: Lab07_soc_led" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_led.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451617 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(316) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(326) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(336) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(680) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475955451721 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m_lab7_soc lab7_soc " "Node instance \"m_lab7_soc\" instantiates undefined entity \"lab7_soc\"" {  } { { "lab7.sv" "m_lab7_soc" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475955451732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/output_files/Lab07.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab07/output_files/Lab07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475955451824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475955452980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 08 14:37:32 2016 " "Processing ended: Sat Oct 08 14:37:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475955442108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 14:37:21 2016 " "Processing started: Sat Oct 08 14:37:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475955442113 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475955442669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/lab07_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/lab07_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc " "Found entity 1: Lab07_soc" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_irq_mapper " "Found entity 1: Lab07_soc_irq_mapper" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_irq_mapper.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0 " "Found entity 1: Lab07_soc_mm_interconnect_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_mux_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_mux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_demux_004" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_demux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_mux_004" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_mux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_demux_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_demux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451547 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_007 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_007" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_006_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451550 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_006 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_006" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451552 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_002 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_002" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_001_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451554 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_001 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475955451556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451557 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router " "Found entity 2: Lab07_soc_mm_interconnect_0_router" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sysid_qsys_0 " "Found entity 1: Lab07_soc_sysid_qsys_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sysid_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Lab07_soc_sdram_pll_dffpipe_l2c" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Lab07_soc_sdram_pll_stdsync_sv6" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab07_soc_sdram_pll_altpll_lqa2 " "Found entity 3: Lab07_soc_sdram_pll_altpll_lqa2" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab07_soc_sdram_pll " "Found entity 4: Lab07_soc_sdram_pll" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sdram_input_efifo_module " "Found entity 1: Lab07_soc_sdram_input_efifo_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451579 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_sdram " "Found entity 2: Lab07_soc_sdram" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_onchip_memory2_0 " "Found entity 1: Lab07_soc_onchip_memory2_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0 " "Found entity 1: Lab07_soc_nios2_qsys_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab07_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: Lab07_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab07_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: Lab07_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab07_soc_nios2_qsys_0_cpu " "Found entity 21: Lab07_soc_nios2_qsys_0_cpu" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_test_bench" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_led " "Found entity 1: Lab07_soc_led" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_led.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475955451617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475955451617 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(316) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(326) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(336) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(680) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1475955451640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475955451721 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m_lab7_soc lab7_soc " "Node instance \"m_lab7_soc\" instantiates undefined entity \"lab7_soc\"" {  } { { "lab7.sv" "m_lab7_soc" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475955451732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/output_files/Lab07.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab07/output_files/Lab07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475955451824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475955452980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 08 14:37:32 2016 " "Processing ended: Sat Oct 08 14:37:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475955452980 ""}
