# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do MC6820_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is stid@RAZERBLADE-STID.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820 {C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820B.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:17 on Jan 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820" C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820B.v 
# -- Compiling module MC6820B
# 
# Top level modules:
# 	MC6820B
# End time: 19:18:18 on Jan 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820 {C:/Users/stid/Desktop/MISTER/fpga/MC6820/IRQControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:18 on Jan 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820" C:/Users/stid/Desktop/MISTER/fpga/MC6820/IRQControl.v 
# -- Compiling module IRQControl
# 
# Top level modules:
# 	IRQControl
# End time: 19:18:18 on Jan 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820 {C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:18 on Jan 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/stid/Desktop/MISTER/fpga/MC6820" C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v 
# -- Compiling module MC6820_bench
# 
# Top level modules:
# 	MC6820_bench
# End time: 19:18:18 on Jan 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MC6820_bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" MC6820_bench 
# Start time: 19:18:18 on Jan 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.MC6820_bench(fast)
# Loading work.MC6820B(fast)
# Loading work.IRQControl(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: stid  Hostname: RAZERBLADE-STID  ProcessID: 28196
#           Attempting to use alternate WLF file "./wlftn3vf81".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn3vf81
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# t=  0 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000000, DO=xxxxxxxx RS=00
#  ---------------
# t=  1 enable=1, reset_n=0, irqA=1, CA1=1 DI=00000000, DO=00000000 RS=00
#  ---------------
# t=  2 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000000, DO=00000000 RS=00
#  ---------------
# t=  3 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000000, DO=00000000 RS=00
#  ---------------
# 1 READ REG A in DO
# t=  4 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000000, DO=00000000 RS=01
#  ---------------
# t=  5 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000000, DO=00000000 RS=01
#  ---------------
# 2 WRITE DI to REGA
# t=  6 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000001, DO=00000000 RS=01
#  ---------------
# t=  7 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000001, DO=00000000 RS=01
#  ---------------
# 3 READ REG A in DO
# t=  8 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000001, DO=00000000 RS=01
#  ---------------
# t=  9 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000001, DO=00000001 RS=01
#  ---------------
# 4 TRIGGER CA1
# t= 10 enable=0, reset_n=1, irqA=0, CA1=0 DI=00000001, DO=00000001 RS=01
#  ---------------
# t= 11 enable=1, reset_n=1, irqA=0, CA1=0 DI=00000001, DO=00000001 RS=01
#  ---------------
# 5 DETRIGGER CA1
# t= 12 enable=0, reset_n=1, irqA=0, CA1=1 DI=00000001, DO=00000001 RS=01
#  ---------------
# t= 13 enable=1, reset_n=1, irqA=0, CA1=1 DI=00000001, DO=10000001 RS=01
#  ---------------
# 6 READ REG A in DO
# t= 14 enable=0, reset_n=1, irqA=0, CA1=1 DI=00000001, DO=10000001 RS=01
#  ---------------
# t= 15 enable=1, reset_n=1, irqA=0, CA1=1 DI=00000001, DO=10000001 RS=01
#  ---------------
# 7 WRITE DI to REGA SET PERIFERIAL
# t= 16 enable=0, reset_n=1, irqA=0, CA1=1 DI=00000101, DO=10000001 RS=01
#  ---------------
# t= 17 enable=1, reset_n=1, irqA=0, CA1=1 DI=00000101, DO=00000000 RS=01
#  ---------------
# 8 READ PERIFERIAL A in DO
# t= 18 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000101, DO=00000000 RS=00
#  ---------------
# t= 19 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000101, DO=11111111 RS=00
#  ---------------
# 9 READ REG A in DO
# t= 20 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000101, DO=11111111 RS=01
#  ---------------
# t= 21 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000101, DO=00000101 RS=01
#  ---------------
# 4 TRIGGER CA1 AGAIN AFTER P READ
# t= 22 enable=0, reset_n=1, irqA=1, CA1=0 DI=00000101, DO=00000101 RS=01
#  ---------------
# t= 23 enable=1, reset_n=1, irqA=1, CA1=0 DI=00000101, DO=00000101 RS=01
#  ---------------
# DESELECT
# t= 24 enable=0, reset_n=1, irqA=1, CA1=1 DI=00000101, DO=00000101 RS=01
#  ---------------
# t= 25 enable=1, reset_n=1, irqA=1, CA1=1 DI=00000101, DO=00000000 RS=01
#  ---------------
# 4 TRIGGER CA1 AGAIN AFTER SELECT DESELECT
# t= 26 enable=0, reset_n=1, irqA=0, CA1=0 DI=00000101, DO=00000000 RS=01
#  ---------------
# t= 27 enable=1, reset_n=1, irqA=0, CA1=0 DI=00000101, DO=00000000 RS=01
#  ---------------
# SELECT
# t= 28 enable=0, reset_n=1, irqA=0, CA1=1 DI=00000101, DO=00000000 RS=01
#  ---------------
# t= 29 enable=1, reset_n=1, irqA=0, CA1=1 DI=00000101, DO=10000101 RS=01
#  ---------------
# ** Note: $finish    : C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v(169)
#    Time: 30 us  Iteration: 0  Instance: /MC6820_bench
# 1
# Break in Module MC6820_bench at C:/Users/stid/Desktop/MISTER/fpga/MC6820/MC6820_bench.v line 169
# End time: 19:20:15 on Jan 08,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
