static void\r\nF_1 ( struct V_1 * V_2 , const char * V_3 , unsigned V_4 )\r\n{\r\nF_2 ( V_3 , V_4 ) ;\r\n}\r\nstatic void T_1 F_3 ( char V_5 )\r\n{\r\nswitch ( V_5 ) {\r\ncase 'd' :\r\ncase 's' :\r\nbreak;\r\ncase 'h' :\r\nF_4 ( L_1 ) ;\r\nF_5 () ;\r\nbreak;\r\ncase 'p' :\r\nV_6 . V_7 &= ~ V_8 ;\r\nbreak;\r\ncase 'P' :\r\nif ( V_9 != V_10 ) {\r\nF_6 ( L_2 ) ;\r\nbreak;\r\n}\r\nV_11 = 1 ;\r\nF_7 ( V_12 , V_13 ) ;\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_3 , V_5 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_9 ( char * V_14 )\r\n{\r\nwhile ( * V_14 ) {\r\nwhile ( * V_14 && * V_14 == ' ' )\r\nV_14 ++ ;\r\nif ( * V_14 == '\0' )\r\nbreak;\r\nif ( * V_14 == '-' ) {\r\nV_14 ++ ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nF_3 ( * V_14 ++ ) ;\r\ncontinue;\r\n}\r\nif ( ! strncmp ( V_14 , L_4 , 4 ) )\r\nV_15 = F_10 ( V_14 + 4 , & V_14 ) ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nV_14 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nunsigned long V_18 ;\r\nint V_19 ;\r\nif ( V_9 == V_20 && ! V_21 )\r\nreturn;\r\nV_19 = 0 ;\r\nif ( V_9 != V_22 ) {\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_19 = ( ( V_18 >> 32UL ) == V_23 ||\r\n( V_18 >> 32UL ) == V_24 ) ;\r\n}\r\nV_17 = & V_25 ;\r\nwhile ( V_17 < & V_26 ) {\r\nunsigned long V_27 = V_17 -> V_27 ;\r\nunsigned int * V_28 ;\r\nswitch ( V_9 ) {\r\ncase V_20 :\r\nV_28 = & V_17 -> V_29 [ 0 ] ;\r\nbreak;\r\ncase V_10 :\r\ncase V_30 :\r\nif ( V_19 )\r\nV_28 = & V_17 -> V_31 [ 0 ] ;\r\nelse\r\nV_28 = & V_17 -> V_32 [ 0 ] ;\r\nbreak;\r\ncase V_22 :\r\nV_28 = & V_17 -> V_33 [ 0 ] ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_5 ) ;\r\nF_5 () ;\r\n}\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\n* ( unsigned int * ) ( V_27 + 8 ) = V_28 [ 2 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 8));\r\n* ( unsigned int * ) ( V_27 + 12 ) = V_28 [ 3 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 12));\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid F_13 ( struct V_34 * V_35 ,\r\nstruct V_34 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_37 ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid F_14 ( struct V_38 * V_35 ,\r\nstruct V_38 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_35 -> V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid F_15 ( struct V_38 * V_35 ,\r\nstruct V_38 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_35 -> V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_35 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nextern void V_39 ( void ) ;\r\nif ( V_9 != V_22 )\r\nreturn;\r\nF_13 ( & V_40 ,\r\n& V_41 ) ;\r\nF_14 ( & V_42 ,\r\n& V_43 ) ;\r\nif ( V_44 == V_45 )\r\nF_15 ( & V_46 ,\r\n& V_47 ) ;\r\nV_39 () ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nstruct V_48 * V_49 ;\r\nstruct V_50 * V_51 ;\r\nV_49 = & V_52 ;\r\nwhile ( V_49 < & V_53 ) {\r\nunsigned long V_54 , V_27 = V_49 -> V_27 ;\r\nfor ( V_54 = 0 ; V_54 < 3 ; V_54 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_54 * 4 ) ) = V_49 -> V_28 [ V_54 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_49 ++ ;\r\n}\r\nV_51 = & V_55 ;\r\nwhile ( V_51 < & V_56 ) {\r\nunsigned long V_54 , V_27 = V_51 -> V_27 ;\r\nfor ( V_54 = 0 ; V_54 < 6 ; V_54 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_54 * 4 ) ) = V_51 -> V_28 [ V_54 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_51 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\nstruct V_57 * V_17 ;\r\nV_17 = & V_58 ;\r\nwhile ( V_17 < & V_59 ) {\r\nunsigned long V_54 , V_27 = V_17 -> V_27 ;\r\nfor ( V_54 = 0 ; V_54 < 3 ; V_54 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_54 * 4 ) ) = V_17 -> V_28 [ V_54 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid T_1 F_19 ( void )\r\n{\r\nint V_60 ;\r\nF_20 () ;\r\nF_11 () ;\r\nF_16 () ;\r\nV_60 = F_21 () ;\r\nif ( V_60 >= V_61 ) {\r\nF_4 ( L_6 ,\r\nV_60 , V_61 ) ;\r\nF_5 () ;\r\n}\r\nF_22 () -> V_60 = V_60 ;\r\nF_23 () ;\r\nF_24 () ;\r\n}\r\nvoid F_25 ( struct V_62 * V_63 )\r\n{\r\nunsigned long V_64 = V_65 ;\r\nint V_54 , V_66 = 0 ;\r\nF_26 ( V_63 , L_7 ) ;\r\nfor ( V_54 = 0 ; V_54 < F_27 ( V_67 ) ; V_54 ++ ) {\r\nunsigned long V_68 = 1UL << V_54 ;\r\nif ( V_67 [ V_54 ] && ( V_64 & V_68 ) ) {\r\nF_28 ( V_63 , L_8 ,\r\nV_66 ? L_9 : L_10 , V_67 [ V_54 ] ) ;\r\nV_66 ++ ;\r\n}\r\n}\r\nif ( V_64 & V_69 ) {\r\nunsigned long V_70 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_54 = 0 ; V_54 < F_27 ( V_71 ) ; V_54 ++ ) {\r\nunsigned long V_68 = 1UL << V_54 ;\r\nif ( V_70 & V_68 ) {\r\nF_28 ( V_63 , L_8 ,\r\nV_66 ? L_9 : L_10 , V_71 [ V_54 ] ) ;\r\nV_66 ++ ;\r\n}\r\n}\r\n}\r\nF_29 ( V_63 , '\n' ) ;\r\n}\r\nstatic void T_1 F_30 ( int * V_66 , const char * V_72 )\r\n{\r\nif ( ( * V_66 ) == 0 )\r\nF_6 ( V_73 L_11 ) ;\r\nF_6 ( V_74 L_8 ,\r\n( * V_66 ) ? L_9 : L_10 , V_72 ) ;\r\nif ( ++ ( * V_66 ) == 8 ) {\r\nF_6 ( V_74 L_12 ) ;\r\n* V_66 = 0 ;\r\n}\r\n}\r\nstatic void T_1 F_31 ( int * V_66 )\r\n{\r\nunsigned long V_70 ;\r\nint V_54 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_54 = 0 ; V_54 < F_27 ( V_71 ) ; V_54 ++ ) {\r\nunsigned long V_68 = 1UL << V_54 ;\r\nif ( V_70 & V_68 )\r\nF_30 ( V_66 , V_71 [ V_54 ] ) ;\r\n}\r\n}\r\nstatic void T_1 F_32 ( unsigned long V_64 )\r\n{\r\nint V_54 , V_66 = 0 ;\r\nfor ( V_54 = 0 ; V_54 < F_27 ( V_67 ) ; V_54 ++ ) {\r\nunsigned long V_68 = 1UL << V_54 ;\r\nif ( V_67 [ V_54 ] && ( V_64 & V_68 ) )\r\nF_30 ( & V_66 , V_67 [ V_54 ] ) ;\r\n}\r\nif ( V_64 & V_69 )\r\nF_31 ( & V_66 ) ;\r\nif ( V_66 != 0 )\r\nF_6 ( V_74 L_12 ) ;\r\n}\r\nstatic unsigned long T_1 F_33 ( void )\r\n{\r\nstruct V_75 * V_76 ;\r\nunsigned long V_64 = 0 ;\r\nconst char * V_77 ;\r\nint V_78 ;\r\nT_2 V_79 ;\r\nV_76 = F_34 () ;\r\nif ( ! V_76 )\r\nreturn 0 ;\r\nV_79 = F_35 ( V_76 , V_80 , L_13 ) ;\r\nif ( V_79 == V_80 )\r\ngoto V_81;\r\nV_77 = F_36 ( V_76 , V_79 , L_14 , & V_78 ) ;\r\nif ( ! V_77 )\r\ngoto V_81;\r\nwhile ( V_78 ) {\r\nint V_54 , V_82 ;\r\nfor ( V_54 = 0 ; V_54 < F_27 ( V_67 ) ; V_54 ++ ) {\r\nunsigned long V_68 = 1UL << V_54 ;\r\nif ( V_67 [ V_54 ] && ! strcmp ( V_77 , V_67 [ V_54 ] ) ) {\r\nV_64 |= V_68 ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_54 = 0 ; V_54 < F_27 ( V_71 ) ; V_54 ++ ) {\r\nif ( ! strcmp ( V_77 , V_71 [ V_54 ] ) )\r\nV_64 |= V_69 ;\r\n}\r\nV_82 = strlen ( V_77 ) + 1 ;\r\nV_77 += V_82 ;\r\nV_78 -= V_82 ;\r\n}\r\nV_81:\r\nF_37 ( V_76 ) ;\r\nreturn V_64 ;\r\n}\r\nstatic void T_1 F_38 ( void )\r\n{\r\nunsigned long V_83 = V_65 ;\r\nunsigned long V_84 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_83 |= V_85 ;\r\nelse if ( V_9 == V_22 ) {\r\nif ( V_44 == V_86 ||\r\nV_44 == V_87 ||\r\nV_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_45 ||\r\nV_44 == V_92 )\r\nV_83 |= V_93 ;\r\nif ( V_44 == V_87 ||\r\nV_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_45 ||\r\nV_44 == V_92 )\r\nV_83 |= V_94 ;\r\n}\r\nV_83 |= ( V_95 | V_96 | V_97 ) ;\r\nV_84 = F_33 () ;\r\nif ( ! V_84 ) {\r\nif ( V_9 == V_20 )\r\nV_83 |= V_98 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_83 |= V_98 | V_99 ;\r\nif ( V_9 == V_30 ) {\r\nunsigned long V_100 , V_18 ;\r\n__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));\r\nV_100 = ( ( V_18 >> 32 ) & 0xffff ) ;\r\nif ( V_100 == V_101 )\r\nV_83 |= V_102 ;\r\n}\r\nif ( V_9 == V_22 ) {\r\nif ( V_44 == V_86 )\r\nV_83 |= V_103 ;\r\nif ( V_44 == V_87 ||\r\nV_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_45 ||\r\nV_44 == V_92 )\r\nV_83 |= ( V_98 | V_99 |\r\nV_103 |\r\nV_102 ) ;\r\nif ( V_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_45 ||\r\nV_44 == V_92 )\r\nV_83 |= ( V_104 | V_105 |\r\nV_106 ) ;\r\n}\r\n}\r\nV_65 = V_83 | V_84 ;\r\nF_32 ( V_65 ) ;\r\nif ( V_65 & V_102 )\r\nF_17 () ;\r\nif ( V_65 & V_107 )\r\nF_18 () ;\r\n}\r\nvoid T_1 F_39 ( char * * V_108 )\r\n{\r\n* V_108 = F_40 () ;\r\nF_41 ( V_109 , * V_108 , V_110 ) ;\r\nF_42 () ;\r\nF_9 ( * V_108 ) ;\r\n#ifdef F_43\r\nif ( F_44 () )\r\n#endif\r\nF_45 ( & V_6 ) ;\r\nif ( V_9 == V_22 )\r\nF_6 ( L_15 ) ;\r\nelse\r\nF_6 ( L_16 ) ;\r\n#ifdef F_46\r\nV_111 = & V_112 ;\r\n#endif\r\nF_47 () ;\r\nif ( ! V_113 )\r\nV_114 &= ~ V_115 ;\r\nV_116 = F_48 ( V_117 ) ;\r\n#ifdef F_49\r\nV_118 = V_119 & V_120 ;\r\nV_121 = ( ( V_119 & V_122 ) != 0 ) ;\r\nV_123 = ( ( V_119 & V_124 ) != 0 ) ;\r\n#endif\r\nF_50 ( & V_125 ) -> V_126 = & V_127 ;\r\n#ifdef F_51\r\nif ( ! V_128 ) {\r\nT_3 V_129 = F_52 ( L_17 ) ;\r\nT_4 V_130 , V_131 , V_132 ;\r\nV_130 = F_53 ( V_129 , L_18 , 0 ) ;\r\nV_131 = F_53 ( V_129 , L_19 , 0 ) ;\r\nV_132 = F_53 ( V_129 , L_20 , 0 ) ;\r\nif ( V_130 && V_131 ) {\r\nV_133 = V_130 ;\r\nV_134 = V_131 ;\r\nif ( V_132 )\r\nV_135 = V_132 ;\r\n#if F_54 ( V_136 ) || F_54 ( V_137 )\r\nV_138 = 0 ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_55 ( F_22 () ) ;\r\nF_56 () ;\r\nF_38 () ;\r\n}\r\nvoid F_57 ( void )\r\n{\r\nif ( ! V_139 )\r\nreturn;\r\nF_4 ( L_21 ) ;\r\nF_58 () ;\r\nF_59 () ;\r\n}
