<stg><name>xor_bit</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 %in1) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4 %in2) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_r) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @xor_bit_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %in2_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in2) nounwind

]]></Node>
<StgValue><ssdm name="in2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %in1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in1) nounwind

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %out_assign = xor i4 %in2_read, %in1_read

]]></Node>
<StgValue><ssdm name="out_assign"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i4P(i4* %out_r, i4 %out_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0">
<![CDATA[
:8  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="in1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in1"/></StgValue>
</port>
<port id="12" name="in2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in2"/></StgValue>
</port>
<port id="13" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="15" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="16" from="in1" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="17" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="18" from="in2" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="20" from="out_r" to="StgValue_4" fromId="13" toId="4">
</dataflow>
<dataflow id="22" from="_ssdm_op_SpecTopModule" to="StgValue_5" fromId="21" toId="5">
</dataflow>
<dataflow id="24" from="xor_bit_str" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.i4" to="in2_read" fromId="25" toId="6">
</dataflow>
<dataflow id="27" from="in2" to="in2_read" fromId="12" toId="6">
</dataflow>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i4" to="in1_read" fromId="25" toId="7">
</dataflow>
<dataflow id="29" from="in1" to="in1_read" fromId="11" toId="7">
</dataflow>
<dataflow id="30" from="in2_read" to="out_assign" fromId="6" toId="8">
</dataflow>
<dataflow id="31" from="in1_read" to="out_assign" fromId="7" toId="8">
</dataflow>
<dataflow id="33" from="_ssdm_op_Write.ap_auto.i4P" to="StgValue_9" fromId="32" toId="9">
</dataflow>
<dataflow id="34" from="out_r" to="StgValue_9" fromId="13" toId="9">
</dataflow>
<dataflow id="35" from="out_assign" to="StgValue_9" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
