#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 21 15:45:52 2024
# Process ID: 24240
# Current directory: D:/Vivado2018/projects/exp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24072 D:\Vivado2018\projects\exp\exp.xpr
# Log file: D:/Vivado2018/projects/exp/vivado.log
# Journal file: D:/Vivado2018/projects/exp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado2018/projects/exp/exp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/if_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/exp/exp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9d07a5b7895d4601b87db33b7355c7f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(width=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopr(width=32)
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.if_zero_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 835.723 ; gain = 38.609
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/if_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/exp/exp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dataprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/memory_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9d07a5b7895d4601b87db33b7355c7f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(width=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopr(width=32)
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.if_zero_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 886.711 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/if_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/exp/exp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dataprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/memory_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9d07a5b7895d4601b87db33b7355c7f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(width=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopr(width=32)
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.if_zero_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/if_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/exp/exp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dataprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/memory_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9d07a5b7895d4601b87db33b7355c7f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(width=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopr(width=32)
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.if_zero_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/if_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/exp/exp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/dataprocess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataprocess
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/memory_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018/projects/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado2018/projects/exp/exp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9d07a5b7895d4601b87db33b7355c7f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(width=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopr(width=32)
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.if_zero_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 20:47:26 2024...
