set_property PACKAGE_PIN C9  [get_ports {datain[0]}]
set_property PACKAGE_PIN B9  [get_ports {datain[1]}]
set_property PACKAGE_PIN G11 [get_ports {datain[2]}]
set_property PACKAGE_PIN F10 [get_ports {datain[3]}]
set_property PACKAGE_PIN D10 [get_ports {datain[4]}]
set_property PACKAGE_PIN E11 [get_ports {datain[5]}]
set_property PACKAGE_PIN D11 [get_ports {datain[6]}]
set_property PACKAGE_PIN A14 [get_ports {datain[7]}]


set_property PACKAGE_PIN F8  [get_ports {AR[0]}]
set_property PACKAGE_PIN F9  [get_ports {AR[1]}]
set_property PACKAGE_PIN H11 [get_ports {AR[2]}]
set_property PACKAGE_PIN H12 [get_ports {AR[3]}]
set_property PACKAGE_PIN G14 [get_ports {AR[4]}]
set_property PACKAGE_PIN J10 [get_ports {AR[5]}]
set_property PACKAGE_PIN H14 [get_ports {AR[6]}]


set_property PACKAGE_PIN A13 [get_ports {nreset}]
set_property PACKAGE_PIN A12 [get_ports {RAM_CS}]
set_property PACKAGE_PIN D8  [get_ports {nRAM_EN}]
set_property PACKAGE_PIN D9  [get_ports {wr_nRD}]

set_property PACKAGE_PIN G16 [get_ports {dataout[0]}]
set_property PACKAGE_PIN H16 [get_ports {dataout[1]}]
set_property PACKAGE_PIN D16 [get_ports {dataout[2]}]
set_property PACKAGE_PIN D15 [get_ports {dataout[3]}]
set_property PACKAGE_PIN C18 [get_ports {dataout[4]}]
set_property PACKAGE_PIN C17 [get_ports {dataout[5]}]
set_property PACKAGE_PIN B19 [get_ports {dataout[6]}]
set_property PACKAGE_PIN C19 [get_ports {dataout[7]}]




set_property IOSTANDARD LVCMOS18 [get_ports {datain[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {datain[7]}]


set_property IOSTANDARD LVCMOS18 [get_ports {AR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AR[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AR[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AR[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AR[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AR[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AR[6]}]


set_property IOSTANDARD LVCMOS18 [get_ports {nreset}]
set_property IOSTANDARD LVCMOS18 [get_ports {RAM_CS}]
set_property IOSTANDARD LVCMOS18 [get_ports {nRAM_EN}]
set_property IOSTANDARD LVCMOS18 [get_ports {wr_nRD}]

set_property IOSTANDARD LVCMOS33 [get_ports {dataout[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataout[7]}]




set_property PACKAGE_PIN J8 [get_ports {clk_RAM}]
set_property IOSTANDARD LVCMOS18 [get_ports {clk_RAM}]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_RAM_IBUF]



