

================================================================
== Vivado HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Mon Sep 28 00:46:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        KalmanHls
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.685 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      585|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      585|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |add_ln601_fu_164_p2     |     +    |      0|  0|    6|           1|           6|
    |m_exp_fu_92_p2          |     +    |      0|  0|   12|          11|          12|
    |bvh_d_index_fu_266_p2   |     -    |      0|  0|   12|          11|          12|
    |and_ln18_1_fu_128_p2    |    and   |      0|  0|    2|           1|           1|
    |and_ln18_fu_116_p2      |    and   |      0|  0|    2|           1|           1|
    |and_ln402_1_fu_204_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln402_fu_198_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln415_fu_332_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln451_1_fu_296_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln451_2_fu_302_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln451_fu_290_p2     |    and   |      0|  0|    2|           1|           1|
    |p_Result_s_fu_180_p2    |    and   |      0|  0|   52|          52|          52|
    |icmp_ln401_fu_134_p2    |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln415_fu_242_p2    |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln450_fu_248_p2    |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln451_1_fu_260_p2  |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln451_fu_254_p2    |   icmp   |      0|  0|   13|          12|           1|
    |icmp_ln833_1_fu_104_p2  |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln833_2_fu_110_p2  |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln833_3_fu_186_p2  |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln833_fu_98_p2     |   icmp   |      0|  0|   13|          11|           1|
    |icmp_ln837_fu_122_p2    |   icmp   |      0|  0|   29|          52|           1|
    |lshr_ln601_fu_174_p2    |   lshr   |      0|  0|  158|           2|          52|
    |or_ln401_fu_210_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln407_fu_216_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln415_fu_228_p2      |    or    |      0|  0|    2|           1|           1|
    |r_sign_fu_308_p2        |    or    |      0|  0|    2|           1|           1|
    |ap_return               |  select  |      0|  0|   63|           1|          62|
    |select_ln415_fu_338_p3  |  select  |      0|  0|   63|           1|          64|
    |xor_ln401_fu_192_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln402_fu_148_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln407_fu_326_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln415_fu_222_p2     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln450_fu_284_p2     |    xor   |      0|  0|    2|           1|           2|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  585|         354|         303|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | pow_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | pow_generic<double> | return value |
|exp        |  in |   64|   ap_none  |         exp         |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%exp_read = call double @_ssdm_op_Read.ap_auto.double(double %exp) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 2 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1812) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:322]   --->   Operation 3 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %exp_read to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 4 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 5 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:325]   --->   Operation 6 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:335]   --->   Operation 7 'zext' 'zext_ln502' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.53ns)   --->   "%m_exp = add i12 -1023, %zext_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:335]   --->   Operation 8 'add' 'm_exp' <Predicate = (!or_ln407)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.61ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:363]   --->   Operation 9 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.61ns)   --->   "%icmp_ln833_1 = icmp eq i11 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 10 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.98ns)   --->   "%icmp_ln833_2 = icmp eq i52 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 11 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%and_ln18 = and i1 %icmp_ln833_1, %icmp_ln833_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373]   --->   Operation 12 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.98ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375]   --->   Operation 13 'icmp' 'icmp_ln837' <Predicate = (!or_ln407)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln18_1 = and i1 %icmp_ln833_1, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375]   --->   Operation 14 'and' 'and_ln18_1' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.62ns)   --->   "%icmp_ln401 = icmp sgt i12 %m_exp, 51" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 15 'icmp' 'icmp_ln401' <Predicate = (!or_ln407)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 16 'bitselect' 'tmp' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%xor_ln402 = xor i1 %tmp, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 17 'xor' 'xor_ln402' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 57)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 18 'partselect' 'tmp_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln601 = add i6 1, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 19 'add' 'add_ln601' <Predicate = (!or_ln407)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%zext_ln601 = zext i6 %add_ln601 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 20 'zext' 'zext_ln601' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%lshr_ln601 = lshr i52 -1, %zext_ln601" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 21 'lshr' 'lshr_ln601' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln833_3)   --->   "%p_Result_s = and i52 %tmp_V_1, %lshr_ln601" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 22 'and' 'p_Result_s' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.98ns) (out node of the LUT)   --->   "%icmp_ln833_3 = icmp eq i52 %p_Result_s, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 23 'icmp' 'icmp_ln833_3' <Predicate = (!or_ln407)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%xor_ln401 = xor i1 %icmp_ln401, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 24 'xor' 'xor_ln401' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln402 = and i1 %icmp_ln833_3, %xor_ln401" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 25 'and' 'and_ln402' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln402_1 = and i1 %and_ln402, %xor_ln402" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:402]   --->   Operation 26 'and' 'and_ln402_1' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln401 = or i1 %icmp_ln401, %and_ln402_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:401]   --->   Operation 27 'or' 'or_ln401' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %icmp_ln833, %and_ln18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 28 'or' 'or_ln407' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%xor_ln415 = xor i1 %or_ln401, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 29 'xor' 'xor_ln415' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415 = or i1 %and_ln18_1, %xor_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 30 'or' 'or_ln415' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln415)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 31 'bitconcatenate' 'or_ln415_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln415 = icmp eq i32 %or_ln415_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 32 'icmp' 'icmp_ln415' <Predicate = (!or_ln407)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%icmp_ln450 = icmp eq i12 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 33 'icmp' 'icmp_ln450' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%icmp_ln451 = icmp sgt i12 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 34 'icmp' 'icmp_ln451' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.62ns)   --->   "%icmp_ln451_1 = icmp slt i12 %m_exp, 53" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 35 'icmp' 'icmp_ln451_1' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.52ns)   --->   "%bvh_d_index = sub i12 1075, %zext_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 36 'sub' 'bvh_d_index' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%sext_ln451 = sext i12 %bvh_d_index to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 37 'sext' 'sext_ln451' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %tmp_V_1, i32 %sext_ln451)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 38 'bitselect' 'p_Result_4' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%xor_ln450 = xor i1 %icmp_ln450, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 39 'xor' 'xor_ln450' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%and_ln451 = and i1 %icmp_ln451, %icmp_ln451_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 40 'and' 'and_ln451' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%and_ln451_1 = and i1 %p_Result_4, %xor_ln450" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 41 'and' 'and_ln451_1' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%and_ln451_2 = and i1 %and_ln451_1, %and_ln451" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:451]   --->   Operation 42 'and' 'and_ln451_2' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%r_sign = or i1 %icmp_ln450, %and_ln451_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:450]   --->   Operation 43 'or' 'r_sign' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln512)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %r_sign, i63 4607182418800017408)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:458]   --->   Operation 44 'bitconcatenate' 'p_Result_5' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_5 to double" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:458]   --->   Operation 45 'bitcast' 'bitcast_ln512' <Predicate = (and_ln415 & !or_ln407)> <Delay = 0.12>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln407)   --->   "%xor_ln407 = xor i1 %or_ln407, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 46 'xor' 'xor_ln407' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln407)   --->   "%and_ln415 = and i1 %icmp_ln415, %xor_ln407" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 47 'and' 'and_ln415' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln407)   --->   "%select_ln415 = select i1 %and_ln415, double %bitcast_ln512, double 0x7FFFFFFFFFFFFFFF" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 48 'select' 'select_ln415' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln407 = select i1 %or_ln407, double 1.000000e+00, double %select_ln415" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 49 'select' 'select_ln407' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "ret double %select_ln407" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read           (read          ) [ 00]
specpipeline_ln322 (specpipeline  ) [ 00]
p_Val2_s           (bitcast       ) [ 00]
tmp_V              (partselect    ) [ 00]
tmp_V_1            (trunc         ) [ 00]
zext_ln502         (zext          ) [ 00]
m_exp              (add           ) [ 00]
icmp_ln833         (icmp          ) [ 00]
icmp_ln833_1       (icmp          ) [ 00]
icmp_ln833_2       (icmp          ) [ 00]
and_ln18           (and           ) [ 00]
icmp_ln837         (icmp          ) [ 00]
and_ln18_1         (and           ) [ 00]
icmp_ln401         (icmp          ) [ 00]
tmp                (bitselect     ) [ 00]
xor_ln402          (xor           ) [ 00]
tmp_1              (partselect    ) [ 00]
add_ln601          (add           ) [ 00]
zext_ln601         (zext          ) [ 00]
lshr_ln601         (lshr          ) [ 00]
p_Result_s         (and           ) [ 00]
icmp_ln833_3       (icmp          ) [ 00]
xor_ln401          (xor           ) [ 00]
and_ln402          (and           ) [ 00]
and_ln402_1        (and           ) [ 00]
or_ln401           (or            ) [ 00]
or_ln407           (or            ) [ 01]
xor_ln415          (xor           ) [ 00]
or_ln415           (or            ) [ 00]
or_ln415_1         (bitconcatenate) [ 00]
icmp_ln415         (icmp          ) [ 00]
icmp_ln450         (icmp          ) [ 00]
icmp_ln451         (icmp          ) [ 00]
icmp_ln451_1       (icmp          ) [ 00]
bvh_d_index        (sub           ) [ 00]
sext_ln451         (sext          ) [ 00]
p_Result_4         (bitselect     ) [ 00]
xor_ln450          (xor           ) [ 00]
and_ln451          (and           ) [ 00]
and_ln451_1        (and           ) [ 00]
and_ln451_2        (and           ) [ 00]
r_sign             (or            ) [ 00]
p_Result_5         (bitconcatenate) [ 00]
bitcast_ln512      (bitcast       ) [ 00]
xor_ln407          (xor           ) [ 00]
and_ln415          (and           ) [ 01]
select_ln415       (select        ) [ 00]
select_ln407       (select        ) [ 00]
ret_ln690          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i52.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="exp_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_Val2_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="0" index="3" bw="7" slack="0"/>
<pin id="79" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln502_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="m_exp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln833_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln833_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln833_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="52" slack="0"/>
<pin id="112" dir="0" index="1" bw="52" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="and_ln18_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln837_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="52" slack="0"/>
<pin id="124" dir="0" index="1" bw="52" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="and_ln18_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln401_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xor_ln402_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln402/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln601_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln601_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln601/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lshr_ln601_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln601/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="52" slack="0"/>
<pin id="182" dir="0" index="1" bw="52" slack="0"/>
<pin id="183" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln833_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="52" slack="0"/>
<pin id="188" dir="0" index="1" bw="52" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln401_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln401/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln402_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln402/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln402_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln402_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln401_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln401/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln407_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln415_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln415/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln415_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln415/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln415_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln415_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln415_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln450_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln450/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln451_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln451/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln451_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln451_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bvh_d_index_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bvh_d_index/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln451_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln451/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="52" slack="0"/>
<pin id="279" dir="0" index="2" bw="12" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln450_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln451_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln451_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln451_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln451_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="r_sign_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_sign/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="63" slack="0"/>
<pin id="318" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln512_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln407_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln415_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln415_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="64" slack="0"/>
<pin id="342" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln415/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln407_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="64" slack="0"/>
<pin id="350" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="87"><net_src comp="70" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="74" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="74" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="74" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="84" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="104" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="84" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="104" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="92" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="92" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="70" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="154" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="84" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="134" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="148" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="134" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="98" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="116" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="128" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="92" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="92" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="92" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="88" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="84" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="248" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="254" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="260" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="276" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="284" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="290" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="248" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="216" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="242" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="322" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="216" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="338" pin="3"/><net_sink comp="346" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
  - Chain level:
	State 1
		tmp_V : 1
		tmp_V_1 : 1
		zext_ln502 : 2
		m_exp : 3
		icmp_ln833 : 2
		icmp_ln833_1 : 2
		icmp_ln833_2 : 2
		and_ln18 : 3
		icmp_ln837 : 2
		and_ln18_1 : 3
		icmp_ln401 : 4
		tmp : 4
		xor_ln402 : 5
		tmp_1 : 1
		add_ln601 : 2
		zext_ln601 : 3
		lshr_ln601 : 4
		p_Result_s : 5
		icmp_ln833_3 : 5
		xor_ln401 : 5
		and_ln402 : 6
		and_ln402_1 : 6
		or_ln401 : 6
		or_ln407 : 3
		xor_ln415 : 6
		or_ln415 : 6
		or_ln415_1 : 6
		icmp_ln415 : 7
		icmp_ln450 : 4
		icmp_ln451 : 4
		icmp_ln451_1 : 4
		bvh_d_index : 3
		sext_ln451 : 4
		p_Result_4 : 5
		xor_ln450 : 5
		and_ln451 : 5
		and_ln451_1 : 6
		and_ln451_2 : 6
		r_sign : 6
		p_Result_5 : 6
		bitcast_ln512 : 7
		xor_ln407 : 3
		and_ln415 : 8
		select_ln415 : 8
		select_ln407 : 9
		ret_ln690 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   icmp_ln833_fu_98  |    0    |    13   |
|          | icmp_ln833_1_fu_104 |    0    |    13   |
|          | icmp_ln833_2_fu_110 |    0    |    29   |
|          |  icmp_ln837_fu_122  |    0    |    29   |
|   icmp   |  icmp_ln401_fu_134  |    0    |    13   |
|          | icmp_ln833_3_fu_186 |    0    |    29   |
|          |  icmp_ln415_fu_242  |    0    |    20   |
|          |  icmp_ln450_fu_248  |    0    |    13   |
|          |  icmp_ln451_fu_254  |    0    |    13   |
|          | icmp_ln451_1_fu_260 |    0    |    13   |
|----------|---------------------|---------|---------|
|  select  | select_ln415_fu_338 |    0    |    63   |
|          | select_ln407_fu_346 |    0    |    63   |
|----------|---------------------|---------|---------|
|          |   and_ln18_fu_116   |    0    |    2    |
|          |  and_ln18_1_fu_128  |    0    |    2    |
|          |  p_Result_s_fu_180  |    0    |    52   |
|          |   and_ln402_fu_198  |    0    |    2    |
|    and   |  and_ln402_1_fu_204 |    0    |    2    |
|          |   and_ln451_fu_290  |    0    |    2    |
|          |  and_ln451_1_fu_296 |    0    |    2    |
|          |  and_ln451_2_fu_302 |    0    |    2    |
|          |   and_ln415_fu_332  |    0    |    2    |
|----------|---------------------|---------|---------|
|    add   |     m_exp_fu_92     |    0    |    11   |
|          |   add_ln601_fu_164  |    0    |    6    |
|----------|---------------------|---------|---------|
|   lshr   |  lshr_ln601_fu_174  |    0    |    13   |
|----------|---------------------|---------|---------|
|    sub   |  bvh_d_index_fu_266 |    0    |    12   |
|----------|---------------------|---------|---------|
|          |   xor_ln402_fu_148  |    0    |    2    |
|          |   xor_ln401_fu_192  |    0    |    2    |
|    xor   |   xor_ln415_fu_222  |    0    |    2    |
|          |   xor_ln450_fu_284  |    0    |    2    |
|          |   xor_ln407_fu_326  |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   or_ln401_fu_210   |    0    |    2    |
|    or    |   or_ln407_fu_216   |    0    |    2    |
|          |   or_ln415_fu_228   |    0    |    2    |
|          |    r_sign_fu_308    |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   | exp_read_read_fu_64 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_V_fu_74     |    0    |    0    |
|          |     tmp_1_fu_154    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_V_1_fu_84    |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln502_fu_88  |    0    |    0    |
|          |  zext_ln601_fu_170  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_140     |    0    |    0    |
|          |  p_Result_4_fu_276  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  or_ln415_1_fu_234  |    0    |    0    |
|          |  p_Result_5_fu_314  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln451_fu_272  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   439   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   439  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   439  |
+-----------+--------+--------+
