{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.03",
   "Default View_TopLeft":"610,80",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -40 -y 180 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -40 -y 60 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -40 -y 80 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -40 -y 720 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -40 -y 740 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 1960 -y 340 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -40 -y 860 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -40 -y 880 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -40 -y 100 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -40 -y 120 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 1960 -y 520 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 1960 -y 540 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 1960 -y 400 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 1960 -y 420 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 1 -x 220 -y 180 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD -pinY host_interface 0L -pinY wirein00 240R -pinY wireout20 20R -pinY wireout21 100R -pinY wireout21.wo21_ep_datain 120R -pinY wireout22 140R -pinY wireout22.wo22_ep_datain 160R -pinY triggerin40 180R -pinY triggerin40.ti40_ep_trigger 200R -pinY triggerin40.ti40_ep_clk 220R -pinY btpipein80 0R -pinY okClk 260R
preplace inst jesd204_0 -pg 1 -lvl 3 -x 1150 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 200 198 195 206 193 194 201 199 197 196 203 207 211 210 209 208 204 205 202 212 213} -defaultsOSRD -pinY s_axi 40L -pinY m_axis_rx 0R -pinY m_axis_rx.rx_tdata 20R -pinY m_axis_rx.rx_tvalid 40R -pinY gt_drp0 60L -pinY gt_drp1 80L -pinY gt_drp2 100L -pinY gt_drp3 120L -pinY transceiver_debug0 60R -pinY transceiver_debug1 80R -pinY transceiver_debug2 100R -pinY transceiver_debug3 120R -pinBusY loopback 280L -pinY refclk_p 240L -pinY refclk_n 180L -pinY rx_core_clk_out 240R -pinY s_axi_aclk 140L -pinY s_axi_aresetn 160L -pinY rx_reset 340L -pinBusY rxp 260L -pinBusY rxn 220L -pinY rx_aresetn 140R -pinBusY rx_start_of_frame 180R -pinBusY rx_end_of_frame 260R -pinBusY rx_start_of_multiframe 320R -pinBusY rx_end_of_multiframe 300R -pinBusY rx_frame_error 280R -pinY rx_sysref 360L -pinY rx_sync 200R -pinBusY gt_rxdata 220R -pinBusY gt_rxcharisk 160R -pinBusY gt_rxdisperr 340R -pinBusY gt_rxnotintable 360R
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 740 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD -pinY btpipein_DATA 80L -pinY wireout_READDATA 100L -pinY m_axi 0R -pinY okClkIn 120L -pinY m_axi_aclk 100R -pinY m_axi_aresetn 120R -pinY activity_mon 20R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 740 -y 700 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst ila_0 -pg 1 -lvl 5 -x 1800 -y 80 -swap {0 3 1 4 6 5 7 2} -defaultsOSRD -pinY clk 0L -pinBusY probe0 60L -pinBusY probe1 20L -pinBusY probe2 120L -pinBusY probe3 180L -pinBusY probe4 140L -pinBusY probe5 200L -pinBusY probe6 40L
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 740 -y 400 -defaultsOSRD -pinY wirein_READDATA 20L -pinY rx_reset 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1800 -y 520 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1800 -y 400 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1540 -y 540 -defaultsOSRD -pinY CLK 0L -pinY CE 120L -pinY SCLR 140L -pinBusY Q 0R
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 740 -y 840 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1150 -y 740 -swap {2 0 1 3} -defaultsOSRD -pinY CLK 100L -pinY CE 0L -pinY SCLR 20L -pinBusY Q 0R
preplace inst clock_control_0 -pg 1 -lvl 2 -x 740 -y 540 -defaultsOSRD -pinY clk 0L -pinBusY trigger 20L -pinY clock_enable 0R -pinY CE 20R -pinY clock_reset 40R
preplace netloc frontpanel_0_okClk 1 1 1 460 220n
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 N 220
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 N 200
preplace netloc rxp_1 1 0 3 20J 40 NJ 40 920J
preplace netloc rxn_1 1 0 3 0J 0 NJ 0 960J
preplace netloc FPGA_JESD_CLKP_1 1 0 3 NJ 60 460J 20 940J
preplace netloc FPGA_JESD_CLKM_1 1 0 3 -20J -60 NJ -60 980J
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 940 420n
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 NJ 720 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 NJ 740 NJ
preplace netloc jesd204_0_rx_sync 1 3 3 1400 300 1660 340 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1380 80 NJ
preplace netloc jesd204_0_rx_tvalid 1 3 2 1340 140 NJ
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 N 400
preplace netloc jesd204_0_rx_tdata 1 3 2 1360 100 NJ
preplace netloc jesd204_0_rx_aresetn 1 3 2 N 200 NJ
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 NJ 520
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 NJ 540
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 NJ 400
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 NJ 420
preplace netloc jesd204_0_gt_rxdata 1 3 2 N 280 NJ
preplace netloc jesd204_0_gt_rxcharisk 1 3 2 N 220 NJ
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 N 840
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 880 NJ
preplace netloc CLK_LAO_0P_1 1 0 2 NJ 860 NJ
preplace netloc c_counter_binary_1_Q 1 1 3 440J -20 NJ -20 1320
preplace netloc c_counter_binary_0_Q 1 1 4 420J -40 NJ -40 NJ -40 1640
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 1 420 380n
preplace netloc clock_control_0_clock_reset 1 2 2 920 680 NJ
preplace netloc clock_control_0_CE 1 2 3 980 560 1420J 120 N
preplace netloc frontpanel_0_btpipein80 1 1 1 N 180
preplace netloc host_interface_1 1 0 1 NJ 180
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 N 100
preplace netloc frontpanel_0_wireout20 1 1 1 N 200
preplace netloc frontpanel_0_wirein00 1 1 1 NJ 420
levelinfo -pg 1 -40 220 740 1150 1540 1800 1960
pagesize -pg 1 -db -bbox -sgen -250 -90 2130 940
",
   "Reduced Jogs_ScaleFactor":"0.649533",
   "Reduced Jogs_TopLeft":"-165,75",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -10 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -10 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -10 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -10 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -10 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 1620 -y 430 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -10 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -10 -y 410 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 480 -y 340 -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1220 -y 370 -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 840 -y 340 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1500 -y 170 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 2 1 N 360
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1020 350n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1030 330n
preplace netloc rxp_1 1 0 4 NJ 390 320 430 NJ 430 1020
preplace netloc rxn_1 1 0 4 NJ 410 310 440 NJ 440 1040
preplace netloc FPGA_JESD_CLKP_1 1 0 4 NJ 290 320 250 NJ 250 1030
preplace netloc FPGA_JESD_CLKM_1 1 0 4 10J 240 N 240 NJ 240 1040
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 NJ 620 NJ 620 1030
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1400 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 4 1 1390 160n
preplace netloc jesd204_0_rx_tvalid 1 4 1 1400 180n
preplace netloc host_interface_1 1 0 2 N 340 N
preplace netloc frontpanel_0_wireout20 1 2 1 640 320n
preplace netloc frontpanel_0_btpipein80 1 2 1 650 320n
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1020 290n
levelinfo -pg 1 -10 160 480 840 1220 1500 1620
pagesize -pg 1 -db -bbox -sgen -220 -40 1750 700
"
}
0
