INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/RISC_V_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sources_1/new/registers.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/girni/OneDrive/Desktop/APM/Lucrarea 2/Lucrarea2/Lucrarea2.srcs/sim_1/new/RISC_V_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB
