INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZoeLee/Desktop/division/division.srcs/sources_1/new/div_as.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZoeLee/Desktop/division/division.srcs/sources_1/new/div_rr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZoeLee/Desktop/division/division.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZoeLee/Desktop/division/division.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZoeLee/Desktop/division/division.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
