<h1 align="center">ğŸš¦ Traffic Light Controller FSM using Verilog & FPGA ğŸ–¥ï¸</h1>

<p align="center">
  <img src="https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge&logo=verilog" />
  <img src="https://img.shields.io/badge/Platform-Basys%203%20(Artix--7)-orange?style=for-the-badge&logo=xilinx" />
  <img src="https://img.shields.io/badge/Tools-Vivado%20%7C%20ModelSim%20%7C%20EDA%20Playground-green?style=for-the-badge&logo=tools" />
  <img src="https://img.shields.io/badge/Domain-Digital%20Design-red?style=for-the-badge&logo=logic" />
</p>

---

## ğŸ“– Project Overview
This project implements a **Finite State Machine (FSM)-based Traffic Light Controller** using **Verilog HDL**, designed and deployed on the **Basys 3 (Artix-7) FPGA board**.  
The controller manages traffic flow at a two-road intersection (**Main Street and Side Street**) with proper **Green â†’ Yellow â†’ Red** light sequencing and state durations.

---

## ğŸ“ Problem Statement
Design a **Traffic Light Controller** that:
- Controls signals for **two intersecting roads** (Main Street & Side Street).  
- Ensures proper **state transitions (Green â†’ Yellow â†’ Red)** for both roads.  
- Resets safely to the initial state on reset signal.  
- Verifies correctness through **simulation and hardware testing**.

---

## ğŸ› ï¸ Tools Used
- **Xilinx Vivado** â†’ RTL coding, synthesis, FPGA implementation, and waveform simulation  
- **ModelSim** â†’ Functional verification of Verilog design  
- **EDA Playground** â†’ Quick simulation and debugging in a browser environment  
- **Basys 3 (Artix-7)** â†’ Hardware deployment and validation  

---

## âš™ï¸ Design Methodology
1. **K-map simplification** â€“ Derived Boolean expressions for next-state logic.  
2. **FSM Design** â€“ Modeled traffic lights using a **Moore FSM**.  
3. **RTL Coding** â€“ Implemented FSM with case-statements and parameterized state durations.  
4. **Testbench** â€“ Verified correct light sequences, reset condition, and edge cases.  
5. **Simulation & Verification** â€“ Checked timing diagrams in Vivado/ModelSim.  
6. **FPGA Deployment** â€“ Synthesized and programmed Basys 3 board to observe real-time functionality.  

---

## âœ… Achievements
- Successfully designed and verified a **traffic controller FSM**.  
- Implemented **parameterized durations** for flexibility.  
- Verified **reset functionality and edge cases**.  
- Achieved **hardware validation on Basys 3 FPGA**.  
- Built strong fundamentals in **FSM design, HDL coding, and FPGA tools**.  

---
