

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 13:57:07 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   128002|   128002|  1.280 ms|  1.280 ms|  128003|  128003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1   |    45824|    45824|       179|          -|          -|   256|        no|
        |- VITIS_LOOP_31_4   |    82176|    82176|      1284|          -|          -|    64|        no|
        | + VITIS_LOOP_35_5  |      512|      512|         2|          -|          -|   256|        no|
        | + VITIS_LOOP_43_6  |      768|      768|         3|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 11 6 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:11]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 0, i9 %i" [top.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 21 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [top.cpp:11]   --->   Operation 22 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.92ns)   --->   "%icmp_ln11 = icmp_eq  i9 %i_3, i9 256" [top.cpp:11]   --->   Operation 23 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln11 = add i9 %i_3, i9 1" [top.cpp:11]   --->   Operation 24 'add' 'add_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_15_2.split, void %VITIS_LOOP_35_5.preheader" [top.cpp:11]   --->   Operation 25 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i9 %i_3" [top.cpp:11]   --->   Operation 26 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0" [top.cpp:26]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 28 'call' 'call_ln26' <Predicate = (!icmp_ln11)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 %add_ln11, i9 %i" [top.cpp:11]   --->   Operation 29 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:31]   --->   Operation 30 'alloca' 'j' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 0, i7 %j" [top.cpp:31]   --->   Operation 31 'store' 'store_ln31' <Predicate = (icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 32 'br' 'br_ln31' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 33 [1/2] (1.87ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:26]   --->   Operation 33 'call' 'call_ln26' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 34 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i24 %p_loc_load" [top.cpp:21]   --->   Operation 35 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln21 = add i25 %sext_ln21, i25 65536" [top.cpp:21]   --->   Operation 36 'add' 'add_ln21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 24" [top.cpp:21]   --->   Operation 37 'bitselect' 'tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln21" [top.cpp:21]   --->   Operation 38 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 23" [top.cpp:21]   --->   Operation 39 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21 = xor i1 %tmp_1_2, i1 1" [top.cpp:21]   --->   Operation 40 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln21 = and i1 %tmp_3, i1 %xor_ln21" [top.cpp:21]   --->   Operation 41 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln21_1 = xor i1 %tmp_1_2, i1 %tmp_3" [top.cpp:21]   --->   Operation 42 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln21 = select i1 %and_ln21, i24 8388607, i24 8388608" [top.cpp:21]   --->   Operation 43 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln21_1, i24 %select_ln21, i24 %denom" [top.cpp:21]   --->   Operation 44 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (2.34ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 45 'call' 'call_ln26' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:11]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:11]   --->   Operation 47 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:26]   --->   Operation 48 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_15_2" [top.cpp:11]   --->   Operation 49 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.38>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:31]   --->   Operation 50 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.89ns)   --->   "%icmp_ln31 = icmp_eq  i7 %j_2, i7 64" [top.cpp:31]   --->   Operation 51 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.89ns)   --->   "%add_ln31 = add i7 %j_2, i7 1" [top.cpp:31]   --->   Operation 52 'add' 'add_ln31' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_35_5.split, void %for.end69" [top.cpp:31]   --->   Operation 53 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %j_2" [top.cpp:31]   --->   Operation 54 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:31]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:31]   --->   Operation 56 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.48ns)   --->   "%br_ln35 = br void %for.body38" [top.cpp:35]   --->   Operation 57 'br' 'br_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [top.cpp:47]   --->   Operation 58 'ret' 'ret_ln47' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.25>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%i_1 = phi i9 0, void %VITIS_LOOP_35_5.split, i9 %add_ln35, void %for.body38.split" [top.cpp:35]   --->   Operation 59 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi i24 0, void %VITIS_LOOP_35_5.split, i24 %col_sum, void %for.body38.split"   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.92ns)   --->   "%icmp_ln35 = icmp_eq  i9 %i_1, i9 256" [top.cpp:35]   --->   Operation 61 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.92ns)   --->   "%add_ln35 = add i9 %i_1, i9 1" [top.cpp:35]   --->   Operation 62 'add' 'add_ln35' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body38.split, void %land.end49.i.i.i" [top.cpp:35]   --->   Operation 63 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i9 %i_1" [top.cpp:35]   --->   Operation 64 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln35, i6 0" [top.cpp:36]   --->   Operation 65 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.98ns)   --->   "%add_ln36_2 = add i14 %tmp_1, i14 %zext_ln31" [top.cpp:36]   --->   Operation 66 'add' 'add_ln36_2' <Predicate = (!icmp_ln35)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %add_ln36_2" [top.cpp:36]   --->   Operation 67 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 68 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (1.35ns)   --->   "%empty_17 = load i14 %tmp_addr" [top.cpp:36]   --->   Operation 69 'load' 'empty_17' <Predicate = (!icmp_ln35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %empty, i16 0" [top.cpp:40]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i40 %shl_ln" [top.cpp:40]   --->   Operation 71 'sext' 'sext_ln40' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (4.26ns)   --->   "%mul_ln40 = mul i81 %sext_ln40, i81 1099511758849" [top.cpp:40]   --->   Operation 72 'mul' 'mul_ln40' <Predicate = (icmp_ln35)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.53ns)   --->   "%sub_ln40 = sub i81 0, i81 %mul_ln40" [top.cpp:40]   --->   Operation 73 'sub' 'sub_ln40' <Predicate = (icmp_ln35)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %empty, i32 23" [top.cpp:40]   --->   Operation 74 'bitselect' 'tmp_4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln40, i32 63, i32 79" [top.cpp:40]   --->   Operation 75 'partselect' 'tmp_19_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_20_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln40, i32 63, i32 80" [top.cpp:40]   --->   Operation 76 'partselect' 'tmp_20_cast4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%tmp_20_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln40, i32 63, i32 79" [top.cpp:40]   --->   Operation 77 'partselect' 'tmp_20_cast' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%select_ln40_1 = select i1 %tmp_4, i17 %tmp_19_cast, i17 %tmp_20_cast" [top.cpp:40]   --->   Operation 78 'select' 'select_ln40_1' <Predicate = (icmp_ln35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40_1)   --->   "%zext_ln40 = zext i17 %select_ln40_1" [top.cpp:40]   --->   Operation 79 'zext' 'zext_ln40' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln40_1 = sub i18 0, i18 %zext_ln40" [top.cpp:40]   --->   Operation 80 'sub' 'sub_ln40_1' <Predicate = (icmp_ln35)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_4, i18 %sub_ln40_1, i18 %tmp_20_cast4" [top.cpp:40]   --->   Operation 81 'select' 'scale' <Predicate = (icmp_ln35)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17" [top.cpp:40]   --->   Operation 82 'bitselect' 'tmp_7' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.89>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:35]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:35]   --->   Operation 84 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i24 %empty" [top.cpp:36]   --->   Operation 85 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty_17 = load i14 %tmp_addr" [top.cpp:36]   --->   Operation 86 'load' 'empty_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i24 %empty_17" [top.cpp:36]   --->   Operation 87 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.10ns)   --->   "%add_ln36 = add i24 %empty_17, i24 %empty" [top.cpp:36]   --->   Operation 88 'add' 'add_ln36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.10ns)   --->   "%add_ln36_1 = add i25 %sext_ln36_1, i25 %sext_ln36" [top.cpp:36]   --->   Operation 89 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_1, i32 24" [top.cpp:36]   --->   Operation 90 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36, i32 23" [top.cpp:36]   --->   Operation 91 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%xor_ln36 = xor i1 %tmp_8, i1 1" [top.cpp:36]   --->   Operation 92 'xor' 'xor_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%and_ln36 = and i1 %tmp_9, i1 %xor_ln36" [top.cpp:36]   --->   Operation 93 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%xor_ln36_1 = xor i1 %tmp_8, i1 %tmp_9" [top.cpp:36]   --->   Operation 94 'xor' 'xor_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node col_sum)   --->   "%select_ln36 = select i1 %and_ln36, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 95 'select' 'select_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.43ns) (out node of the LUT)   --->   "%col_sum = select i1 %xor_ln36_1, i24 %select_ln36, i24 %add_ln36" [top.cpp:36]   --->   Operation 96 'select' 'col_sum' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body38" [top.cpp:35]   --->   Operation 97 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.76>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i18 %scale" [top.cpp:40]   --->   Operation 98 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln40_1, i32 39" [top.cpp:40]   --->   Operation 99 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%sext_ln40_2 = sext i18 %scale" [top.cpp:40]   --->   Operation 100 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln40_1, i32 23" [top.cpp:40]   --->   Operation 101 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%or_ln40 = or i1 %tmp_6, i1 %tmp_7" [top.cpp:40]   --->   Operation 102 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %tmp_5, i1 1" [top.cpp:40]   --->   Operation 103 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %or_ln40, i1 %xor_ln40" [top.cpp:40]   --->   Operation 104 'and' 'and_ln40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln40_2 = and i1 %tmp_7, i1 %tmp_6" [top.cpp:40]   --->   Operation 105 'and' 'and_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%xor_ln40_1 = xor i1 %and_ln40_2, i1 1" [top.cpp:40]   --->   Operation 106 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%and_ln40_1 = and i1 %tmp_5, i1 %xor_ln40_1" [top.cpp:40]   --->   Operation 107 'and' 'and_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608" [top.cpp:40]   --->   Operation 108 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node scale_1)   --->   "%or_ln40_1 = or i1 %and_ln40, i1 %and_ln40_1" [top.cpp:40]   --->   Operation 109 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_1 = select i1 %or_ln40_1, i24 %select_ln40, i24 %sext_ln40_2" [top.cpp:40]   --->   Operation 110 'select' 'scale_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%conv7_i = sext i24 %scale_1" [top.cpp:40]   --->   Operation 111 'sext' 'conv7_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.48ns)   --->   "%br_ln43 = br void %for.body53" [top.cpp:43]   --->   Operation 112 'br' 'br_ln43' <Predicate = true> <Delay = 0.48>

State 10 <SV = 5> <Delay = 2.34>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%i_2 = phi i9 0, void %land.end49.i.i.i, i9 %add_ln43, void %for.body53.split" [top.cpp:43]   --->   Operation 113 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.92ns)   --->   "%icmp_ln43 = icmp_eq  i9 %i_2, i9 256" [top.cpp:43]   --->   Operation 114 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.92ns)   --->   "%add_ln43 = add i9 %i_2, i9 1" [top.cpp:43]   --->   Operation 115 'add' 'add_ln43' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.body53.split, void %for.inc67" [top.cpp:43]   --->   Operation 116 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i9 %i_2" [top.cpp:43]   --->   Operation 117 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln43, i6 0" [top.cpp:44]   --->   Operation 118 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.98ns)   --->   "%add_ln44_1 = add i14 %tmp_2, i14 %zext_ln31" [top.cpp:44]   --->   Operation 119 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i14 %add_ln44_1" [top.cpp:44]   --->   Operation 120 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i24 %tmp, i64 0, i64 %zext_ln44_1" [top.cpp:44]   --->   Operation 121 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (1.35ns)   --->   "%empty_18 = load i14 %tmp_addr_1" [top.cpp:44]   --->   Operation 122 'load' 'empty_18' <Predicate = (!icmp_ln43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_10 : Operation 123 [1/1] (0.48ns)   --->   "%store_ln31 = store i7 %add_ln31, i7 %j" [top.cpp:31]   --->   Operation 123 'store' 'store_ln31' <Predicate = (icmp_ln43)> <Delay = 0.48>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_35_5" [top.cpp:31]   --->   Operation 124 'br' 'br_ln31' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 7.27>
ST_11 : Operation 125 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty_18 = load i14 %tmp_addr_1" [top.cpp:44]   --->   Operation 125 'load' 'empty_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i24 %empty_18" [top.cpp:44]   --->   Operation 126 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (3.38ns)   --->   "%mul_ln44 = mul i48 %sext_ln44, i48 %conv7_i" [top.cpp:44]   --->   Operation 127 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 47" [top.cpp:44]   --->   Operation 128 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln44, i32 16, i32 39" [top.cpp:44]   --->   Operation 129 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 15" [top.cpp:44]   --->   Operation 130 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 39" [top.cpp:44]   --->   Operation 131 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %tmp_11" [top.cpp:44]   --->   Operation 132 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.10ns)   --->   "%add_ln44 = add i24 %trunc_ln2, i24 %zext_ln44" [top.cpp:44]   --->   Operation 133 'add' 'add_ln44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln44, i32 23" [top.cpp:44]   --->   Operation 134 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %tmp_13, i1 1" [top.cpp:44]   --->   Operation 135 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %tmp_12, i1 %xor_ln44" [top.cpp:44]   --->   Operation 136 'and' 'and_ln44' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln44, i32 40" [top.cpp:44]   --->   Operation 137 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln44, i32 41" [top.cpp:44]   --->   Operation 138 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.89ns)   --->   "%icmp_ln44 = icmp_eq  i7 %tmp_15, i7 127" [top.cpp:44]   --->   Operation 139 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln44, i32 40" [top.cpp:44]   --->   Operation 140 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.90ns)   --->   "%icmp_ln44_1 = icmp_eq  i8 %tmp_16, i8 255" [top.cpp:44]   --->   Operation 141 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.90ns)   --->   "%icmp_ln44_2 = icmp_eq  i8 %tmp_16, i8 0" [top.cpp:44]   --->   Operation 142 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%select_ln44 = select i1 %and_ln44, i1 %icmp_ln44_1, i1 %icmp_ln44_2" [top.cpp:44]   --->   Operation 143 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%xor_ln44_1 = xor i1 %tmp_14, i1 1" [top.cpp:44]   --->   Operation 144 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%and_ln44_1 = and i1 %icmp_ln44, i1 %xor_ln44_1" [top.cpp:44]   --->   Operation 145 'and' 'and_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_4)   --->   "%select_ln44_1 = select i1 %and_ln44, i1 %and_ln44_1, i1 %icmp_ln44_1" [top.cpp:44]   --->   Operation 146 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%and_ln44_2 = and i1 %and_ln44, i1 %icmp_ln44_1" [top.cpp:44]   --->   Operation 147 'and' 'and_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%xor_ln44_2 = xor i1 %select_ln44, i1 1" [top.cpp:44]   --->   Operation 148 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%or_ln44 = or i1 %tmp_13, i1 %xor_ln44_2" [top.cpp:44]   --->   Operation 149 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln44_3)   --->   "%xor_ln44_3 = xor i1 %tmp_10, i1 1" [top.cpp:44]   --->   Operation 150 'xor' 'xor_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln44_3 = and i1 %or_ln44, i1 %xor_ln44_3" [top.cpp:44]   --->   Operation 151 'and' 'and_ln44_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln44_4 = and i1 %tmp_13, i1 %select_ln44_1" [top.cpp:44]   --->   Operation 152 'and' 'and_ln44_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%or_ln44_2 = or i1 %and_ln44_2, i1 %and_ln44_4" [top.cpp:44]   --->   Operation 153 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%xor_ln44_4 = xor i1 %or_ln44_2, i1 1" [top.cpp:44]   --->   Operation 154 'xor' 'xor_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln44_1)   --->   "%and_ln44_5 = and i1 %tmp_10, i1 %xor_ln44_4" [top.cpp:44]   --->   Operation 155 'and' 'and_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%select_ln44_2 = select i1 %and_ln44_3, i24 8388607, i24 8388608" [top.cpp:44]   --->   Operation 156 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln44_1 = or i1 %and_ln44_3, i1 %and_ln44_5" [top.cpp:44]   --->   Operation 157 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %or_ln44_1, i24 %select_ln44_2, i24 %add_ln44" [top.cpp:44]   --->   Operation 158 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 7> <Delay = 1.35>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln44_1" [top.cpp:44]   --->   Operation 159 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:43]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:43]   --->   Operation 161 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln44 = store i24 %select_ln44_3, i14 %C_addr" [top.cpp:44]   --->   Operation 162 'store' 'store_ln44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body53" [top.cpp:43]   --->   Operation 163 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', top.cpp:11) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', top.cpp:11) of constant 0 on local variable 'i', top.cpp:11 [11]  (0.489 ns)

 <State 2>: 3.261ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:11) on local variable 'i', top.cpp:11 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', top.cpp:11) [15]  (0.921 ns)
	'call' operation 0 bit ('call_ln26', top.cpp:26) to 'top_kernel_Pipeline_VITIS_LOOP_15_2' [23]  (2.341 ns)

 <State 3>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln26', top.cpp:26) to 'top_kernel_Pipeline_VITIS_LOOP_15_2' [23]  (1.875 ns)

 <State 4>: 3.885ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [24]  (0.000 ns)
	'add' operation 25 bit ('add_ln21', top.cpp:21) [26]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:21) [34]  (0.435 ns)
	'call' operation 0 bit ('call_ln26', top.cpp:26) to 'top_kernel_Pipeline_VITIS_LOOP_24_3' [35]  (2.341 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.386ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:31) on local variable 'j', top.cpp:31 [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', top.cpp:31) [44]  (0.897 ns)
	blocking operation 0.489 ns on control path)

 <State 7>: 7.257ns
The critical path consists of the following:
	'phi' operation 24 bit ('col_sum') with incoming values : ('col_sum', top.cpp:36) [54]  (0.000 ns)
	'mul' operation 81 bit ('mul_ln40', top.cpp:40) [82]  (4.264 ns)
	'sub' operation 81 bit ('sub_ln40', top.cpp:40) [83]  (1.536 ns)
	'select' operation 17 bit ('select_ln40_1', top.cpp:40) [88]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln40_1', top.cpp:40) [90]  (1.028 ns)
	'select' operation 18 bit ('scale', top.cpp:40) [91]  (0.429 ns)

 <State 8>: 2.897ns
The critical path consists of the following:
	'load' operation 24 bit ('empty_17', top.cpp:36) on array 'tmp' [67]  (1.352 ns)
	'add' operation 24 bit ('add_ln36', top.cpp:36) [69]  (1.110 ns)
	'select' operation 24 bit ('col_sum', top.cpp:36) [77]  (0.435 ns)

 <State 9>: 0.766ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln40', top.cpp:40) [97]  (0.000 ns)
	'and' operation 1 bit ('and_ln40', top.cpp:40) [99]  (0.331 ns)
	'select' operation 24 bit ('select_ln40', top.cpp:40) [103]  (0.000 ns)
	'select' operation 24 bit ('scale', top.cpp:40) [105]  (0.435 ns)

 <State 10>: 2.341ns
The critical path consists of the following:
	'phi' operation 9 bit ('i', top.cpp:43) with incoming values : ('add_ln43', top.cpp:43) [109]  (0.000 ns)
	'add' operation 14 bit ('add_ln44_1', top.cpp:44) [116]  (0.989 ns)
	'getelementptr' operation 14 bit ('tmp_addr_1', top.cpp:44) [118]  (0.000 ns)
	'load' operation 24 bit ('empty_18', top.cpp:44) on array 'tmp' [122]  (1.352 ns)

 <State 11>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('empty_18', top.cpp:44) on array 'tmp' [122]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln44', top.cpp:44) [124]  (3.387 ns)
	'add' operation 24 bit ('add_ln44', top.cpp:44) [130]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln44', top.cpp:44) [132]  (0.000 ns)
	'and' operation 1 bit ('and_ln44', top.cpp:44) [133]  (0.331 ns)
	'select' operation 1 bit ('select_ln44', top.cpp:44) [140]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln44_2', top.cpp:44) [145]  (0.000 ns)
	'or' operation 1 bit ('or_ln44', top.cpp:44) [146]  (0.000 ns)
	'and' operation 1 bit ('and_ln44_3', top.cpp:44) [148]  (0.331 ns)
	'or' operation 1 bit ('or_ln44_1', top.cpp:44) [154]  (0.331 ns)
	'select' operation 24 bit ('select_ln44_3', top.cpp:44) [155]  (0.435 ns)

 <State 12>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('C_addr', top.cpp:44) [119]  (0.000 ns)
	'store' operation 0 bit ('store_ln44', top.cpp:44) of variable 'select_ln44_3', top.cpp:44 on array 'C' [156]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
