Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 10 19:38:58 2024
| Host         : LAPTOP-Q21U1JRJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TxTop_control_sets_placed.rpt
| Design       : TxTop
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   346 |
|    Minimum number of control sets                        |   346 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   890 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   346 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    50 |
| >= 14 to < 16      |     5 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             357 |          157 |
| No           | No                    | Yes                    |            1084 |          349 |
| No           | Yes                   | No                     |             546 |          200 |
| Yes          | No                    | No                     |            4448 |         1275 |
| Yes          | No                    | Yes                    |             529 |          180 |
| Yes          | Yes                   | No                     |             642 |          200 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                      Clock Signal                                                      |                                                                               Enable Signal                                                                               |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/i_ce_and_cp_len_we                                                                                          |                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/popCC_addressGen_rValid_i_2__0_n_0                                                                                              |                1 |              1 |         1.00 |
|  pll_clk_1/inst/clk_out6                                                                                               |                                                                                                                                                                           | workClockArea_ofdmTx/dac_0/inst/u_fifo/popCC_addressGen_rValid_i_2_n_0                                                                                                                                               |                1 |              1 |         1.00 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                  | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[4]_i_1_n_0                                                                             |                1 |              1 |         1.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/adapter_bmbCCDomain_axi4StreamToBmb_workClockArea_ddr3AxisTxIf_toplevel_rstN_asyncAssertSyncDeassert_buffercc/buffers_0_i_1_n_0  |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbClockArea_BmbMux_buffercc/buffers_0_i_1_n_0                                                                                                                  |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbClockArea_bmbRdGen_io_end_buffercc/buffers_0_i_1_n_0                                                                                                         |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_headCCDomain/outHitSignal_buffercc/buffers_0_i_1_n_0                                                                                                            |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/adapter_bmbCCDomain_axi4StreamToBmb_workClockArea_ddr3AxisTxIf_toplevel_rstN_asyncAssertSyncDeassert_buffercc/buffers_0_i_1_n_0 |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_headCCDomain/pushArea_target_buffercc/buffers_0_i_1_n_0                                                                                                         |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out6                                                                                               |                                                                                                                                                                           | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                  |                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/buffers_1_reg                                                                                                                    |                2 |              3 |         1.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                                    |                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_udp_hdr                                                                                            |                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                                                       | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__0_n_0                                                                                                     |                3 |              4 |         1.33 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                                                         |                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0                                                         |                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_2[0]                                                        | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_mii_select_sync_reg[1][0]                                                                                               |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/process_state_s_reg                                | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                                                                      |                2 |              4 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0                                                       |                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_2[0]                                                        |                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/cmdLogic_wrBeatCounter                             | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                                   | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_operation_reg_reg_0                                                                                                    |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1__0_n_0                                                             | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              4 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out__14                                                                  | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              4 |         2.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_writeData_fifo/fifo/inputLogic_spliter_io_output_cmd_ready  | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_aligner/logic_cmdLogic_forWrite_postPadding_reg_0                                                     |                1 |              4 |         4.00 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              4 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0                                                       |                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0                                                       |                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_tx_inst/ptr_reg[3]_i_1__2_n_0                                                                                                             | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                                                             | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__1_n_0                                                                                                           |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_rd_ptr_reg[3]_i_1_n_0                                                                 | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                1 |              4 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/i_ce_and_fwd_inv_we                                                                                         |                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/interleaver_2_0/inst/u2_Par2Ser/En_cnt                                                                                                               | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/_zz_when_Stream_l393_2_reg                                                                 | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/scramler_0/inst/scram_dout_i_1_n_0                                                                                                                   | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[1][0]                                                            | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_1                                                           | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                     |                4 |              5 |         1.25 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/station_valid_reg_1[0]                                                                                             |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/station_status_bankActive_reg_0[0]                                                                                 |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/SR[0]                                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_17                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_10                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_42                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg[4]_i_2__0_n_0                                                                  | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_payload_axis_tlast_reg_reg_0[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_25                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_15                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_7                                                                                               |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/ptr_reg[4]_i_1__0_n_0                                                                  | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_32                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_40                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_35                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_5                                                                                               |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_30                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_9                                                                                               |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_34                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_configRx/E[0]                                                                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_20                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_configRx/config_1[7]_i_1_n_0                                                                                                                                | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_harMatch/io_signalIn_fifo/logic_pop_addressGen_fire                                                                                                         | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_14                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_37                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_22                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_27                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_44                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_39                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_29                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_19                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                                   |                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_24                                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg_0                                                           |                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                            |                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/FAW_slots_0_value[4]_i_1_n_0                                                                                       |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/FAW_slots_3_value[4]_i_1_n_0                                                                                       |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/FAW_slots_2_value[4]_i_1_n_0                                                                                       |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/FAW_slots_1_value[4]_i_1_n_0                                                                                       |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ORS_reg_0                                | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                                                              |                2 |              5 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/refresher_1/allowPrechargeAll_regNext_reg                                                                          |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l210_12                                                                                              |                1 |              5 |         5.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/maping_0/inst/map_dout_Index                                                                                                                         | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                3 |              6 |         2.00 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[1]_inv_0                                                                            | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                3 |              6 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/pilot_0/inst/u_counter_r/E[0]                                                                                                                        | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                2 |              6 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/symbols_out_remaining[5]_i_1_n_0                                                                            |                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_pop_addressGen_fire                     | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                3 |              7 |         2.33 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/logic_ptr_push_reg[6]_2[0]                    | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                3 |              7 |         2.33 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_writeData_fifo/fifo/logic_pop_addressGen_fire               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              7 |         3.50 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_2_n_0                                        | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_1_n_0                                                                                   |                3 |              7 |         2.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                                   |                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                     | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]                                                                                                     |                2 |              7 |         3.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/pilot_0/inst/En_cnt_reg_n_0                                                                                                                          | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                3 |              7 |         2.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/pilot_0/inst/u_counter/E[0]                                                                                                                          | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                2 |              7 |         3.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/scramler_0/inst/shift_reg[6]_i_1_n_0                                                                                                                 | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                1 |              7 |         7.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/count_en                       |                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                               |                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/cmdLogic_splitCounter[5]_i_1_n_0                   | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |              7 |         1.75 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_converter/inputLogic_spliter_io_output_cmd_rValid_reg_1[0] | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              7 |         3.50 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_converter/E[0]                                             | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |              7 |         1.75 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_arb_mux_inst/E[0]                                                                                                             |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                             |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                             |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/cmdArea_writeLogic_selReg_reg[1]_1[0]                                                      | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/cmdArea_writeLogic_selReg_reg[1]_0[0]                                                      | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                                                               |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/cmdArea_writeLogic_dataRegs_0[7]_i_1_n_0                                                   |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_last_word                                                                                          |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/p_0_in0_in                                                                                 |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/p_0_in1_in                                                                                 |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_last_word                                                                    |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_last_word                                                                                          |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_1                                                                                       |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_ip_tx_inst/store_last_word                                                                                    |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/tx_mcu_0/inst/u_counter/E[0]                                                                                                                         | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/rst_n_0                                                                                                                                                |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_1                                                                        |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_0                                                                        |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_0                                                                                    |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_last_word                                                                          |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_version_ihl                                                                     |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/symbol_train_0/inst/u_STS/u_counter/En_cnt                                                                                                           | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/symbol_train_0/inst/u_STS/u_counter/STS_dout_last_reg[0]                                                                                             | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_protocol                                                                        |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_1                                                                                    |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/refresher_1/SR[0]                                                                                                  |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                               |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_0                                                                                       |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                            |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_1                                   |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                             |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                            |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                               |                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                               |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                          | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                     |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                              |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_configRx/config_1[15]_i_1_n_0                                                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  pll_clk_1/inst/clk_out5                                                                                               |                                                                                                                                                                           | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                     |                4 |              8 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tready_int_reg_reg_0[0]                                            |                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_1[0]                                                |                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tuser_reg                                                              |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/tx_mcu_0/inst/u_counter/cnt[8]_i_1_n_0                                                                                                               | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/rst_n_0                                                                                                                                                |                4 |              9 |         2.25 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/m_ip_payload_axis_tdata_reg[7]_i_1__3_n_0                                                                  |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_next59_out                                                 |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/interleaver_1_0/inst/u_counter_w/bufferB_full_reg                                                                                                    | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/interleaver_1_0/inst/u_counter_r/sel                                                                                                                 | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_payload_axis_tdata_reg[7]_i_1__2_n_0                                         |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                           | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                                                                                |                2 |              9 |         4.50 |
|  pll_clk_1/inst/clk_out5                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                5 |              9 |         1.80 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/temp_m_udp_payload_axis_tvalid_next29_out                                                                |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_ip_tx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__2_n_0                                                          |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/E[0]                                                                                                                               |                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  pll_clk_1/inst/clk_out5                                                                                               |                                                                                                                                                                           | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2[1]_i_1_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1__1_n_0                                                                | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                5 |              9 |         1.80 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/_zz_io_bmb_rsp_payload_last_1_reg_1[0]        | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                                                    |                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg_2[0]                                                                          |                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/E[0]                                          | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                5 |              9 |         1.80 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out                                                       |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0                                                     |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_0[0]                                                |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                                  |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/io_bmb_cmd_rValidN_reg_0[0]                                                                                            | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/buffers_1_reg                                                                                                                    |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/popCC_readPort_cmd_valid                                                              | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/buffers_1_reg                                                                                                                    |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out6                                                                                               | workClockArea_ofdmTx/dac_0/inst/u_fifo/popCC_addressGen_rValid_reg_0                                                                                                      | workClockArea_ofdmTx/dac_0/inst/u_fifo/popCC_addressGen_rValid_i_2_n_0                                                                                                                                               |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out6                                                                                               | workClockArea_ofdmTx/dac_0/inst/u_fifo/popCC_addressGen_valid                                                                                                             | workClockArea_ofdmTx/dac_0/inst/u_fifo/popCC_addressGen_rValid_i_2_n_0                                                                                                                                               |                5 |             10 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/m_eth_payload_axis_tuser_reg                                                                                                      |                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg[7]_i_1__2_n_0                                                                                   |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/E[0]                                                                                                  |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_reg_reg[0]                                                                              |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tdata_reg[7]_i_1_n_0                                                                           |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                                                          |                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | port_udp_rx_hdr_rValid                                                                                                                                                    |                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_tx_inst/temp_m_ip_payload_axis_tvalid_next19_out                                                                 |                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_tx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                                                                |                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_6_RAS_value[4]_i_1_n_0                                                                                       |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_3_RAS_value[4]_i_1_n_0                                                                                       |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_0_RAS_value[4]_i_1_n_0                                                                                       |                2 |             10 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_2_RAS_value[4]_i_1_n_0                                                                                       |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_1_RAS_value[4]_i_1_n_0                                                                                       |                4 |             10 |         2.50 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_7_RAS_value[4]_i_1_n_0                                                                                       |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_4_RAS_value[4]_i_1_n_0                                                                                       |                2 |             10 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banks_5_RAS_value[4]_i_1_n_0                                                                                       |                3 |             10 |         3.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/popCC_readArbitation_fire                                                            | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/popCC_addressGen_rValid_i_2__0_n_0                                                                                              |                5 |             11 |         2.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_harMatch/io_signalIn_fifo/logic_pop_addressGen_fire                                                                                                         |                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/popCC_readPort_cmd_valid                                                             | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/popCC_addressGen_rValid_i_2__0_n_0                                                                                              |                4 |             11 |         2.75 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/E[0]                                                                                                        |                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_576_639_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_512_575_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/convenc_0/inst/conv_en                                                                                                                               | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_64_127_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_768_831_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/logic_ptr_push_reg[6]                                                                                                        |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_832_895_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_128_191_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_960_1023_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_pop_addressGen_fire                                                                                                          | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |             12 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ptr_push[11]_i_1_n_0                                                                                                         | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |             12 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_0_63_0_2_i_1_n_0                                                                                                     |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1024_1087_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1088_1151_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_896_959_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1216_1279_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1280_1343_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1344_1407_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1600_1663_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1472_1535_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1536_1599_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1856_1919_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1920_1983_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_192_255_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1792_1855_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1664_1727_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_384_447_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1984_2047_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_256_319_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1408_1471_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_640_703_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/logic_ptr_push_reg[6]                                                                                    |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1152_1215_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_704_767_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/p_0_in                                                                         | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_1728_1791_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_2048_2111_0_2_i_1_n_0                                                                                                |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_320_383_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg_448_511_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0                                                                 | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                     |                3 |             13 |         4.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_operation_reg_reg_4                                                         | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                5 |             13 |         2.60 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                                                             | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_reg[15]_i_1_n_0                                                                                                             |                4 |             13 |         3.25 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                          | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |             13 |         3.25 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1_n_0                                                                    | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg[11]_i_1__0_n_0                                                                                                                        |                3 |             13 |         4.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1_n_0                                                                         | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg[11]_i_1__0_n_0                                                                                                                        |                4 |             13 |         3.25 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                          | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                     |                4 |             13 |         3.25 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/rst_n_0                                                                                                                                                |                8 |             13 |         1.62 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                                                       | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_reg[15]_i_1__0_n_0                                                                                                    |                4 |             13 |         3.25 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_aligner/io_input_cmd_fire                                  | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |             13 |         3.25 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1__0_n_0                                                                      | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                     |                4 |             13 |         3.25 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/first_iff_dout                                                                                                                           | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                4 |             14 |         3.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[2]                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[2]_0                                                                                                        |                5 |             15 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/symbol_train_0/inst/u_STS/STS_dout[15]_i_1_n_0                                                                                                       | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                4 |             15 |         3.75 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/mcu_config_din_vld_0[0]                                                                                     | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/rst_n_0                                                                                                                                                |                4 |             15 |         3.75 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/word_count_reg[15]_i_1_n_0                                                               |                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_tx_inst/word_count_next                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next16_out                                                             |                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/symbol_train_0/inst/u_STS/E[0]                                                                                                                       | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                8 |             16 |         2.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                                                                    |                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/symbol_train_0/inst/u_STS/STS_dout_vld_reg_0[0]                                                                                                      | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                4 |             16 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_ip_tx_inst/word_count_next                                                                                    |                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_ip_rx_inst/word_count_next_0                                                                                        |                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/_zz_when_Stream_l393_2_reg                                                                 |                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/pilot_0/inst/wea_i_1_n_0                                                                                                                             | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                3 |             16 |         5.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/maping_0/inst/map_dout_Re                                                                                                                            | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                5 |             16 |         3.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                                                                          |                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  pll_clk_1/inst/clk_out5                                                                                               |                                                                                                                                                                           |                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/E[0]                                                                                                        | workClockArea_ofdmTx/tx_mcu_0/inst/u_tx_gen_pkt_sig/u_counter/rst_n_0                                                                                                                                                |                8 |             17 |         2.12 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                                   | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[0]_i_1_n_0                                                                                                              |                5 |             17 |         3.40 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/E[0]                                                                                       | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |             19 |         4.75 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/dac_0/inst/u_fifo/io_push_fire                                                                                                                       | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |                5 |             19 |         3.80 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/popToPushGray_buffercc/buffers_0[9]_i_1_n_0                                                                                      |                5 |             20 |         4.00 |
|  pll_clk_1/inst/clk_out6                                                                                               |                                                                                                                                                                           | workClockArea_ofdmTx/dac_0/inst/u_fifo/pushToPopGray_buffercc/buffers_0[9]_i_1_n_0                                                                                                                                   |                3 |             20 |         6.67 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                           |                                                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/pushToPopGray_buffercc/buffers_0[9]_i_1_n_0                                                                                      |                4 |             20 |         5.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/pushCC_pushPtrGray[9]_i_1__0_n_0                                                     | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                4 |             21 |         5.25 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/popToPushGray_buffercc/buffers_0[10]_i_1_n_0                                                                                    |                3 |             22 |         7.33 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/pushToPopGray_buffercc/buffers_0[10]_i_1_n_0                                                                                    |                3 |             22 |         7.33 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg                                                                              | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_operation_reg_reg_0                                                                                                    |                8 |             23 |         2.88 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_dv3/wr_enable                                      |                                                                                                                                                                                                                      |                4 |             23 |         5.75 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[10]_i_1_n_0                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                7 |             23 |         3.29 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[10]_i_1__0_n_0                                                  | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                7 |             23 |         3.29 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/station_doSomething                                                     |                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                     |                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg__0                                                                                         | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg[11]_i_1__0_n_0                                                                                                                        |                8 |             25 |         3.12 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg__0                                                                                         | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                     |                5 |             25 |         5.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20   |                                                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10   |                                                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                           |                                                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/radata_rddatarxd/rspPipeline_input_toStream_fifo/fifo/io_inport_tasks_init_read_reg  |                                                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_converter/inputLogic_spliter_io_output_cmd_rValid_reg_0    | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |                7 |             27 |         3.86 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                       | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/reset_crc7_out                                                                                             |               11 |             32 |         2.91 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/alignment_1/rdAlignment_1/rdDataFifos_0_rdDataFifo/logic_pop_addressGen_fire                   |                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc4_out                                                 | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/reset_crc5_out                                                                                             |                7 |             32 |         4.57 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/E[0]                                                                           |                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/_zz_io_output_rsp_payload_last_1                                                                                             |                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/axisToBmbBridge_bmbBridge_upSizer/_zz_when_Stream_l393_2_reg_0[0]                                                            |                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                           | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]                                                                                                     |               15 |             34 |         2.27 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/pushCC_pushPtrGray_reg[10]_0[0]                                                      |                                                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/_zz_io_bmb_rsp_payload_last_1                                                                                          |                                                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/wrdata_wrdatatxd/_zz_wrensHistory_0_4_reg_0[0]                                       |                                                                                                                                                                                                                      |               12 |             36 |         3.00 |
|  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                     |                                                                                                                                                                                                                      |                8 |             36 |         4.50 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2__0_n_0                                                                         | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1__0_n_0                                                                                                                    |               11 |             38 |         3.45 |
|  pll_clk_1/inst/clk_out5                                                                                               | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_2_n_0                                                                            | workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_0                                                                                                                                |               10 |             38 |         3.80 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                              |                                                                                                                                                                                                                      |               16 |             39 |         2.44 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                                                       |                                                                                                                                                                                                                      |               18 |             40 |         2.22 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/when_MakeTask_l175                                                      |                                                                                                                                                                                                                      |               13 |             44 |         3.38 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/cmdAddress_ready                              |                                                                                                                                                                                                                      |               16 |             46 |         2.88 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/E[0]                                                                    |                                                                                                                                                                                                                      |               15 |             46 |         3.07 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/maketask_1_io_cmd_ready                                                 |                                                                                                                                                                                                                      |               17 |             46 |         2.71 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_converter/inputLogic_spliter_io_output_cmd_rValid_reg_1[0] |                                                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/alignment_1/rdAlignment_1/rdDataFifos_0_rdDataFifo/io_push_fire                                |                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/outgoing_eth_dest_mac_next                                                                              |                                                                                                                                                                                                                      |               13 |             48 |         3.69 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/store_eth_hdr                                                                          |                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/eth_axis_tx_inst/store_eth_hdr                                                                                                                     |                                                                                                                                                                                                                      |               12 |             50 |         4.17 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                                                            |                                                                                                                                                                                                                      |               12 |             50 |         4.17 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/logic_ptr_push_reg[6]_1[0]                    |                                                                                                                                                                                                                      |               19 |             51 |         2.68 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                                                             |                                                                                                                                                                                                                      |               13 |             52 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1__0_n_0                                                             |                                                                                                                                                                                                                      |               12 |             62 |         5.17 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_converter/E[0]                                             |                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/logic_ptr_push_reg[6]_2[0]                    |                                                                                                                                                                                                                      |               17 |             68 |         4.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_ip_tx_inst/store_udp_hdr                                                                                      |                                                                                                                                                                                                                      |               26 |             78 |         3.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_writeData_fifo/fifo/inputLogic_spliter_io_output_cmd_ready  |                                                                                                                                                                                                                      |               24 |             78 |         3.25 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0[0]                                                           |                                                                                                                                                                                                                      |               21 |             80 |         3.81 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_write                                                                             |                                                                                                                                                                                                                      |               20 |             80 |         4.00 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/bmbClockArea_bmbDfiDdr3_io_bmb_cmd_ready                                                                               |                                                                                                                                                                                                                      |               28 |             81 |         2.89 |
|  pll_clk_1/inst/clk_out4                                                                                               | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_aligner/io_bmb_cmd_s2mPipe_rValid_reg[0]                   |                                                                                                                                                                                                                      |               31 |             81 |         2.61 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacTx/udp_complete__lite_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out__14                                                                  |                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_eth_dest_mac_next                                                             | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                                                                              |               38 |            124 |         3.26 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                              |                                                                                                                                                                                                                      |               40 |            128 |         3.20 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                            |                                                                                                                                                                                                                      |               39 |            132 |         3.38 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           |                                                                                                                                                                                                                      |               45 |            135 |         3.00 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           |                                                                                                                                                                                                                      |               96 |            186 |         1.94 |
|  pll_clk_1/inst/clk_out4                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |               92 |            245 |         2.66 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n                                                                                     |              105 |            247 |         2.35 |
|  pll_clk_1/inst/clk_out1                                                                                               |                                                                                                                                                                           | workClockArea_ofdmTx/util_vector_logic_0/Res[0]                                                                                                                                                                      |              203 |            681 |         3.35 |
|  pll_clk_1/inst/clk_out1                                                                                               | workClockArea_ofdmTx/ifft_0/inst/u_fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                      |                                                                                                                                                                                                                      |              483 |           2003 |         4.15 |
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


