Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 24 01:24:00 2025
| Host         : Izen-Pavillion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decayTimerTest_timing_summary_routed.rpt -pb decayTimerTest_timing_summary_routed.pb -rpx decayTimerTest_timing_summary_routed.rpx -warn_on_violation
| Design       : decayTimerTest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: bruh/_5khzclk/SLOW_CLOCK_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bruh/_leddimmer/_/_/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.623        0.000                      0                  126        0.180        0.000                      0                  126        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.623        0.000                      0                  126        0.180        0.000                      0                  126        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 bruh/_5khzclk/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.952ns (24.479%)  route 2.937ns (75.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.565     5.086    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  bruh/_5khzclk/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  bruh/_5khzclk/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.819     6.361    bruh/_5khzclk/COUNT[17]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.485 f  bruh/_5khzclk/COUNT[26]_i_9/O
                         net (fo=1, routed)           0.405     6.890    bruh/_5khzclk/COUNT[26]_i_9_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  bruh/_5khzclk/COUNT[26]_i_8/O
                         net (fo=1, routed)           0.445     7.459    bruh/_5khzclk/COUNT[26]_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  bruh/_5khzclk/COUNT[26]_i_4/O
                         net (fo=1, routed)           0.403     7.986    bruh/_5khzclk/COUNT[26]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  bruh/_5khzclk/COUNT[26]_i_3/O
                         net (fo=27, routed)          0.866     8.975    bruh/_5khzclk/SLOW_CLOCK
    SLICE_X36Y47         FDRE                                         r  bruh/_5khzclk/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  bruh/_5khzclk/COUNT_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    bruh/_5khzclk/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 bruh/_5khzclk/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.952ns (24.479%)  route 2.937ns (75.521%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.565     5.086    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  bruh/_5khzclk/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  bruh/_5khzclk/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.819     6.361    bruh/_5khzclk/COUNT[17]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.485 f  bruh/_5khzclk/COUNT[26]_i_9/O
                         net (fo=1, routed)           0.405     6.890    bruh/_5khzclk/COUNT[26]_i_9_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  bruh/_5khzclk/COUNT[26]_i_8/O
                         net (fo=1, routed)           0.445     7.459    bruh/_5khzclk/COUNT[26]_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  bruh/_5khzclk/COUNT[26]_i_4/O
                         net (fo=1, routed)           0.403     7.986    bruh/_5khzclk/COUNT[26]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  bruh/_5khzclk/COUNT[26]_i_3/O
                         net (fo=27, routed)          0.866     8.975    bruh/_5khzclk/SLOW_CLOCK
    SLICE_X36Y47         FDRE                                         r  bruh/_5khzclk/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.446    14.787    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  bruh/_5khzclk/COUNT_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    bruh/_5khzclk/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 bruh/_5khzclk/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.952ns (24.796%)  route 2.887ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.565     5.086    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  bruh/_5khzclk/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  bruh/_5khzclk/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.819     6.361    bruh/_5khzclk/COUNT[17]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.485 f  bruh/_5khzclk/COUNT[26]_i_9/O
                         net (fo=1, routed)           0.405     6.890    bruh/_5khzclk/COUNT[26]_i_9_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  bruh/_5khzclk/COUNT[26]_i_8/O
                         net (fo=1, routed)           0.445     7.459    bruh/_5khzclk/COUNT[26]_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  bruh/_5khzclk/COUNT[26]_i_4/O
                         net (fo=1, routed)           0.403     7.986    bruh/_5khzclk/COUNT[26]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  bruh/_5khzclk/COUNT[26]_i_3/O
                         net (fo=27, routed)          0.816     8.926    bruh/_5khzclk/SLOW_CLOCK
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.444    14.785    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    bruh/_5khzclk/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 bruh/_5khzclk/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.952ns (24.796%)  route 2.887ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.565     5.086    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  bruh/_5khzclk/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  bruh/_5khzclk/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.819     6.361    bruh/_5khzclk/COUNT[17]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.485 f  bruh/_5khzclk/COUNT[26]_i_9/O
                         net (fo=1, routed)           0.405     6.890    bruh/_5khzclk/COUNT[26]_i_9_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  bruh/_5khzclk/COUNT[26]_i_8/O
                         net (fo=1, routed)           0.445     7.459    bruh/_5khzclk/COUNT[26]_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  bruh/_5khzclk/COUNT[26]_i_4/O
                         net (fo=1, routed)           0.403     7.986    bruh/_5khzclk/COUNT[26]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  bruh/_5khzclk/COUNT[26]_i_3/O
                         net (fo=27, routed)          0.816     8.926    bruh/_5khzclk/SLOW_CLOCK
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.444    14.785    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    bruh/_5khzclk/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 bruh/_5khzclk/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.952ns (24.796%)  route 2.887ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.565     5.086    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  bruh/_5khzclk/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  bruh/_5khzclk/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.819     6.361    bruh/_5khzclk/COUNT[17]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.485 f  bruh/_5khzclk/COUNT[26]_i_9/O
                         net (fo=1, routed)           0.405     6.890    bruh/_5khzclk/COUNT[26]_i_9_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  bruh/_5khzclk/COUNT[26]_i_8/O
                         net (fo=1, routed)           0.445     7.459    bruh/_5khzclk/COUNT[26]_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  bruh/_5khzclk/COUNT[26]_i_4/O
                         net (fo=1, routed)           0.403     7.986    bruh/_5khzclk/COUNT[26]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  bruh/_5khzclk/COUNT[26]_i_3/O
                         net (fo=27, routed)          0.816     8.926    bruh/_5khzclk/SLOW_CLOCK
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.444    14.785    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    bruh/_5khzclk/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 bruh/_5khzclk/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.952ns (24.796%)  route 2.887ns (75.204%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.565     5.086    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  bruh/_5khzclk/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  bruh/_5khzclk/COUNT_reg[17]/Q
                         net (fo=2, routed)           0.819     6.361    bruh/_5khzclk/COUNT[17]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.485 f  bruh/_5khzclk/COUNT[26]_i_9/O
                         net (fo=1, routed)           0.405     6.890    bruh/_5khzclk/COUNT[26]_i_9_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.014 f  bruh/_5khzclk/COUNT[26]_i_8/O
                         net (fo=1, routed)           0.445     7.459    bruh/_5khzclk/COUNT[26]_i_8_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.583 f  bruh/_5khzclk/COUNT[26]_i_4/O
                         net (fo=1, routed)           0.403     7.986    bruh/_5khzclk/COUNT[26]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.110 r  bruh/_5khzclk/COUNT[26]_i_3/O
                         net (fo=27, routed)          0.816     8.926    bruh/_5khzclk/SLOW_CLOCK
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.444    14.785    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  bruh/_5khzclk/COUNT_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    bruh/_5khzclk/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.952ns (24.815%)  route 2.884ns (75.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.555     5.076    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  bruh/_leddimmer/_/_/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.818     6.350    bruh/_leddimmer/_/_/COUNT_reg_n_0_[19]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.474 f  bruh/_leddimmer/_/_/COUNT[26]_i_9__0/O
                         net (fo=1, routed)           0.307     6.782    bruh/_leddimmer/_/_/COUNT[26]_i_9__0_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.906 f  bruh/_leddimmer/_/_/COUNT[26]_i_8__0/O
                         net (fo=1, routed)           0.453     7.359    bruh/_leddimmer/_/_/COUNT[26]_i_8__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.483 f  bruh/_leddimmer/_/_/COUNT[26]_i_4__0/O
                         net (fo=1, routed)           0.162     7.645    bruh/_leddimmer/_/_/COUNT[26]_i_4__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     7.769 r  bruh/_leddimmer/_/_/COUNT[26]_i_3__0/O
                         net (fo=27, routed)          1.144     8.913    bruh/_leddimmer/_/_/SLOW_CLOCK
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.439    14.780    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[21]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.429    14.590    bruh/_leddimmer/_/_/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.952ns (24.815%)  route 2.884ns (75.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.555     5.076    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  bruh/_leddimmer/_/_/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.818     6.350    bruh/_leddimmer/_/_/COUNT_reg_n_0_[19]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.474 f  bruh/_leddimmer/_/_/COUNT[26]_i_9__0/O
                         net (fo=1, routed)           0.307     6.782    bruh/_leddimmer/_/_/COUNT[26]_i_9__0_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.906 f  bruh/_leddimmer/_/_/COUNT[26]_i_8__0/O
                         net (fo=1, routed)           0.453     7.359    bruh/_leddimmer/_/_/COUNT[26]_i_8__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.483 f  bruh/_leddimmer/_/_/COUNT[26]_i_4__0/O
                         net (fo=1, routed)           0.162     7.645    bruh/_leddimmer/_/_/COUNT[26]_i_4__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     7.769 r  bruh/_leddimmer/_/_/COUNT[26]_i_3__0/O
                         net (fo=27, routed)          1.144     8.913    bruh/_leddimmer/_/_/SLOW_CLOCK
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.439    14.780    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[22]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.429    14.590    bruh/_leddimmer/_/_/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.952ns (24.815%)  route 2.884ns (75.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.555     5.076    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  bruh/_leddimmer/_/_/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.818     6.350    bruh/_leddimmer/_/_/COUNT_reg_n_0_[19]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.474 f  bruh/_leddimmer/_/_/COUNT[26]_i_9__0/O
                         net (fo=1, routed)           0.307     6.782    bruh/_leddimmer/_/_/COUNT[26]_i_9__0_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.906 f  bruh/_leddimmer/_/_/COUNT[26]_i_8__0/O
                         net (fo=1, routed)           0.453     7.359    bruh/_leddimmer/_/_/COUNT[26]_i_8__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.483 f  bruh/_leddimmer/_/_/COUNT[26]_i_4__0/O
                         net (fo=1, routed)           0.162     7.645    bruh/_leddimmer/_/_/COUNT[26]_i_4__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     7.769 r  bruh/_leddimmer/_/_/COUNT[26]_i_3__0/O
                         net (fo=27, routed)          1.144     8.913    bruh/_leddimmer/_/_/SLOW_CLOCK
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.439    14.780    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[23]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.429    14.590    bruh/_leddimmer/_/_/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.952ns (24.815%)  route 2.884ns (75.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.555     5.076    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  bruh/_leddimmer/_/_/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.818     6.350    bruh/_leddimmer/_/_/COUNT_reg_n_0_[19]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.474 f  bruh/_leddimmer/_/_/COUNT[26]_i_9__0/O
                         net (fo=1, routed)           0.307     6.782    bruh/_leddimmer/_/_/COUNT[26]_i_9__0_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.906 f  bruh/_leddimmer/_/_/COUNT[26]_i_8__0/O
                         net (fo=1, routed)           0.453     7.359    bruh/_leddimmer/_/_/COUNT[26]_i_8__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.483 f  bruh/_leddimmer/_/_/COUNT[26]_i_4__0/O
                         net (fo=1, routed)           0.162     7.645    bruh/_leddimmer/_/_/COUNT[26]_i_4__0_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     7.769 r  bruh/_leddimmer/_/_/COUNT[26]_i_3__0/O
                         net (fo=27, routed)          1.144     8.913    bruh/_leddimmer/_/_/SLOW_CLOCK
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.439    14.780    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[24]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.429    14.590    bruh/_leddimmer/_/_/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 btnC_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  btnC_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  btnC_sync_reg/Q
                         net (fo=2, routed)           0.098     1.713    btnC_sync
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.758 r  btnC_pressed_i_1/O
                         net (fo=1, routed)           0.000     1.758    btnC_pressed_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  btnC_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  btnC_pressed_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.578    btnC_pressed_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  score_reg[0]/Q
                         net (fo=13, routed)          0.117     1.753    score_reg__0[0]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.048     1.801 r  score[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    score[2]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  score_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.107     1.592    score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.446%)  route 0.118ns (35.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  score_reg[0]/Q
                         net (fo=13, routed)          0.118     1.754    score_reg__0[0]
    SLICE_X7Y13          LUT5 (Prop_lut5_I3_O)        0.049     1.803 r  score[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    score[4]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  score_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.107     1.592    score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  score_reg[0]/Q
                         net (fo=13, routed)          0.117     1.753    score_reg__0[0]
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  score[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    p_0_in[1]
    SLICE_X7Y13          FDRE                                         r  score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  score_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.091     1.576    score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  score_reg[0]/Q
                         net (fo=13, routed)          0.118     1.754    score_reg__0[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  score[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    score[3]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  score_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.092     1.577    score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  bruh/_leddimmer/_/_/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.118     1.698    bruh/_leddimmer/_/_/COUNT_reg_n_0_[16]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  bruh/_leddimmer/_/_/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    bruh/_leddimmer/_/_/COUNT_reg[16]_i_1__0_n_4
    SLICE_X9Y27          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.823     1.950    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[16]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    bruh/_leddimmer/_/_/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bruh/_5khzclk/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_5khzclk/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  bruh/_5khzclk/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  bruh/_5khzclk/SLOW_CLOCK_reg/Q
                         net (fo=2, routed)           0.168     1.755    bruh/_5khzclk/SLOW_CLOCK_reg_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  bruh/_5khzclk/SLOW_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.800    bruh/_5khzclk/SLOW_CLOCK_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  bruh/_5khzclk/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    bruh/_5khzclk/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  bruh/_5khzclk/SLOW_CLOCK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    bruh/_5khzclk/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  bruh/_leddimmer/_/_/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.119     1.697    bruh/_leddimmer/_/_/COUNT_reg_n_0_[12]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  bruh/_leddimmer/_/_/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.805    bruh/_leddimmer/_/_/COUNT_reg[12]_i_1__0_n_4
    SLICE_X9Y26          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.821     1.948    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[12]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105     1.542    bruh/_leddimmer/_/_/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  bruh/_leddimmer/_/_/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.120     1.700    bruh/_leddimmer/_/_/COUNT_reg_n_0_[20]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  bruh/_leddimmer/_/_/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    bruh/_leddimmer/_/_/COUNT_reg[20]_i_1__0_n_4
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105     1.544    bruh/_leddimmer/_/_/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bruh/_leddimmer/_/_/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bruh/_leddimmer/_/_/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.557     1.440    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  bruh/_leddimmer/_/_/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.120     1.701    bruh/_leddimmer/_/_/COUNT_reg_n_0_[24]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  bruh/_leddimmer/_/_/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    bruh/_leddimmer/_/_/COUNT_reg[24]_i_1__0_n_4
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.825     1.952    bruh/_leddimmer/_/_/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  bruh/_leddimmer/_/_/COUNT_reg[24]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105     1.545    bruh/_leddimmer/_/_/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   bruh/_5khzclk/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   bruh/_5khzclk/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   bruh/_5khzclk/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   bruh/_5khzclk/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   bruh/_5khzclk/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   bruh/_5khzclk/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   bruh/_5khzclk/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   bruh/_5khzclk/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   bruh/_5khzclk/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bruh/_5khzclk/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   bruh/_5khzclk/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   bruh/_5khzclk/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   bruh/ledarr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   bruh/ledarr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   bruh/ledarr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    bruh/_leddimmer/_/_/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    bruh/_leddimmer/_/_/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    bruh/_leddimmer/_/_/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    bruh/_leddimmer/_/_/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    bruh/_leddimmer/_/_/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    bruh/_leddimmer/_/_/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    bruh/_leddimmer/_/_/COUNT_reg[26]/C



