{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501162051638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501162051639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 15:27:31 2017 " "Processing started: Thu Jul 27 15:27:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501162051639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162051639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162051640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501162051950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501162051950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instruction_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/instruction_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_processor-b " "Found design unit 1: instruction_processor-b" {  } { { "vhdl/instruction_processor.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/instruction_processor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071840 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_processor " "Found entity 1: instruction_processor" {  } { { "vhdl/instruction_processor.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/instruction_processor.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behaviour " "Found design unit 1: decode-behaviour" {  } { { "vhdl/decode.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/decode.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071841 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "vhdl/decode.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/decode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data-b " "Found design unit 1: data-b" {  } { { "vhdl/data.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/data.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071842 ""} { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "vhdl/data.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instruction_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/instruction_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_buffer-n " "Found design unit 1: instruction_buffer-n" {  } { { "vhdl/instruction_buffer.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/instruction_buffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071844 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_buffer " "Found entity 1: instruction_buffer" {  } { { "vhdl/instruction_buffer.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/instruction_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/heading_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/heading_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heading_buffer-behaviour " "Found design unit 1: heading_buffer-behaviour" {  } { { "vhdl/heading_buffer.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/heading_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071845 ""} { "Info" "ISGN_ENTITY_NAME" "1 heading_buffer " "Found entity 1: heading_buffer" {  } { { "vhdl/heading_buffer.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/heading_buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/motor_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/motor_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_controller-behavior " "Found design unit 1: motor_controller-behavior" {  } { { "vhdl/motor_controller.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/motor_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071846 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_controller " "Found entity 1: motor_controller" {  } { { "vhdl/motor_controller.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/motor_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-b " "Found design unit 1: uart_receiver-b" {  } { { "vhdl/uart_receiver.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/uart_receiver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071847 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "vhdl/uart_receiver.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/uart_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/FinalAnalogToButtons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/FinalAnalogToButtons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalAnalogToButtons-behavior " "Found design unit 1: FinalAnalogToButtons-behavior" {  } { { "vhdl/FinalAnalogToButtons.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/FinalAnalogToButtons.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071848 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalAnalogToButtons " "Found entity 1: FinalAnalogToButtons" {  } { { "vhdl/FinalAnalogToButtons.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/FinalAnalogToButtons.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/buttonToChar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/buttonToChar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonToChar-a " "Found design unit 1: buttonToChar-a" {  } { { "vhdl/buttonToChar.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/buttonToChar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071849 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonToChar " "Found entity 1: buttonToChar" {  } { { "vhdl/buttonToChar.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/buttonToChar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-behavior " "Found design unit 1: lcd_driver-behavior" {  } { { "vhdl/lcd_driver.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/lcd_driver.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071850 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "vhdl/lcd_driver.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/lcd_driver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dataToLcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dataToLcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataToLcd-behavior " "Found design unit 1: dataToLcd-behavior" {  } { { "vhdl/dataToLcd.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/dataToLcd.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071853 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataToLcd " "Found entity 1: dataToLcd" {  } { { "vhdl/dataToLcd.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/dataToLcd.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/binaryToDecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/binaryToDecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryToDecimal-behavior " "Found design unit 1: binaryToDecimal-behavior" {  } { { "vhdl/binaryToDecimal.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/binaryToDecimal.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071854 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryToDecimal " "Found entity 1: binaryToDecimal" {  } { { "vhdl/binaryToDecimal.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/binaryToDecimal.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/adcReader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/adcReader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-behavior " "Found design unit 1: adcReader-behavior" {  } { { "vhdl/adcReader.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/adcReader.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071855 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "vhdl/adcReader.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/adcReader.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/hamming_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/hamming_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hamming_decoder-b " "Found design unit 1: hamming_decoder-b" {  } { { "vhdl/hamming_decoder.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/hamming_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071857 ""} { "Info" "ISGN_ENTITY_NAME" "1 hamming_decoder " "Found entity 1: hamming_decoder" {  } { { "vhdl/hamming_decoder.vhd" "" { Text "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/hamming_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/Final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vhdl/Final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "vhdl/Final.bdf" "" { Schematic "/datadisk/Coding/uni-stuff/hwp/Final/Final_restored/vhdl/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501162071858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162071858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data " "Elaborating entity \"data\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501162071956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501162073111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501162076295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501162076295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501162076364 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501162076364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501162076364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501162076364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501162076373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 15:27:56 2017 " "Processing ended: Thu Jul 27 15:27:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501162076373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501162076373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501162076373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501162076373 ""}
