==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_obs-studiodepsw32-pthreadstestscleanup1.c_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:14:07 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:14:07 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14876 ; free virtual = 44135
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14870 ; free virtual = 44130
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14870 ; free virtual = 44130
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.37 seconds; current allocated memory: 107.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 107.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 107.589 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:43 ; elapsed = 00:14:09 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 14870 ; free virtual = 44130
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/16/proj'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/16/proj/sol'.
