# TODOS:

## Group:
Finish Raytracing in One Weekend

Read through code

Go through the example/guides:

FPGA/Vivado/Vitis Youtube Videos: https://www.youtube.com/@SimplyEmbedded/videos

## Individual Sprints:
### Zeb
Figure out what Vitis/Vivado does
Figure out pipeline for FPGA
- Vitis
- Vivado

### Zimeng
How to get data input to the FPGA and output 
- Microbit?
- VGA output?
- Switches on the FPGA?

### Matthew
[TL](https://www.tl-x.org/) vs Normal Verilog (if not C++)

### Yang
TL Verilog Pipeline (compliation, etc)

### Aiden
Testbenches in Vivado vs Vitis

### Sophia
Basys Examples: https://github.com/Digilent/Basys-3

Counter Demo Basys3: https://www.hackster.io/mohammad-hosseinabady2/four-digit-counter-on-basys-3-using-xilinx-vitis-2020-1-b00979
  

