\hypertarget{group___d_m_a__data__transfer__direction}{}\section{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction}
\label{group___d_m_a__data__transfer__direction}\index{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction@{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction}}
Collaboration diagram for D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_m_a__data__transfer__direction}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a__data__transfer__direction_ga4d7847b57371eef92ec5da34511416a7}\label{group___d_m_a__data__transfer__direction_ga4d7847b57371eef92ec5da34511416a7}} 
\#define {\bfseries D\+M\+A\+\_\+\+D\+I\+R\+\_\+\+Peripheral\+To\+Memory}~((uint32\+\_\+t)0x00000000)
\item 
\mbox{\Hypertarget{group___d_m_a__data__transfer__direction_gae1e6aa2722beb09b5be7140205244986}\label{group___d_m_a__data__transfer__direction_gae1e6aa2722beb09b5be7140205244986}} 
\#define {\bfseries D\+M\+A\+\_\+\+D\+I\+R\+\_\+\+Memory\+To\+Peripheral}~((uint32\+\_\+t)0x00000040)
\item 
\mbox{\Hypertarget{group___d_m_a__data__transfer__direction_gafb7d5b786f2fb56a903936cdc6d5e89a}\label{group___d_m_a__data__transfer__direction_gafb7d5b786f2fb56a903936cdc6d5e89a}} 
\#define {\bfseries D\+M\+A\+\_\+\+D\+I\+R\+\_\+\+Memory\+To\+Memory}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}(D\+I\+R\+E\+C\+T\+I\+ON)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a__data__transfer__direction_gae2b02e8e823854bcd7c5746cdd29e70d}\label{group___d_m_a__data__transfer__direction_gae2b02e8e823854bcd7c5746cdd29e70d}} 
\index{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction@{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction}!I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}}
\index{I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON@{I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}!D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction@{D\+M\+A\+\_\+data\+\_\+transfer\+\_\+direction}}
\subsubsection{\texorpdfstring{I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}{IS\_DMA\_DIRECTION}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+D\+M\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON(\begin{DoxyParamCaption}\item[{}]{D\+I\+R\+E\+C\+T\+I\+ON }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((DIRECTION) == DMA\_DIR\_PeripheralToMemory ) || \(\backslash\)
                                     ((DIRECTION) == DMA\_DIR\_MemoryToPeripheral)  || \(\backslash\)
                                     ((DIRECTION) == DMA\_DIR\_MemoryToMemory))
\end{DoxyCode}


Definition at line 164 of file stm32f4xx\+\_\+dma.\+h.

