0.7
2020.2
May  7 2023
15:10:42
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.ip_user_files/bd/memoryAf/ip/memoryAf_axi_bram_ctrl_0_bram_0/sim/memoryAf_axi_bram_ctrl_0_bram_0.v,1700480508,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.ip_user_files/bd/memoryAf/ip/memoryAf_blk_mem_gen_0_1/sim/memoryAf_blk_mem_gen_0_1.v,,memoryAf_axi_bram_ctrl_0_bram_0,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.ip_user_files/bd/memoryAf/ip/memoryAf_blk_mem_gen_0_1/sim/memoryAf_blk_mem_gen_0_1.v,1700495739,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.ip_user_files/bd/memoryAf/sim/memoryAf.v,,memoryAf_blk_mem_gen_0_1,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.ip_user_files/bd/memoryAf/sim/memoryAf.v,1700495739,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/ALU.v,,memoryAf,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.sim/sim_1/behav/xsim/glbl.v,1700479063,verilog,,,,glbl,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sim_1/new/tb_top.v,1700479063,verilog,,,,tb_top,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/imports/hdl/memoryAf_wrapper.v,1700480508,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/register_bank.v,,memoryAf_wrapper,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/ALU.v,1700479063,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/CPU.v,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/opcodes.v,ALU,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/CPU.v,1700493933,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/Instruction_Register.v,,CPU,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/Instruction_Register.v,1700494890,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/Program_Counter.v,,Instruction_Register,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/Program_Counter.v,1700492445,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/control_unit.v,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/opcodes.v,Program_Counter,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/control_unit.v,1700479063,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/datapath.v,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/opcodes.v,control_unit,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/datapath.v,1700479063,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/imports/hdl/memoryAf_wrapper.v,,datapath,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/opcodes.v,1700493938,verilog,,,,,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/register_bank.v,1700479063,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/top.v,,register_bank,,,,,,,,
/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sources_1/new/top.v,1700480503,verilog,,/home/afonso/vivadoprojects/VesPA-CPU_MEM_italian/aula/aula.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
