#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a896d7cc70 .scope module, "TB_Fetch" "TB_Fetch" 2 3;
 .timescale 0 0;
v000001a896d73230_0 .var "CLK", 0 0;
v000001a896dd7590_0 .net "PC", 31 0, v000001a896d726f0_0;  1 drivers
v000001a896dd73b0_0 .var "Reset", 0 0;
v000001a896dd80d0_0 .var "branch_signal", 0 0;
v000001a896dd7ef0_0 .var "immediate", 31 0;
v000001a896dd8df0_0 .net "instruction", 31 0, v000001a896d725b0_0;  1 drivers
v000001a896dd7db0 .array "mem", 99 0, 31 0;
S_000001a896d7ce00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 32, 2 32 0, S_000001a896d7cc70;
 .timescale 0 0;
v000001a896d43400_0 .var/i "i", 31 0;
S_000001a896d77c20 .scope module, "Fetch_Circuit" "Fetch_Unit" 2 15, 3 4 0, S_000001a896d7cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "branch_signal";
    .port_info 3 /INPUT 32 "immediate";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 32 "instruction";
v000001a896d72470_0 .net "CLK", 0 0, v000001a896d73230_0;  1 drivers
v000001a896d72510_0 .net "PC", 31 0, v000001a896d726f0_0;  alias, 1 drivers
v000001a896d72dd0_0 .net "PC_register_input", 31 0, L_000001a896dd7630;  1 drivers
v000001a896d730f0_0 .net "Reset", 0 0, v000001a896dd73b0_0;  1 drivers
L_000001a896dd91c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a896d72970_0 .net/2u *"_ivl_18", 31 0, L_000001a896dd91c0;  1 drivers
L_000001a896dd9058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a896d72790_0 .net/2u *"_ivl_2", 31 0, L_000001a896dd9058;  1 drivers
v000001a896d72a10_0 .net *"_ivl_4", 31 0, L_000001a896dd74f0;  1 drivers
L_000001a896dd90a0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
v000001a896d72650_0 .net/2u *"_ivl_8", 31 0, L_000001a896dd90a0;  1 drivers
v000001a896d72b50_0 .net "branch_signal", 0 0, v000001a896dd80d0_0;  1 drivers
v000001a896d72bf0_0 .net "branch_target", 31 0, L_000001a896dd8710;  1 drivers
o000001a896d842c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a896d72c90_0 .net "enable", 0 0, o000001a896d842c8;  0 drivers
v000001a896d72d30_0 .net "immediate", 31 0, v000001a896dd7ef0_0;  1 drivers
v000001a896d72e70_0 .net "instruction", 31 0, v000001a896d725b0_0;  alias, 1 drivers
v000001a896d72f10_0 .net "next_PC", 31 0, L_000001a896dd8ad0;  1 drivers
L_000001a896dd8710 .arith/sum 32, v000001a896d726f0_0, v000001a896dd7ef0_0;
L_000001a896dd74f0 .arith/sum 32, v000001a896d726f0_0, L_000001a896dd9058;
L_000001a896dd8ad0 .functor MUXZ 32, L_000001a896dd74f0, L_000001a896dd8710, v000001a896dd80d0_0, C4<>;
L_000001a896dd7630 .functor MUXZ 32, L_000001a896dd8ad0, L_000001a896dd90a0, v000001a896dd73b0_0, C4<>;
L_000001a896dd8c10 .arith/div 32, v000001a896d726f0_0, L_000001a896dd91c0;
S_000001a896d77db0 .scope module, "instruction_memory" "Memory_Interface" 3 26, 4 1 0, S_000001a896d77c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 32 "address";
    .port_info 6 /INPUT 32 "dataIn";
    .port_info 7 /OUTPUT 32 "dataOut";
v000001a896d6adb0_0 .net "address", 31 0, L_000001a896dd8c10;  1 drivers
v000001a896d77f40_0 .net "clk", 0 0, v000001a896d73230_0;  alias, 1 drivers
L_000001a896dd9208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a896d77fe0_0 .net "dataIn", 31 0, L_000001a896dd9208;  1 drivers
v000001a896d725b0_0 .var "dataOut", 31 0;
L_000001a896dd90e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a896d72830_0 .net "enable", 0 0, L_000001a896dd90e8;  1 drivers
v000001a896d72ab0 .array "memory", 255 0, 31 0;
L_000001a896dd9130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a896d72fb0_0 .net "read_enable", 0 0, L_000001a896dd9130;  1 drivers
v000001a896d72330_0 .net "reset", 0 0, v000001a896dd73b0_0;  alias, 1 drivers
L_000001a896dd9178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a896d723d0_0 .net "write_enable", 0 0, L_000001a896dd9178;  1 drivers
E_000001a896d69e50 .event posedge, v000001a896d72330_0, v000001a896d77f40_0;
S_000001a896d42da0 .scope module, "pc_register" "Register" 3 24, 5 1 0, S_000001a896d77c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "register_input";
    .port_info 3 /OUTPUT 32 "register_output";
v000001a896d728d0_0 .net "CLK", 0 0, v000001a896d73230_0;  alias, 1 drivers
v000001a896d73050_0 .net "enable", 0 0, o000001a896d842c8;  alias, 0 drivers
v000001a896d73190_0 .net "register_input", 31 0, L_000001a896dd7630;  alias, 1 drivers
v000001a896d726f0_0 .var "register_output", 31 0;
E_000001a896d6a7d0 .event negedge, v000001a896d77f40_0;
    .scope S_000001a896d42da0;
T_0 ;
    %wait E_000001a896d6a7d0;
    %load/vec4 v000001a896d73050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001a896d73190_0;
    %assign/vec4 v000001a896d726f0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a896d77db0;
T_1 ;
    %wait E_000001a896d69e50;
    %load/vec4 v000001a896d72330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a896d725b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a896d72830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a896d6adb0_0;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v000001a896d723d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001a896d77fe0_0;
    %ix/getv 3, v000001a896d6adb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a896d72ab0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001a896d72fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %ix/getv 4, v000001a896d6adb0_0;
    %load/vec4a v000001a896d72ab0, 4;
    %assign/vec4 v000001a896d725b0_0, 0;
T_1.8 ;
T_1.7 ;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a896d7cc70;
T_2 ;
    %delay 1, 0;
    %load/vec4 v000001a896d73230_0;
    %inv;
    %store/vec4 v000001a896d73230_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a896d7cc70;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "Test_Fetch.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a896d7cc70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a896d73230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a896dd73b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a896dd73b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a896dd80d0_0, 0, 1;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v000001a896dd7ef0_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 31 "$readmemh", "Imem.txt", v000001a896dd7db0 {0 0 0};
    %fork t_1, S_000001a896d7ce00;
    %jmp t_0;
    .scope S_000001a896d7ce00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a896d43400_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001a896d43400_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v000001a896d43400_0;
    %load/vec4a v000001a896dd7db0, 4;
    %ix/getv/s 4, v000001a896d43400_0;
    %store/vec4a v000001a896d72ab0, 4, 0;
    %vpi_call 2 34 "$display", "%d %d", v000001a896dd7590_0, v000001a896dd8df0_0 {0 0 0};
    %load/vec4 v000001a896d43400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a896d43400_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000001a896d7cc70;
t_0 %join;
    %delay 20, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "TB_Fetch.v";
    "./Fetch_Unit.v";
    "./Memory_Interface.v";
    "./Register.v";
