# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-504.12.2.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do master_example_run_msim_rtl_verilog.do 
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Copying /package/eda/mg/modeltech_10.2b/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /package/eda/mg/modeltech_10.2b/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vlog -vlog01compat -work altera_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 
# vlib verilog_libs/cycloneiv_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneiv_hssi_ver".
# vmap cycloneiv_hssi_ver ./verilog_libs/cycloneiv_hssi_ver
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneiv_hssi_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/cycloneiv_hssi_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# 
# vlib verilog_libs/cycloneiv_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneiv_pcie_hip_ver".
# vmap cycloneiv_pcie_hip_ver ./verilog_libs/cycloneiv_pcie_hip_ver
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneiv_pcie_hip_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/cycloneiv_pcie_hip_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# 
# vlib verilog_libs/cycloneiv_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneiv_ver".
# vmap cycloneiv_ver ./verilog_libs/cycloneiv_ver
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneiv_ver {/package/eda/altera/altera13.0sp1/quartus/eda/sim_lib/cycloneiv_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlib amm_master_qsys_custom_with_bfm
# ** Warning: (vlib-34) Library already exists at "amm_master_qsys_custom_with_bfm".
# vmap amm_master_qsys_custom_with_bfm amm_master_qsys_custom_with_bfm
# Modifying modelsim.ini
# vlog -vlog01compat -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/amm_master_qsys_custom_with_bfm.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# vlog -vlog01compat -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -sv -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/custom_master_slave.sv}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# vlog -sv -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules {/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv}
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(160): Could not find the package (verbosity_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(161): Could not find the package (avalon_mm_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(185): near "Request_t": syntax error, unexpected IDENTIFIER
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(197): near "}": syntax error, unexpected '}'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(201): near "Request_t": syntax error, unexpected IDENTIFIER
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(210): near "}": syntax error, unexpected '}'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(214): near "SlaveCommand_t": syntax error, unexpected IDENTIFIER
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(216): near "}": syntax error, unexpected '}'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(248): near "$": syntax error, unexpected '$'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(249): near "$": syntax error, unexpected '$'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(250): near "$": syntax error, unexpected '$'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(251): near "$": syntax error, unexpected '$'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(252): near "$": syntax error, unexpected '$'
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(473): near "get_command_request": syntax error, unexpected IDENTIFIER, expecting ';' or '('
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(666): (vlog-LRM-2400) Identifier ('Request_t') found where a type or type identifier is required.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(835): (vlog-LRM-2400) Identifier ('Request_t') found where a type or type identifier is required.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(844): (vlog-LRM-2400) Identifier ('SlaveCommand_t') found where a type or type identifier is required.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(874): (vlog-LRM-2400) Identifier ('SlaveResponse_t') found where a type or type identifier is required.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(1338): (vlog-LRM-2400) Identifier ('IssuedCommand_t') found where a type or type identifier is required.
# ** Error: /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom_with_bfm/synthesis/submodules/altera_avalon_mm_slave_bfm.sv(1588): (vlog-LRM-2400) Identifier ('IssuedCommand_t') found where a type or type identifier is required.
# ** Error: /package/eda/mg/modeltech_10.2b/modeltech/linux_x86_64/vlog failed.
# Error in macro ./master_example_run_msim_rtl_verilog.do line 52
# /package/eda/mg/modeltech_10.2b/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv -work amm_master_qsys_custom_with_bfm +incdir+/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/amm_master_qsys_custom..."
cd ../../
# reading modelsim.ini
do run_simulation.tcl
# amm_master_qsys_custom_with_bfm
# amm_master_qsys_custom_with_bfm/simulation
# tb
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] dev_com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# [exec] com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module master_example_test
# 
# Top level modules:
# 	master_example_test
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module test_program
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# ** Warning: test_program.sv(406): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: test_program.sv(418): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# 
# Top level modules:
# 	test_program
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# [exec] elab_debug 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L rst_controller -L custom_module_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L custom_module_0 -L mm_slave_bfm_0 -L mm_master_bfm_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -t ps -novopt tb 
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.tb
# Loading sv_std.std
# Loading work.tb
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.master_example_test
# Loading work.master_example_test
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.amm_master_qsys_custom_with_bfm
# Loading work.amm_master_qsys_custom_with_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0.custom_master_slave
# Loading custom_module_0.custom_master_slave
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_controller
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.test_program
# Loading work.test_program
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_synchronizer
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
# Master has sent out all commands
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/clk
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/reset
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_write
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_address
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writedata

add wave -position end  sim:/tb/dut/u0/custom_module_0/clk
add wave -position end  sim:/tb/dut/u0/custom_module_0/reset_n
add wave -position end  sim:/tb/dut/u0/custom_module_0/slave_address
add wave -position end  sim:/tb/dut/u0/custom_module_0/slave_writedata

restart -f ; run 100 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
# Master has sent out all commands
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/pending_command_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/pending_command_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/pending_command_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/issued_write_command_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/issued_write_command_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/issued_write_command_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_ADDRESS_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_DATA_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_BURSTCOUNT_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_BYTEENABLE_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_BURSTCOUNT
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_BEGINBURSTTRANSFER
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_BEGINTRANSFER
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_CHIPSELECT
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_READ
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_READDATAVALID
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_WRITE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_WAITREQUEST
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_WRITERESPONSE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/USE_READRESPONSE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_REGISTERINCOMINGSIGNALS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_SYMBOLS_PER_WORD
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_ADDRESS_SYMBOLS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_CONSTANT_BURST_BEHAVIOR
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_BURSTCOUNT_SYMBOLS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_LINEWRAPBURSTS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/UAV_ADDRESS_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/UAV_BURSTCOUNT_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/UAV_CONSTANT_BURST_BEHAVIOR
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/BITS_PER_WORD
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_MAX_SYMBOL_BURST
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/AV_MAX_SYMBOL_BURST_MINUS_ONE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/UAV_BURSTCOUNT_W_OR_32
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/UAV_ADDRESS_W_OR_32
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/BITS_PER_WORD_BURSTCOUNT
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/BITS_PER_WORD_ADDRESS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/ADDRESS_LOW
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/BURSTCOUNT_LOW
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/ADDRESS_HIGH
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/BURSTCOUNT_HIGH
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/clk
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/reset
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_write
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_read
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_address
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_burstcount
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_byteenable
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_writedata
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_lock
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_debugaccess
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_clken
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_readdata
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_readdatavalid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_waitrequest
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_writeresponserequest
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_writeresponsevalid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_write
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_read
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_address
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_byteenable
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_burstcount
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_writedata
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_begintransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_beginbursttransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_lock
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_chipselect
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_debugaccess
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_clken
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_readdata
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_readdatavalid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_waitrequest
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_writeresponserequest
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_writeresponsevalid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/symbols_per_word_int
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/symbols_per_word
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/internal_beginbursttransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/internal_begintransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_address_pre
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_burstcount_pre
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_read_pre
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/uav_write_pre
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/read_accepted
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/address_register
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/burstcount_register
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/first_burst_stalled
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/burst_stalled
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/combi_burst_addr_reg
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/combi_addr_reg
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/write_accepted
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/end_begintransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/end_beginbursttransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/last_burst_transfer_pre
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/last_burst_transfer_reg
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/last_burst_transfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_waitrequest_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_write_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_writeresponserequest_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_read_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_lock_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_chipselect_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_debugaccess_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_address_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_byteenable_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_burstcount_r
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0_m0_translator/av_writedata_r

restart -f ; run 1000 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
# Master has sent out all commands
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_ADDRESS_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_SYMBOL_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_NUMSYMBOLS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_BURSTCOUNT_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_READRESPONSE_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_WRITERESPONSE_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_READ
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_WRITE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_ADDRESS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_BYTE_ENABLE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_BURSTCOUNT
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_READ_DATA
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_READ_DATA_VALID
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_WRITE_DATA
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_BEGIN_TRANSFER
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_BEGIN_BURST_TRANSFER
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_WAIT_REQUEST
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_ARBITERLOCK
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_LOCK
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_DEBUGACCESS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_TRANSACTIONID
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_WRITERESPONSE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_READRESPONSE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/USE_CLKEN
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_REGISTERINCOMINGSIGNALS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_FIX_READ_LATENCY
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_MAX_PENDING_READS
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_BURST_LINEWRAP
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_BURST_BNDR_ONLY
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_CONSTANT_BURST_BEHAVIOR
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_READ_WAIT_TIME
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_WRITE_WAIT_TIME
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/REGISTER_WAITREQUEST
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/VHDL_ID
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/MAX_BURST_SIZE
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_DATA_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/AV_TRANSACTIONID_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/INT_W
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/clk
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/reset
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_waitrequest
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_readdatavalid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_readdata
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_write
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_read
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_address
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_byteenable
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_burstcount
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_beginbursttransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_begintransfer
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writedata
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_arbiterlock
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_lock
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_debugaccess
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_transactionid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_readresponse
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_readid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writeresponserequest
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writeresponsevalid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writeresponse
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writeid
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_clken
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/temp_avm_clken
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/message
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/__drive_request_done
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/__signal_set_clken
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/__clk
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/__command_issued
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/clock_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/clock_counter_snapshot
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/wait_time
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/read_time
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/wait_time_stamp
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/pending_command_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/pending_command_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/pending_command_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/issued_read_command_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/issued_read_command_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/issued_read_command_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/issued_write_command_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/issued_write_command_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/issued_write_command_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/read_response_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/read_response_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/read_response_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/write_response_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/write_response_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/write_response_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/last_request
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/new_command
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/current_command
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/return_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/completed_read_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/completed_write_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/issued_command
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/completed_command
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/completed_read_command
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/completed_write_command
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/command_issued_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/command_completed_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/command_outstanding_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/command_sequence_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/response_timeout
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/command_timeout
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/max_command_queue_size
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/min_command_queue_size
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/temp_write_latency
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/response_time_stamp
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/response_time_stamp_queue
# Drop insertion failed: sim:/tb/dut/u0/mm_master_bfm_0/response_time_stamp_queue
# (vsim-4027) Logging is not supported for Queue item: /tb/dut/u0/mm_master_bfm_0/response_time_stamp_queue 
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/start_construct_complete_write_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/start_construct_complete_read_response
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/temp_read_latency
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/write_response_burst_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/read_response_burst_counter
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_fatal_error
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_read_response_complete
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_write_response_complete
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_response_complete
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_command_issued
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_all_transactions_complete
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_max_command_queue_size
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/signal_min_command_queue_size
restart -f ; run 1000 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                    0: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
# Master has sent out all commands
do run_simulation.tcl
# amm_master_qsys_custom_with_bfm
# amm_master_qsys_custom_with_bfm/simulation
# tb
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] dev_com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# [exec] com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module master_example_test
# 
# Top level modules:
# 	master_example_test
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module test_program
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# ** Warning: test_program.sv(406): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: test_program.sv(418): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# 
# Top level modules:
# 	test_program
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# [exec] elab_debug 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L rst_controller -L custom_module_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L custom_module_0 -L mm_slave_bfm_0 -L mm_master_bfm_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -t ps -novopt tb 
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.tb
# Loading sv_std.std
# Loading work.tb
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.master_example_test
# Loading work.master_example_test
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.amm_master_qsys_custom_with_bfm
# Loading work.amm_master_qsys_custom_with_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0.custom_master_slave
# Loading custom_module_0.custom_master_slave
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_controller
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.test_program
# Loading work.test_program
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_synchronizer
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
# Master sending out non bursting read commands
# Master has sent out all commands
#                45000: FAILURE: verbosity_pkg.abort_simulation: Abort the simulation due to fatal error incident.
# ** Note: $finish    : amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv(185)
#    Time: 45 ns  Iteration: 3  Instance: /tb/dut/u0/mm_master_bfm_0
# 1
# Break in Function abort_simulation at amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv line 185
# Simulation Breakpoint: 1
# Break in Function abort_simulation at amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv line 185
# MACRO ./run_simulation.tcl PAUSED at line 19
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/clk
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/reset
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_write
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_address
add wave -position end  sim:/tb/dut/u0/mm_master_bfm_0/avm_writedata
restart -f ; run 1000 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#                45000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#                45000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
# Master sending out non bursting read commands
# Master has sent out all commands
#                45000: FAILURE: verbosity_pkg.abort_simulation: Abort the simulation due to fatal error incident.
# ** Note: $finish    : amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv(185)
#    Time: 45 ns  Iteration: 3  Instance: /tb/dut/u0/mm_master_bfm_0
# 1
# Break in Function abort_simulation at amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv line 185
do run_simulation.tcl
# amm_master_qsys_custom_with_bfm
# amm_master_qsys_custom_with_bfm/simulation
# tb
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] dev_com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# [exec] com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module master_example_test
# 
# Top level modules:
# 	master_example_test
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module test_program
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# ** Warning: test_program.sv(406): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: test_program.sv(418): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# 
# Top level modules:
# 	test_program
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# [exec] elab_debug 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L rst_controller -L custom_module_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L custom_module_0 -L mm_slave_bfm_0 -L mm_master_bfm_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -t ps -novopt tb 
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.tb
# Loading sv_std.std
# Loading work.tb
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.master_example_test
# Loading work.master_example_test
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.amm_master_qsys_custom_with_bfm
# Loading work.amm_master_qsys_custom_with_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0.custom_master_slave
# Loading custom_module_0.custom_master_slave
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_controller
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.test_program
# Loading work.test_program
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_synchronizer
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
do wave.do
restart -f ; run 100 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
restart -f ; run 500 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
# Master sending out non bursting read commands
# Master has sent out all commands
#               195000: FAILURE: verbosity_pkg.abort_simulation: Abort the simulation due to fatal error incident.
# ** Note: $finish    : amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv(185)
#    Time: 195 ns  Iteration: 3  Instance: /tb/dut/u0/mm_master_bfm_0
# 1
# Break in Function abort_simulation at amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv line 185
do run_simulation.tcl
# amm_master_qsys_custom_with_bfm
# amm_master_qsys_custom_with_bfm/simulation
# tb
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] dev_com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# [exec] com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module master_example_test
# 
# Top level modules:
# 	master_example_test
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module test_program
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# ** Warning: test_program.sv(406): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: test_program.sv(418): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# 
# Top level modules:
# 	test_program
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# [exec] elab_debug 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L rst_controller -L custom_module_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L custom_module_0 -L mm_slave_bfm_0 -L mm_master_bfm_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -t ps -novopt tb 
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.tb
# Loading sv_std.std
# Loading work.tb
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.master_example_test
# Loading work.master_example_test
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.amm_master_qsys_custom_with_bfm
# Loading work.amm_master_qsys_custom_with_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0.custom_master_slave
# Loading custom_module_0.custom_master_slave
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_controller
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.test_program
# Loading work.test_program
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_synchronizer
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
do wave.do
restart -f ; run 100 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
run 100 ns
# Starting master test program
# Master sending out non bursting write commands
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
# Master sending out non bursting read commands
# Master has sent out all commands
#               195000: FAILURE: verbosity_pkg.abort_simulation: Abort the simulation due to fatal error incident.
# ** Note: $finish    : amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv(185)
#    Time: 195 ns  Iteration: 3  Instance: /tb/dut/u0/mm_master_bfm_0
# 1
# Break in Function abort_simulation at amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv line 185
add wave -position end  sim:/tb/dut/u0/reset_reset_n
restart -f ; run 100 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
restart -f ; run 500 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
#               195000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               195000: ERROR: tb.dut.u0.mm_master_bfm_0.push_command: Illegal command while reset asserted
# Master sending out non bursting read commands
# Master has sent out all commands
#               195000: FAILURE: verbosity_pkg.abort_simulation: Abort the simulation due to fatal error incident.
# ** Note: $finish    : amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv(185)
#    Time: 195 ns  Iteration: 3  Instance: /tb/dut/u0/mm_master_bfm_0
# 1
# Break in Function abort_simulation at amm_master_qsys_custom_with_bfm/simulation/submodules/verbosity_pkg.sv line 185
do run_simulation.tcl
# amm_master_qsys_custom_with_bfm
# amm_master_qsys_custom_with_bfm/simulation
# tb
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] dev_com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# [exec] com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module master_example_test
# 
# Top level modules:
# 	master_example_test
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module test_program
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# ** Warning: test_program.sv(406): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: test_program.sv(418): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# 
# Top level modules:
# 	test_program
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# [exec] elab_debug 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L rst_controller -L custom_module_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L custom_module_0 -L mm_slave_bfm_0 -L mm_master_bfm_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -t ps -novopt tb 
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.tb
# Loading sv_std.std
# Loading work.tb
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.master_example_test
# Loading work.master_example_test
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.amm_master_qsys_custom_with_bfm
# Loading work.amm_master_qsys_custom_with_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0.custom_master_slave
# Loading custom_module_0.custom_master_slave
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_controller
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.test_program
# Loading work.test_program
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_synchronizer
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
do wave.do
restart -f ; run 500 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
# Master has sent out all commands
add wave -position end  sim:/tb/dut/u0/custom_module_0/csr_registers
restart -f ; run 500 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
# Master has sent out all commands
do run_simulation.tcl
# amm_master_qsys_custom_with_bfm
# amm_master_qsys_custom_with_bfm/simulation
# tb
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
# [exec] dev_com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_hssi_tx_pma_sub_reg
# -- Compiling module cycloneiv_hssi_tx_pma_sub_out_block
# -- Compiling module cycloneiv_hssi_tx_pma_sub_parallel_register
# -- Compiling module cycloneiv_hssi_tx_pma_sub_ser
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_div_by_2
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_clk_gen
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_sync
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_fsm
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_control
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det_rcv_det_digital
# -- Compiling module cycloneiv_hssi_tx_pma_sub_tx_rx_det
# -- Compiling module cycloneiv_hssi_tx_pma
# -- Compiling module cycloneiv_hssi_rx_pma_sub_deser
# -- Compiling module cycloneiv_hssi_rx_pma_sub_clkdiv
# -- Compiling module cycloneiv_hssi_rx_pma
# -- Compiling module cycloneiv_hssi_pcs_reset
# -- Compiling module cycloneiv_hssi_digi_chnl_hip_spt
# -- Compiling module cycloneiv_hssi_phystatus_generator_fsm
# -- Compiling module cycloneiv_hssi_phystatus_generator
# -- Compiling module cycloneiv_hssi_rx_pipe_interface
# -- Compiling module cycloneiv_hssi_tx_pipe_interface
# -- Compiling module cycloneiv_hssi_q_pipe_interface_top
# -- Compiling module cycloneiv_hssi_tx_digis_txclk_gating
# -- Compiling module cycloneiv_hssi_tx_digi_txclk_ctl
# -- Compiling module cycloneiv_hssi_tx_digis_ram8x49_syn
# -- Compiling module cycloneiv_hssi_tx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_tx_digi_tx_ctrl
# -- Compiling module cycloneiv_hssi_tx_digi_bist_gen
# -- Compiling module cycloneiv_hssi_tx_digi_prbs_gen
# -- Compiling module cycloneiv_hssi_tx_digi_enc_chnl_top
# -- Compiling module cycloneiv_hssi_tx_digi_iq_pipe_tx
# -- Compiling module cycloneiv_hssi_tx_digi
# -- Compiling module cycloneiv_hssi_tx_pcs
# -- Compiling module cycloneiv_hssi_cmu_dprio_map
# -- Compiling module cycloneiv_hssi_cmu_dprio_top
# -- Compiling module cycloneiv_hssi_rx_digis_ph_fifo
# -- Compiling module cycloneiv_hssi_rx_digis_ram16x14_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram20x16_syn
# -- Compiling module cycloneiv_hssi_rx_digis_ram8x70_syn
# -- Compiling module cycloneiv_hssi_rx_digis_rxclk_gating
# -- Compiling module cycloneiv_hssi_rx_digi_rxclk_ctl
# -- Compiling module cycloneiv_hssi_rx_digi_auto_speed_neg
# -- Compiling module cycloneiv_hssi_rx_digi_bist_ver
# -- Compiling module cycloneiv_hssi_rx_digi_cdr_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_comp_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_rx_ctrl
# -- Compiling module cycloneiv_hssi_rx_digi_dec_chnl_top
# -- Compiling module cycloneiv_hssi_rx_digi_dskw_fifo
# -- Compiling module cycloneiv_hssi_rx_digi_freqdet
# -- Compiling module cycloneiv_hssi_rx_digi_eii_module
# -- Compiling module cycloneiv_hssi_rx_digi_pcs_channel_testbus
# -- Compiling module cycloneiv_hssi_rx_digi_iq_pipe_rx
# -- Compiling module cycloneiv_hssi_rx_digi_prbs_ver
# -- Compiling module cycloneiv_hssi_rx_digi_wordalign
# -- Compiling module cycloneiv_hssi_rx_digi
# -- Compiling module cycloneiv_hssi_rx_pcs
# -- Compiling module cycloneiv_hssi_dskw_sm
# -- Compiling module cycloneiv_hssi_tx_sm
# -- Compiling module cycloneiv_hssi_rcv_sm
# -- Compiling module cycloneiv_hssi_cmu_chnl_reset
# -- Compiling module cycloneiv_hssi_cmu_quad_reset
# -- Compiling module cycloneiv_hssi_cmu_auto_speed_neg
# -- Compiling module cycloneiv_hssi_cmu_clk_gating
# -- Compiling module cycloneiv_hssi_cmu_clk_ctl
# -- Compiling module cycloneiv_hssi_cmu_rx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_rxclk_gating
# -- Compiling module cycloneiv_hssi_cmu_rxclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_tx_ctrl
# -- Compiling module cycloneiv_hssi_cmu_txclk_gating
# -- Compiling module cycloneiv_hssi_cmu_txclk_ctl
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit
# -- Compiling module cycloneiv_hssi_cmu_dprio_16bit_pma
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_chnl
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_chnl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_status
# -- Compiling module cycloneiv_hssi_cmu_dprio_addr
# -- Compiling module cycloneiv_hssi_cmu_dprio_cnt
# -- Compiling module cycloneiv_hssi_cmu_dprio_ctl_data
# -- Compiling module cycloneiv_hssi_cmu_dprio_sm
# -- Compiling module cycloneiv_hssi_cmu_dprio_reg_centrl
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_bus_out_mux
# -- Compiling module cycloneiv_hssi_cmu_dprio_centrl_top
# -- Compiling module cycloneiv_hssi_cmu_dprio_map_index
# -- Compiling module cycloneiv_hssi_cmu
# -- Compiling module cycloneiv_hssi_calibration_block
# 
# Top level modules:
# 	cycloneiv_hssi_tx_pma
# 	cycloneiv_hssi_rx_pma
# 	cycloneiv_hssi_tx_pcs
# 	cycloneiv_hssi_rx_pcs
# 	cycloneiv_hssi_cmu_dprio_centrl_top
# 	cycloneiv_hssi_cmu
# 	cycloneiv_hssi_calibration_block
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module cycloneiv_pciehip_param
# -- Compiling module cycloneiv_pciehip_clkmux
# -- Compiling module cycloneiv_pciehip_dprio_bit
# -- Compiling module cycloneiv_pciehip_dprio_16bit
# -- Compiling module cycloneiv_pciehip_dprio_addr
# -- Compiling module cycloneiv_pciehip_dprio_cnt
# -- Compiling module cycloneiv_pciehip_dprio_ctl_data
# -- Compiling module cycloneiv_pciehip_dprio_sm
# -- Compiling module cycloneiv_pciehip_dprio_bus_out_mux
# -- Compiling module cycloneiv_pciehip_dprio_reg
# -- Compiling module cycloneiv_pciehip_dprio_reg_top
# -- Compiling module cycloneiv_pciehip_hip_dprio_top
# -- Compiling module cycloneiv_pciehip_compute_bit
# -- Compiling module cycloneiv_pciehip_ecc_gen
# -- Compiling module cycloneiv_pciehip_ecc_chk
# -- Compiling module cycloneiv_pciehip_ecc_decoder
# -- Compiling module cycloneiv_pciehip_pulse_ext
# -- Compiling module cycloneiv_pciehip_hip_mram
# -- Compiling module cycloneiv_pciehip_mram_top
# -- Compiling module cycloneiv_pciehip_pciexp_dcfiforam
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rtry
# -- Compiling module cycloneiv_pciehip_pciexp_dcram_rxvc
# -- Compiling module cycloneiv_pciehip_iei_detect
# -- Compiling module cycloneiv_pciehip_pciexp_top_hip
# -- Compiling module cycloneiv_pciehip_hip_top
# -- Compiling module cycloneiv_hssi_pcie_hip
# 
# Top level modules:
# 	cycloneiv_hssi_pcie_hip
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling UDP CYCLONEIV_PRIM_DFFE
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIV_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneiv_dffe
# -- Compiling module cycloneiv_mux21
# -- Compiling module cycloneiv_mux41
# -- Compiling module cycloneiv_and1
# -- Compiling module cycloneiv_and16
# -- Compiling module cycloneiv_bmux21
# -- Compiling module cycloneiv_b17mux21
# -- Compiling module cycloneiv_nmux21
# -- Compiling module cycloneiv_b5mux21
# -- Compiling module cycloneiv_latch
# -- Compiling module cycloneiv_routing_wire
# -- Compiling module cycloneiv_lcell_comb
# -- Compiling module cycloneiv_io_ibuf
# -- Compiling module cycloneiv_io_obuf
# -- Compiling module cycloneiv_ddio_out
# -- Compiling module cycloneiv_ddio_oe
# -- Compiling module cycloneiv_ff
# -- Compiling module cycloneiv_ram_pulse_generator
# -- Compiling module cycloneiv_ram_register
# -- Compiling module cycloneiv_ram_block
# -- Compiling module cycloneiv_mac_data_reg
# -- Compiling module cycloneiv_mac_sign_reg
# -- Compiling module cycloneiv_mac_mult_internal
# -- Compiling module cycloneiv_mac_mult
# -- Compiling module cycloneiv_mac_out
# -- Compiling module cycloneiv_io_pad
# -- Compiling module cycloneiv_ena_reg
# -- Compiling module cycloneiv_clkctrl
# -- Compiling module cycloneiv_pseudo_diff_out
# -- Compiling module cycloneiv_rublock
# -- Compiling module cycloneiv_termination_ctrl
# -- Compiling module cycloneiv_termination_rupdn
# -- Compiling module cycloneiv_termination
# -- Compiling module cycloneiv_jtag
# -- Compiling module cycloneiv_crcblock
# -- Compiling module cycloneiv_oscillator
# -- Compiling module cycloneiv_controller
# -- Compiling module cycloneiv_m_cntr
# -- Compiling module cycloneiv_n_cntr
# -- Compiling module cycloneiv_scale_cntr
# -- Compiling module cycloneiv_post_divider
# -- Compiling module cycloneiv_pll_reg
# -- Compiling module cycloneiv_pll
# 
# Top level modules:
# 	cycloneiv_dffe
# 	cycloneiv_and1
# 	cycloneiv_and16
# 	cycloneiv_bmux21
# 	cycloneiv_b17mux21
# 	cycloneiv_nmux21
# 	cycloneiv_b5mux21
# 	cycloneiv_lcell_comb
# 	cycloneiv_io_ibuf
# 	cycloneiv_io_obuf
# 	cycloneiv_ddio_out
# 	cycloneiv_ddio_oe
# 	cycloneiv_ff
# 	cycloneiv_ram_block
# 	cycloneiv_mac_mult
# 	cycloneiv_mac_out
# 	cycloneiv_io_pad
# 	cycloneiv_clkctrl
# 	cycloneiv_pseudo_diff_out
# 	cycloneiv_rublock
# 	cycloneiv_termination
# 	cycloneiv_jtag
# 	cycloneiv_crcblock
# 	cycloneiv_oscillator
# 	cycloneiv_controller
# 	cycloneiv_pll_reg
# 	cycloneiv_pll
# [exec] com 
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module custom_master_slave
# 
# Top level modules:
# 	custom_master_slave
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module amm_master_qsys_custom_with_bfm
# 
# Top level modules:
# 	amm_master_qsys_custom_with_bfm
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module master_example_test
# 
# Top level modules:
# 	master_example_test
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module test_program
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# -- Importing package altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# ** Warning: test_program.sv(406): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: test_program.sv(418): (vlog-LRM-2897) Using non-standard foreach loop variable list syntax.
# 
# Top level modules:
# 	test_program
# Model Technology ModelSim SE-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# [exec] elab_debug 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L rst_controller -L custom_module_0_avalon_slave_translator -L mm_master_bfm_0_m0_translator -L custom_module_0 -L mm_slave_bfm_0 -L mm_master_bfm_0 -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -t ps -novopt tb 
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.tb
# Loading sv_std.std
# Loading work.tb
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.master_example_test
# Loading work.master_example_test
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.amm_master_qsys_custom_with_bfm
# Loading work.amm_master_qsys_custom_with_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0.custom_master_slave
# Loading custom_module_0.custom_master_slave
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_controller
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/work.test_program
# Loading work.test_program
# Refreshing /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm/libraries/rst_controller.altera_reset_synchronizer
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
do wave.do
add wave -position end  sim:/tb/dut/u0/custom_module_0/csr_registers
# Can't move the Now cursor.
add wave -position 2  sim:/tb/dut/u0/mm_master_bfm_0/avm_readdata
add wave -position 3  sim:/tb/dut/u0/mm_master_bfm_0/avm_read

save wave.do
# invalid command name "save"
restart -f ; run 1000 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master has sent out all commands
run 1000 ns
#              1015000: ERROR: wrong burstcount, expected 0x got 1
#              1015000: ERROR: wrong read data, expected 0xxxxxxxx got 462df78c
#              1035000: ERROR: wrong burstcount, expected 0x got 1
#              1035000: ERROR: wrong read data, expected 0xxxxxxxx got 462df78c
#              1075000: ERROR: wrong burstcount, expected 0x got 1
#              1075000: ERROR: wrong read data, expected 0xxxxxxxx got e33724c6
#              1135000: ERROR: wrong burstcount, expected 0x got 1
#              1135000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1205000: ERROR: wrong burstcount, expected 0x got 1
#              1205000: ERROR: wrong read data, expected 0xxxxxxxx got 0
#              1245000: ERROR: wrong burstcount, expected 0x got 1
#              1245000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1325000: ERROR: wrong burstcount, expected 0x got 1
#              1325000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1375000: ERROR: wrong burstcount, expected 0x got 1
#              1375000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1435000: ERROR: wrong burstcount, expected 0x got 1
#              1435000: ERROR: wrong read data, expected 0xxxxxxxx got 0
#              1485000: ERROR: wrong burstcount, expected 0x got 1
#              1485000: ERROR: wrong read data, expected 0xxxxxxxx got 462df78c
add wave -position end  sim:/tb/dut/u0/custom_module_0/slave_chipselect
restart -f ; run 1000 ns
# Loading sv_std.std
# Loading work.tb
# Loading work.master_example_test
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading altera_avalon_vip_pkgs_lib.avalon_mm_pkg
# Loading mm_master_bfm_0.altera_avalon_mm_master_bfm
# Loading mm_slave_bfm_0.altera_avalon_mm_slave_bfm
# Loading custom_module_0.custom_master_slave
# Loading mm_master_bfm_0_m0_translator.altera_merlin_master_translator
# Loading custom_module_0_avalon_slave_translator.altera_merlin_slave_translator
# Loading work.test_program
# ** Warning: (vsim-3015) tb.sv(21): [PCDPC] - Port size (27 or 27) does not match connection size (26) for port 'rdwr_address'. The port definition is at: master_example_test.sv(6).
#         Region: /tb/dut
# ** Warning: (vsim-3017) master_example_test.sv(15): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /tb/dut/u0
# ** Warning: (vsim-3015) master_example_test.sv(15): [PCDPC] - Port size (26 or 26) does not match connection size (27) for port 'custom_module_conduit_rdwr_address'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(11).
#         Region: /tb/dut/u0
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_add_data_sel'.
# ** Warning: (vsim-3722) master_example_test.sv(15): [TFMPC] - Missing connection for port 'custom_module_conduit_display_data'.
# ** Warning: (vsim-3015) amm_master_qsys_custom_with_bfm/simulation/amm_master_qsys_custom_with_bfm.v(211): [PCDPC] - Port size (32 or 32) does not match connection size (26) for port 'display_data'. The port definition is at: amm_master_qsys_custom_with_bfm/simulation/submodules/custom_master_slave.sv(19).
#         Region: /tb/dut/u0/custom_module_0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: - Hello from altera_avalon_mm_master_bfm
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_ADDRESS_W             = 32
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_master_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: - Hello from altera_avalon_mm_slave_bfm
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_ADDRESS_W             = 24
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_SYMBOL_W              = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_NUMSYMBOLS            = 4
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_BURSTCOUNT_W          = 3
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READRESPONSE_W        = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITERESPONSE_W       = 8
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   REGISTER_WAITREQUEST     = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_FIX_READ_LATENCY      = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_MAX_PENDING_READS     = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_READ_WAIT_TIME        = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   AV_WRITE_WAIT_TIME       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ                 = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE                = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_ADDRESS              = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BYTE_ENABLE          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BURSTCOUNT           = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA            = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READ_DATA_VALID      = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITE_DATA           = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_TRANSFER       = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_BEGIN_BURST_TRANSFER = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WAIT_REQUEST         = 1
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_LOCK                 = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_DEBUGACCESS          = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_TRANSACTIONID        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_WRITERESPONSE        = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_READRESPONSE         = 0
#                    0: INFO: tb.dut.u0.mm_slave_bfm_0.__hello: -   USE_CLKEN                = 0
#                    0: INFO: ------------------------------------------------------------
#                    0:  verbosity_pkg.set_verbosity: Setting Verbosity level=4 (VERBOSITY_INFO)
# Starting master test program
# Master sending out non bursting write commands
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master sending out non bursting read commands
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
#               295000: WARNING: tb.dut.u0.mm_master_bfm_0.set_command_burst_count: USE_BURSTCOUNT set to false. Burst Count value forced to 1
# Master has sent out all commands
run 1000 ns
#              1015000: ERROR: wrong burstcount, expected 0x got 1
#              1015000: ERROR: wrong read data, expected 0xxxxxxxx got 462df78c
#              1035000: ERROR: wrong burstcount, expected 0x got 1
#              1035000: ERROR: wrong read data, expected 0xxxxxxxx got 462df78c
#              1075000: ERROR: wrong burstcount, expected 0x got 1
#              1075000: ERROR: wrong read data, expected 0xxxxxxxx got e33724c6
#              1135000: ERROR: wrong burstcount, expected 0x got 1
#              1135000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1205000: ERROR: wrong burstcount, expected 0x got 1
#              1205000: ERROR: wrong read data, expected 0xxxxxxxx got 0
#              1245000: ERROR: wrong burstcount, expected 0x got 1
#              1245000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1325000: ERROR: wrong burstcount, expected 0x got 1
#              1325000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1375000: ERROR: wrong burstcount, expected 0x got 1
#              1375000: ERROR: wrong read data, expected 0xxxxxxxx got 46df998d
#              1435000: ERROR: wrong burstcount, expected 0x got 1
#              1435000: ERROR: wrong read data, expected 0xxxxxxxx got 0
#              1485000: ERROR: wrong burstcount, expected 0x got 1
#              1485000: ERROR: wrong read data, expected 0xxxxxxxx got 462df78c
pwd
# /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/demo_using_bfm
