

================================================================
== Vitis HLS Report for 'run_test_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Tue Sep 27 15:13:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.031 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       67|  1.020 us|  1.340 us|   51|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_37_1  |       49|       64|        49|          1|          1|  1 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 1
  Pipeline-0 : II = 1, D = 49, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 52 2 
51 --> 
52 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 53 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 54 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 55 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 56 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 57 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%icmp_ln56_22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_22"   --->   Operation 58 'read' 'icmp_ln56_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln56_15_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_15"   --->   Operation 59 'read' 'bitcast_ln56_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%regions_16_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_7"   --->   Operation 60 'read' 'regions_16_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%regions_15_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_7"   --->   Operation 61 'read' 'regions_15_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%regions_14_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_7"   --->   Operation 62 'read' 'regions_14_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%regions_13_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_7"   --->   Operation 63 'read' 'regions_13_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%regions_12_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_7"   --->   Operation 64 'read' 'regions_12_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%regions_11_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_7"   --->   Operation 65 'read' 'regions_11_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%regions_10_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_7"   --->   Operation 66 'read' 'regions_10_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%regions_9_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_7"   --->   Operation 67 'read' 'regions_9_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%regions_8_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_7"   --->   Operation 68 'read' 'regions_8_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%regions_7_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_7"   --->   Operation 69 'read' 'regions_7_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%regions_6_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_7"   --->   Operation 70 'read' 'regions_6_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%regions_5_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_7"   --->   Operation 71 'read' 'regions_5_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%regions_4_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_7"   --->   Operation 72 'read' 'regions_4_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%regions_3_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_7"   --->   Operation 73 'read' 'regions_3_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%regions_2_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_7"   --->   Operation 74 'read' 'regions_2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%regions_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_7"   --->   Operation 75 'read' 'regions_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%regions_48_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_7"   --->   Operation 76 'read' 'regions_48_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%regions_47_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_7"   --->   Operation 77 'read' 'regions_47_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%regions_46_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_7"   --->   Operation 78 'read' 'regions_46_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%regions_45_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_7"   --->   Operation 79 'read' 'regions_45_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%regions_44_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_7"   --->   Operation 80 'read' 'regions_44_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%regions_43_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_7"   --->   Operation 81 'read' 'regions_43_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%regions_42_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_7"   --->   Operation 82 'read' 'regions_42_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%regions_41_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_7"   --->   Operation 83 'read' 'regions_41_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%regions_40_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_7"   --->   Operation 84 'read' 'regions_40_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%regions_39_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_7"   --->   Operation 85 'read' 'regions_39_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%regions_38_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_7"   --->   Operation 86 'read' 'regions_38_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%regions_37_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_7"   --->   Operation 87 'read' 'regions_37_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%regions_36_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_7"   --->   Operation 88 'read' 'regions_36_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%regions_35_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_7"   --->   Operation 89 'read' 'regions_35_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%regions_34_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_7"   --->   Operation 90 'read' 'regions_34_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%regions_33_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_7"   --->   Operation 91 'read' 'regions_33_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%regions_32_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_7"   --->   Operation 92 'read' 'regions_32_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%regions_31_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_7"   --->   Operation 93 'read' 'regions_31_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%regions_30_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_7"   --->   Operation 94 'read' 'regions_30_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%regions_29_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_7"   --->   Operation 95 'read' 'regions_29_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%regions_28_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_7"   --->   Operation 96 'read' 'regions_28_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%regions_27_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_7"   --->   Operation 97 'read' 'regions_27_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%regions_26_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_7"   --->   Operation 98 'read' 'regions_26_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%regions_25_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_7"   --->   Operation 99 'read' 'regions_25_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%regions_24_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_7"   --->   Operation 100 'read' 'regions_24_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%regions_23_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_7"   --->   Operation 101 'read' 'regions_23_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%regions_22_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_7"   --->   Operation 102 'read' 'regions_22_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%regions_21_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_7"   --->   Operation 103 'read' 'regions_21_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%regions_20_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_7"   --->   Operation 104 'read' 'regions_20_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%regions_19_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_7"   --->   Operation 105 'read' 'regions_19_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%regions_18_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_7"   --->   Operation 106 'read' 'regions_18_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%regions_17_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_7"   --->   Operation 107 'read' 'regions_17_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 108 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%icmp_ln56_19_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_19"   --->   Operation 109 'read' 'icmp_ln56_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln56_13_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_13"   --->   Operation 110 'read' 'bitcast_ln56_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%regions_16_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_6"   --->   Operation 111 'read' 'regions_16_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%regions_15_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_6"   --->   Operation 112 'read' 'regions_15_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%regions_14_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_6"   --->   Operation 113 'read' 'regions_14_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%regions_13_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_6"   --->   Operation 114 'read' 'regions_13_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%regions_12_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_6"   --->   Operation 115 'read' 'regions_12_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%regions_11_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_6"   --->   Operation 116 'read' 'regions_11_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%regions_10_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_6"   --->   Operation 117 'read' 'regions_10_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%regions_9_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_6"   --->   Operation 118 'read' 'regions_9_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%regions_8_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_6"   --->   Operation 119 'read' 'regions_8_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%regions_7_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_6"   --->   Operation 120 'read' 'regions_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%regions_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_6"   --->   Operation 121 'read' 'regions_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%regions_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_6"   --->   Operation 122 'read' 'regions_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%regions_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_6"   --->   Operation 123 'read' 'regions_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%regions_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_6"   --->   Operation 124 'read' 'regions_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%regions_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_6"   --->   Operation 125 'read' 'regions_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%regions_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_6"   --->   Operation 126 'read' 'regions_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%regions_48_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_6"   --->   Operation 127 'read' 'regions_48_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%regions_47_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_6"   --->   Operation 128 'read' 'regions_47_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%regions_46_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_6"   --->   Operation 129 'read' 'regions_46_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%regions_45_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_6"   --->   Operation 130 'read' 'regions_45_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%regions_44_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_6"   --->   Operation 131 'read' 'regions_44_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%regions_43_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_6"   --->   Operation 132 'read' 'regions_43_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%regions_42_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_6"   --->   Operation 133 'read' 'regions_42_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%regions_41_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_6"   --->   Operation 134 'read' 'regions_41_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%regions_40_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_6"   --->   Operation 135 'read' 'regions_40_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%regions_39_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_6"   --->   Operation 136 'read' 'regions_39_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%regions_38_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_6"   --->   Operation 137 'read' 'regions_38_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%regions_37_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_6"   --->   Operation 138 'read' 'regions_37_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%regions_36_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_6"   --->   Operation 139 'read' 'regions_36_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%regions_35_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_6"   --->   Operation 140 'read' 'regions_35_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%regions_34_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_6"   --->   Operation 141 'read' 'regions_34_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%regions_33_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_6"   --->   Operation 142 'read' 'regions_33_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%regions_32_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_6"   --->   Operation 143 'read' 'regions_32_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%regions_31_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_6"   --->   Operation 144 'read' 'regions_31_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%regions_30_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_6"   --->   Operation 145 'read' 'regions_30_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%regions_29_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_6"   --->   Operation 146 'read' 'regions_29_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%regions_28_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_6"   --->   Operation 147 'read' 'regions_28_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%regions_27_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_6"   --->   Operation 148 'read' 'regions_27_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%regions_26_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_6"   --->   Operation 149 'read' 'regions_26_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%regions_25_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_6"   --->   Operation 150 'read' 'regions_25_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%regions_24_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_6"   --->   Operation 151 'read' 'regions_24_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%regions_23_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_6"   --->   Operation 152 'read' 'regions_23_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%regions_22_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_6"   --->   Operation 153 'read' 'regions_22_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%regions_21_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_6"   --->   Operation 154 'read' 'regions_21_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%regions_20_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_6"   --->   Operation 155 'read' 'regions_20_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%regions_19_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_6"   --->   Operation 156 'read' 'regions_19_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%regions_18_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_6"   --->   Operation 157 'read' 'regions_18_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%regions_17_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_6"   --->   Operation 158 'read' 'regions_17_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 159 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%icmp_ln56_15_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_15"   --->   Operation 160 'read' 'icmp_ln56_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln56_11_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_11"   --->   Operation 161 'read' 'bitcast_ln56_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%regions_16_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_5"   --->   Operation 162 'read' 'regions_16_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%regions_15_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_5"   --->   Operation 163 'read' 'regions_15_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%regions_14_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_5"   --->   Operation 164 'read' 'regions_14_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%regions_13_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_5"   --->   Operation 165 'read' 'regions_13_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%regions_12_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_5"   --->   Operation 166 'read' 'regions_12_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%regions_11_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_5"   --->   Operation 167 'read' 'regions_11_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%regions_10_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_5"   --->   Operation 168 'read' 'regions_10_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%regions_9_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_5"   --->   Operation 169 'read' 'regions_9_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%regions_8_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_5"   --->   Operation 170 'read' 'regions_8_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%regions_7_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_5"   --->   Operation 171 'read' 'regions_7_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%regions_6_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_5"   --->   Operation 172 'read' 'regions_6_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%regions_5_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_5"   --->   Operation 173 'read' 'regions_5_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%regions_4_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_5"   --->   Operation 174 'read' 'regions_4_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%regions_3_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_5"   --->   Operation 175 'read' 'regions_3_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%regions_2_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_5"   --->   Operation 176 'read' 'regions_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%regions_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_5"   --->   Operation 177 'read' 'regions_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%regions_48_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_5"   --->   Operation 178 'read' 'regions_48_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%regions_47_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_5"   --->   Operation 179 'read' 'regions_47_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%regions_46_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_5"   --->   Operation 180 'read' 'regions_46_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%regions_45_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_5"   --->   Operation 181 'read' 'regions_45_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%regions_44_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_5"   --->   Operation 182 'read' 'regions_44_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%regions_43_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_5"   --->   Operation 183 'read' 'regions_43_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%regions_42_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_5"   --->   Operation 184 'read' 'regions_42_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%regions_41_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_5"   --->   Operation 185 'read' 'regions_41_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%regions_40_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_5"   --->   Operation 186 'read' 'regions_40_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%regions_39_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_5"   --->   Operation 187 'read' 'regions_39_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%regions_38_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_5"   --->   Operation 188 'read' 'regions_38_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%regions_37_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_5"   --->   Operation 189 'read' 'regions_37_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%regions_36_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_5"   --->   Operation 190 'read' 'regions_36_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%regions_35_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_5"   --->   Operation 191 'read' 'regions_35_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%regions_34_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_5"   --->   Operation 192 'read' 'regions_34_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%regions_33_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_5"   --->   Operation 193 'read' 'regions_33_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%regions_32_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_5"   --->   Operation 194 'read' 'regions_32_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%regions_31_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_5"   --->   Operation 195 'read' 'regions_31_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%regions_30_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_5"   --->   Operation 196 'read' 'regions_30_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%regions_29_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_5"   --->   Operation 197 'read' 'regions_29_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%regions_28_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_5"   --->   Operation 198 'read' 'regions_28_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%regions_27_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_5"   --->   Operation 199 'read' 'regions_27_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%regions_26_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_5"   --->   Operation 200 'read' 'regions_26_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%regions_25_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_5"   --->   Operation 201 'read' 'regions_25_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%regions_24_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_5"   --->   Operation 202 'read' 'regions_24_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%regions_23_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_5"   --->   Operation 203 'read' 'regions_23_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%regions_22_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_5"   --->   Operation 204 'read' 'regions_22_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%regions_21_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_5"   --->   Operation 205 'read' 'regions_21_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%regions_20_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_5"   --->   Operation 206 'read' 'regions_20_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%regions_19_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_5"   --->   Operation 207 'read' 'regions_19_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%regions_18_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_5"   --->   Operation 208 'read' 'regions_18_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%regions_17_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_5"   --->   Operation 209 'read' 'regions_17_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 210 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%icmp_ln56_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_14"   --->   Operation 211 'read' 'icmp_ln56_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln56_9_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_9"   --->   Operation 212 'read' 'bitcast_ln56_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%regions_16_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_4"   --->   Operation 213 'read' 'regions_16_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%regions_15_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_4"   --->   Operation 214 'read' 'regions_15_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%regions_14_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_4"   --->   Operation 215 'read' 'regions_14_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%regions_13_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_4"   --->   Operation 216 'read' 'regions_13_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%regions_12_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_4"   --->   Operation 217 'read' 'regions_12_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%regions_11_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_4"   --->   Operation 218 'read' 'regions_11_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%regions_10_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_4"   --->   Operation 219 'read' 'regions_10_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%regions_9_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_4"   --->   Operation 220 'read' 'regions_9_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%regions_8_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_4"   --->   Operation 221 'read' 'regions_8_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%regions_7_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_4"   --->   Operation 222 'read' 'regions_7_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%regions_6_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_4"   --->   Operation 223 'read' 'regions_6_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%regions_5_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_4"   --->   Operation 224 'read' 'regions_5_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%regions_4_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_4"   --->   Operation 225 'read' 'regions_4_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%regions_3_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_4"   --->   Operation 226 'read' 'regions_3_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%regions_2_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_4"   --->   Operation 227 'read' 'regions_2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%regions_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_4"   --->   Operation 228 'read' 'regions_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%regions_48_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_4"   --->   Operation 229 'read' 'regions_48_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%regions_47_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_4"   --->   Operation 230 'read' 'regions_47_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%regions_46_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_4"   --->   Operation 231 'read' 'regions_46_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%regions_45_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_4"   --->   Operation 232 'read' 'regions_45_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%regions_44_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_4"   --->   Operation 233 'read' 'regions_44_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%regions_43_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_4"   --->   Operation 234 'read' 'regions_43_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%regions_42_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_4"   --->   Operation 235 'read' 'regions_42_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%regions_41_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_4"   --->   Operation 236 'read' 'regions_41_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%regions_40_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_4"   --->   Operation 237 'read' 'regions_40_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%regions_39_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_4"   --->   Operation 238 'read' 'regions_39_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%regions_38_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_4"   --->   Operation 239 'read' 'regions_38_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%regions_37_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_4"   --->   Operation 240 'read' 'regions_37_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%regions_36_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_4"   --->   Operation 241 'read' 'regions_36_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%regions_35_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_4"   --->   Operation 242 'read' 'regions_35_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%regions_34_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_4"   --->   Operation 243 'read' 'regions_34_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%regions_33_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_4"   --->   Operation 244 'read' 'regions_33_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%regions_32_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_4"   --->   Operation 245 'read' 'regions_32_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%regions_31_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_4"   --->   Operation 246 'read' 'regions_31_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%regions_30_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_4"   --->   Operation 247 'read' 'regions_30_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%regions_29_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_4"   --->   Operation 248 'read' 'regions_29_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%regions_28_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_4"   --->   Operation 249 'read' 'regions_28_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%regions_27_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_4"   --->   Operation 250 'read' 'regions_27_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%regions_26_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_4"   --->   Operation 251 'read' 'regions_26_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%regions_25_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_4"   --->   Operation 252 'read' 'regions_25_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%regions_24_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_4"   --->   Operation 253 'read' 'regions_24_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%regions_23_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_4"   --->   Operation 254 'read' 'regions_23_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%regions_22_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_4"   --->   Operation 255 'read' 'regions_22_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%regions_21_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_4"   --->   Operation 256 'read' 'regions_21_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%regions_20_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_4"   --->   Operation 257 'read' 'regions_20_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%regions_19_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_4"   --->   Operation 258 'read' 'regions_19_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%regions_18_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_4"   --->   Operation 259 'read' 'regions_18_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%regions_17_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_4"   --->   Operation 260 'read' 'regions_17_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 261 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%icmp_ln56_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_11"   --->   Operation 262 'read' 'icmp_ln56_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln56_7_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_7"   --->   Operation 263 'read' 'bitcast_ln56_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%regions_16_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_3"   --->   Operation 264 'read' 'regions_16_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%regions_15_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_3"   --->   Operation 265 'read' 'regions_15_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%regions_14_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_3"   --->   Operation 266 'read' 'regions_14_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%regions_13_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_3"   --->   Operation 267 'read' 'regions_13_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%regions_12_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_3"   --->   Operation 268 'read' 'regions_12_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%regions_11_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_3"   --->   Operation 269 'read' 'regions_11_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%regions_10_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_3"   --->   Operation 270 'read' 'regions_10_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%regions_9_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_3"   --->   Operation 271 'read' 'regions_9_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%regions_8_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_3"   --->   Operation 272 'read' 'regions_8_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%regions_7_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_3"   --->   Operation 273 'read' 'regions_7_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%regions_6_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_3"   --->   Operation 274 'read' 'regions_6_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%regions_5_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_3"   --->   Operation 275 'read' 'regions_5_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%regions_4_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_3"   --->   Operation 276 'read' 'regions_4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%regions_3_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_3"   --->   Operation 277 'read' 'regions_3_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%regions_2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_3"   --->   Operation 278 'read' 'regions_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%regions_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_3"   --->   Operation 279 'read' 'regions_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%regions_48_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_3"   --->   Operation 280 'read' 'regions_48_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%regions_47_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_3"   --->   Operation 281 'read' 'regions_47_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%regions_46_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_3"   --->   Operation 282 'read' 'regions_46_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%regions_45_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_3"   --->   Operation 283 'read' 'regions_45_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%regions_44_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_3"   --->   Operation 284 'read' 'regions_44_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%regions_43_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_3"   --->   Operation 285 'read' 'regions_43_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%regions_42_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_3"   --->   Operation 286 'read' 'regions_42_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%regions_41_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_3"   --->   Operation 287 'read' 'regions_41_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%regions_40_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_3"   --->   Operation 288 'read' 'regions_40_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%regions_39_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_3"   --->   Operation 289 'read' 'regions_39_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%regions_38_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_3"   --->   Operation 290 'read' 'regions_38_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%regions_37_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_3"   --->   Operation 291 'read' 'regions_37_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%regions_36_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_3"   --->   Operation 292 'read' 'regions_36_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%regions_35_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_3"   --->   Operation 293 'read' 'regions_35_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%regions_34_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_3"   --->   Operation 294 'read' 'regions_34_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%regions_33_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_3"   --->   Operation 295 'read' 'regions_33_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%regions_32_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_3"   --->   Operation 296 'read' 'regions_32_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%regions_31_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_3"   --->   Operation 297 'read' 'regions_31_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%regions_30_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_3"   --->   Operation 298 'read' 'regions_30_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%regions_29_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_3"   --->   Operation 299 'read' 'regions_29_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%regions_28_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_3"   --->   Operation 300 'read' 'regions_28_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%regions_27_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_3"   --->   Operation 301 'read' 'regions_27_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%regions_26_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_3"   --->   Operation 302 'read' 'regions_26_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%regions_25_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_3"   --->   Operation 303 'read' 'regions_25_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%regions_24_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_3"   --->   Operation 304 'read' 'regions_24_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%regions_23_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_3"   --->   Operation 305 'read' 'regions_23_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%regions_22_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_3"   --->   Operation 306 'read' 'regions_22_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%regions_21_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_3"   --->   Operation 307 'read' 'regions_21_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%regions_20_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_3"   --->   Operation 308 'read' 'regions_20_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%regions_19_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_3"   --->   Operation 309 'read' 'regions_19_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%regions_18_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_3"   --->   Operation 310 'read' 'regions_18_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%regions_17_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_3"   --->   Operation 311 'read' 'regions_17_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 312 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%icmp_ln56_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_7"   --->   Operation 313 'read' 'icmp_ln56_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln56_5_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_5"   --->   Operation 314 'read' 'bitcast_ln56_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%regions_16_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_2"   --->   Operation 315 'read' 'regions_16_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%regions_15_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_2"   --->   Operation 316 'read' 'regions_15_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%regions_14_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_2"   --->   Operation 317 'read' 'regions_14_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%regions_13_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_2"   --->   Operation 318 'read' 'regions_13_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%regions_12_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_2"   --->   Operation 319 'read' 'regions_12_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%regions_11_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_2"   --->   Operation 320 'read' 'regions_11_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%regions_10_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_2"   --->   Operation 321 'read' 'regions_10_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%regions_9_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_2"   --->   Operation 322 'read' 'regions_9_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%regions_8_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_2"   --->   Operation 323 'read' 'regions_8_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%regions_7_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_2"   --->   Operation 324 'read' 'regions_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%regions_6_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_2"   --->   Operation 325 'read' 'regions_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%regions_5_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_2"   --->   Operation 326 'read' 'regions_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%regions_4_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_2"   --->   Operation 327 'read' 'regions_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%regions_3_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_2"   --->   Operation 328 'read' 'regions_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%regions_2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_2"   --->   Operation 329 'read' 'regions_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%regions_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_2"   --->   Operation 330 'read' 'regions_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%regions_48_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_2"   --->   Operation 331 'read' 'regions_48_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%regions_47_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_2"   --->   Operation 332 'read' 'regions_47_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%regions_46_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_2"   --->   Operation 333 'read' 'regions_46_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%regions_45_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_2"   --->   Operation 334 'read' 'regions_45_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%regions_44_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_2"   --->   Operation 335 'read' 'regions_44_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%regions_43_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_2"   --->   Operation 336 'read' 'regions_43_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%regions_42_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_2"   --->   Operation 337 'read' 'regions_42_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%regions_41_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_2"   --->   Operation 338 'read' 'regions_41_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%regions_40_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_2"   --->   Operation 339 'read' 'regions_40_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%regions_39_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_2"   --->   Operation 340 'read' 'regions_39_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%regions_38_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_2"   --->   Operation 341 'read' 'regions_38_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%regions_37_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_2"   --->   Operation 342 'read' 'regions_37_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%regions_36_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_2"   --->   Operation 343 'read' 'regions_36_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%regions_35_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_2"   --->   Operation 344 'read' 'regions_35_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%regions_34_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_2"   --->   Operation 345 'read' 'regions_34_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%regions_33_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_2"   --->   Operation 346 'read' 'regions_33_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%regions_32_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_2"   --->   Operation 347 'read' 'regions_32_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%regions_31_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_2"   --->   Operation 348 'read' 'regions_31_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%regions_30_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_2"   --->   Operation 349 'read' 'regions_30_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%regions_29_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_2"   --->   Operation 350 'read' 'regions_29_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%regions_28_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_2"   --->   Operation 351 'read' 'regions_28_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%regions_27_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_2"   --->   Operation 352 'read' 'regions_27_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%regions_26_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_2"   --->   Operation 353 'read' 'regions_26_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%regions_25_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_2"   --->   Operation 354 'read' 'regions_25_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%regions_24_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_2"   --->   Operation 355 'read' 'regions_24_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%regions_23_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_2"   --->   Operation 356 'read' 'regions_23_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%regions_22_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_2"   --->   Operation 357 'read' 'regions_22_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%regions_21_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_2"   --->   Operation 358 'read' 'regions_21_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%regions_20_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_2"   --->   Operation 359 'read' 'regions_20_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%regions_19_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_2"   --->   Operation 360 'read' 'regions_19_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%regions_18_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_2"   --->   Operation 361 'read' 'regions_18_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%regions_17_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_2"   --->   Operation 362 'read' 'regions_17_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 363 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%icmp_ln56_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_6"   --->   Operation 364 'read' 'icmp_ln56_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln56_3_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_3"   --->   Operation 365 'read' 'bitcast_ln56_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%regions_16_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load_1"   --->   Operation 366 'read' 'regions_16_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%regions_15_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load_1"   --->   Operation 367 'read' 'regions_15_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%regions_14_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load_1"   --->   Operation 368 'read' 'regions_14_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%regions_13_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load_1"   --->   Operation 369 'read' 'regions_13_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%regions_12_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load_1"   --->   Operation 370 'read' 'regions_12_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%regions_11_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load_1"   --->   Operation 371 'read' 'regions_11_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%regions_10_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load_1"   --->   Operation 372 'read' 'regions_10_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%regions_9_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load_1"   --->   Operation 373 'read' 'regions_9_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%regions_8_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load_1"   --->   Operation 374 'read' 'regions_8_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%regions_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load_1"   --->   Operation 375 'read' 'regions_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%regions_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load_1"   --->   Operation 376 'read' 'regions_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%regions_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load_1"   --->   Operation 377 'read' 'regions_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%regions_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load_1"   --->   Operation 378 'read' 'regions_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%regions_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load_1"   --->   Operation 379 'read' 'regions_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%regions_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load_1"   --->   Operation 380 'read' 'regions_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%regions_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load_1"   --->   Operation 381 'read' 'regions_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%regions_48_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load_1"   --->   Operation 382 'read' 'regions_48_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%regions_47_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load_1"   --->   Operation 383 'read' 'regions_47_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%regions_46_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load_1"   --->   Operation 384 'read' 'regions_46_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%regions_45_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load_1"   --->   Operation 385 'read' 'regions_45_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%regions_44_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load_1"   --->   Operation 386 'read' 'regions_44_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%regions_43_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load_1"   --->   Operation 387 'read' 'regions_43_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%regions_42_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load_1"   --->   Operation 388 'read' 'regions_42_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%regions_41_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load_1"   --->   Operation 389 'read' 'regions_41_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%regions_40_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load_1"   --->   Operation 390 'read' 'regions_40_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%regions_39_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load_1"   --->   Operation 391 'read' 'regions_39_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%regions_38_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load_1"   --->   Operation 392 'read' 'regions_38_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%regions_37_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load_1"   --->   Operation 393 'read' 'regions_37_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%regions_36_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load_1"   --->   Operation 394 'read' 'regions_36_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%regions_35_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load_1"   --->   Operation 395 'read' 'regions_35_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%regions_34_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load_1"   --->   Operation 396 'read' 'regions_34_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%regions_33_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load_1"   --->   Operation 397 'read' 'regions_33_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%regions_32_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load_1"   --->   Operation 398 'read' 'regions_32_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%regions_31_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load_1"   --->   Operation 399 'read' 'regions_31_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%regions_30_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load_1"   --->   Operation 400 'read' 'regions_30_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%regions_29_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load_1"   --->   Operation 401 'read' 'regions_29_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%regions_28_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load_1"   --->   Operation 402 'read' 'regions_28_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%regions_27_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load_1"   --->   Operation 403 'read' 'regions_27_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%regions_26_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load_1"   --->   Operation 404 'read' 'regions_26_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%regions_25_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load_1"   --->   Operation 405 'read' 'regions_25_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%regions_24_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load_1"   --->   Operation 406 'read' 'regions_24_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%regions_23_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load_1"   --->   Operation 407 'read' 'regions_23_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%regions_22_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load_1"   --->   Operation 408 'read' 'regions_22_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%regions_21_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load_1"   --->   Operation 409 'read' 'regions_21_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%regions_20_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load_1"   --->   Operation 410 'read' 'regions_20_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%regions_19_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load_1"   --->   Operation 411 'read' 'regions_19_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%regions_18_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load_1"   --->   Operation 412 'read' 'regions_18_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%regions_17_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load_1"   --->   Operation 413 'read' 'regions_17_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 414 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%icmp_ln56_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln56_3"   --->   Operation 415 'read' 'icmp_ln56_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln56_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %bitcast_ln56_1"   --->   Operation 416 'read' 'bitcast_ln56_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%regions_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_16_load"   --->   Operation 417 'read' 'regions_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%regions_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_15_load"   --->   Operation 418 'read' 'regions_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%regions_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_14_load"   --->   Operation 419 'read' 'regions_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%regions_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_13_load"   --->   Operation 420 'read' 'regions_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%regions_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_12_load"   --->   Operation 421 'read' 'regions_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%regions_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_11_load"   --->   Operation 422 'read' 'regions_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%regions_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_10_load"   --->   Operation 423 'read' 'regions_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%regions_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_9_load"   --->   Operation 424 'read' 'regions_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%regions_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_8_load"   --->   Operation 425 'read' 'regions_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%regions_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_7_load"   --->   Operation 426 'read' 'regions_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%regions_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_6_load"   --->   Operation 427 'read' 'regions_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%regions_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_5_load"   --->   Operation 428 'read' 'regions_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%regions_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_4_load"   --->   Operation 429 'read' 'regions_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%regions_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_3_load"   --->   Operation 430 'read' 'regions_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%regions_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_2_load"   --->   Operation 431 'read' 'regions_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%regions_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_load"   --->   Operation 432 'read' 'regions_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%regions_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_48_load"   --->   Operation 433 'read' 'regions_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%regions_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_47_load"   --->   Operation 434 'read' 'regions_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%regions_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_46_load"   --->   Operation 435 'read' 'regions_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%regions_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_45_load"   --->   Operation 436 'read' 'regions_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%regions_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_44_load"   --->   Operation 437 'read' 'regions_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%regions_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_43_load"   --->   Operation 438 'read' 'regions_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%regions_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_42_load"   --->   Operation 439 'read' 'regions_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%regions_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_41_load"   --->   Operation 440 'read' 'regions_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%regions_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_40_load"   --->   Operation 441 'read' 'regions_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%regions_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_39_load"   --->   Operation 442 'read' 'regions_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%regions_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_38_load"   --->   Operation 443 'read' 'regions_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%regions_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_37_load"   --->   Operation 444 'read' 'regions_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%regions_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_36_load"   --->   Operation 445 'read' 'regions_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%regions_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_35_load"   --->   Operation 446 'read' 'regions_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%regions_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_34_load"   --->   Operation 447 'read' 'regions_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%regions_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_33_load"   --->   Operation 448 'read' 'regions_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%regions_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_32_load"   --->   Operation 449 'read' 'regions_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%regions_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_31_load"   --->   Operation 450 'read' 'regions_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%regions_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_30_load"   --->   Operation 451 'read' 'regions_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%regions_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_29_load"   --->   Operation 452 'read' 'regions_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%regions_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_28_load"   --->   Operation 453 'read' 'regions_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%regions_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_27_load"   --->   Operation 454 'read' 'regions_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%regions_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_26_load"   --->   Operation 455 'read' 'regions_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%regions_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_25_load"   --->   Operation 456 'read' 'regions_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%regions_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_24_load"   --->   Operation 457 'read' 'regions_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%regions_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_23_load"   --->   Operation 458 'read' 'regions_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%regions_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_22_load"   --->   Operation 459 'read' 'regions_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%regions_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_21_load"   --->   Operation 460 'read' 'regions_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%regions_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_20_load"   --->   Operation 461 'read' 'regions_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%regions_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_19_load"   --->   Operation 462 'read' 'regions_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%regions_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_18_load"   --->   Operation 463 'read' 'regions_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%regions_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %regions_17_load"   --->   Operation 464 'read' 'regions_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 465 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 466 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %idx"   --->   Operation 466 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 467 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 -1, i32 %score"   --->   Operation 467 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i1.i"   --->   Operation 468 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 12.5>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 469 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 470 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp_eq  i5 %i_1, i5 16" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 471 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 472 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (1.78ns)   --->   "%add_ln37 = add i5 %i_1, i5 1" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 473 'add' 'add_ln37' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body.i1.split.i, void %for.body.i1.i._Z11find_regionPK8REGION_T7ap_uintILi8EEPKf.exit.i_crit_edge.exitStub" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 474 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%i_op_assign_cast = zext i5 %i_1" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 475 'zext' 'i_op_assign_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (1.55ns)   --->   "%icmp_ln1077 = icmp_ult  i8 %i_op_assign_cast, i8 %p_read"   --->   Operation 476 'icmp' 'icmp_ln1077' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln1077, void %for.body.i1.split.i._Z11find_regionPK8REGION_T7ap_uintILi8EEPKf.exit.i_crit_edge.exitStub, void %for.body4.i.split.0.i_ifconv" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 477 'br' 'br_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (2.06ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_read, i32 %regions_18_load_read, i32 %regions_19_load_read, i32 %regions_20_load_read, i32 %regions_21_load_read, i32 %regions_22_load_read, i32 %regions_23_load_read, i32 %regions_24_load_read, i32 %regions_25_load_read, i32 %regions_26_load_read, i32 %regions_27_load_read, i32 %regions_28_load_read, i32 %regions_29_load_read, i32 %regions_30_load_read, i32 %regions_31_load_read, i32 %regions_32_load_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 478 'mux' 'tmp_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (2.06ns)   --->   "%tmp_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_read, i32 %regions_34_load_read, i32 %regions_35_load_read, i32 %regions_36_load_read, i32 %regions_37_load_read, i32 %regions_38_load_read, i32 %regions_39_load_read, i32 %regions_40_load_read, i32 %regions_41_load_read, i32 %regions_42_load_read, i32 %regions_43_load_read, i32 %regions_44_load_read, i32 %regions_45_load_read, i32 %regions_46_load_read, i32 %regions_47_load_read, i32 %regions_48_load_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 479 'mux' 'tmp_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [4/4] (10.5ns)   --->   "%hdist_i = fsub i32 %tmp_i, i32 %tmp_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 480 'fsub' 'hdist_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (2.06ns)   --->   "%tmp_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_read, i32 %regions_2_load_read, i32 %regions_3_load_read, i32 %regions_4_load_read, i32 %regions_5_load_read, i32 %regions_6_load_read, i32 %regions_7_load_read, i32 %regions_8_load_read, i32 %regions_9_load_read, i32 %regions_10_load_read, i32 %regions_11_load_read, i32 %regions_12_load_read, i32 %regions_13_load_read, i32 %regions_14_load_read, i32 %regions_15_load_read, i32 %regions_16_load_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 481 'mux' 'tmp_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %tmp_2_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 482 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 483 'partselect' 'tmp' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %bitcast_ln56" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 484 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 485 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (2.44ns)   --->   "%icmp_ln56_1 = icmp_eq  i23 %trunc_ln56, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 486 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %tmp_2_i, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 487 'fcmp' 'tmp_6' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln56_2 = bitcast i32 %tmp_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 488 'bitcast' 'bitcast_ln56_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 489 'partselect' 'tmp_7' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i32 %bitcast_ln56_2" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 490 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (1.55ns)   --->   "%icmp_ln56_4 = icmp_ne  i8 %tmp_7, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 491 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (2.44ns)   --->   "%icmp_ln56_5 = icmp_eq  i23 %trunc_ln56_1, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 492 'icmp' 'icmp_ln56_5' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_olt  i32 %tmp_i, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 493 'fcmp' 'tmp_9' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (2.06ns)   --->   "%tmp_2_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_1_read, i32 %regions_2_load_1_read, i32 %regions_3_load_1_read, i32 %regions_4_load_1_read, i32 %regions_5_load_1_read, i32 %regions_6_load_1_read, i32 %regions_7_load_1_read, i32 %regions_8_load_1_read, i32 %regions_9_load_1_read, i32 %regions_10_load_1_read, i32 %regions_11_load_1_read, i32 %regions_12_load_1_read, i32 %regions_13_load_1_read, i32 %regions_14_load_1_read, i32 %regions_15_load_1_read, i32 %regions_16_load_1_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 494 'mux' 'tmp_2_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln56_4 = bitcast i32 %tmp_2_1_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 495 'bitcast' 'bitcast_ln56_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 496 'partselect' 'tmp_s' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i32 %bitcast_ln56_4" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 497 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (1.55ns)   --->   "%icmp_ln56_8 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 498 'icmp' 'icmp_ln56_8' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (2.44ns)   --->   "%icmp_ln56_9 = icmp_eq  i23 %trunc_ln56_2, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 499 'icmp' 'icmp_ln56_9' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %tmp_2_1_i, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 500 'fcmp' 'tmp_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (2.06ns)   --->   "%tmp_2_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_2_read, i32 %regions_2_load_2_read, i32 %regions_3_load_2_read, i32 %regions_4_load_2_read, i32 %regions_5_load_2_read, i32 %regions_6_load_2_read, i32 %regions_7_load_2_read, i32 %regions_8_load_2_read, i32 %regions_9_load_2_read, i32 %regions_10_load_2_read, i32 %regions_11_load_2_read, i32 %regions_12_load_2_read, i32 %regions_13_load_2_read, i32 %regions_14_load_2_read, i32 %regions_15_load_2_read, i32 %regions_16_load_2_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 501 'mux' 'tmp_2_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln56_8 = bitcast i32 %tmp_2_2_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 502 'bitcast' 'bitcast_ln56_8' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 503 'partselect' 'tmp_8' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = trunc i32 %bitcast_ln56_8" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 504 'trunc' 'trunc_ln56_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (1.55ns)   --->   "%icmp_ln56_16 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 505 'icmp' 'icmp_ln56_16' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (2.44ns)   --->   "%icmp_ln56_17 = icmp_eq  i23 %trunc_ln56_4, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 506 'icmp' 'icmp_ln56_17' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_ogt  i32 %tmp_2_2_i, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 507 'fcmp' 'tmp_11' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (2.06ns)   --->   "%tmp_2_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_3_read, i32 %regions_2_load_3_read, i32 %regions_3_load_3_read, i32 %regions_4_load_3_read, i32 %regions_5_load_3_read, i32 %regions_6_load_3_read, i32 %regions_7_load_3_read, i32 %regions_8_load_3_read, i32 %regions_9_load_3_read, i32 %regions_10_load_3_read, i32 %regions_11_load_3_read, i32 %regions_12_load_3_read, i32 %regions_13_load_3_read, i32 %regions_14_load_3_read, i32 %regions_15_load_3_read, i32 %regions_16_load_3_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 508 'mux' 'tmp_2_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%bitcast_ln56_12 = bitcast i32 %tmp_2_3_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 509 'bitcast' 'bitcast_ln56_12' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 510 'partselect' 'tmp_14' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln56_6 = trunc i32 %bitcast_ln56_12" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 511 'trunc' 'trunc_ln56_6' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (1.55ns)   --->   "%icmp_ln56_23 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 512 'icmp' 'icmp_ln56_23' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (2.44ns)   --->   "%icmp_ln56_24 = icmp_eq  i23 %trunc_ln56_6, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 513 'icmp' 'icmp_ln56_24' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_ogt  i32 %tmp_2_3_i, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 514 'fcmp' 'tmp_16' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (2.06ns)   --->   "%tmp_2_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_4_read, i32 %regions_2_load_4_read, i32 %regions_3_load_4_read, i32 %regions_4_load_4_read, i32 %regions_5_load_4_read, i32 %regions_6_load_4_read, i32 %regions_7_load_4_read, i32 %regions_8_load_4_read, i32 %regions_9_load_4_read, i32 %regions_10_load_4_read, i32 %regions_11_load_4_read, i32 %regions_12_load_4_read, i32 %regions_13_load_4_read, i32 %regions_14_load_4_read, i32 %regions_15_load_4_read, i32 %regions_16_load_4_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 515 'mux' 'tmp_2_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln56_16 = bitcast i32 %tmp_2_4_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 516 'bitcast' 'bitcast_ln56_16' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_16, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 517 'partselect' 'tmp_19' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln56_8 = trunc i32 %bitcast_ln56_16" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 518 'trunc' 'trunc_ln56_8' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (1.55ns)   --->   "%icmp_ln56_28 = icmp_ne  i8 %tmp_19, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 519 'icmp' 'icmp_ln56_28' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (2.44ns)   --->   "%icmp_ln56_29 = icmp_eq  i23 %trunc_ln56_8, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 520 'icmp' 'icmp_ln56_29' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_ogt  i32 %tmp_2_4_i, i32 %p_read_8" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 521 'fcmp' 'tmp_21' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (2.06ns)   --->   "%tmp_2_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_5_read, i32 %regions_2_load_5_read, i32 %regions_3_load_5_read, i32 %regions_4_load_5_read, i32 %regions_5_load_5_read, i32 %regions_6_load_5_read, i32 %regions_7_load_5_read, i32 %regions_8_load_5_read, i32 %regions_9_load_5_read, i32 %regions_10_load_5_read, i32 %regions_11_load_5_read, i32 %regions_12_load_5_read, i32 %regions_13_load_5_read, i32 %regions_14_load_5_read, i32 %regions_15_load_5_read, i32 %regions_16_load_5_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 522 'mux' 'tmp_2_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln56_18 = bitcast i32 %tmp_2_5_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 523 'bitcast' 'bitcast_ln56_18' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_18, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 524 'partselect' 'tmp_24' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln56_10 = trunc i32 %bitcast_ln56_18" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 525 'trunc' 'trunc_ln56_10' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (1.55ns)   --->   "%icmp_ln56_33 = icmp_ne  i8 %tmp_24, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 526 'icmp' 'icmp_ln56_33' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (2.44ns)   --->   "%icmp_ln56_34 = icmp_eq  i23 %trunc_ln56_10, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 527 'icmp' 'icmp_ln56_34' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp_ogt  i32 %tmp_2_5_i, i32 %p_read_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 528 'fcmp' 'tmp_26' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (2.06ns)   --->   "%tmp_2_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_6_read, i32 %regions_2_load_6_read, i32 %regions_3_load_6_read, i32 %regions_4_load_6_read, i32 %regions_5_load_6_read, i32 %regions_6_load_6_read, i32 %regions_7_load_6_read, i32 %regions_8_load_6_read, i32 %regions_9_load_6_read, i32 %regions_10_load_6_read, i32 %regions_11_load_6_read, i32 %regions_12_load_6_read, i32 %regions_13_load_6_read, i32 %regions_14_load_6_read, i32 %regions_15_load_6_read, i32 %regions_16_load_6_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 529 'mux' 'tmp_2_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln56_20 = bitcast i32 %tmp_2_6_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 530 'bitcast' 'bitcast_ln56_20' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_20, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 531 'partselect' 'tmp_29' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln56_12 = trunc i32 %bitcast_ln56_20" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 532 'trunc' 'trunc_ln56_12' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (1.55ns)   --->   "%icmp_ln56_38 = icmp_ne  i8 %tmp_29, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 533 'icmp' 'icmp_ln56_38' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (2.44ns)   --->   "%icmp_ln56_39 = icmp_eq  i23 %trunc_ln56_12, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 534 'icmp' 'icmp_ln56_39' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [2/2] (5.43ns)   --->   "%tmp_31 = fcmp_ogt  i32 %tmp_2_6_i, i32 %p_read_6" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 535 'fcmp' 'tmp_31' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (2.06ns)   --->   "%tmp_2_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_load_7_read, i32 %regions_2_load_7_read, i32 %regions_3_load_7_read, i32 %regions_4_load_7_read, i32 %regions_5_load_7_read, i32 %regions_6_load_7_read, i32 %regions_7_load_7_read, i32 %regions_8_load_7_read, i32 %regions_9_load_7_read, i32 %regions_10_load_7_read, i32 %regions_11_load_7_read, i32 %regions_12_load_7_read, i32 %regions_13_load_7_read, i32 %regions_14_load_7_read, i32 %regions_15_load_7_read, i32 %regions_16_load_7_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 536 'mux' 'tmp_2_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln56_22 = bitcast i32 %tmp_2_7_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 537 'bitcast' 'bitcast_ln56_22' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_22, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 538 'partselect' 'tmp_34' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln56_14 = trunc i32 %bitcast_ln56_22" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 539 'trunc' 'trunc_ln56_14' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (1.55ns)   --->   "%icmp_ln56_43 = icmp_ne  i8 %tmp_34, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 540 'icmp' 'icmp_ln56_43' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (2.44ns)   --->   "%icmp_ln56_44 = icmp_eq  i23 %trunc_ln56_14, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 541 'icmp' 'icmp_ln56_44' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [2/2] (5.43ns)   --->   "%tmp_36 = fcmp_ogt  i32 %tmp_2_7_i, i32 %p_read_5" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 542 'fcmp' 'tmp_36' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (1.58ns)   --->   "%store_ln37 = store i5 %add_ln37, i5 %i" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 543 'store' 'store_ln37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 10.5>
ST_3 : Operation 544 [3/4] (10.5ns)   --->   "%hdist_i = fsub i32 %tmp_i, i32 %tmp_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 544 'fsub' 'hdist_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_1_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 545 'partselect' 'tmp_5' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56 = or i1 %icmp_ln56_1, i1 %icmp_ln56" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 546 'or' 'or_ln56' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (1.55ns)   --->   "%icmp_ln56_2 = icmp_ne  i8 %tmp_5, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 547 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.97ns)   --->   "%or_ln56_1 = or i1 %icmp_ln56_3_read, i1 %icmp_ln56_2" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 548 'or' 'or_ln56_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%and_ln56 = and i1 %or_ln56, i1 %or_ln56_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 549 'and' 'and_ln56' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %tmp_2_i, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 550 'fcmp' 'tmp_6' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %tmp_6" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 551 'and' 'and_ln56_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_3)   --->   "%or_ln56_2 = or i1 %icmp_ln56_5, i1 %icmp_ln56_4" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 552 'or' 'or_ln56_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_3)   --->   "%and_ln56_2 = and i1 %or_ln56_2, i1 %or_ln56_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 553 'and' 'and_ln56_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_olt  i32 %tmp_i, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 554 'fcmp' 'tmp_9' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_3 = and i1 %and_ln56_2, i1 %tmp_9" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 555 'and' 'and_ln56_3' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_3_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 556 'partselect' 'tmp_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_31)   --->   "%or_ln56_3 = or i1 %icmp_ln56_9, i1 %icmp_ln56_8" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 557 'or' 'or_ln56_3' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (1.55ns)   --->   "%icmp_ln56_10 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 558 'icmp' 'icmp_ln56_10' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.97ns)   --->   "%or_ln56_4 = or i1 %icmp_ln56_6_read, i1 %icmp_ln56_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 559 'or' 'or_ln56_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_31)   --->   "%and_ln56_4 = and i1 %or_ln56_3, i1 %or_ln56_4" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 560 'and' 'and_ln56_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %tmp_2_1_i, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 561 'fcmp' 'tmp_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_31)   --->   "%and_ln56_5 = and i1 %and_ln56_4, i1 %tmp_2" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 562 'and' 'and_ln56_5' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_ogt  i32 %tmp_2_2_i, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 563 'fcmp' 'tmp_11' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_ogt  i32 %tmp_2_3_i, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 564 'fcmp' 'tmp_16' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_ogt  i32 %tmp_2_4_i, i32 %p_read_8" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 565 'fcmp' 'tmp_21' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_11_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 566 'partselect' 'tmp_25' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_21)   --->   "%or_ln56_15 = or i1 %icmp_ln56_34, i1 %icmp_ln56_33" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 567 'or' 'or_ln56_15' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (1.55ns)   --->   "%icmp_ln56_35 = icmp_ne  i8 %tmp_25, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 568 'icmp' 'icmp_ln56_35' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.97ns)   --->   "%or_ln56_16 = or i1 %icmp_ln56_15_read, i1 %icmp_ln56_35" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 569 'or' 'or_ln56_16' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_21)   --->   "%and_ln56_20 = and i1 %or_ln56_15, i1 %or_ln56_16" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 570 'and' 'and_ln56_20' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp_ogt  i32 %tmp_2_5_i, i32 %p_read_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 571 'fcmp' 'tmp_26' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_21 = and i1 %and_ln56_20, i1 %tmp_26" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 572 'and' 'and_ln56_21' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/2] (5.43ns)   --->   "%tmp_31 = fcmp_ogt  i32 %tmp_2_6_i, i32 %p_read_6" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 573 'fcmp' 'tmp_31' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/2] (5.43ns)   --->   "%tmp_36 = fcmp_ogt  i32 %tmp_2_7_i, i32 %p_read_5" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 574 'fcmp' 'tmp_36' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_31 = or i1 %and_ln56_5, i1 %and_ln56_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 575 'or' 'or_ln56_31' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 576 [2/4] (10.5ns)   --->   "%hdist_i = fsub i32 %tmp_i, i32 %tmp_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 576 'fsub' 'hdist_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 577 [1/4] (10.5ns)   --->   "%hdist_i = fsub i32 %tmp_i, i32 %tmp_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 577 'fsub' 'hdist_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 578 [2/2] (12.3ns)   --->   "%scale_i = fmul i32 %hdist_i, i32 %hdist_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 578 'fmul' 'scale_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 579 [1/1] (2.06ns)   --->   "%tmp_i_48 = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_1_read, i32 %regions_18_load_1_read, i32 %regions_19_load_1_read, i32 %regions_20_load_1_read, i32 %regions_21_load_1_read, i32 %regions_22_load_1_read, i32 %regions_23_load_1_read, i32 %regions_24_load_1_read, i32 %regions_25_load_1_read, i32 %regions_26_load_1_read, i32 %regions_27_load_1_read, i32 %regions_28_load_1_read, i32 %regions_29_load_1_read, i32 %regions_30_load_1_read, i32 %regions_31_load_1_read, i32 %regions_32_load_1_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 579 'mux' 'tmp_i_48' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 580 [1/1] (2.06ns)   --->   "%tmp_1_1_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_1_read, i32 %regions_34_load_1_read, i32 %regions_35_load_1_read, i32 %regions_36_load_1_read, i32 %regions_37_load_1_read, i32 %regions_38_load_1_read, i32 %regions_39_load_1_read, i32 %regions_40_load_1_read, i32 %regions_41_load_1_read, i32 %regions_42_load_1_read, i32 %regions_43_load_1_read, i32 %regions_44_load_1_read, i32 %regions_45_load_1_read, i32 %regions_46_load_1_read, i32 %regions_47_load_1_read, i32 %regions_48_load_1_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 580 'mux' 'tmp_1_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 581 [4/4] (10.5ns)   --->   "%hdist_1_i = fsub i32 %tmp_i_48, i32 %tmp_1_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 581 'fsub' 'hdist_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%bitcast_ln56_6 = bitcast i32 %tmp_i_48" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 582 'bitcast' 'bitcast_ln56_6' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 583 'partselect' 'tmp_3' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_6 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i32 %bitcast_ln56_6" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 584 'trunc' 'trunc_ln56_3' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_6 : Operation 585 [1/1] (1.55ns)   --->   "%icmp_ln56_12 = icmp_ne  i8 %tmp_3, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 585 'icmp' 'icmp_ln56_12' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 586 [1/1] (2.44ns)   --->   "%icmp_ln56_13 = icmp_eq  i23 %trunc_ln56_3, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 586 'icmp' 'icmp_ln56_13' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 587 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_olt  i32 %tmp_i_48, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 587 'fcmp' 'tmp_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 588 [1/2] (12.3ns)   --->   "%scale_i = fmul i32 %hdist_i, i32 %hdist_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 588 'fmul' 'scale_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [3/4] (10.5ns)   --->   "%hdist_1_i = fsub i32 %tmp_i_48, i32 %tmp_1_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 589 'fsub' 'hdist_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_7)   --->   "%or_ln56_5 = or i1 %icmp_ln56_13, i1 %icmp_ln56_12" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 590 'or' 'or_ln56_5' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_7)   --->   "%and_ln56_6 = and i1 %or_ln56_5, i1 %or_ln56_4" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 591 'and' 'and_ln56_6' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_olt  i32 %tmp_i_48, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 592 'fcmp' 'tmp_4' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_7 = and i1 %and_ln56_6, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 593 'and' 'and_ln56_7' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_5_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 594 'partselect' 'tmp_10' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_33)   --->   "%or_ln56_6 = or i1 %icmp_ln56_17, i1 %icmp_ln56_16" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 595 'or' 'or_ln56_6' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (1.55ns)   --->   "%icmp_ln56_18 = icmp_ne  i8 %tmp_10, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 596 'icmp' 'icmp_ln56_18' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.97ns)   --->   "%or_ln56_7 = or i1 %icmp_ln56_7_read, i1 %icmp_ln56_18" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 597 'or' 'or_ln56_7' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_33)   --->   "%and_ln56_8 = and i1 %or_ln56_6, i1 %or_ln56_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 598 'and' 'and_ln56_8' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_33)   --->   "%and_ln56_9 = and i1 %and_ln56_8, i1 %tmp_11" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 599 'and' 'and_ln56_9' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_33)   --->   "%or_ln56_32 = or i1 %and_ln56_9, i1 %and_ln56_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 600 'or' 'or_ln56_32' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_33 = or i1 %or_ln56_32, i1 %or_ln56_31" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 601 'or' 'or_ln56_33' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 602 [4/4] (10.5ns)   --->   "%area_1_i = fadd i32 %scale_i, i32 0" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 602 'fadd' 'area_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 603 [2/4] (10.5ns)   --->   "%hdist_1_i = fsub i32 %tmp_i_48, i32 %tmp_1_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 603 'fsub' 'hdist_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 604 [3/4] (10.5ns)   --->   "%area_1_i = fadd i32 %scale_i, i32 0" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 604 'fadd' 'area_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 605 [1/4] (10.5ns)   --->   "%hdist_1_i = fsub i32 %tmp_i_48, i32 %tmp_1_1_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 605 'fsub' 'hdist_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 606 [2/4] (10.5ns)   --->   "%area_1_i = fadd i32 %scale_i, i32 0" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 606 'fadd' 'area_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [2/2] (12.3ns)   --->   "%scale_1_i = fmul i32 %hdist_1_i, i32 %hdist_1_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 607 'fmul' 'scale_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [1/1] (2.06ns)   --->   "%tmp_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_2_read, i32 %regions_18_load_2_read, i32 %regions_19_load_2_read, i32 %regions_20_load_2_read, i32 %regions_21_load_2_read, i32 %regions_22_load_2_read, i32 %regions_23_load_2_read, i32 %regions_24_load_2_read, i32 %regions_25_load_2_read, i32 %regions_26_load_2_read, i32 %regions_27_load_2_read, i32 %regions_28_load_2_read, i32 %regions_29_load_2_read, i32 %regions_30_load_2_read, i32 %regions_31_load_2_read, i32 %regions_32_load_2_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 608 'mux' 'tmp_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [1/1] (2.06ns)   --->   "%tmp_1_2_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_2_read, i32 %regions_34_load_2_read, i32 %regions_35_load_2_read, i32 %regions_36_load_2_read, i32 %regions_37_load_2_read, i32 %regions_38_load_2_read, i32 %regions_39_load_2_read, i32 %regions_40_load_2_read, i32 %regions_41_load_2_read, i32 %regions_42_load_2_read, i32 %regions_43_load_2_read, i32 %regions_44_load_2_read, i32 %regions_45_load_2_read, i32 %regions_46_load_2_read, i32 %regions_47_load_2_read, i32 %regions_48_load_2_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 609 'mux' 'tmp_1_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [4/4] (10.5ns)   --->   "%hdist_2_i = fsub i32 %tmp_3_i, i32 %tmp_1_2_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 610 'fsub' 'hdist_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln56_10 = bitcast i32 %tmp_3_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 611 'bitcast' 'bitcast_ln56_10' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 612 'partselect' 'tmp_12' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln56_5 = trunc i32 %bitcast_ln56_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 613 'trunc' 'trunc_ln56_5' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_10 : Operation 614 [1/1] (1.55ns)   --->   "%icmp_ln56_20 = icmp_ne  i8 %tmp_12, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 614 'icmp' 'icmp_ln56_20' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [1/1] (2.44ns)   --->   "%icmp_ln56_21 = icmp_eq  i23 %trunc_ln56_5, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 615 'icmp' 'icmp_ln56_21' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_olt  i32 %tmp_3_i, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 616 'fcmp' 'tmp_13' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 617 [1/4] (10.5ns)   --->   "%area_1_i = fadd i32 %scale_i, i32 0" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 617 'fadd' 'area_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 618 [1/2] (12.3ns)   --->   "%scale_1_i = fmul i32 %hdist_1_i, i32 %hdist_1_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 618 'fmul' 'scale_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 619 [3/4] (10.5ns)   --->   "%hdist_2_i = fsub i32 %tmp_3_i, i32 %tmp_1_2_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 619 'fsub' 'hdist_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_11)   --->   "%or_ln56_8 = or i1 %icmp_ln56_21, i1 %icmp_ln56_20" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 620 'or' 'or_ln56_8' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_11)   --->   "%and_ln56_10 = and i1 %or_ln56_8, i1 %or_ln56_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 621 'and' 'and_ln56_10' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 622 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_olt  i32 %tmp_3_i, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 622 'fcmp' 'tmp_13' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_11 = and i1 %and_ln56_10, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 623 'and' 'and_ln56_11' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_7_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 624 'partselect' 'tmp_15' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_11 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_34)   --->   "%or_ln56_9 = or i1 %icmp_ln56_24, i1 %icmp_ln56_23" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 625 'or' 'or_ln56_9' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [1/1] (1.55ns)   --->   "%icmp_ln56_25 = icmp_ne  i8 %tmp_15, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 626 'icmp' 'icmp_ln56_25' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [1/1] (0.97ns)   --->   "%or_ln56_10 = or i1 %icmp_ln56_11_read, i1 %icmp_ln56_25" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 627 'or' 'or_ln56_10' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_34)   --->   "%and_ln56_12 = and i1 %or_ln56_9, i1 %or_ln56_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 628 'and' 'and_ln56_12' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_34)   --->   "%and_ln56_13 = and i1 %and_ln56_12, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 629 'and' 'and_ln56_13' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_34 = or i1 %and_ln56_13, i1 %and_ln56_11" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 630 'or' 'or_ln56_34' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 631 [4/4] (10.5ns)   --->   "%area_1_1_i = fadd i32 %area_1_i, i32 %scale_1_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 631 'fadd' 'area_1_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 632 [2/4] (10.5ns)   --->   "%hdist_2_i = fsub i32 %tmp_3_i, i32 %tmp_1_2_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 632 'fsub' 'hdist_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 633 [3/4] (10.5ns)   --->   "%area_1_1_i = fadd i32 %area_1_i, i32 %scale_1_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 633 'fadd' 'area_1_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 634 [1/4] (10.5ns)   --->   "%hdist_2_i = fsub i32 %tmp_3_i, i32 %tmp_1_2_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 634 'fsub' 'hdist_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.5>
ST_14 : Operation 635 [2/4] (10.5ns)   --->   "%area_1_1_i = fadd i32 %area_1_i, i32 %scale_1_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 635 'fadd' 'area_1_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 636 [2/2] (12.3ns)   --->   "%scale_2_i = fmul i32 %hdist_2_i, i32 %hdist_2_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 636 'fmul' 'scale_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 637 [1/1] (2.06ns)   --->   "%tmp_8_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_3_read, i32 %regions_18_load_3_read, i32 %regions_19_load_3_read, i32 %regions_20_load_3_read, i32 %regions_21_load_3_read, i32 %regions_22_load_3_read, i32 %regions_23_load_3_read, i32 %regions_24_load_3_read, i32 %regions_25_load_3_read, i32 %regions_26_load_3_read, i32 %regions_27_load_3_read, i32 %regions_28_load_3_read, i32 %regions_29_load_3_read, i32 %regions_30_load_3_read, i32 %regions_31_load_3_read, i32 %regions_32_load_3_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 637 'mux' 'tmp_8_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 638 [1/1] (2.06ns)   --->   "%tmp_1_3_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_3_read, i32 %regions_34_load_3_read, i32 %regions_35_load_3_read, i32 %regions_36_load_3_read, i32 %regions_37_load_3_read, i32 %regions_38_load_3_read, i32 %regions_39_load_3_read, i32 %regions_40_load_3_read, i32 %regions_41_load_3_read, i32 %regions_42_load_3_read, i32 %regions_43_load_3_read, i32 %regions_44_load_3_read, i32 %regions_45_load_3_read, i32 %regions_46_load_3_read, i32 %regions_47_load_3_read, i32 %regions_48_load_3_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 638 'mux' 'tmp_1_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 639 [4/4] (10.5ns)   --->   "%hdist_3_i = fsub i32 %tmp_8_i, i32 %tmp_1_3_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 639 'fsub' 'hdist_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 640 [1/1] (0.00ns)   --->   "%bitcast_ln56_14 = bitcast i32 %tmp_8_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 640 'bitcast' 'bitcast_ln56_14' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_14 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 641 'partselect' 'tmp_17' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_14 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln56_7 = trunc i32 %bitcast_ln56_14" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 642 'trunc' 'trunc_ln56_7' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_14 : Operation 643 [1/1] (1.55ns)   --->   "%icmp_ln56_26 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 643 'icmp' 'icmp_ln56_26' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 644 [1/1] (2.44ns)   --->   "%icmp_ln56_27 = icmp_eq  i23 %trunc_ln56_7, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 644 'icmp' 'icmp_ln56_27' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 645 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_olt  i32 %tmp_8_i, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 645 'fcmp' 'tmp_18' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 646 [1/4] (10.5ns)   --->   "%area_1_1_i = fadd i32 %area_1_i, i32 %scale_1_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 646 'fadd' 'area_1_1_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 647 [1/2] (12.3ns)   --->   "%scale_2_i = fmul i32 %hdist_2_i, i32 %hdist_2_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 647 'fmul' 'scale_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 648 [3/4] (10.5ns)   --->   "%hdist_3_i = fsub i32 %tmp_8_i, i32 %tmp_1_3_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 648 'fsub' 'hdist_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 649 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_olt  i32 %tmp_8_i, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 649 'fcmp' 'tmp_18' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 650 [4/4] (10.5ns)   --->   "%area_1_2_i = fadd i32 %area_1_1_i, i32 %scale_2_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 650 'fadd' 'area_1_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 651 [2/4] (10.5ns)   --->   "%hdist_3_i = fsub i32 %tmp_8_i, i32 %tmp_1_3_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 651 'fsub' 'hdist_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 652 [3/4] (10.5ns)   --->   "%area_1_2_i = fadd i32 %area_1_1_i, i32 %scale_2_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 652 'fadd' 'area_1_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/4] (10.5ns)   --->   "%hdist_3_i = fsub i32 %tmp_8_i, i32 %tmp_1_3_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 653 'fsub' 'hdist_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.5>
ST_18 : Operation 654 [2/4] (10.5ns)   --->   "%area_1_2_i = fadd i32 %area_1_1_i, i32 %scale_2_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 654 'fadd' 'area_1_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [2/2] (12.3ns)   --->   "%scale_3_i = fmul i32 %hdist_3_i, i32 %hdist_3_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 655 'fmul' 'scale_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (2.06ns)   --->   "%tmp_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_4_read, i32 %regions_18_load_4_read, i32 %regions_19_load_4_read, i32 %regions_20_load_4_read, i32 %regions_21_load_4_read, i32 %regions_22_load_4_read, i32 %regions_23_load_4_read, i32 %regions_24_load_4_read, i32 %regions_25_load_4_read, i32 %regions_26_load_4_read, i32 %regions_27_load_4_read, i32 %regions_28_load_4_read, i32 %regions_29_load_4_read, i32 %regions_30_load_4_read, i32 %regions_31_load_4_read, i32 %regions_32_load_4_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 656 'mux' 'tmp_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 657 [1/1] (2.06ns)   --->   "%tmp_1_4_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_4_read, i32 %regions_34_load_4_read, i32 %regions_35_load_4_read, i32 %regions_36_load_4_read, i32 %regions_37_load_4_read, i32 %regions_38_load_4_read, i32 %regions_39_load_4_read, i32 %regions_40_load_4_read, i32 %regions_41_load_4_read, i32 %regions_42_load_4_read, i32 %regions_43_load_4_read, i32 %regions_44_load_4_read, i32 %regions_45_load_4_read, i32 %regions_46_load_4_read, i32 %regions_47_load_4_read, i32 %regions_48_load_4_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 657 'mux' 'tmp_1_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 658 [4/4] (10.5ns)   --->   "%hdist_4_i = fsub i32 %tmp_4_i, i32 %tmp_1_4_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 658 'fsub' 'hdist_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln56_17 = bitcast i32 %tmp_4_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 659 'bitcast' 'bitcast_ln56_17' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_18 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_17, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 660 'partselect' 'tmp_22' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_18 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln56_9 = trunc i32 %bitcast_ln56_17" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 661 'trunc' 'trunc_ln56_9' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_18 : Operation 662 [1/1] (1.55ns)   --->   "%icmp_ln56_31 = icmp_ne  i8 %tmp_22, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 662 'icmp' 'icmp_ln56_31' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 663 [1/1] (2.44ns)   --->   "%icmp_ln56_32 = icmp_eq  i23 %trunc_ln56_9, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 663 'icmp' 'icmp_ln56_32' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_olt  i32 %tmp_4_i, i32 %p_read_8" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 664 'fcmp' 'tmp_23' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 665 [1/4] (10.5ns)   --->   "%area_1_2_i = fadd i32 %area_1_1_i, i32 %scale_2_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 665 'fadd' 'area_1_2_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 666 [1/2] (12.3ns)   --->   "%scale_3_i = fmul i32 %hdist_3_i, i32 %hdist_3_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 666 'fmul' 'scale_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_27)   --->   "%or_ln56_11 = or i1 %icmp_ln56_27, i1 %icmp_ln56_26" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 667 'or' 'or_ln56_11' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_27)   --->   "%and_ln56_14 = and i1 %or_ln56_11, i1 %or_ln56_10" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 668 'and' 'and_ln56_14' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_27)   --->   "%and_ln56_15 = and i1 %and_ln56_14, i1 %tmp_18" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 669 'and' 'and_ln56_15' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 670 [3/4] (10.5ns)   --->   "%hdist_4_i = fsub i32 %tmp_4_i, i32 %tmp_1_4_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 670 'fsub' 'hdist_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_9_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 671 'partselect' 'tmp_20' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_19 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_29)   --->   "%or_ln56_12 = or i1 %icmp_ln56_29, i1 %icmp_ln56_28" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 672 'or' 'or_ln56_12' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 673 [1/1] (1.55ns)   --->   "%icmp_ln56_30 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 673 'icmp' 'icmp_ln56_30' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 674 [1/1] (0.97ns)   --->   "%or_ln56_13 = or i1 %icmp_ln56_14_read, i1 %icmp_ln56_30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 674 'or' 'or_ln56_13' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_29)   --->   "%and_ln56_16 = and i1 %or_ln56_12, i1 %or_ln56_13" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 675 'and' 'and_ln56_16' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_29)   --->   "%and_ln56_17 = and i1 %and_ln56_16, i1 %tmp_21" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 676 'and' 'and_ln56_17' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_19)   --->   "%or_ln56_14 = or i1 %icmp_ln56_32, i1 %icmp_ln56_31" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 677 'or' 'or_ln56_14' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_19)   --->   "%and_ln56_18 = and i1 %or_ln56_14, i1 %or_ln56_13" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 678 'and' 'and_ln56_18' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 679 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_olt  i32 %tmp_4_i, i32 %p_read_8" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 679 'fcmp' 'tmp_23' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 680 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_19 = and i1 %and_ln56_18, i1 %tmp_23" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 680 'and' 'and_ln56_19' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 681 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_27 = or i1 %and_ln56_15, i1 %and_ln56_19" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 681 'or' 'or_ln56_27' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_29)   --->   "%or_ln56_28 = or i1 %and_ln56_17, i1 %and_ln56_3" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 682 'or' 'or_ln56_28' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 683 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_29 = or i1 %or_ln56_28, i1 %or_ln56_27" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 683 'or' 'or_ln56_29' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 684 [4/4] (10.5ns)   --->   "%area_1_3_i = fadd i32 %area_1_2_i, i32 %scale_3_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 684 'fadd' 'area_1_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 685 [2/4] (10.5ns)   --->   "%hdist_4_i = fsub i32 %tmp_4_i, i32 %tmp_1_4_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 685 'fsub' 'hdist_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 686 [3/4] (10.5ns)   --->   "%area_1_3_i = fadd i32 %area_1_2_i, i32 %scale_3_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 686 'fadd' 'area_1_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 687 [1/4] (10.5ns)   --->   "%hdist_4_i = fsub i32 %tmp_4_i, i32 %tmp_1_4_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 687 'fsub' 'hdist_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.5>
ST_22 : Operation 688 [2/4] (10.5ns)   --->   "%area_1_3_i = fadd i32 %area_1_2_i, i32 %scale_3_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 688 'fadd' 'area_1_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 689 [2/2] (12.3ns)   --->   "%scale_4_i = fmul i32 %hdist_4_i, i32 %hdist_4_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 689 'fmul' 'scale_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 690 [1/1] (2.06ns)   --->   "%tmp_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_5_read, i32 %regions_18_load_5_read, i32 %regions_19_load_5_read, i32 %regions_20_load_5_read, i32 %regions_21_load_5_read, i32 %regions_22_load_5_read, i32 %regions_23_load_5_read, i32 %regions_24_load_5_read, i32 %regions_25_load_5_read, i32 %regions_26_load_5_read, i32 %regions_27_load_5_read, i32 %regions_28_load_5_read, i32 %regions_29_load_5_read, i32 %regions_30_load_5_read, i32 %regions_31_load_5_read, i32 %regions_32_load_5_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 690 'mux' 'tmp_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 691 [1/1] (2.06ns)   --->   "%tmp_1_5_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_5_read, i32 %regions_34_load_5_read, i32 %regions_35_load_5_read, i32 %regions_36_load_5_read, i32 %regions_37_load_5_read, i32 %regions_38_load_5_read, i32 %regions_39_load_5_read, i32 %regions_40_load_5_read, i32 %regions_41_load_5_read, i32 %regions_42_load_5_read, i32 %regions_43_load_5_read, i32 %regions_44_load_5_read, i32 %regions_45_load_5_read, i32 %regions_46_load_5_read, i32 %regions_47_load_5_read, i32 %regions_48_load_5_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 691 'mux' 'tmp_1_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 692 [4/4] (10.5ns)   --->   "%hdist_5_i = fsub i32 %tmp_5_i, i32 %tmp_1_5_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 692 'fsub' 'hdist_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln56_19 = bitcast i32 %tmp_5_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 693 'bitcast' 'bitcast_ln56_19' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_22 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_19, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 694 'partselect' 'tmp_27' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_22 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln56_11 = trunc i32 %bitcast_ln56_19" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 695 'trunc' 'trunc_ln56_11' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_22 : Operation 696 [1/1] (1.55ns)   --->   "%icmp_ln56_36 = icmp_ne  i8 %tmp_27, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 696 'icmp' 'icmp_ln56_36' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 697 [1/1] (2.44ns)   --->   "%icmp_ln56_37 = icmp_eq  i23 %trunc_ln56_11, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 697 'icmp' 'icmp_ln56_37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 698 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp_olt  i32 %tmp_5_i, i32 %p_read_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 698 'fcmp' 'tmp_28' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 699 [1/4] (10.5ns)   --->   "%area_1_3_i = fadd i32 %area_1_2_i, i32 %scale_3_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 699 'fadd' 'area_1_3_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 700 [1/2] (12.3ns)   --->   "%scale_4_i = fmul i32 %hdist_4_i, i32 %hdist_4_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 700 'fmul' 'scale_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 701 [3/4] (10.5ns)   --->   "%hdist_5_i = fsub i32 %tmp_5_i, i32 %tmp_1_5_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 701 'fsub' 'hdist_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 702 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp_olt  i32 %tmp_5_i, i32 %p_read_7" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 702 'fcmp' 'tmp_28' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 703 [4/4] (10.5ns)   --->   "%area_1_4_i = fadd i32 %area_1_3_i, i32 %scale_4_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 703 'fadd' 'area_1_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 704 [2/4] (10.5ns)   --->   "%hdist_5_i = fsub i32 %tmp_5_i, i32 %tmp_1_5_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 704 'fsub' 'hdist_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 705 [3/4] (10.5ns)   --->   "%area_1_4_i = fadd i32 %area_1_3_i, i32 %scale_4_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 705 'fadd' 'area_1_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 706 [1/4] (10.5ns)   --->   "%hdist_5_i = fsub i32 %tmp_5_i, i32 %tmp_1_5_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 706 'fsub' 'hdist_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.5>
ST_26 : Operation 707 [2/4] (10.5ns)   --->   "%area_1_4_i = fadd i32 %area_1_3_i, i32 %scale_4_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 707 'fadd' 'area_1_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 708 [2/2] (12.3ns)   --->   "%scale_5_i = fmul i32 %hdist_5_i, i32 %hdist_5_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 708 'fmul' 'scale_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 709 [1/1] (2.06ns)   --->   "%tmp_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_6_read, i32 %regions_18_load_6_read, i32 %regions_19_load_6_read, i32 %regions_20_load_6_read, i32 %regions_21_load_6_read, i32 %regions_22_load_6_read, i32 %regions_23_load_6_read, i32 %regions_24_load_6_read, i32 %regions_25_load_6_read, i32 %regions_26_load_6_read, i32 %regions_27_load_6_read, i32 %regions_28_load_6_read, i32 %regions_29_load_6_read, i32 %regions_30_load_6_read, i32 %regions_31_load_6_read, i32 %regions_32_load_6_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 709 'mux' 'tmp_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 710 [1/1] (2.06ns)   --->   "%tmp_1_6_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_6_read, i32 %regions_34_load_6_read, i32 %regions_35_load_6_read, i32 %regions_36_load_6_read, i32 %regions_37_load_6_read, i32 %regions_38_load_6_read, i32 %regions_39_load_6_read, i32 %regions_40_load_6_read, i32 %regions_41_load_6_read, i32 %regions_42_load_6_read, i32 %regions_43_load_6_read, i32 %regions_44_load_6_read, i32 %regions_45_load_6_read, i32 %regions_46_load_6_read, i32 %regions_47_load_6_read, i32 %regions_48_load_6_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 710 'mux' 'tmp_1_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 711 [4/4] (10.5ns)   --->   "%hdist_6_i = fsub i32 %tmp_6_i, i32 %tmp_1_6_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 711 'fsub' 'hdist_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln56_21 = bitcast i32 %tmp_6_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 712 'bitcast' 'bitcast_ln56_21' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_21, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 713 'partselect' 'tmp_32' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln56_13 = trunc i32 %bitcast_ln56_21" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 714 'trunc' 'trunc_ln56_13' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_26 : Operation 715 [1/1] (1.55ns)   --->   "%icmp_ln56_41 = icmp_ne  i8 %tmp_32, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 715 'icmp' 'icmp_ln56_41' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 716 [1/1] (2.44ns)   --->   "%icmp_ln56_42 = icmp_eq  i23 %trunc_ln56_13, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 716 'icmp' 'icmp_ln56_42' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 717 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp_olt  i32 %tmp_6_i, i32 %p_read_6" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 717 'fcmp' 'tmp_33' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 718 [1/4] (10.5ns)   --->   "%area_1_4_i = fadd i32 %area_1_3_i, i32 %scale_4_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 718 'fadd' 'area_1_4_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 719 [1/2] (12.3ns)   --->   "%scale_5_i = fmul i32 %hdist_5_i, i32 %hdist_5_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 719 'fmul' 'scale_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_26)   --->   "%or_ln56_17 = or i1 %icmp_ln56_37, i1 %icmp_ln56_36" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 720 'or' 'or_ln56_17' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_26)   --->   "%and_ln56_22 = and i1 %or_ln56_17, i1 %or_ln56_16" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 721 'and' 'and_ln56_22' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_26)   --->   "%and_ln56_23 = and i1 %and_ln56_22, i1 %tmp_28" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 722 'and' 'and_ln56_23' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 723 [3/4] (10.5ns)   --->   "%hdist_6_i = fsub i32 %tmp_6_i, i32 %tmp_1_6_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 723 'fsub' 'hdist_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_13_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 724 'partselect' 'tmp_30' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_27 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_24)   --->   "%or_ln56_18 = or i1 %icmp_ln56_39, i1 %icmp_ln56_38" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 725 'or' 'or_ln56_18' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 726 [1/1] (1.55ns)   --->   "%icmp_ln56_40 = icmp_ne  i8 %tmp_30, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 726 'icmp' 'icmp_ln56_40' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 727 [1/1] (0.97ns)   --->   "%or_ln56_19 = or i1 %icmp_ln56_19_read, i1 %icmp_ln56_40" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 727 'or' 'or_ln56_19' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_24)   --->   "%and_ln56_24 = and i1 %or_ln56_18, i1 %or_ln56_19" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 728 'and' 'and_ln56_24' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_24)   --->   "%and_ln56_25 = and i1 %and_ln56_24, i1 %tmp_31" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 729 'and' 'and_ln56_25' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_27)   --->   "%or_ln56_20 = or i1 %icmp_ln56_42, i1 %icmp_ln56_41" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 730 'or' 'or_ln56_20' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_27)   --->   "%and_ln56_26 = and i1 %or_ln56_20, i1 %or_ln56_19" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 731 'and' 'and_ln56_26' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 732 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp_olt  i32 %tmp_6_i, i32 %p_read_6" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 732 'fcmp' 'tmp_33' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 733 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_27 = and i1 %and_ln56_26, i1 %tmp_33" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 733 'and' 'and_ln56_27' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 734 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_24 = or i1 %and_ln56_25, i1 %and_ln56_27" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 734 'or' 'or_ln56_24' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_26)   --->   "%or_ln56_25 = or i1 %and_ln56_23, i1 %and_ln56_21" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 735 'or' 'or_ln56_25' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 736 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_26 = or i1 %or_ln56_25, i1 %or_ln56_24" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 736 'or' 'or_ln56_26' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 737 [4/4] (10.5ns)   --->   "%area_1_5_i = fadd i32 %area_1_4_i, i32 %scale_5_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 737 'fadd' 'area_1_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 738 [2/4] (10.5ns)   --->   "%hdist_6_i = fsub i32 %tmp_6_i, i32 %tmp_1_6_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 738 'fsub' 'hdist_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 739 [3/4] (10.5ns)   --->   "%area_1_5_i = fadd i32 %area_1_4_i, i32 %scale_5_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 739 'fadd' 'area_1_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 740 [1/4] (10.5ns)   --->   "%hdist_6_i = fsub i32 %tmp_6_i, i32 %tmp_1_6_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 740 'fsub' 'hdist_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.5>
ST_30 : Operation 741 [2/4] (10.5ns)   --->   "%area_1_5_i = fadd i32 %area_1_4_i, i32 %scale_5_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 741 'fadd' 'area_1_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 742 [2/2] (12.3ns)   --->   "%scale_6_i = fmul i32 %hdist_6_i, i32 %hdist_6_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 742 'fmul' 'scale_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 743 [1/1] (2.06ns)   --->   "%tmp_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_17_load_7_read, i32 %regions_18_load_7_read, i32 %regions_19_load_7_read, i32 %regions_20_load_7_read, i32 %regions_21_load_7_read, i32 %regions_22_load_7_read, i32 %regions_23_load_7_read, i32 %regions_24_load_7_read, i32 %regions_25_load_7_read, i32 %regions_26_load_7_read, i32 %regions_27_load_7_read, i32 %regions_28_load_7_read, i32 %regions_29_load_7_read, i32 %regions_30_load_7_read, i32 %regions_31_load_7_read, i32 %regions_32_load_7_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 743 'mux' 'tmp_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 744 [1/1] (2.06ns)   --->   "%tmp_1_7_i = mux i32 @_ssdm_op_Mux.ap_auto.16float.i5, i32 %regions_33_load_7_read, i32 %regions_34_load_7_read, i32 %regions_35_load_7_read, i32 %regions_36_load_7_read, i32 %regions_37_load_7_read, i32 %regions_38_load_7_read, i32 %regions_39_load_7_read, i32 %regions_40_load_7_read, i32 %regions_41_load_7_read, i32 %regions_42_load_7_read, i32 %regions_43_load_7_read, i32 %regions_44_load_7_read, i32 %regions_45_load_7_read, i32 %regions_46_load_7_read, i32 %regions_47_load_7_read, i32 %regions_48_load_7_read, i5 %i_1" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 744 'mux' 'tmp_1_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 745 [4/4] (10.5ns)   --->   "%hdist_7_i = fsub i32 %tmp_7_i, i32 %tmp_1_7_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 745 'fsub' 'hdist_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln56_23 = bitcast i32 %tmp_7_i" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 746 'bitcast' 'bitcast_ln56_23' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_30 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln56_23, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 747 'partselect' 'tmp_37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_30 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln56_15 = trunc i32 %bitcast_ln56_23" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 748 'trunc' 'trunc_ln56_15' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_30 : Operation 749 [1/1] (1.55ns)   --->   "%icmp_ln56_46 = icmp_ne  i8 %tmp_37, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 749 'icmp' 'icmp_ln56_46' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 750 [1/1] (2.44ns)   --->   "%icmp_ln56_47 = icmp_eq  i23 %trunc_ln56_15, i23 0" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 750 'icmp' 'icmp_ln56_47' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 751 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp_olt  i32 %tmp_7_i, i32 %p_read_5" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 751 'fcmp' 'tmp_38' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 752 [1/4] (10.5ns)   --->   "%area_1_5_i = fadd i32 %area_1_4_i, i32 %scale_5_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 752 'fadd' 'area_1_5_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 753 [1/2] (12.3ns)   --->   "%scale_6_i = fmul i32 %hdist_6_i, i32 %hdist_6_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 753 'fmul' 'scale_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 754 [3/4] (10.5ns)   --->   "%hdist_7_i = fsub i32 %tmp_7_i, i32 %tmp_1_7_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 754 'fsub' 'hdist_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %bitcast_ln56_15_read, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 755 'partselect' 'tmp_35' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_31 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_36)   --->   "%or_ln56_21 = or i1 %icmp_ln56_44, i1 %icmp_ln56_43" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 756 'or' 'or_ln56_21' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 757 [1/1] (1.55ns)   --->   "%icmp_ln56_45 = icmp_ne  i8 %tmp_35, i8 255" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 757 'icmp' 'icmp_ln56_45' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 758 [1/1] (0.97ns)   --->   "%or_ln56_22 = or i1 %icmp_ln56_22_read, i1 %icmp_ln56_45" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 758 'or' 'or_ln56_22' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_36)   --->   "%and_ln56_28 = and i1 %or_ln56_21, i1 %or_ln56_22" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 759 'and' 'and_ln56_28' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_36)   --->   "%and_ln56_29 = and i1 %and_ln56_28, i1 %tmp_36" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 760 'and' 'and_ln56_29' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_31)   --->   "%or_ln56_23 = or i1 %icmp_ln56_47, i1 %icmp_ln56_46" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 761 'or' 'or_ln56_23' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_31)   --->   "%and_ln56_30 = and i1 %or_ln56_23, i1 %or_ln56_22" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 762 'and' 'and_ln56_30' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 763 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp_olt  i32 %tmp_7_i, i32 %p_read_5" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 763 'fcmp' 'tmp_38' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 764 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_31 = and i1 %and_ln56_30, i1 %tmp_38" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 764 'and' 'and_ln56_31' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_38)   --->   "%or_ln56_30 = or i1 %or_ln56_29, i1 %or_ln56_26" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 765 'or' 'or_ln56_30' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_36)   --->   "%or_ln56_35 = or i1 %and_ln56_29, i1 %and_ln56_31" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 766 'or' 'or_ln56_35' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 767 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_36 = or i1 %or_ln56_35, i1 %or_ln56_34" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 767 'or' 'or_ln56_36' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node or_ln56_38)   --->   "%or_ln56_37 = or i1 %or_ln56_36, i1 %or_ln56_33" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 768 'or' 'or_ln56_37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 769 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln56_38 = or i1 %or_ln56_37, i1 %or_ln56_30" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 769 'or' 'or_ln56_38' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 770 [4/4] (10.5ns)   --->   "%area_1_6_i = fadd i32 %area_1_5_i, i32 %scale_6_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 770 'fadd' 'area_1_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 771 [2/4] (10.5ns)   --->   "%hdist_7_i = fsub i32 %tmp_7_i, i32 %tmp_1_7_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 771 'fsub' 'hdist_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 772 [3/4] (10.5ns)   --->   "%area_1_6_i = fadd i32 %area_1_5_i, i32 %scale_6_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 772 'fadd' 'area_1_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 773 [1/4] (10.5ns)   --->   "%hdist_7_i = fsub i32 %tmp_7_i, i32 %tmp_1_7_i" [detector_solid/abs_solid_detector.cpp:50]   --->   Operation 773 'fsub' 'hdist_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.3>
ST_34 : Operation 774 [2/4] (10.5ns)   --->   "%area_1_6_i = fadd i32 %area_1_5_i, i32 %scale_6_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 774 'fadd' 'area_1_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 775 [2/2] (12.3ns)   --->   "%scale_7_i = fmul i32 %hdist_7_i, i32 %hdist_7_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 775 'fmul' 'scale_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.3>
ST_35 : Operation 776 [1/4] (10.5ns)   --->   "%area_1_6_i = fadd i32 %area_1_5_i, i32 %scale_6_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 776 'fadd' 'area_1_6_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 777 [1/2] (12.3ns)   --->   "%scale_7_i = fmul i32 %hdist_7_i, i32 %hdist_7_i" [detector_solid/abs_solid_detector.cpp:52]   --->   Operation 777 'fmul' 'scale_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 778 [4/4] (10.5ns)   --->   "%area_1_7_i = fadd i32 %area_1_6_i, i32 %scale_7_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 778 'fadd' 'area_1_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 779 [3/4] (10.5ns)   --->   "%area_1_7_i = fadd i32 %area_1_6_i, i32 %scale_7_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 779 'fadd' 'area_1_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 780 [2/4] (10.5ns)   --->   "%area_1_7_i = fadd i32 %area_1_6_i, i32 %scale_7_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 780 'fadd' 'area_1_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 781 [1/4] (10.5ns)   --->   "%area_1_7_i = fadd i32 %area_1_6_i, i32 %scale_7_i" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 781 'fadd' 'area_1_7_i' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 14.0>
ST_40 : Operation 782 [9/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 782 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 14.0>
ST_41 : Operation 783 [8/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 783 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 14.0>
ST_42 : Operation 784 [7/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 784 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 14.0>
ST_43 : Operation 785 [6/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 785 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 14.0>
ST_44 : Operation 786 [5/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 786 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 14.0>
ST_45 : Operation 787 [4/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 787 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 14.0>
ST_46 : Operation 788 [3/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 788 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 14.0>
ST_47 : Operation 789 [2/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 789 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 14.0>
ST_48 : Operation 790 [1/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_1_7_i" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 790 'fdiv' 'tmp_score' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.43>
ST_49 : Operation 791 [1/1] (0.00ns)   --->   "%score_load = load i32 %score" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 791 'load' 'score_load' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_49 : Operation 792 [2/2] (5.43ns)   --->   "%tmp_42 = fcmp_ogt  i32 %tmp_score, i32 %score_load" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 792 'fcmp' 'tmp_42' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.73>
ST_50 : Operation 793 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx"   --->   Operation 793 'load' 'idx_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 794 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %idx_load"   --->   Operation 794 'trunc' 'empty_49' <Predicate = (!icmp_ln37 & !or_ln56_38)> <Delay = 0.00>
ST_50 : Operation 795 [1/1] (0.00ns)   --->   "%specloopname_ln1834 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 795 'specloopname' 'specloopname_ln1834' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %idx_load, i32 31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 796 'bitselect' 'tmp_39' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 797 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 798 'partselect' 'tmp_40' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 799 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 800 'bitcast' 'bitcast_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 801 'partselect' 'tmp_41' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i32 %bitcast_ln61_1" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 802 'trunc' 'trunc_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>
ST_50 : Operation 803 [1/1] (1.55ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_40, i8 255" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 803 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 804 [1/1] (2.44ns)   --->   "%icmp_ln61_1 = icmp_eq  i23 %trunc_ln61, i23 0" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 804 'icmp' 'icmp_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%or_ln61_1 = or i1 %icmp_ln61_1, i1 %icmp_ln61" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 805 'or' 'or_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 806 [1/1] (1.55ns)   --->   "%icmp_ln61_2 = icmp_ne  i8 %tmp_41, i8 255" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 806 'icmp' 'icmp_ln61_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 807 [1/1] (2.44ns)   --->   "%icmp_ln61_3 = icmp_eq  i23 %trunc_ln61_1, i23 0" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 807 'icmp' 'icmp_ln61_3' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%or_ln61_2 = or i1 %icmp_ln61_3, i1 %icmp_ln61_2" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 808 'or' 'or_ln61_2' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 809 [1/2] (5.43ns)   --->   "%tmp_42 = fcmp_ogt  i32 %tmp_score, i32 %score_load" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 809 'fcmp' 'tmp_42' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%and_ln61 = and i1 %or_ln61_1, i1 %or_ln61_2" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 810 'and' 'and_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln61)   --->   "%and_ln61_1 = and i1 %and_ln61, i1 %tmp_42" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 811 'and' 'and_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 812 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln61 = or i1 %tmp_39, i1 %and_ln61_1" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 812 'or' 'or_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node score_1)   --->   "%select_ln61 = select i1 %or_ln61, i32 %tmp_score, i32 %score_load" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 813 'select' 'select_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077 & !or_ln56_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%trunc_ln61_2 = trunc i5 %i_1" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 814 'trunc' 'trunc_ln61_2' <Predicate = (!icmp_ln37 & icmp_ln1077 & !or_ln56_38)> <Delay = 0.00>
ST_50 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%zext_ln61 = zext i4 %trunc_ln61_2" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 815 'zext' 'zext_ln61' <Predicate = (!icmp_ln37 & icmp_ln1077 & !or_ln56_38)> <Delay = 0.00>
ST_50 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%select_ln61_1 = select i1 %or_ln61, i31 %zext_ln61, i31 %empty_49" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 816 'select' 'select_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077 & !or_ln56_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%zext_ln61_1 = zext i31 %select_ln61_1" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 817 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln37 & icmp_ln1077 & !or_ln56_38)> <Delay = 0.00>
ST_50 : Operation 818 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_1 = select i1 %or_ln56_38, i32 %score_load, i32 %select_ln61" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 818 'select' 'score_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 819 [1/1] (0.73ns) (out node of the LUT)   --->   "%idx_1 = select i1 %or_ln56_38, i32 %idx_load, i32 %zext_ln61_1" [detector_solid/abs_solid_detector.cpp:56]   --->   Operation 819 'select' 'idx_1' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 820 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %idx_1, i32 %idx" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 820 'store' 'store_ln37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.58>
ST_50 : Operation 821 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %score_1, i32 %score" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 821 'store' 'store_ln37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 1.58>
ST_50 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body.i1.i" [detector_solid/abs_solid_detector.cpp:37]   --->   Operation 822 'br' 'br_ln37' <Predicate = (!icmp_ln37 & icmp_ln1077)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 823 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load"   --->   Operation 823 'write' 'write_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 824 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 824 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 825 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 825 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 52 <SV = 2> <Delay = 0.00>
ST_52 : Operation 826 [1/1] (0.00ns)   --->   "%idx_load_1 = load i32 %idx"   --->   Operation 826 'load' 'idx_load_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 827 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load_1"   --->   Operation 827 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 828 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [413]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [823]  (1.59 ns)

 <State 2>: 12.6ns
The critical path consists of the following:
	'load' operation ('i_op', detector_solid/abs_solid_detector.cpp:61) on local variable 'i' [828]  (0 ns)
	'mux' operation ('tmp_i', detector_solid/abs_solid_detector.cpp:50) [843]  (2.06 ns)
	'fsub' operation ('hdist_i', detector_solid/abs_solid_detector.cpp:50) [845]  (10.5 ns)

 <State 3>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist_i', detector_solid/abs_solid_detector.cpp:50) [845]  (10.5 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist_i', detector_solid/abs_solid_detector.cpp:50) [845]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist_i', detector_solid/abs_solid_detector.cpp:50) [845]  (10.5 ns)

 <State 6>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_i_48', detector_solid/abs_solid_detector.cpp:50) [870]  (2.06 ns)
	'fsub' operation ('hdist_1_i', detector_solid/abs_solid_detector.cpp:50) [872]  (10.5 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_i', detector_solid/abs_solid_detector.cpp:52) [846]  (12.4 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_i', detector_solid/abs_solid_detector.cpp:53) [847]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_i', detector_solid/abs_solid_detector.cpp:53) [847]  (10.5 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_3_i', detector_solid/abs_solid_detector.cpp:50) [897]  (2.06 ns)
	'fsub' operation ('hdist_2_i', detector_solid/abs_solid_detector.cpp:50) [899]  (10.5 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_1_i', detector_solid/abs_solid_detector.cpp:52) [873]  (12.4 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_1_i', detector_solid/abs_solid_detector.cpp:53) [874]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_1_i', detector_solid/abs_solid_detector.cpp:53) [874]  (10.5 ns)

 <State 14>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_8_i', detector_solid/abs_solid_detector.cpp:50) [924]  (2.06 ns)
	'fsub' operation ('hdist_3_i', detector_solid/abs_solid_detector.cpp:50) [926]  (10.5 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_2_i', detector_solid/abs_solid_detector.cpp:52) [900]  (12.4 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_2_i', detector_solid/abs_solid_detector.cpp:53) [901]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_2_i', detector_solid/abs_solid_detector.cpp:53) [901]  (10.5 ns)

 <State 18>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_4_i', detector_solid/abs_solid_detector.cpp:50) [951]  (2.06 ns)
	'fsub' operation ('hdist_4_i', detector_solid/abs_solid_detector.cpp:50) [953]  (10.5 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_3_i', detector_solid/abs_solid_detector.cpp:52) [927]  (12.4 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_3_i', detector_solid/abs_solid_detector.cpp:53) [928]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_3_i', detector_solid/abs_solid_detector.cpp:53) [928]  (10.5 ns)

 <State 22>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_5_i', detector_solid/abs_solid_detector.cpp:50) [978]  (2.06 ns)
	'fsub' operation ('hdist_5_i', detector_solid/abs_solid_detector.cpp:50) [980]  (10.5 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_4_i', detector_solid/abs_solid_detector.cpp:52) [954]  (12.4 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_4_i', detector_solid/abs_solid_detector.cpp:53) [955]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_4_i', detector_solid/abs_solid_detector.cpp:53) [955]  (10.5 ns)

 <State 26>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_6_i', detector_solid/abs_solid_detector.cpp:50) [1005]  (2.06 ns)
	'fsub' operation ('hdist_6_i', detector_solid/abs_solid_detector.cpp:50) [1007]  (10.5 ns)

 <State 27>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_5_i', detector_solid/abs_solid_detector.cpp:52) [981]  (12.4 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_5_i', detector_solid/abs_solid_detector.cpp:53) [982]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_5_i', detector_solid/abs_solid_detector.cpp:53) [982]  (10.5 ns)

 <State 30>: 12.6ns
The critical path consists of the following:
	'mux' operation ('tmp_7_i', detector_solid/abs_solid_detector.cpp:50) [1032]  (2.06 ns)
	'fsub' operation ('hdist_7_i', detector_solid/abs_solid_detector.cpp:50) [1034]  (10.5 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_6_i', detector_solid/abs_solid_detector.cpp:52) [1008]  (12.4 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_6_i', detector_solid/abs_solid_detector.cpp:53) [1009]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_6_i', detector_solid/abs_solid_detector.cpp:53) [1009]  (10.5 ns)

 <State 34>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_7_i', detector_solid/abs_solid_detector.cpp:52) [1035]  (12.4 ns)

 <State 35>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale_7_i', detector_solid/abs_solid_detector.cpp:52) [1035]  (12.4 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_7_i', detector_solid/abs_solid_detector.cpp:53) [1036]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_7_i', detector_solid/abs_solid_detector.cpp:53) [1036]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_7_i', detector_solid/abs_solid_detector.cpp:53) [1036]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area_1_7_i', detector_solid/abs_solid_detector.cpp:53) [1036]  (10.5 ns)

 <State 40>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 41>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 42>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 43>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 44>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 45>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 46>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 47>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 48>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:60) [1074]  (14 ns)

 <State 49>: 5.43ns
The critical path consists of the following:
	'load' operation ('score_load', detector_solid/abs_solid_detector.cpp:56) on local variable 'score' [842]  (0 ns)
	'fcmp' operation ('tmp_42', detector_solid/abs_solid_detector.cpp:61) [1088]  (5.43 ns)

 <State 50>: 8.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_42', detector_solid/abs_solid_detector.cpp:61) [1088]  (5.43 ns)
	'and' operation ('and_ln61_1', detector_solid/abs_solid_detector.cpp:61) [1090]  (0 ns)
	'or' operation ('or_ln61', detector_solid/abs_solid_detector.cpp:61) [1091]  (0.978 ns)
	'select' operation ('select_ln61_1', detector_solid/abs_solid_detector.cpp:61) [1095]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:56) [1098]  (0.733 ns)
	'store' operation ('store_ln37', detector_solid/abs_solid_detector.cpp:37) of variable 'idx', detector_solid/abs_solid_detector.cpp:56 on local variable 'idx' [1100]  (1.59 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
