
stm32_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001eec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08001ff8  08001ff8  00011ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002058  08002058  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002058  08002058  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002058  08002058  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08002058  08002058  00012058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002060  08002060  00012060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002064  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  080020d4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  080020d4  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000060c8  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001644  00000000  00000000  00026161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000680  00000000  00000000  000277a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005e8  00000000  00000000  00027e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186ea  00000000  00000000  00028410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007116  00000000  00000000  00040afa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008288c  00000000  00000000  00047c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ca49c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c60  00000000  00000000  000ca4f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001fe0 	.word	0x08001fe0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001fe0 	.word	0x08001fe0

0800014c <_ZN11Incrementer16incrementCounterEv>:
#include "Incrementer.hpp"

void Incrementer::incrementCounter() {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	i++;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	1c5a      	adds	r2, r3, #1
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	601a      	str	r2, [r3, #0]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr

08000168 <_ZN11Incrementer10getCounterEv>:

unsigned int Incrementer::getCounter() {
 8000168:	b480      	push	{r7}
 800016a:	b083      	sub	sp, #12
 800016c:	af00      	add	r7, sp, #0
 800016e:	6078      	str	r0, [r7, #4]
	return i;
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	681b      	ldr	r3, [r3, #0]
}
 8000174:	4618      	mov	r0, r3
 8000176:	370c      	adds	r7, #12
 8000178:	46bd      	mov	sp, r7
 800017a:	bc80      	pop	{r7}
 800017c:	4770      	bx	lr

0800017e <_ZN11Incrementer12resetCounterEv>:

void Incrementer::resetCounter() {
 800017e:	b480      	push	{r7}
 8000180:	b083      	sub	sp, #12
 8000182:	af00      	add	r7, sp, #0
 8000184:	6078      	str	r0, [r7, #4]
	i = 0;
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	2200      	movs	r2, #0
 800018a:	601a      	str	r2, [r3, #0]
}
 800018c:	bf00      	nop
 800018e:	370c      	adds	r7, #12
 8000190:	46bd      	mov	sp, r7
 8000192:	bc80      	pop	{r7}
 8000194:	4770      	bx	lr
	...

08000198 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000198:	b480      	push	{r7}
 800019a:	b085      	sub	sp, #20
 800019c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800019e:	4b14      	ldr	r3, [pc, #80]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001a0:	699b      	ldr	r3, [r3, #24]
 80001a2:	4a13      	ldr	r2, [pc, #76]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001a4:	f043 0320 	orr.w	r3, r3, #32
 80001a8:	6193      	str	r3, [r2, #24]
 80001aa:	4b11      	ldr	r3, [pc, #68]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001ac:	699b      	ldr	r3, [r3, #24]
 80001ae:	f003 0320 	and.w	r3, r3, #32
 80001b2:	60fb      	str	r3, [r7, #12]
 80001b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001b6:	4b0e      	ldr	r3, [pc, #56]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001b8:	699b      	ldr	r3, [r3, #24]
 80001ba:	4a0d      	ldr	r2, [pc, #52]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001bc:	f043 0304 	orr.w	r3, r3, #4
 80001c0:	6193      	str	r3, [r2, #24]
 80001c2:	4b0b      	ldr	r3, [pc, #44]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001c4:	699b      	ldr	r3, [r3, #24]
 80001c6:	f003 0304 	and.w	r3, r3, #4
 80001ca:	60bb      	str	r3, [r7, #8]
 80001cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001ce:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001d0:	699b      	ldr	r3, [r3, #24]
 80001d2:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001d4:	f043 0308 	orr.w	r3, r3, #8
 80001d8:	6193      	str	r3, [r2, #24]
 80001da:	4b05      	ldr	r3, [pc, #20]	; (80001f0 <MX_GPIO_Init+0x58>)
 80001dc:	699b      	ldr	r3, [r3, #24]
 80001de:	f003 0308 	and.w	r3, r3, #8
 80001e2:	607b      	str	r3, [r7, #4]
 80001e4:	687b      	ldr	r3, [r7, #4]

}
 80001e6:	bf00      	nop
 80001e8:	3714      	adds	r7, #20
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	40021000 	.word	0x40021000

080001f4 <_ZN11IncrementerC1Ev>:
private:
	unsigned int i;

public:

	Incrementer() {
 80001f4:	b480      	push	{r7}
 80001f6:	b083      	sub	sp, #12
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
		i = 0;
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
	}
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	4618      	mov	r0, r3
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	bc80      	pop	{r7}
 800020c:	4770      	bx	lr
	...

08000210 <_Z13send_to_uart3h>:

Incrementer inc;
char buf[10];
int i = 0;

void send_to_uart3(uint8_t data) {
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	4603      	mov	r3, r0
 8000218:	71fb      	strb	r3, [r7, #7]
	while (!(USART3->SR & USART_SR_TC)) {
 800021a:	4b0a      	ldr	r3, [pc, #40]	; (8000244 <_Z13send_to_uart3h+0x34>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000222:	2b00      	cmp	r3, #0
 8000224:	bf0c      	ite	eq
 8000226:	2301      	moveq	r3, #1
 8000228:	2300      	movne	r3, #0
 800022a:	b2db      	uxtb	r3, r3
 800022c:	2b00      	cmp	r3, #0
 800022e:	d000      	beq.n	8000232 <_Z13send_to_uart3h+0x22>
 8000230:	e7f3      	b.n	800021a <_Z13send_to_uart3h+0xa>
	};
	USART3->DR = data;
 8000232:	4a04      	ldr	r2, [pc, #16]	; (8000244 <_Z13send_to_uart3h+0x34>)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	6053      	str	r3, [r2, #4]
}
 8000238:	bf00      	nop
 800023a:	370c      	adds	r7, #12
 800023c:	46bd      	mov	sp, r7
 800023e:	bc80      	pop	{r7}
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	40004800 	.word	0x40004800

08000248 <_Z7uart3ssPc>:
void uart3ss(char *string) {
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
	unsigned char i = 0;
 8000250:	2300      	movs	r3, #0
 8000252:	73fb      	strb	r3, [r7, #15]
	while (string[i]) {
 8000254:	7bfb      	ldrb	r3, [r7, #15]
 8000256:	687a      	ldr	r2, [r7, #4]
 8000258:	4413      	add	r3, r2
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d00a      	beq.n	8000276 <_Z7uart3ssPc+0x2e>
		send_to_uart3(string[i]);
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	687a      	ldr	r2, [r7, #4]
 8000264:	4413      	add	r3, r2
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	4618      	mov	r0, r3
 800026a:	f7ff ffd1 	bl	8000210 <_Z13send_to_uart3h>
		i++;
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	3301      	adds	r3, #1
 8000272:	73fb      	strb	r3, [r7, #15]
	while (string[i]) {
 8000274:	e7ee      	b.n	8000254 <_Z7uart3ssPc+0xc>
	}
	send_to_uart3('\r');
 8000276:	200d      	movs	r0, #13
 8000278:	f7ff ffca 	bl	8000210 <_Z13send_to_uart3h>
	//send_to_uart3('\n');
}
 800027c:	bf00      	nop
 800027e:	3710      	adds	r7, #16
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}

08000284 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000288:	f000 fa76 	bl	8000778 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800028c:	f000 f83e 	bl	800030c <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000290:	f7ff ff82 	bl	8000198 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000294:	f000 f90c 	bl	80004b0 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000298:	f000 f934 	bl	8000504 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800029c:	f000 f95c 	bl	8000558 <MX_USART3_UART_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		i++;
 80002a0:	4b15      	ldr	r3, [pc, #84]	; (80002f8 <main+0x74>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	3301      	adds	r3, #1
 80002a6:	4a14      	ldr	r2, [pc, #80]	; (80002f8 <main+0x74>)
 80002a8:	6013      	str	r3, [r2, #0]

		if (i > 999999) {
 80002aa:	4b13      	ldr	r3, [pc, #76]	; (80002f8 <main+0x74>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a13      	ldr	r2, [pc, #76]	; (80002fc <main+0x78>)
 80002b0:	4293      	cmp	r3, r2
 80002b2:	ddf5      	ble.n	80002a0 <main+0x1c>
			i = 0;
 80002b4:	4b10      	ldr	r3, [pc, #64]	; (80002f8 <main+0x74>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]

			inc.incrementCounter();
 80002ba:	4811      	ldr	r0, [pc, #68]	; (8000300 <main+0x7c>)
 80002bc:	f7ff ff46 	bl	800014c <_ZN11Incrementer16incrementCounterEv>

			if (inc.getCounter() > 20) {
 80002c0:	480f      	ldr	r0, [pc, #60]	; (8000300 <main+0x7c>)
 80002c2:	f7ff ff51 	bl	8000168 <_ZN11Incrementer10getCounterEv>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b14      	cmp	r3, #20
 80002ca:	bf8c      	ite	hi
 80002cc:	2301      	movhi	r3, #1
 80002ce:	2300      	movls	r3, #0
 80002d0:	b2db      	uxtb	r3, r3
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d002      	beq.n	80002dc <main+0x58>
				inc.resetCounter();
 80002d6:	480a      	ldr	r0, [pc, #40]	; (8000300 <main+0x7c>)
 80002d8:	f7ff ff51 	bl	800017e <_ZN11Incrementer12resetCounterEv>
			}

			sprintf(buf, "%d", inc.getCounter());
 80002dc:	4808      	ldr	r0, [pc, #32]	; (8000300 <main+0x7c>)
 80002de:	f7ff ff43 	bl	8000168 <_ZN11Incrementer10getCounterEv>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	4907      	ldr	r1, [pc, #28]	; (8000304 <main+0x80>)
 80002e8:	4807      	ldr	r0, [pc, #28]	; (8000308 <main+0x84>)
 80002ea:	f001 fa31 	bl	8001750 <siprintf>
			uart3ss(buf);
 80002ee:	4806      	ldr	r0, [pc, #24]	; (8000308 <main+0x84>)
 80002f0:	f7ff ffaa 	bl	8000248 <_Z7uart3ssPc>
		i++;
 80002f4:	e7d4      	b.n	80002a0 <main+0x1c>
 80002f6:	bf00      	nop
 80002f8:	2000009c 	.word	0x2000009c
 80002fc:	000f423f 	.word	0x000f423f
 8000300:	2000008c 	.word	0x2000008c
 8000304:	08001ff8 	.word	0x08001ff8
 8000308:	20000090 	.word	0x20000090

0800030c <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	b090      	sub	sp, #64	; 0x40
 8000310:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000312:	f107 0318 	add.w	r3, r7, #24
 8000316:	2228      	movs	r2, #40	; 0x28
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f001 fa10 	bl	8001740 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800032e:	2301      	movs	r3, #1
 8000330:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000332:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000336:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800033c:	2301      	movs	r3, #1
 800033e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000340:	2302      	movs	r3, #2
 8000342:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000344:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000348:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800034a:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 800034e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000350:	f107 0318 	add.w	r3, r7, #24
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fcd9 	bl	8000d0c <HAL_RCC_OscConfig>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	bf14      	ite	ne
 8000360:	2301      	movne	r3, #1
 8000362:	2300      	moveq	r3, #0
 8000364:	b2db      	uxtb	r3, r3
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 800036a:	f000 f81e 	bl	80003aa <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800036e:	230f      	movs	r3, #15
 8000370:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000372:	2302      	movs	r3, #2
 8000374:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800037a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800037e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	2102      	movs	r1, #2
 8000388:	4618      	mov	r0, r3
 800038a:	f000 ff3f 	bl	800120c <HAL_RCC_ClockConfig>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	bf14      	ite	ne
 8000394:	2301      	movne	r3, #1
 8000396:	2300      	moveq	r3, #0
 8000398:	b2db      	uxtb	r3, r3
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 800039e:	f000 f804 	bl	80003aa <Error_Handler>
	}
}
 80003a2:	bf00      	nop
 80003a4:	3740      	adds	r7, #64	; 0x40
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}

080003aa <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80003aa:	b480      	push	{r7}
 80003ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ae:	b672      	cpsid	i
}
 80003b0:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80003b2:	e7fe      	b.n	80003b2 <Error_Handler+0x8>

080003b4 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
 80003bc:	6039      	str	r1, [r7, #0]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	2b01      	cmp	r3, #1
 80003c2:	d107      	bne.n	80003d4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d102      	bne.n	80003d4 <_Z41__static_initialization_and_destruction_0ii+0x20>
Incrementer inc;
 80003ce:	4803      	ldr	r0, [pc, #12]	; (80003dc <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80003d0:	f7ff ff10 	bl	80001f4 <_ZN11IncrementerC1Ev>
}
 80003d4:	bf00      	nop
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	2000008c 	.word	0x2000008c

080003e0 <_GLOBAL__sub_I_inc>:
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
 80003e4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80003e8:	2001      	movs	r0, #1
 80003ea:	f7ff ffe3 	bl	80003b4 <_Z41__static_initialization_and_destruction_0ii>
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003f6:	4b15      	ldr	r3, [pc, #84]	; (800044c <HAL_MspInit+0x5c>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a14      	ldr	r2, [pc, #80]	; (800044c <HAL_MspInit+0x5c>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b12      	ldr	r3, [pc, #72]	; (800044c <HAL_MspInit+0x5c>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040e:	4b0f      	ldr	r3, [pc, #60]	; (800044c <HAL_MspInit+0x5c>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	4a0e      	ldr	r2, [pc, #56]	; (800044c <HAL_MspInit+0x5c>)
 8000414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000418:	61d3      	str	r3, [r2, #28]
 800041a:	4b0c      	ldr	r3, [pc, #48]	; (800044c <HAL_MspInit+0x5c>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000426:	4b0a      	ldr	r3, [pc, #40]	; (8000450 <HAL_MspInit+0x60>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <HAL_MspInit+0x60>)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000442:	bf00      	nop
 8000444:	3714      	adds	r7, #20
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	40021000 	.word	0x40021000
 8000450:	40010000 	.word	0x40010000

08000454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000458:	e7fe      	b.n	8000458 <NMI_Handler+0x4>

0800045a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800045a:	b480      	push	{r7}
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800045e:	e7fe      	b.n	800045e <HardFault_Handler+0x4>

08000460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000464:	e7fe      	b.n	8000464 <MemManage_Handler+0x4>

08000466 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000466:	b480      	push	{r7}
 8000468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800046a:	e7fe      	b.n	800046a <BusFault_Handler+0x4>

0800046c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <UsageFault_Handler+0x4>

08000472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr

0800047e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800049a:	f000 f9b3 	bl	8000804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bc80      	pop	{r7}
 80004ac:	4770      	bx	lr
	...

080004b0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004b4:	4b11      	ldr	r3, [pc, #68]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004b6:	4a12      	ldr	r2, [pc, #72]	; (8000500 <MX_USART1_UART_Init+0x50>)
 80004b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80004ba:	4b10      	ldr	r3, [pc, #64]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80004c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004c2:	4b0e      	ldr	r3, [pc, #56]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004c8:	4b0c      	ldr	r3, [pc, #48]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004ce:	4b0b      	ldr	r3, [pc, #44]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004d4:	4b09      	ldr	r3, [pc, #36]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004d6:	220c      	movs	r2, #12
 80004d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004da:	4b08      	ldr	r3, [pc, #32]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004dc:	2200      	movs	r2, #0
 80004de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e0:	4b06      	ldr	r3, [pc, #24]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004e6:	4805      	ldr	r0, [pc, #20]	; (80004fc <MX_USART1_UART_Init+0x4c>)
 80004e8:	f001 f82a 	bl	8001540 <HAL_UART_Init>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80004f2:	f7ff ff5a 	bl	80003aa <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	200000f0 	.word	0x200000f0
 8000500:	40013800 	.word	0x40013800

08000504 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000508:	4b11      	ldr	r3, [pc, #68]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 800050a:	4a12      	ldr	r2, [pc, #72]	; (8000554 <MX_USART2_UART_Init+0x50>)
 800050c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800050e:	4b10      	ldr	r3, [pc, #64]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 8000510:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800051c:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000522:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 8000524:	2200      	movs	r2, #0
 8000526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000528:	4b09      	ldr	r3, [pc, #36]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 800052a:	220c      	movs	r2, #12
 800052c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 8000530:	2200      	movs	r2, #0
 8000532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000534:	4b06      	ldr	r3, [pc, #24]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 8000536:	2200      	movs	r2, #0
 8000538:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800053a:	4805      	ldr	r0, [pc, #20]	; (8000550 <MX_USART2_UART_Init+0x4c>)
 800053c:	f001 f800 	bl	8001540 <HAL_UART_Init>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000546:	f7ff ff30 	bl	80003aa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800054a:	bf00      	nop
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	20000134 	.word	0x20000134
 8000554:	40004400 	.word	0x40004400

08000558 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800055c:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 800055e:	4a12      	ldr	r2, [pc, #72]	; (80005a8 <MX_USART3_UART_Init+0x50>)
 8000560:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000562:	4b10      	ldr	r3, [pc, #64]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 8000564:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000568:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 8000572:	2200      	movs	r2, #0
 8000574:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000576:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 8000578:	2200      	movs	r2, #0
 800057a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800057c:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 800057e:	220c      	movs	r2, #12
 8000580:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000582:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 8000584:	2200      	movs	r2, #0
 8000586:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000588:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 800058a:	2200      	movs	r2, #0
 800058c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800058e:	4805      	ldr	r0, [pc, #20]	; (80005a4 <MX_USART3_UART_Init+0x4c>)
 8000590:	f000 ffd6 	bl	8001540 <HAL_UART_Init>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800059a:	f7ff ff06 	bl	80003aa <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	200000ac 	.word	0x200000ac
 80005a8:	40004800 	.word	0x40004800

080005ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08c      	sub	sp, #48	; 0x30
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0320 	add.w	r3, r7, #32
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a53      	ldr	r2, [pc, #332]	; (8000714 <HAL_UART_MspInit+0x168>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d132      	bne.n	8000632 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005cc:	4b52      	ldr	r3, [pc, #328]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80005ce:	699b      	ldr	r3, [r3, #24]
 80005d0:	4a51      	ldr	r2, [pc, #324]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80005d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005d6:	6193      	str	r3, [r2, #24]
 80005d8:	4b4f      	ldr	r3, [pc, #316]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005e0:	61fb      	str	r3, [r7, #28]
 80005e2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e4:	4b4c      	ldr	r3, [pc, #304]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	4a4b      	ldr	r2, [pc, #300]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80005ea:	f043 0304 	orr.w	r3, r3, #4
 80005ee:	6193      	str	r3, [r2, #24]
 80005f0:	4b49      	ldr	r3, [pc, #292]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	f003 0304 	and.w	r3, r3, #4
 80005f8:	61bb      	str	r3, [r7, #24]
 80005fa:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000602:	2302      	movs	r3, #2
 8000604:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000606:	2303      	movs	r3, #3
 8000608:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060a:	f107 0320 	add.w	r3, r7, #32
 800060e:	4619      	mov	r1, r3
 8000610:	4842      	ldr	r0, [pc, #264]	; (800071c <HAL_UART_MspInit+0x170>)
 8000612:	f000 f9f7 	bl	8000a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800061a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061c:	2300      	movs	r3, #0
 800061e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	2300      	movs	r3, #0
 8000622:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000624:	f107 0320 	add.w	r3, r7, #32
 8000628:	4619      	mov	r1, r3
 800062a:	483c      	ldr	r0, [pc, #240]	; (800071c <HAL_UART_MspInit+0x170>)
 800062c:	f000 f9ea 	bl	8000a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000630:	e06c      	b.n	800070c <HAL_UART_MspInit+0x160>
  else if(uartHandle->Instance==USART2)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a3a      	ldr	r2, [pc, #232]	; (8000720 <HAL_UART_MspInit+0x174>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d130      	bne.n	800069e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800063c:	4b36      	ldr	r3, [pc, #216]	; (8000718 <HAL_UART_MspInit+0x16c>)
 800063e:	69db      	ldr	r3, [r3, #28]
 8000640:	4a35      	ldr	r2, [pc, #212]	; (8000718 <HAL_UART_MspInit+0x16c>)
 8000642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000646:	61d3      	str	r3, [r2, #28]
 8000648:	4b33      	ldr	r3, [pc, #204]	; (8000718 <HAL_UART_MspInit+0x16c>)
 800064a:	69db      	ldr	r3, [r3, #28]
 800064c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000650:	617b      	str	r3, [r7, #20]
 8000652:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	4b30      	ldr	r3, [pc, #192]	; (8000718 <HAL_UART_MspInit+0x16c>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a2f      	ldr	r2, [pc, #188]	; (8000718 <HAL_UART_MspInit+0x16c>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b2d      	ldr	r3, [pc, #180]	; (8000718 <HAL_UART_MspInit+0x16c>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	613b      	str	r3, [r7, #16]
 800066a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800066c:	2304      	movs	r3, #4
 800066e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000670:	2302      	movs	r3, #2
 8000672:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000674:	2303      	movs	r3, #3
 8000676:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000678:	f107 0320 	add.w	r3, r7, #32
 800067c:	4619      	mov	r1, r3
 800067e:	4827      	ldr	r0, [pc, #156]	; (800071c <HAL_UART_MspInit+0x170>)
 8000680:	f000 f9c0 	bl	8000a04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000684:	2308      	movs	r3, #8
 8000686:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000688:	2300      	movs	r3, #0
 800068a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000690:	f107 0320 	add.w	r3, r7, #32
 8000694:	4619      	mov	r1, r3
 8000696:	4821      	ldr	r0, [pc, #132]	; (800071c <HAL_UART_MspInit+0x170>)
 8000698:	f000 f9b4 	bl	8000a04 <HAL_GPIO_Init>
}
 800069c:	e036      	b.n	800070c <HAL_UART_MspInit+0x160>
  else if(uartHandle->Instance==USART3)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a20      	ldr	r2, [pc, #128]	; (8000724 <HAL_UART_MspInit+0x178>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d131      	bne.n	800070c <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 80006a8:	4b1b      	ldr	r3, [pc, #108]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80006aa:	69db      	ldr	r3, [r3, #28]
 80006ac:	4a1a      	ldr	r2, [pc, #104]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80006ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006b2:	61d3      	str	r3, [r2, #28]
 80006b4:	4b18      	ldr	r3, [pc, #96]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80006b6:	69db      	ldr	r3, [r3, #28]
 80006b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006bc:	60fb      	str	r3, [r7, #12]
 80006be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c0:	4b15      	ldr	r3, [pc, #84]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	4a14      	ldr	r2, [pc, #80]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80006c6:	f043 0308 	orr.w	r3, r3, #8
 80006ca:	6193      	str	r3, [r2, #24]
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <HAL_UART_MspInit+0x16c>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	f003 0308 	and.w	r3, r3, #8
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	2302      	movs	r3, #2
 80006e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e2:	2303      	movs	r3, #3
 80006e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e6:	f107 0320 	add.w	r3, r7, #32
 80006ea:	4619      	mov	r1, r3
 80006ec:	480e      	ldr	r0, [pc, #56]	; (8000728 <HAL_UART_MspInit+0x17c>)
 80006ee:	f000 f989 	bl	8000a04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f8:	2300      	movs	r3, #0
 80006fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4619      	mov	r1, r3
 8000706:	4808      	ldr	r0, [pc, #32]	; (8000728 <HAL_UART_MspInit+0x17c>)
 8000708:	f000 f97c 	bl	8000a04 <HAL_GPIO_Init>
}
 800070c:	bf00      	nop
 800070e:	3730      	adds	r7, #48	; 0x30
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40013800 	.word	0x40013800
 8000718:	40021000 	.word	0x40021000
 800071c:	40010800 	.word	0x40010800
 8000720:	40004400 	.word	0x40004400
 8000724:	40004800 	.word	0x40004800
 8000728:	40010c00 	.word	0x40010c00

0800072c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800072e:	490d      	ldr	r1, [pc, #52]	; (8000764 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000730:	4a0d      	ldr	r2, [pc, #52]	; (8000768 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000734:	e002      	b.n	800073c <LoopCopyDataInit>

08000736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800073a:	3304      	adds	r3, #4

0800073c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800073c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000740:	d3f9      	bcc.n	8000736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000742:	4a0a      	ldr	r2, [pc, #40]	; (800076c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000744:	4c0a      	ldr	r4, [pc, #40]	; (8000770 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000748:	e001      	b.n	800074e <LoopFillZerobss>

0800074a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800074a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800074c:	3204      	adds	r2, #4

0800074e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000750:	d3fb      	bcc.n	800074a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000752:	f7ff fea6 	bl	80004a2 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000756:	f000 ffcf 	bl	80016f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075a:	f7ff fd93 	bl	8000284 <main>
  bx lr
 800075e:	4770      	bx	lr
  ldr r0, =_sdata
 8000760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000764:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000768:	08002064 	.word	0x08002064
  ldr r2, =_sbss
 800076c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000770:	2000018c 	.word	0x2000018c

08000774 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000774:	e7fe      	b.n	8000774 <ADC1_2_IRQHandler>
	...

08000778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <HAL_Init+0x28>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <HAL_Init+0x28>)
 8000782:	f043 0310 	orr.w	r3, r3, #16
 8000786:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f907 	bl	800099c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800078e:	200f      	movs	r0, #15
 8000790:	f000 f808 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000794:	f7ff fe2c 	bl	80003f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <HAL_InitTick+0x54>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <HAL_InitTick+0x58>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	4619      	mov	r1, r3
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80007be:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f911 	bl	80009ea <HAL_SYSTICK_Config>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e00e      	b.n	80007f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b0f      	cmp	r3, #15
 80007d6:	d80a      	bhi.n	80007ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d8:	2200      	movs	r2, #0
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	f04f 30ff 	mov.w	r0, #4294967295
 80007e0:	f000 f8e7 	bl	80009b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e4:	4a06      	ldr	r2, [pc, #24]	; (8000800 <HAL_InitTick+0x5c>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007ea:	2300      	movs	r3, #0
 80007ec:	e000      	b.n	80007f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000008 	.word	0x20000008
 8000800:	20000004 	.word	0x20000004

08000804 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000808:	4b05      	ldr	r3, [pc, #20]	; (8000820 <HAL_IncTick+0x1c>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b05      	ldr	r3, [pc, #20]	; (8000824 <HAL_IncTick+0x20>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4413      	add	r3, r2
 8000814:	4a03      	ldr	r2, [pc, #12]	; (8000824 <HAL_IncTick+0x20>)
 8000816:	6013      	str	r3, [r2, #0]
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr
 8000820:	20000008 	.word	0x20000008
 8000824:	20000178 	.word	0x20000178

08000828 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return uwTick;
 800082c:	4b02      	ldr	r3, [pc, #8]	; (8000838 <HAL_GetTick+0x10>)
 800082e:	681b      	ldr	r3, [r3, #0]
}
 8000830:	4618      	mov	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	20000178 	.word	0x20000178

0800083c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <__NVIC_SetPriorityGrouping+0x44>)
 800084e:	68db      	ldr	r3, [r3, #12]
 8000850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000858:	4013      	ands	r3, r2
 800085a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	; (8000880 <__NVIC_SetPriorityGrouping+0x44>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <__NVIC_GetPriorityGrouping+0x18>)
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	0a1b      	lsrs	r3, r3, #8
 800088e:	f003 0307 	and.w	r3, r3, #7
}
 8000892:	4618      	mov	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	6039      	str	r1, [r7, #0]
 80008aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	db0a      	blt.n	80008ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	490c      	ldr	r1, [pc, #48]	; (80008ec <__NVIC_SetPriority+0x4c>)
 80008ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008be:	0112      	lsls	r2, r2, #4
 80008c0:	b2d2      	uxtb	r2, r2
 80008c2:	440b      	add	r3, r1
 80008c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c8:	e00a      	b.n	80008e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	b2da      	uxtb	r2, r3
 80008ce:	4908      	ldr	r1, [pc, #32]	; (80008f0 <__NVIC_SetPriority+0x50>)
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	f003 030f 	and.w	r3, r3, #15
 80008d6:	3b04      	subs	r3, #4
 80008d8:	0112      	lsls	r2, r2, #4
 80008da:	b2d2      	uxtb	r2, r2
 80008dc:	440b      	add	r3, r1
 80008de:	761a      	strb	r2, [r3, #24]
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	e000e100 	.word	0xe000e100
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b089      	sub	sp, #36	; 0x24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000908:	69fb      	ldr	r3, [r7, #28]
 800090a:	f1c3 0307 	rsb	r3, r3, #7
 800090e:	2b04      	cmp	r3, #4
 8000910:	bf28      	it	cs
 8000912:	2304      	movcs	r3, #4
 8000914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3304      	adds	r3, #4
 800091a:	2b06      	cmp	r3, #6
 800091c:	d902      	bls.n	8000924 <NVIC_EncodePriority+0x30>
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	3b03      	subs	r3, #3
 8000922:	e000      	b.n	8000926 <NVIC_EncodePriority+0x32>
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000928:	f04f 32ff 	mov.w	r2, #4294967295
 800092c:	69bb      	ldr	r3, [r7, #24]
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	43da      	mvns	r2, r3
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	401a      	ands	r2, r3
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800093c:	f04f 31ff 	mov.w	r1, #4294967295
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	fa01 f303 	lsl.w	r3, r1, r3
 8000946:	43d9      	mvns	r1, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800094c:	4313      	orrs	r3, r2
         );
}
 800094e:	4618      	mov	r0, r3
 8000950:	3724      	adds	r7, #36	; 0x24
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr

08000958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3b01      	subs	r3, #1
 8000964:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000968:	d301      	bcc.n	800096e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800096a:	2301      	movs	r3, #1
 800096c:	e00f      	b.n	800098e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800096e:	4a0a      	ldr	r2, [pc, #40]	; (8000998 <SysTick_Config+0x40>)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	3b01      	subs	r3, #1
 8000974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000976:	210f      	movs	r1, #15
 8000978:	f04f 30ff 	mov.w	r0, #4294967295
 800097c:	f7ff ff90 	bl	80008a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <SysTick_Config+0x40>)
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <SysTick_Config+0x40>)
 8000988:	2207      	movs	r2, #7
 800098a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	e000e010 	.word	0xe000e010

0800099c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff49 	bl	800083c <__NVIC_SetPriorityGrouping>
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b086      	sub	sp, #24
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	4603      	mov	r3, r0
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
 80009be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009c0:	2300      	movs	r3, #0
 80009c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c4:	f7ff ff5e 	bl	8000884 <__NVIC_GetPriorityGrouping>
 80009c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	68b9      	ldr	r1, [r7, #8]
 80009ce:	6978      	ldr	r0, [r7, #20]
 80009d0:	f7ff ff90 	bl	80008f4 <NVIC_EncodePriority>
 80009d4:	4602      	mov	r2, r0
 80009d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff ff5f 	bl	80008a0 <__NVIC_SetPriority>
}
 80009e2:	bf00      	nop
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff ffb0 	bl	8000958 <SysTick_Config>
 80009f8:	4603      	mov	r3, r0
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b08b      	sub	sp, #44	; 0x2c
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a16:	e169      	b.n	8000cec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a2c:	69ba      	ldr	r2, [r7, #24]
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	f040 8158 	bne.w	8000ce6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	4a9a      	ldr	r2, [pc, #616]	; (8000ca4 <HAL_GPIO_Init+0x2a0>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d05e      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a40:	4a98      	ldr	r2, [pc, #608]	; (8000ca4 <HAL_GPIO_Init+0x2a0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d875      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a46:	4a98      	ldr	r2, [pc, #608]	; (8000ca8 <HAL_GPIO_Init+0x2a4>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d058      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a4c:	4a96      	ldr	r2, [pc, #600]	; (8000ca8 <HAL_GPIO_Init+0x2a4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d86f      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a52:	4a96      	ldr	r2, [pc, #600]	; (8000cac <HAL_GPIO_Init+0x2a8>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d052      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a58:	4a94      	ldr	r2, [pc, #592]	; (8000cac <HAL_GPIO_Init+0x2a8>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d869      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a5e:	4a94      	ldr	r2, [pc, #592]	; (8000cb0 <HAL_GPIO_Init+0x2ac>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d04c      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a64:	4a92      	ldr	r2, [pc, #584]	; (8000cb0 <HAL_GPIO_Init+0x2ac>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d863      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a6a:	4a92      	ldr	r2, [pc, #584]	; (8000cb4 <HAL_GPIO_Init+0x2b0>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d046      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a70:	4a90      	ldr	r2, [pc, #576]	; (8000cb4 <HAL_GPIO_Init+0x2b0>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d85d      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a76:	2b12      	cmp	r3, #18
 8000a78:	d82a      	bhi.n	8000ad0 <HAL_GPIO_Init+0xcc>
 8000a7a:	2b12      	cmp	r3, #18
 8000a7c:	d859      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a7e:	a201      	add	r2, pc, #4	; (adr r2, 8000a84 <HAL_GPIO_Init+0x80>)
 8000a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a84:	08000aff 	.word	0x08000aff
 8000a88:	08000ad9 	.word	0x08000ad9
 8000a8c:	08000aeb 	.word	0x08000aeb
 8000a90:	08000b2d 	.word	0x08000b2d
 8000a94:	08000b33 	.word	0x08000b33
 8000a98:	08000b33 	.word	0x08000b33
 8000a9c:	08000b33 	.word	0x08000b33
 8000aa0:	08000b33 	.word	0x08000b33
 8000aa4:	08000b33 	.word	0x08000b33
 8000aa8:	08000b33 	.word	0x08000b33
 8000aac:	08000b33 	.word	0x08000b33
 8000ab0:	08000b33 	.word	0x08000b33
 8000ab4:	08000b33 	.word	0x08000b33
 8000ab8:	08000b33 	.word	0x08000b33
 8000abc:	08000b33 	.word	0x08000b33
 8000ac0:	08000b33 	.word	0x08000b33
 8000ac4:	08000b33 	.word	0x08000b33
 8000ac8:	08000ae1 	.word	0x08000ae1
 8000acc:	08000af5 	.word	0x08000af5
 8000ad0:	4a79      	ldr	r2, [pc, #484]	; (8000cb8 <HAL_GPIO_Init+0x2b4>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d013      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ad6:	e02c      	b.n	8000b32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	623b      	str	r3, [r7, #32]
          break;
 8000ade:	e029      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	623b      	str	r3, [r7, #32]
          break;
 8000ae8:	e024      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	3308      	adds	r3, #8
 8000af0:	623b      	str	r3, [r7, #32]
          break;
 8000af2:	e01f      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	330c      	adds	r3, #12
 8000afa:	623b      	str	r3, [r7, #32]
          break;
 8000afc:	e01a      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d102      	bne.n	8000b0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b06:	2304      	movs	r3, #4
 8000b08:	623b      	str	r3, [r7, #32]
          break;
 8000b0a:	e013      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d105      	bne.n	8000b20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b14:	2308      	movs	r3, #8
 8000b16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	69fa      	ldr	r2, [r7, #28]
 8000b1c:	611a      	str	r2, [r3, #16]
          break;
 8000b1e:	e009      	b.n	8000b34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b20:	2308      	movs	r3, #8
 8000b22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69fa      	ldr	r2, [r7, #28]
 8000b28:	615a      	str	r2, [r3, #20]
          break;
 8000b2a:	e003      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
          break;
 8000b30:	e000      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          break;
 8000b32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	2bff      	cmp	r3, #255	; 0xff
 8000b38:	d801      	bhi.n	8000b3e <HAL_GPIO_Init+0x13a>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	e001      	b.n	8000b42 <HAL_GPIO_Init+0x13e>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	3304      	adds	r3, #4
 8000b42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	2bff      	cmp	r3, #255	; 0xff
 8000b48:	d802      	bhi.n	8000b50 <HAL_GPIO_Init+0x14c>
 8000b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	e002      	b.n	8000b56 <HAL_GPIO_Init+0x152>
 8000b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b52:	3b08      	subs	r3, #8
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	210f      	movs	r1, #15
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	fa01 f303 	lsl.w	r3, r1, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	401a      	ands	r2, r3
 8000b68:	6a39      	ldr	r1, [r7, #32]
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b70:	431a      	orrs	r2, r3
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	f000 80b1 	beq.w	8000ce6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b84:	4b4d      	ldr	r3, [pc, #308]	; (8000cbc <HAL_GPIO_Init+0x2b8>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a4c      	ldr	r2, [pc, #304]	; (8000cbc <HAL_GPIO_Init+0x2b8>)
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b4a      	ldr	r3, [pc, #296]	; (8000cbc <HAL_GPIO_Init+0x2b8>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0301 	and.w	r3, r3, #1
 8000b98:	60bb      	str	r3, [r7, #8]
 8000b9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b9c:	4a48      	ldr	r2, [pc, #288]	; (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba0:	089b      	lsrs	r3, r3, #2
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bac:	f003 0303 	and.w	r3, r3, #3
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	220f      	movs	r2, #15
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a40      	ldr	r2, [pc, #256]	; (8000cc4 <HAL_GPIO_Init+0x2c0>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d013      	beq.n	8000bf0 <HAL_GPIO_Init+0x1ec>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a3f      	ldr	r2, [pc, #252]	; (8000cc8 <HAL_GPIO_Init+0x2c4>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d00d      	beq.n	8000bec <HAL_GPIO_Init+0x1e8>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a3e      	ldr	r2, [pc, #248]	; (8000ccc <HAL_GPIO_Init+0x2c8>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d007      	beq.n	8000be8 <HAL_GPIO_Init+0x1e4>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a3d      	ldr	r2, [pc, #244]	; (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d101      	bne.n	8000be4 <HAL_GPIO_Init+0x1e0>
 8000be0:	2303      	movs	r3, #3
 8000be2:	e006      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000be4:	2304      	movs	r3, #4
 8000be6:	e004      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000be8:	2302      	movs	r3, #2
 8000bea:	e002      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000bec:	2301      	movs	r3, #1
 8000bee:	e000      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bf4:	f002 0203 	and.w	r2, r2, #3
 8000bf8:	0092      	lsls	r2, r2, #2
 8000bfa:	4093      	lsls	r3, r2
 8000bfc:	68fa      	ldr	r2, [r7, #12]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c02:	492f      	ldr	r1, [pc, #188]	; (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c06:	089b      	lsrs	r3, r3, #2
 8000c08:	3302      	adds	r3, #2
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d006      	beq.n	8000c2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c1c:	4b2d      	ldr	r3, [pc, #180]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	492c      	ldr	r1, [pc, #176]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c2a:	4b2a      	ldr	r3, [pc, #168]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	43db      	mvns	r3, r3
 8000c32:	4928      	ldr	r1, [pc, #160]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c34:	4013      	ands	r3, r2
 8000c36:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d006      	beq.n	8000c52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c44:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c46:	685a      	ldr	r2, [r3, #4]
 8000c48:	4922      	ldr	r1, [pc, #136]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	604b      	str	r3, [r1, #4]
 8000c50:	e006      	b.n	8000c60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c52:	4b20      	ldr	r3, [pc, #128]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c54:	685a      	ldr	r2, [r3, #4]
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	491e      	ldr	r1, [pc, #120]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d006      	beq.n	8000c7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c6c:	4b19      	ldr	r3, [pc, #100]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c6e:	689a      	ldr	r2, [r3, #8]
 8000c70:	4918      	ldr	r1, [pc, #96]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	608b      	str	r3, [r1, #8]
 8000c78:	e006      	b.n	8000c88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c7a:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c7c:	689a      	ldr	r2, [r3, #8]
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	43db      	mvns	r3, r3
 8000c82:	4914      	ldr	r1, [pc, #80]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c84:	4013      	ands	r3, r2
 8000c86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d021      	beq.n	8000cd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c96:	68da      	ldr	r2, [r3, #12]
 8000c98:	490e      	ldr	r1, [pc, #56]	; (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	60cb      	str	r3, [r1, #12]
 8000ca0:	e021      	b.n	8000ce6 <HAL_GPIO_Init+0x2e2>
 8000ca2:	bf00      	nop
 8000ca4:	10320000 	.word	0x10320000
 8000ca8:	10310000 	.word	0x10310000
 8000cac:	10220000 	.word	0x10220000
 8000cb0:	10210000 	.word	0x10210000
 8000cb4:	10120000 	.word	0x10120000
 8000cb8:	10110000 	.word	0x10110000
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010000 	.word	0x40010000
 8000cc4:	40010800 	.word	0x40010800
 8000cc8:	40010c00 	.word	0x40010c00
 8000ccc:	40011000 	.word	0x40011000
 8000cd0:	40011400 	.word	0x40011400
 8000cd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <HAL_GPIO_Init+0x304>)
 8000cda:	68da      	ldr	r2, [r3, #12]
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	4909      	ldr	r1, [pc, #36]	; (8000d08 <HAL_GPIO_Init+0x304>)
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce8:	3301      	adds	r3, #1
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f47f ae8e 	bne.w	8000a18 <HAL_GPIO_Init+0x14>
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	372c      	adds	r7, #44	; 0x2c
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr
 8000d08:	40010400 	.word	0x40010400

08000d0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d101      	bne.n	8000d1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e26c      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f000 8087 	beq.w	8000e3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d2c:	4b92      	ldr	r3, [pc, #584]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 030c 	and.w	r3, r3, #12
 8000d34:	2b04      	cmp	r3, #4
 8000d36:	d00c      	beq.n	8000d52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d38:	4b8f      	ldr	r3, [pc, #572]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 030c 	and.w	r3, r3, #12
 8000d40:	2b08      	cmp	r3, #8
 8000d42:	d112      	bne.n	8000d6a <HAL_RCC_OscConfig+0x5e>
 8000d44:	4b8c      	ldr	r3, [pc, #560]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d50:	d10b      	bne.n	8000d6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d52:	4b89      	ldr	r3, [pc, #548]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d06c      	beq.n	8000e38 <HAL_RCC_OscConfig+0x12c>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d168      	bne.n	8000e38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e246      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d72:	d106      	bne.n	8000d82 <HAL_RCC_OscConfig+0x76>
 8000d74:	4b80      	ldr	r3, [pc, #512]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a7f      	ldr	r2, [pc, #508]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d7e:	6013      	str	r3, [r2, #0]
 8000d80:	e02e      	b.n	8000de0 <HAL_RCC_OscConfig+0xd4>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d10c      	bne.n	8000da4 <HAL_RCC_OscConfig+0x98>
 8000d8a:	4b7b      	ldr	r3, [pc, #492]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a7a      	ldr	r2, [pc, #488]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d94:	6013      	str	r3, [r2, #0]
 8000d96:	4b78      	ldr	r3, [pc, #480]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a77      	ldr	r2, [pc, #476]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	e01d      	b.n	8000de0 <HAL_RCC_OscConfig+0xd4>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dac:	d10c      	bne.n	8000dc8 <HAL_RCC_OscConfig+0xbc>
 8000dae:	4b72      	ldr	r3, [pc, #456]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a71      	ldr	r2, [pc, #452]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000db4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	4b6f      	ldr	r3, [pc, #444]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a6e      	ldr	r2, [pc, #440]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	e00b      	b.n	8000de0 <HAL_RCC_OscConfig+0xd4>
 8000dc8:	4b6b      	ldr	r3, [pc, #428]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a6a      	ldr	r2, [pc, #424]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000dce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dd2:	6013      	str	r3, [r2, #0]
 8000dd4:	4b68      	ldr	r3, [pc, #416]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a67      	ldr	r2, [pc, #412]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000dda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d013      	beq.n	8000e10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de8:	f7ff fd1e 	bl	8000828 <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dee:	e008      	b.n	8000e02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000df0:	f7ff fd1a 	bl	8000828 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b64      	cmp	r3, #100	; 0x64
 8000dfc:	d901      	bls.n	8000e02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e1fa      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e02:	4b5d      	ldr	r3, [pc, #372]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d0f0      	beq.n	8000df0 <HAL_RCC_OscConfig+0xe4>
 8000e0e:	e014      	b.n	8000e3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e10:	f7ff fd0a 	bl	8000828 <HAL_GetTick>
 8000e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e16:	e008      	b.n	8000e2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e18:	f7ff fd06 	bl	8000828 <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b64      	cmp	r3, #100	; 0x64
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e1e6      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e2a:	4b53      	ldr	r3, [pc, #332]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d1f0      	bne.n	8000e18 <HAL_RCC_OscConfig+0x10c>
 8000e36:	e000      	b.n	8000e3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d063      	beq.n	8000f0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e46:	4b4c      	ldr	r3, [pc, #304]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 030c 	and.w	r3, r3, #12
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d00b      	beq.n	8000e6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e52:	4b49      	ldr	r3, [pc, #292]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 030c 	and.w	r3, r3, #12
 8000e5a:	2b08      	cmp	r3, #8
 8000e5c:	d11c      	bne.n	8000e98 <HAL_RCC_OscConfig+0x18c>
 8000e5e:	4b46      	ldr	r3, [pc, #280]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d116      	bne.n	8000e98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e6a:	4b43      	ldr	r3, [pc, #268]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d005      	beq.n	8000e82 <HAL_RCC_OscConfig+0x176>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	691b      	ldr	r3, [r3, #16]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d001      	beq.n	8000e82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e1ba      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e82:	4b3d      	ldr	r3, [pc, #244]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	4939      	ldr	r1, [pc, #228]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	4313      	orrs	r3, r2
 8000e94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e96:	e03a      	b.n	8000f0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d020      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ea0:	4b36      	ldr	r3, [pc, #216]	; (8000f7c <HAL_RCC_OscConfig+0x270>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea6:	f7ff fcbf 	bl	8000828 <HAL_GetTick>
 8000eaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eae:	f7ff fcbb 	bl	8000828 <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e19b      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec0:	4b2d      	ldr	r3, [pc, #180]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 0302 	and.w	r3, r3, #2
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0f0      	beq.n	8000eae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	00db      	lsls	r3, r3, #3
 8000eda:	4927      	ldr	r1, [pc, #156]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	4313      	orrs	r3, r2
 8000ede:	600b      	str	r3, [r1, #0]
 8000ee0:	e015      	b.n	8000f0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ee2:	4b26      	ldr	r3, [pc, #152]	; (8000f7c <HAL_RCC_OscConfig+0x270>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fc9e 	bl	8000828 <HAL_GetTick>
 8000eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ef0:	f7ff fc9a 	bl	8000828 <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e17a      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f02:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d1f0      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0308 	and.w	r3, r3, #8
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d03a      	beq.n	8000f90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d019      	beq.n	8000f56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f22:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <HAL_RCC_OscConfig+0x274>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f28:	f7ff fc7e 	bl	8000828 <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f2e:	e008      	b.n	8000f42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f30:	f7ff fc7a 	bl	8000828 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e15a      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f42:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d0f0      	beq.n	8000f30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f000 fad8 	bl	8001504 <RCC_Delay>
 8000f54:	e01c      	b.n	8000f90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f56:	4b0a      	ldr	r3, [pc, #40]	; (8000f80 <HAL_RCC_OscConfig+0x274>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f5c:	f7ff fc64 	bl	8000828 <HAL_GetTick>
 8000f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f62:	e00f      	b.n	8000f84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f64:	f7ff fc60 	bl	8000828 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d908      	bls.n	8000f84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e140      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	42420000 	.word	0x42420000
 8000f80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f84:	4b9e      	ldr	r3, [pc, #632]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8000f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d1e9      	bne.n	8000f64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0304 	and.w	r3, r3, #4
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	f000 80a6 	beq.w	80010ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fa2:	4b97      	ldr	r3, [pc, #604]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d10d      	bne.n	8000fca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fae:	4b94      	ldr	r3, [pc, #592]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	4a93      	ldr	r2, [pc, #588]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8000fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb8:	61d3      	str	r3, [r2, #28]
 8000fba:	4b91      	ldr	r3, [pc, #580]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fca:	4b8e      	ldr	r3, [pc, #568]	; (8001204 <HAL_RCC_OscConfig+0x4f8>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d118      	bne.n	8001008 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fd6:	4b8b      	ldr	r3, [pc, #556]	; (8001204 <HAL_RCC_OscConfig+0x4f8>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a8a      	ldr	r2, [pc, #552]	; (8001204 <HAL_RCC_OscConfig+0x4f8>)
 8000fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fe2:	f7ff fc21 	bl	8000828 <HAL_GetTick>
 8000fe6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fea:	f7ff fc1d 	bl	8000828 <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b64      	cmp	r3, #100	; 0x64
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e0fd      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ffc:	4b81      	ldr	r3, [pc, #516]	; (8001204 <HAL_RCC_OscConfig+0x4f8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0f0      	beq.n	8000fea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d106      	bne.n	800101e <HAL_RCC_OscConfig+0x312>
 8001010:	4b7b      	ldr	r3, [pc, #492]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001012:	6a1b      	ldr	r3, [r3, #32]
 8001014:	4a7a      	ldr	r2, [pc, #488]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001016:	f043 0301 	orr.w	r3, r3, #1
 800101a:	6213      	str	r3, [r2, #32]
 800101c:	e02d      	b.n	800107a <HAL_RCC_OscConfig+0x36e>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d10c      	bne.n	8001040 <HAL_RCC_OscConfig+0x334>
 8001026:	4b76      	ldr	r3, [pc, #472]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	4a75      	ldr	r2, [pc, #468]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800102c:	f023 0301 	bic.w	r3, r3, #1
 8001030:	6213      	str	r3, [r2, #32]
 8001032:	4b73      	ldr	r3, [pc, #460]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	4a72      	ldr	r2, [pc, #456]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001038:	f023 0304 	bic.w	r3, r3, #4
 800103c:	6213      	str	r3, [r2, #32]
 800103e:	e01c      	b.n	800107a <HAL_RCC_OscConfig+0x36e>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	2b05      	cmp	r3, #5
 8001046:	d10c      	bne.n	8001062 <HAL_RCC_OscConfig+0x356>
 8001048:	4b6d      	ldr	r3, [pc, #436]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800104a:	6a1b      	ldr	r3, [r3, #32]
 800104c:	4a6c      	ldr	r2, [pc, #432]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800104e:	f043 0304 	orr.w	r3, r3, #4
 8001052:	6213      	str	r3, [r2, #32]
 8001054:	4b6a      	ldr	r3, [pc, #424]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	4a69      	ldr	r2, [pc, #420]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	6213      	str	r3, [r2, #32]
 8001060:	e00b      	b.n	800107a <HAL_RCC_OscConfig+0x36e>
 8001062:	4b67      	ldr	r3, [pc, #412]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	4a66      	ldr	r2, [pc, #408]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001068:	f023 0301 	bic.w	r3, r3, #1
 800106c:	6213      	str	r3, [r2, #32]
 800106e:	4b64      	ldr	r3, [pc, #400]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	4a63      	ldr	r2, [pc, #396]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001074:	f023 0304 	bic.w	r3, r3, #4
 8001078:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d015      	beq.n	80010ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001082:	f7ff fbd1 	bl	8000828 <HAL_GetTick>
 8001086:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001088:	e00a      	b.n	80010a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800108a:	f7ff fbcd 	bl	8000828 <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	f241 3288 	movw	r2, #5000	; 0x1388
 8001098:	4293      	cmp	r3, r2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e0ab      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010a0:	4b57      	ldr	r3, [pc, #348]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	f003 0302 	and.w	r3, r3, #2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0ee      	beq.n	800108a <HAL_RCC_OscConfig+0x37e>
 80010ac:	e014      	b.n	80010d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ae:	f7ff fbbb 	bl	8000828 <HAL_GetTick>
 80010b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b4:	e00a      	b.n	80010cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b6:	f7ff fbb7 	bl	8000828 <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e095      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010cc:	4b4c      	ldr	r3, [pc, #304]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1ee      	bne.n	80010b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010d8:	7dfb      	ldrb	r3, [r7, #23]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d105      	bne.n	80010ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010de:	4b48      	ldr	r3, [pc, #288]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	4a47      	ldr	r2, [pc, #284]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80010e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	f000 8081 	beq.w	80011f6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010f4:	4b42      	ldr	r3, [pc, #264]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 030c 	and.w	r3, r3, #12
 80010fc:	2b08      	cmp	r3, #8
 80010fe:	d061      	beq.n	80011c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	69db      	ldr	r3, [r3, #28]
 8001104:	2b02      	cmp	r3, #2
 8001106:	d146      	bne.n	8001196 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001108:	4b3f      	ldr	r3, [pc, #252]	; (8001208 <HAL_RCC_OscConfig+0x4fc>)
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800110e:	f7ff fb8b 	bl	8000828 <HAL_GetTick>
 8001112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001116:	f7ff fb87 	bl	8000828 <HAL_GetTick>
 800111a:	4602      	mov	r2, r0
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e067      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001128:	4b35      	ldr	r3, [pc, #212]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1f0      	bne.n	8001116 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6a1b      	ldr	r3, [r3, #32]
 8001138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800113c:	d108      	bne.n	8001150 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800113e:	4b30      	ldr	r3, [pc, #192]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	492d      	ldr	r1, [pc, #180]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800114c:	4313      	orrs	r3, r2
 800114e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001150:	4b2b      	ldr	r3, [pc, #172]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a19      	ldr	r1, [r3, #32]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001160:	430b      	orrs	r3, r1
 8001162:	4927      	ldr	r1, [pc, #156]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 8001164:	4313      	orrs	r3, r2
 8001166:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001168:	4b27      	ldr	r3, [pc, #156]	; (8001208 <HAL_RCC_OscConfig+0x4fc>)
 800116a:	2201      	movs	r2, #1
 800116c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff fb5b 	bl	8000828 <HAL_GetTick>
 8001172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001176:	f7ff fb57 	bl	8000828 <HAL_GetTick>
 800117a:	4602      	mov	r2, r0
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e037      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001188:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0f0      	beq.n	8001176 <HAL_RCC_OscConfig+0x46a>
 8001194:	e02f      	b.n	80011f6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001196:	4b1c      	ldr	r3, [pc, #112]	; (8001208 <HAL_RCC_OscConfig+0x4fc>)
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119c:	f7ff fb44 	bl	8000828 <HAL_GetTick>
 80011a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011a2:	e008      	b.n	80011b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011a4:	f7ff fb40 	bl	8000828 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e020      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1f0      	bne.n	80011a4 <HAL_RCC_OscConfig+0x498>
 80011c2:	e018      	b.n	80011f6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	69db      	ldr	r3, [r3, #28]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d101      	bne.n	80011d0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80011cc:	2301      	movs	r3, #1
 80011ce:	e013      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <HAL_RCC_OscConfig+0x4f4>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d106      	bne.n	80011f2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d001      	beq.n	80011f6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	40007000 	.word	0x40007000
 8001208:	42420060 	.word	0x42420060

0800120c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e0d0      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001220:	4b6a      	ldr	r3, [pc, #424]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0307 	and.w	r3, r3, #7
 8001228:	683a      	ldr	r2, [r7, #0]
 800122a:	429a      	cmp	r2, r3
 800122c:	d910      	bls.n	8001250 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122e:	4b67      	ldr	r3, [pc, #412]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 0207 	bic.w	r2, r3, #7
 8001236:	4965      	ldr	r1, [pc, #404]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	4313      	orrs	r3, r2
 800123c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800123e:	4b63      	ldr	r3, [pc, #396]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e0b8      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0302 	and.w	r3, r3, #2
 8001258:	2b00      	cmp	r3, #0
 800125a:	d020      	beq.n	800129e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	4a58      	ldr	r2, [pc, #352]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001272:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	2b00      	cmp	r3, #0
 800127e:	d005      	beq.n	800128c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001280:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	4a52      	ldr	r2, [pc, #328]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001286:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800128a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800128c:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	494d      	ldr	r1, [pc, #308]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 800129a:	4313      	orrs	r3, r2
 800129c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d040      	beq.n	800132c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d107      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b2:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d115      	bne.n	80012ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e07f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d107      	bne.n	80012da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ca:	4b41      	ldr	r3, [pc, #260]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d109      	bne.n	80012ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e073      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012da:	4b3d      	ldr	r3, [pc, #244]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e06b      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ea:	4b39      	ldr	r3, [pc, #228]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f023 0203 	bic.w	r2, r3, #3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	4936      	ldr	r1, [pc, #216]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012fc:	f7ff fa94 	bl	8000828 <HAL_GetTick>
 8001300:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001302:	e00a      	b.n	800131a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001304:	f7ff fa90 	bl	8000828 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001312:	4293      	cmp	r3, r2
 8001314:	d901      	bls.n	800131a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e053      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800131a:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f003 020c 	and.w	r2, r3, #12
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	429a      	cmp	r2, r3
 800132a:	d1eb      	bne.n	8001304 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800132c:	4b27      	ldr	r3, [pc, #156]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	429a      	cmp	r2, r3
 8001338:	d210      	bcs.n	800135c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800133a:	4b24      	ldr	r3, [pc, #144]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 0207 	bic.w	r2, r3, #7
 8001342:	4922      	ldr	r1, [pc, #136]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	4313      	orrs	r3, r2
 8001348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800134a:	4b20      	ldr	r3, [pc, #128]	; (80013cc <HAL_RCC_ClockConfig+0x1c0>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	429a      	cmp	r2, r3
 8001356:	d001      	beq.n	800135c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e032      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	2b00      	cmp	r3, #0
 8001366:	d008      	beq.n	800137a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	4916      	ldr	r1, [pc, #88]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001376:	4313      	orrs	r3, r2
 8001378:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0308 	and.w	r3, r3, #8
 8001382:	2b00      	cmp	r3, #0
 8001384:	d009      	beq.n	800139a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001386:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	490e      	ldr	r1, [pc, #56]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001396:	4313      	orrs	r3, r2
 8001398:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800139a:	f000 f821 	bl	80013e0 <HAL_RCC_GetSysClockFreq>
 800139e:	4602      	mov	r2, r0
 80013a0:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <HAL_RCC_ClockConfig+0x1c4>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	091b      	lsrs	r3, r3, #4
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	490a      	ldr	r1, [pc, #40]	; (80013d4 <HAL_RCC_ClockConfig+0x1c8>)
 80013ac:	5ccb      	ldrb	r3, [r1, r3]
 80013ae:	fa22 f303 	lsr.w	r3, r2, r3
 80013b2:	4a09      	ldr	r2, [pc, #36]	; (80013d8 <HAL_RCC_ClockConfig+0x1cc>)
 80013b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <HAL_RCC_ClockConfig+0x1d0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f9f2 	bl	80007a4 <HAL_InitTick>

  return HAL_OK;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40022000 	.word	0x40022000
 80013d0:	40021000 	.word	0x40021000
 80013d4:	0800200c 	.word	0x0800200c
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000004 	.word	0x20000004

080013e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013e0:	b490      	push	{r4, r7}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013e6:	4b2a      	ldr	r3, [pc, #168]	; (8001490 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013e8:	1d3c      	adds	r4, r7, #4
 80013ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013f0:	f240 2301 	movw	r3, #513	; 0x201
 80013f4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
 80013fa:	2300      	movs	r3, #0
 80013fc:	61bb      	str	r3, [r7, #24]
 80013fe:	2300      	movs	r3, #0
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001406:	2300      	movs	r3, #0
 8001408:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800140a:	4b22      	ldr	r3, [pc, #136]	; (8001494 <HAL_RCC_GetSysClockFreq+0xb4>)
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f003 030c 	and.w	r3, r3, #12
 8001416:	2b04      	cmp	r3, #4
 8001418:	d002      	beq.n	8001420 <HAL_RCC_GetSysClockFreq+0x40>
 800141a:	2b08      	cmp	r3, #8
 800141c:	d003      	beq.n	8001426 <HAL_RCC_GetSysClockFreq+0x46>
 800141e:	e02d      	b.n	800147c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001420:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001422:	623b      	str	r3, [r7, #32]
      break;
 8001424:	e02d      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	0c9b      	lsrs	r3, r3, #18
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001432:	4413      	add	r3, r2
 8001434:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001438:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d013      	beq.n	800146c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001444:	4b13      	ldr	r3, [pc, #76]	; (8001494 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	0c5b      	lsrs	r3, r3, #17
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001452:	4413      	add	r3, r2
 8001454:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001458:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	4a0e      	ldr	r2, [pc, #56]	; (8001498 <HAL_RCC_GetSysClockFreq+0xb8>)
 800145e:	fb02 f203 	mul.w	r2, r2, r3
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	fbb2 f3f3 	udiv	r3, r2, r3
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
 800146a:	e004      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	4a0b      	ldr	r2, [pc, #44]	; (800149c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001470:	fb02 f303 	mul.w	r3, r2, r3
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001478:	623b      	str	r3, [r7, #32]
      break;
 800147a:	e002      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <HAL_RCC_GetSysClockFreq+0xb8>)
 800147e:	623b      	str	r3, [r7, #32]
      break;
 8001480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001482:	6a3b      	ldr	r3, [r7, #32]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3728      	adds	r7, #40	; 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bc90      	pop	{r4, r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	08001ffc 	.word	0x08001ffc
 8001494:	40021000 	.word	0x40021000
 8001498:	007a1200 	.word	0x007a1200
 800149c:	003d0900 	.word	0x003d0900

080014a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014a4:	4b02      	ldr	r3, [pc, #8]	; (80014b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	20000000 	.word	0x20000000

080014b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014b8:	f7ff fff2 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80014bc:	4602      	mov	r2, r0
 80014be:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	0a1b      	lsrs	r3, r3, #8
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	4903      	ldr	r1, [pc, #12]	; (80014d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ca:	5ccb      	ldrb	r3, [r1, r3]
 80014cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40021000 	.word	0x40021000
 80014d8:	0800201c 	.word	0x0800201c

080014dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014e0:	f7ff ffde 	bl	80014a0 <HAL_RCC_GetHCLKFreq>
 80014e4:	4602      	mov	r2, r0
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	0adb      	lsrs	r3, r3, #11
 80014ec:	f003 0307 	and.w	r3, r3, #7
 80014f0:	4903      	ldr	r1, [pc, #12]	; (8001500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014f2:	5ccb      	ldrb	r3, [r1, r3]
 80014f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40021000 	.word	0x40021000
 8001500:	0800201c 	.word	0x0800201c

08001504 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800150c:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <RCC_Delay+0x34>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0a      	ldr	r2, [pc, #40]	; (800153c <RCC_Delay+0x38>)
 8001512:	fba2 2303 	umull	r2, r3, r2, r3
 8001516:	0a5b      	lsrs	r3, r3, #9
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	fb02 f303 	mul.w	r3, r2, r3
 800151e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001520:	bf00      	nop
  }
  while (Delay --);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	1e5a      	subs	r2, r3, #1
 8001526:	60fa      	str	r2, [r7, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f9      	bne.n	8001520 <RCC_Delay+0x1c>
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	20000000 	.word	0x20000000
 800153c:	10624dd3 	.word	0x10624dd3

08001540 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e03f      	b.n	80015d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d106      	bne.n	800156c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff f820 	bl	80005ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2224      	movs	r2, #36	; 0x24
 8001570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	68da      	ldr	r2, [r3, #12]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001582:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 f829 	bl	80015dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001598:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	695a      	ldr	r2, [r3, #20]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80015a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68da      	ldr	r2, [r3, #12]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80015b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2220      	movs	r2, #32
 80015c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2220      	movs	r2, #32
 80015cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68da      	ldr	r2, [r3, #12]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	4313      	orrs	r3, r2
 800160a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001616:	f023 030c 	bic.w	r3, r3, #12
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	68b9      	ldr	r1, [r7, #8]
 8001620:	430b      	orrs	r3, r1
 8001622:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	699a      	ldr	r2, [r3, #24]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	430a      	orrs	r2, r1
 8001638:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a2c      	ldr	r2, [pc, #176]	; (80016f0 <UART_SetConfig+0x114>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d103      	bne.n	800164c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001644:	f7ff ff4a 	bl	80014dc <HAL_RCC_GetPCLK2Freq>
 8001648:	60f8      	str	r0, [r7, #12]
 800164a:	e002      	b.n	8001652 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800164c:	f7ff ff32 	bl	80014b4 <HAL_RCC_GetPCLK1Freq>
 8001650:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4613      	mov	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	009a      	lsls	r2, r3, #2
 800165c:	441a      	add	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	fbb2 f3f3 	udiv	r3, r2, r3
 8001668:	4a22      	ldr	r2, [pc, #136]	; (80016f4 <UART_SetConfig+0x118>)
 800166a:	fba2 2303 	umull	r2, r3, r2, r3
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	0119      	lsls	r1, r3, #4
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009a      	lsls	r2, r3, #2
 800167c:	441a      	add	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	fbb2 f2f3 	udiv	r2, r2, r3
 8001688:	4b1a      	ldr	r3, [pc, #104]	; (80016f4 <UART_SetConfig+0x118>)
 800168a:	fba3 0302 	umull	r0, r3, r3, r2
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	fb00 f303 	mul.w	r3, r0, r3
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	3332      	adds	r3, #50	; 0x32
 800169c:	4a15      	ldr	r2, [pc, #84]	; (80016f4 <UART_SetConfig+0x118>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016a8:	4419      	add	r1, r3
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	4613      	mov	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4413      	add	r3, r2
 80016b2:	009a      	lsls	r2, r3, #2
 80016b4:	441a      	add	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80016c0:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <UART_SetConfig+0x118>)
 80016c2:	fba3 0302 	umull	r0, r3, r3, r2
 80016c6:	095b      	lsrs	r3, r3, #5
 80016c8:	2064      	movs	r0, #100	; 0x64
 80016ca:	fb00 f303 	mul.w	r3, r0, r3
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	3332      	adds	r3, #50	; 0x32
 80016d4:	4a07      	ldr	r2, [pc, #28]	; (80016f4 <UART_SetConfig+0x118>)
 80016d6:	fba2 2303 	umull	r2, r3, r2, r3
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	f003 020f 	and.w	r2, r3, #15
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	440a      	add	r2, r1
 80016e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40013800 	.word	0x40013800
 80016f4:	51eb851f 	.word	0x51eb851f

080016f8 <__libc_init_array>:
 80016f8:	b570      	push	{r4, r5, r6, lr}
 80016fa:	2600      	movs	r6, #0
 80016fc:	4d0c      	ldr	r5, [pc, #48]	; (8001730 <__libc_init_array+0x38>)
 80016fe:	4c0d      	ldr	r4, [pc, #52]	; (8001734 <__libc_init_array+0x3c>)
 8001700:	1b64      	subs	r4, r4, r5
 8001702:	10a4      	asrs	r4, r4, #2
 8001704:	42a6      	cmp	r6, r4
 8001706:	d109      	bne.n	800171c <__libc_init_array+0x24>
 8001708:	f000 fc6a 	bl	8001fe0 <_init>
 800170c:	2600      	movs	r6, #0
 800170e:	4d0a      	ldr	r5, [pc, #40]	; (8001738 <__libc_init_array+0x40>)
 8001710:	4c0a      	ldr	r4, [pc, #40]	; (800173c <__libc_init_array+0x44>)
 8001712:	1b64      	subs	r4, r4, r5
 8001714:	10a4      	asrs	r4, r4, #2
 8001716:	42a6      	cmp	r6, r4
 8001718:	d105      	bne.n	8001726 <__libc_init_array+0x2e>
 800171a:	bd70      	pop	{r4, r5, r6, pc}
 800171c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001720:	4798      	blx	r3
 8001722:	3601      	adds	r6, #1
 8001724:	e7ee      	b.n	8001704 <__libc_init_array+0xc>
 8001726:	f855 3b04 	ldr.w	r3, [r5], #4
 800172a:	4798      	blx	r3
 800172c:	3601      	adds	r6, #1
 800172e:	e7f2      	b.n	8001716 <__libc_init_array+0x1e>
 8001730:	08002058 	.word	0x08002058
 8001734:	08002058 	.word	0x08002058
 8001738:	08002058 	.word	0x08002058
 800173c:	08002060 	.word	0x08002060

08001740 <memset>:
 8001740:	4603      	mov	r3, r0
 8001742:	4402      	add	r2, r0
 8001744:	4293      	cmp	r3, r2
 8001746:	d100      	bne.n	800174a <memset+0xa>
 8001748:	4770      	bx	lr
 800174a:	f803 1b01 	strb.w	r1, [r3], #1
 800174e:	e7f9      	b.n	8001744 <memset+0x4>

08001750 <siprintf>:
 8001750:	b40e      	push	{r1, r2, r3}
 8001752:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001756:	b500      	push	{lr}
 8001758:	b09c      	sub	sp, #112	; 0x70
 800175a:	ab1d      	add	r3, sp, #116	; 0x74
 800175c:	9002      	str	r0, [sp, #8]
 800175e:	9006      	str	r0, [sp, #24]
 8001760:	9107      	str	r1, [sp, #28]
 8001762:	9104      	str	r1, [sp, #16]
 8001764:	4808      	ldr	r0, [pc, #32]	; (8001788 <siprintf+0x38>)
 8001766:	4909      	ldr	r1, [pc, #36]	; (800178c <siprintf+0x3c>)
 8001768:	f853 2b04 	ldr.w	r2, [r3], #4
 800176c:	9105      	str	r1, [sp, #20]
 800176e:	6800      	ldr	r0, [r0, #0]
 8001770:	a902      	add	r1, sp, #8
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	f000 f868 	bl	8001848 <_svfiprintf_r>
 8001778:	2200      	movs	r2, #0
 800177a:	9b02      	ldr	r3, [sp, #8]
 800177c:	701a      	strb	r2, [r3, #0]
 800177e:	b01c      	add	sp, #112	; 0x70
 8001780:	f85d eb04 	ldr.w	lr, [sp], #4
 8001784:	b003      	add	sp, #12
 8001786:	4770      	bx	lr
 8001788:	2000000c 	.word	0x2000000c
 800178c:	ffff0208 	.word	0xffff0208

08001790 <__ssputs_r>:
 8001790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001794:	688e      	ldr	r6, [r1, #8]
 8001796:	4682      	mov	sl, r0
 8001798:	429e      	cmp	r6, r3
 800179a:	460c      	mov	r4, r1
 800179c:	4690      	mov	r8, r2
 800179e:	461f      	mov	r7, r3
 80017a0:	d838      	bhi.n	8001814 <__ssputs_r+0x84>
 80017a2:	898a      	ldrh	r2, [r1, #12]
 80017a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80017a8:	d032      	beq.n	8001810 <__ssputs_r+0x80>
 80017aa:	6825      	ldr	r5, [r4, #0]
 80017ac:	6909      	ldr	r1, [r1, #16]
 80017ae:	3301      	adds	r3, #1
 80017b0:	eba5 0901 	sub.w	r9, r5, r1
 80017b4:	6965      	ldr	r5, [r4, #20]
 80017b6:	444b      	add	r3, r9
 80017b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80017bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80017c0:	106d      	asrs	r5, r5, #1
 80017c2:	429d      	cmp	r5, r3
 80017c4:	bf38      	it	cc
 80017c6:	461d      	movcc	r5, r3
 80017c8:	0553      	lsls	r3, r2, #21
 80017ca:	d531      	bpl.n	8001830 <__ssputs_r+0xa0>
 80017cc:	4629      	mov	r1, r5
 80017ce:	f000 fb53 	bl	8001e78 <_malloc_r>
 80017d2:	4606      	mov	r6, r0
 80017d4:	b950      	cbnz	r0, 80017ec <__ssputs_r+0x5c>
 80017d6:	230c      	movs	r3, #12
 80017d8:	f04f 30ff 	mov.w	r0, #4294967295
 80017dc:	f8ca 3000 	str.w	r3, [sl]
 80017e0:	89a3      	ldrh	r3, [r4, #12]
 80017e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017e6:	81a3      	strh	r3, [r4, #12]
 80017e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017ec:	464a      	mov	r2, r9
 80017ee:	6921      	ldr	r1, [r4, #16]
 80017f0:	f000 face 	bl	8001d90 <memcpy>
 80017f4:	89a3      	ldrh	r3, [r4, #12]
 80017f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80017fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017fe:	81a3      	strh	r3, [r4, #12]
 8001800:	6126      	str	r6, [r4, #16]
 8001802:	444e      	add	r6, r9
 8001804:	6026      	str	r6, [r4, #0]
 8001806:	463e      	mov	r6, r7
 8001808:	6165      	str	r5, [r4, #20]
 800180a:	eba5 0509 	sub.w	r5, r5, r9
 800180e:	60a5      	str	r5, [r4, #8]
 8001810:	42be      	cmp	r6, r7
 8001812:	d900      	bls.n	8001816 <__ssputs_r+0x86>
 8001814:	463e      	mov	r6, r7
 8001816:	4632      	mov	r2, r6
 8001818:	4641      	mov	r1, r8
 800181a:	6820      	ldr	r0, [r4, #0]
 800181c:	f000 fac6 	bl	8001dac <memmove>
 8001820:	68a3      	ldr	r3, [r4, #8]
 8001822:	6822      	ldr	r2, [r4, #0]
 8001824:	1b9b      	subs	r3, r3, r6
 8001826:	4432      	add	r2, r6
 8001828:	2000      	movs	r0, #0
 800182a:	60a3      	str	r3, [r4, #8]
 800182c:	6022      	str	r2, [r4, #0]
 800182e:	e7db      	b.n	80017e8 <__ssputs_r+0x58>
 8001830:	462a      	mov	r2, r5
 8001832:	f000 fb7b 	bl	8001f2c <_realloc_r>
 8001836:	4606      	mov	r6, r0
 8001838:	2800      	cmp	r0, #0
 800183a:	d1e1      	bne.n	8001800 <__ssputs_r+0x70>
 800183c:	4650      	mov	r0, sl
 800183e:	6921      	ldr	r1, [r4, #16]
 8001840:	f000 face 	bl	8001de0 <_free_r>
 8001844:	e7c7      	b.n	80017d6 <__ssputs_r+0x46>
	...

08001848 <_svfiprintf_r>:
 8001848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800184c:	4698      	mov	r8, r3
 800184e:	898b      	ldrh	r3, [r1, #12]
 8001850:	4607      	mov	r7, r0
 8001852:	061b      	lsls	r3, r3, #24
 8001854:	460d      	mov	r5, r1
 8001856:	4614      	mov	r4, r2
 8001858:	b09d      	sub	sp, #116	; 0x74
 800185a:	d50e      	bpl.n	800187a <_svfiprintf_r+0x32>
 800185c:	690b      	ldr	r3, [r1, #16]
 800185e:	b963      	cbnz	r3, 800187a <_svfiprintf_r+0x32>
 8001860:	2140      	movs	r1, #64	; 0x40
 8001862:	f000 fb09 	bl	8001e78 <_malloc_r>
 8001866:	6028      	str	r0, [r5, #0]
 8001868:	6128      	str	r0, [r5, #16]
 800186a:	b920      	cbnz	r0, 8001876 <_svfiprintf_r+0x2e>
 800186c:	230c      	movs	r3, #12
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	f04f 30ff 	mov.w	r0, #4294967295
 8001874:	e0d1      	b.n	8001a1a <_svfiprintf_r+0x1d2>
 8001876:	2340      	movs	r3, #64	; 0x40
 8001878:	616b      	str	r3, [r5, #20]
 800187a:	2300      	movs	r3, #0
 800187c:	9309      	str	r3, [sp, #36]	; 0x24
 800187e:	2320      	movs	r3, #32
 8001880:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001884:	2330      	movs	r3, #48	; 0x30
 8001886:	f04f 0901 	mov.w	r9, #1
 800188a:	f8cd 800c 	str.w	r8, [sp, #12]
 800188e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001a34 <_svfiprintf_r+0x1ec>
 8001892:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001896:	4623      	mov	r3, r4
 8001898:	469a      	mov	sl, r3
 800189a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800189e:	b10a      	cbz	r2, 80018a4 <_svfiprintf_r+0x5c>
 80018a0:	2a25      	cmp	r2, #37	; 0x25
 80018a2:	d1f9      	bne.n	8001898 <_svfiprintf_r+0x50>
 80018a4:	ebba 0b04 	subs.w	fp, sl, r4
 80018a8:	d00b      	beq.n	80018c2 <_svfiprintf_r+0x7a>
 80018aa:	465b      	mov	r3, fp
 80018ac:	4622      	mov	r2, r4
 80018ae:	4629      	mov	r1, r5
 80018b0:	4638      	mov	r0, r7
 80018b2:	f7ff ff6d 	bl	8001790 <__ssputs_r>
 80018b6:	3001      	adds	r0, #1
 80018b8:	f000 80aa 	beq.w	8001a10 <_svfiprintf_r+0x1c8>
 80018bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80018be:	445a      	add	r2, fp
 80018c0:	9209      	str	r2, [sp, #36]	; 0x24
 80018c2:	f89a 3000 	ldrb.w	r3, [sl]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	f000 80a2 	beq.w	8001a10 <_svfiprintf_r+0x1c8>
 80018cc:	2300      	movs	r3, #0
 80018ce:	f04f 32ff 	mov.w	r2, #4294967295
 80018d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80018d6:	f10a 0a01 	add.w	sl, sl, #1
 80018da:	9304      	str	r3, [sp, #16]
 80018dc:	9307      	str	r3, [sp, #28]
 80018de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80018e2:	931a      	str	r3, [sp, #104]	; 0x68
 80018e4:	4654      	mov	r4, sl
 80018e6:	2205      	movs	r2, #5
 80018e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018ec:	4851      	ldr	r0, [pc, #324]	; (8001a34 <_svfiprintf_r+0x1ec>)
 80018ee:	f000 fa41 	bl	8001d74 <memchr>
 80018f2:	9a04      	ldr	r2, [sp, #16]
 80018f4:	b9d8      	cbnz	r0, 800192e <_svfiprintf_r+0xe6>
 80018f6:	06d0      	lsls	r0, r2, #27
 80018f8:	bf44      	itt	mi
 80018fa:	2320      	movmi	r3, #32
 80018fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001900:	0711      	lsls	r1, r2, #28
 8001902:	bf44      	itt	mi
 8001904:	232b      	movmi	r3, #43	; 0x2b
 8001906:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800190a:	f89a 3000 	ldrb.w	r3, [sl]
 800190e:	2b2a      	cmp	r3, #42	; 0x2a
 8001910:	d015      	beq.n	800193e <_svfiprintf_r+0xf6>
 8001912:	4654      	mov	r4, sl
 8001914:	2000      	movs	r0, #0
 8001916:	f04f 0c0a 	mov.w	ip, #10
 800191a:	9a07      	ldr	r2, [sp, #28]
 800191c:	4621      	mov	r1, r4
 800191e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001922:	3b30      	subs	r3, #48	; 0x30
 8001924:	2b09      	cmp	r3, #9
 8001926:	d94e      	bls.n	80019c6 <_svfiprintf_r+0x17e>
 8001928:	b1b0      	cbz	r0, 8001958 <_svfiprintf_r+0x110>
 800192a:	9207      	str	r2, [sp, #28]
 800192c:	e014      	b.n	8001958 <_svfiprintf_r+0x110>
 800192e:	eba0 0308 	sub.w	r3, r0, r8
 8001932:	fa09 f303 	lsl.w	r3, r9, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	46a2      	mov	sl, r4
 800193a:	9304      	str	r3, [sp, #16]
 800193c:	e7d2      	b.n	80018e4 <_svfiprintf_r+0x9c>
 800193e:	9b03      	ldr	r3, [sp, #12]
 8001940:	1d19      	adds	r1, r3, #4
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	9103      	str	r1, [sp, #12]
 8001946:	2b00      	cmp	r3, #0
 8001948:	bfbb      	ittet	lt
 800194a:	425b      	neglt	r3, r3
 800194c:	f042 0202 	orrlt.w	r2, r2, #2
 8001950:	9307      	strge	r3, [sp, #28]
 8001952:	9307      	strlt	r3, [sp, #28]
 8001954:	bfb8      	it	lt
 8001956:	9204      	strlt	r2, [sp, #16]
 8001958:	7823      	ldrb	r3, [r4, #0]
 800195a:	2b2e      	cmp	r3, #46	; 0x2e
 800195c:	d10c      	bne.n	8001978 <_svfiprintf_r+0x130>
 800195e:	7863      	ldrb	r3, [r4, #1]
 8001960:	2b2a      	cmp	r3, #42	; 0x2a
 8001962:	d135      	bne.n	80019d0 <_svfiprintf_r+0x188>
 8001964:	9b03      	ldr	r3, [sp, #12]
 8001966:	3402      	adds	r4, #2
 8001968:	1d1a      	adds	r2, r3, #4
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	9203      	str	r2, [sp, #12]
 800196e:	2b00      	cmp	r3, #0
 8001970:	bfb8      	it	lt
 8001972:	f04f 33ff 	movlt.w	r3, #4294967295
 8001976:	9305      	str	r3, [sp, #20]
 8001978:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001a44 <_svfiprintf_r+0x1fc>
 800197c:	2203      	movs	r2, #3
 800197e:	4650      	mov	r0, sl
 8001980:	7821      	ldrb	r1, [r4, #0]
 8001982:	f000 f9f7 	bl	8001d74 <memchr>
 8001986:	b140      	cbz	r0, 800199a <_svfiprintf_r+0x152>
 8001988:	2340      	movs	r3, #64	; 0x40
 800198a:	eba0 000a 	sub.w	r0, r0, sl
 800198e:	fa03 f000 	lsl.w	r0, r3, r0
 8001992:	9b04      	ldr	r3, [sp, #16]
 8001994:	3401      	adds	r4, #1
 8001996:	4303      	orrs	r3, r0
 8001998:	9304      	str	r3, [sp, #16]
 800199a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800199e:	2206      	movs	r2, #6
 80019a0:	4825      	ldr	r0, [pc, #148]	; (8001a38 <_svfiprintf_r+0x1f0>)
 80019a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80019a6:	f000 f9e5 	bl	8001d74 <memchr>
 80019aa:	2800      	cmp	r0, #0
 80019ac:	d038      	beq.n	8001a20 <_svfiprintf_r+0x1d8>
 80019ae:	4b23      	ldr	r3, [pc, #140]	; (8001a3c <_svfiprintf_r+0x1f4>)
 80019b0:	bb1b      	cbnz	r3, 80019fa <_svfiprintf_r+0x1b2>
 80019b2:	9b03      	ldr	r3, [sp, #12]
 80019b4:	3307      	adds	r3, #7
 80019b6:	f023 0307 	bic.w	r3, r3, #7
 80019ba:	3308      	adds	r3, #8
 80019bc:	9303      	str	r3, [sp, #12]
 80019be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019c0:	4433      	add	r3, r6
 80019c2:	9309      	str	r3, [sp, #36]	; 0x24
 80019c4:	e767      	b.n	8001896 <_svfiprintf_r+0x4e>
 80019c6:	460c      	mov	r4, r1
 80019c8:	2001      	movs	r0, #1
 80019ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80019ce:	e7a5      	b.n	800191c <_svfiprintf_r+0xd4>
 80019d0:	2300      	movs	r3, #0
 80019d2:	f04f 0c0a 	mov.w	ip, #10
 80019d6:	4619      	mov	r1, r3
 80019d8:	3401      	adds	r4, #1
 80019da:	9305      	str	r3, [sp, #20]
 80019dc:	4620      	mov	r0, r4
 80019de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019e2:	3a30      	subs	r2, #48	; 0x30
 80019e4:	2a09      	cmp	r2, #9
 80019e6:	d903      	bls.n	80019f0 <_svfiprintf_r+0x1a8>
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0c5      	beq.n	8001978 <_svfiprintf_r+0x130>
 80019ec:	9105      	str	r1, [sp, #20]
 80019ee:	e7c3      	b.n	8001978 <_svfiprintf_r+0x130>
 80019f0:	4604      	mov	r4, r0
 80019f2:	2301      	movs	r3, #1
 80019f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80019f8:	e7f0      	b.n	80019dc <_svfiprintf_r+0x194>
 80019fa:	ab03      	add	r3, sp, #12
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	462a      	mov	r2, r5
 8001a00:	4638      	mov	r0, r7
 8001a02:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <_svfiprintf_r+0x1f8>)
 8001a04:	a904      	add	r1, sp, #16
 8001a06:	f3af 8000 	nop.w
 8001a0a:	1c42      	adds	r2, r0, #1
 8001a0c:	4606      	mov	r6, r0
 8001a0e:	d1d6      	bne.n	80019be <_svfiprintf_r+0x176>
 8001a10:	89ab      	ldrh	r3, [r5, #12]
 8001a12:	065b      	lsls	r3, r3, #25
 8001a14:	f53f af2c 	bmi.w	8001870 <_svfiprintf_r+0x28>
 8001a18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a1a:	b01d      	add	sp, #116	; 0x74
 8001a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a20:	ab03      	add	r3, sp, #12
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	462a      	mov	r2, r5
 8001a26:	4638      	mov	r0, r7
 8001a28:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <_svfiprintf_r+0x1f8>)
 8001a2a:	a904      	add	r1, sp, #16
 8001a2c:	f000 f87c 	bl	8001b28 <_printf_i>
 8001a30:	e7eb      	b.n	8001a0a <_svfiprintf_r+0x1c2>
 8001a32:	bf00      	nop
 8001a34:	08002024 	.word	0x08002024
 8001a38:	0800202e 	.word	0x0800202e
 8001a3c:	00000000 	.word	0x00000000
 8001a40:	08001791 	.word	0x08001791
 8001a44:	0800202a 	.word	0x0800202a

08001a48 <_printf_common>:
 8001a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a4c:	4616      	mov	r6, r2
 8001a4e:	4699      	mov	r9, r3
 8001a50:	688a      	ldr	r2, [r1, #8]
 8001a52:	690b      	ldr	r3, [r1, #16]
 8001a54:	4607      	mov	r7, r0
 8001a56:	4293      	cmp	r3, r2
 8001a58:	bfb8      	it	lt
 8001a5a:	4613      	movlt	r3, r2
 8001a5c:	6033      	str	r3, [r6, #0]
 8001a5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001a62:	460c      	mov	r4, r1
 8001a64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a68:	b10a      	cbz	r2, 8001a6e <_printf_common+0x26>
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	6033      	str	r3, [r6, #0]
 8001a6e:	6823      	ldr	r3, [r4, #0]
 8001a70:	0699      	lsls	r1, r3, #26
 8001a72:	bf42      	ittt	mi
 8001a74:	6833      	ldrmi	r3, [r6, #0]
 8001a76:	3302      	addmi	r3, #2
 8001a78:	6033      	strmi	r3, [r6, #0]
 8001a7a:	6825      	ldr	r5, [r4, #0]
 8001a7c:	f015 0506 	ands.w	r5, r5, #6
 8001a80:	d106      	bne.n	8001a90 <_printf_common+0x48>
 8001a82:	f104 0a19 	add.w	sl, r4, #25
 8001a86:	68e3      	ldr	r3, [r4, #12]
 8001a88:	6832      	ldr	r2, [r6, #0]
 8001a8a:	1a9b      	subs	r3, r3, r2
 8001a8c:	42ab      	cmp	r3, r5
 8001a8e:	dc28      	bgt.n	8001ae2 <_printf_common+0x9a>
 8001a90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001a94:	1e13      	subs	r3, r2, #0
 8001a96:	6822      	ldr	r2, [r4, #0]
 8001a98:	bf18      	it	ne
 8001a9a:	2301      	movne	r3, #1
 8001a9c:	0692      	lsls	r2, r2, #26
 8001a9e:	d42d      	bmi.n	8001afc <_printf_common+0xb4>
 8001aa0:	4649      	mov	r1, r9
 8001aa2:	4638      	mov	r0, r7
 8001aa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001aa8:	47c0      	blx	r8
 8001aaa:	3001      	adds	r0, #1
 8001aac:	d020      	beq.n	8001af0 <_printf_common+0xa8>
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	68e5      	ldr	r5, [r4, #12]
 8001ab2:	f003 0306 	and.w	r3, r3, #6
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	bf18      	it	ne
 8001aba:	2500      	movne	r5, #0
 8001abc:	6832      	ldr	r2, [r6, #0]
 8001abe:	f04f 0600 	mov.w	r6, #0
 8001ac2:	68a3      	ldr	r3, [r4, #8]
 8001ac4:	bf08      	it	eq
 8001ac6:	1aad      	subeq	r5, r5, r2
 8001ac8:	6922      	ldr	r2, [r4, #16]
 8001aca:	bf08      	it	eq
 8001acc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	bfc4      	itt	gt
 8001ad4:	1a9b      	subgt	r3, r3, r2
 8001ad6:	18ed      	addgt	r5, r5, r3
 8001ad8:	341a      	adds	r4, #26
 8001ada:	42b5      	cmp	r5, r6
 8001adc:	d11a      	bne.n	8001b14 <_printf_common+0xcc>
 8001ade:	2000      	movs	r0, #0
 8001ae0:	e008      	b.n	8001af4 <_printf_common+0xac>
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	4652      	mov	r2, sl
 8001ae6:	4649      	mov	r1, r9
 8001ae8:	4638      	mov	r0, r7
 8001aea:	47c0      	blx	r8
 8001aec:	3001      	adds	r0, #1
 8001aee:	d103      	bne.n	8001af8 <_printf_common+0xb0>
 8001af0:	f04f 30ff 	mov.w	r0, #4294967295
 8001af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001af8:	3501      	adds	r5, #1
 8001afa:	e7c4      	b.n	8001a86 <_printf_common+0x3e>
 8001afc:	2030      	movs	r0, #48	; 0x30
 8001afe:	18e1      	adds	r1, r4, r3
 8001b00:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b0a:	4422      	add	r2, r4
 8001b0c:	3302      	adds	r3, #2
 8001b0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b12:	e7c5      	b.n	8001aa0 <_printf_common+0x58>
 8001b14:	2301      	movs	r3, #1
 8001b16:	4622      	mov	r2, r4
 8001b18:	4649      	mov	r1, r9
 8001b1a:	4638      	mov	r0, r7
 8001b1c:	47c0      	blx	r8
 8001b1e:	3001      	adds	r0, #1
 8001b20:	d0e6      	beq.n	8001af0 <_printf_common+0xa8>
 8001b22:	3601      	adds	r6, #1
 8001b24:	e7d9      	b.n	8001ada <_printf_common+0x92>
	...

08001b28 <_printf_i>:
 8001b28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b2c:	460c      	mov	r4, r1
 8001b2e:	7e27      	ldrb	r7, [r4, #24]
 8001b30:	4691      	mov	r9, r2
 8001b32:	2f78      	cmp	r7, #120	; 0x78
 8001b34:	4680      	mov	r8, r0
 8001b36:	469a      	mov	sl, r3
 8001b38:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001b3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b3e:	d807      	bhi.n	8001b50 <_printf_i+0x28>
 8001b40:	2f62      	cmp	r7, #98	; 0x62
 8001b42:	d80a      	bhi.n	8001b5a <_printf_i+0x32>
 8001b44:	2f00      	cmp	r7, #0
 8001b46:	f000 80d9 	beq.w	8001cfc <_printf_i+0x1d4>
 8001b4a:	2f58      	cmp	r7, #88	; 0x58
 8001b4c:	f000 80a4 	beq.w	8001c98 <_printf_i+0x170>
 8001b50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001b54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001b58:	e03a      	b.n	8001bd0 <_printf_i+0xa8>
 8001b5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001b5e:	2b15      	cmp	r3, #21
 8001b60:	d8f6      	bhi.n	8001b50 <_printf_i+0x28>
 8001b62:	a001      	add	r0, pc, #4	; (adr r0, 8001b68 <_printf_i+0x40>)
 8001b64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001b68:	08001bc1 	.word	0x08001bc1
 8001b6c:	08001bd5 	.word	0x08001bd5
 8001b70:	08001b51 	.word	0x08001b51
 8001b74:	08001b51 	.word	0x08001b51
 8001b78:	08001b51 	.word	0x08001b51
 8001b7c:	08001b51 	.word	0x08001b51
 8001b80:	08001bd5 	.word	0x08001bd5
 8001b84:	08001b51 	.word	0x08001b51
 8001b88:	08001b51 	.word	0x08001b51
 8001b8c:	08001b51 	.word	0x08001b51
 8001b90:	08001b51 	.word	0x08001b51
 8001b94:	08001ce3 	.word	0x08001ce3
 8001b98:	08001c05 	.word	0x08001c05
 8001b9c:	08001cc5 	.word	0x08001cc5
 8001ba0:	08001b51 	.word	0x08001b51
 8001ba4:	08001b51 	.word	0x08001b51
 8001ba8:	08001d05 	.word	0x08001d05
 8001bac:	08001b51 	.word	0x08001b51
 8001bb0:	08001c05 	.word	0x08001c05
 8001bb4:	08001b51 	.word	0x08001b51
 8001bb8:	08001b51 	.word	0x08001b51
 8001bbc:	08001ccd 	.word	0x08001ccd
 8001bc0:	680b      	ldr	r3, [r1, #0]
 8001bc2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001bc6:	1d1a      	adds	r2, r3, #4
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	600a      	str	r2, [r1, #0]
 8001bcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e0a4      	b.n	8001d1e <_printf_i+0x1f6>
 8001bd4:	6825      	ldr	r5, [r4, #0]
 8001bd6:	6808      	ldr	r0, [r1, #0]
 8001bd8:	062e      	lsls	r6, r5, #24
 8001bda:	f100 0304 	add.w	r3, r0, #4
 8001bde:	d50a      	bpl.n	8001bf6 <_printf_i+0xce>
 8001be0:	6805      	ldr	r5, [r0, #0]
 8001be2:	600b      	str	r3, [r1, #0]
 8001be4:	2d00      	cmp	r5, #0
 8001be6:	da03      	bge.n	8001bf0 <_printf_i+0xc8>
 8001be8:	232d      	movs	r3, #45	; 0x2d
 8001bea:	426d      	negs	r5, r5
 8001bec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001bf0:	230a      	movs	r3, #10
 8001bf2:	485e      	ldr	r0, [pc, #376]	; (8001d6c <_printf_i+0x244>)
 8001bf4:	e019      	b.n	8001c2a <_printf_i+0x102>
 8001bf6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001bfa:	6805      	ldr	r5, [r0, #0]
 8001bfc:	600b      	str	r3, [r1, #0]
 8001bfe:	bf18      	it	ne
 8001c00:	b22d      	sxthne	r5, r5
 8001c02:	e7ef      	b.n	8001be4 <_printf_i+0xbc>
 8001c04:	680b      	ldr	r3, [r1, #0]
 8001c06:	6825      	ldr	r5, [r4, #0]
 8001c08:	1d18      	adds	r0, r3, #4
 8001c0a:	6008      	str	r0, [r1, #0]
 8001c0c:	0628      	lsls	r0, r5, #24
 8001c0e:	d501      	bpl.n	8001c14 <_printf_i+0xec>
 8001c10:	681d      	ldr	r5, [r3, #0]
 8001c12:	e002      	b.n	8001c1a <_printf_i+0xf2>
 8001c14:	0669      	lsls	r1, r5, #25
 8001c16:	d5fb      	bpl.n	8001c10 <_printf_i+0xe8>
 8001c18:	881d      	ldrh	r5, [r3, #0]
 8001c1a:	2f6f      	cmp	r7, #111	; 0x6f
 8001c1c:	bf0c      	ite	eq
 8001c1e:	2308      	moveq	r3, #8
 8001c20:	230a      	movne	r3, #10
 8001c22:	4852      	ldr	r0, [pc, #328]	; (8001d6c <_printf_i+0x244>)
 8001c24:	2100      	movs	r1, #0
 8001c26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c2a:	6866      	ldr	r6, [r4, #4]
 8001c2c:	2e00      	cmp	r6, #0
 8001c2e:	bfa8      	it	ge
 8001c30:	6821      	ldrge	r1, [r4, #0]
 8001c32:	60a6      	str	r6, [r4, #8]
 8001c34:	bfa4      	itt	ge
 8001c36:	f021 0104 	bicge.w	r1, r1, #4
 8001c3a:	6021      	strge	r1, [r4, #0]
 8001c3c:	b90d      	cbnz	r5, 8001c42 <_printf_i+0x11a>
 8001c3e:	2e00      	cmp	r6, #0
 8001c40:	d04d      	beq.n	8001cde <_printf_i+0x1b6>
 8001c42:	4616      	mov	r6, r2
 8001c44:	fbb5 f1f3 	udiv	r1, r5, r3
 8001c48:	fb03 5711 	mls	r7, r3, r1, r5
 8001c4c:	5dc7      	ldrb	r7, [r0, r7]
 8001c4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001c52:	462f      	mov	r7, r5
 8001c54:	42bb      	cmp	r3, r7
 8001c56:	460d      	mov	r5, r1
 8001c58:	d9f4      	bls.n	8001c44 <_printf_i+0x11c>
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d10b      	bne.n	8001c76 <_printf_i+0x14e>
 8001c5e:	6823      	ldr	r3, [r4, #0]
 8001c60:	07df      	lsls	r7, r3, #31
 8001c62:	d508      	bpl.n	8001c76 <_printf_i+0x14e>
 8001c64:	6923      	ldr	r3, [r4, #16]
 8001c66:	6861      	ldr	r1, [r4, #4]
 8001c68:	4299      	cmp	r1, r3
 8001c6a:	bfde      	ittt	le
 8001c6c:	2330      	movle	r3, #48	; 0x30
 8001c6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001c72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001c76:	1b92      	subs	r2, r2, r6
 8001c78:	6122      	str	r2, [r4, #16]
 8001c7a:	464b      	mov	r3, r9
 8001c7c:	4621      	mov	r1, r4
 8001c7e:	4640      	mov	r0, r8
 8001c80:	f8cd a000 	str.w	sl, [sp]
 8001c84:	aa03      	add	r2, sp, #12
 8001c86:	f7ff fedf 	bl	8001a48 <_printf_common>
 8001c8a:	3001      	adds	r0, #1
 8001c8c:	d14c      	bne.n	8001d28 <_printf_i+0x200>
 8001c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c92:	b004      	add	sp, #16
 8001c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c98:	4834      	ldr	r0, [pc, #208]	; (8001d6c <_printf_i+0x244>)
 8001c9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001c9e:	680e      	ldr	r6, [r1, #0]
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	f856 5b04 	ldr.w	r5, [r6], #4
 8001ca6:	061f      	lsls	r7, r3, #24
 8001ca8:	600e      	str	r6, [r1, #0]
 8001caa:	d514      	bpl.n	8001cd6 <_printf_i+0x1ae>
 8001cac:	07d9      	lsls	r1, r3, #31
 8001cae:	bf44      	itt	mi
 8001cb0:	f043 0320 	orrmi.w	r3, r3, #32
 8001cb4:	6023      	strmi	r3, [r4, #0]
 8001cb6:	b91d      	cbnz	r5, 8001cc0 <_printf_i+0x198>
 8001cb8:	6823      	ldr	r3, [r4, #0]
 8001cba:	f023 0320 	bic.w	r3, r3, #32
 8001cbe:	6023      	str	r3, [r4, #0]
 8001cc0:	2310      	movs	r3, #16
 8001cc2:	e7af      	b.n	8001c24 <_printf_i+0xfc>
 8001cc4:	6823      	ldr	r3, [r4, #0]
 8001cc6:	f043 0320 	orr.w	r3, r3, #32
 8001cca:	6023      	str	r3, [r4, #0]
 8001ccc:	2378      	movs	r3, #120	; 0x78
 8001cce:	4828      	ldr	r0, [pc, #160]	; (8001d70 <_printf_i+0x248>)
 8001cd0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001cd4:	e7e3      	b.n	8001c9e <_printf_i+0x176>
 8001cd6:	065e      	lsls	r6, r3, #25
 8001cd8:	bf48      	it	mi
 8001cda:	b2ad      	uxthmi	r5, r5
 8001cdc:	e7e6      	b.n	8001cac <_printf_i+0x184>
 8001cde:	4616      	mov	r6, r2
 8001ce0:	e7bb      	b.n	8001c5a <_printf_i+0x132>
 8001ce2:	680b      	ldr	r3, [r1, #0]
 8001ce4:	6826      	ldr	r6, [r4, #0]
 8001ce6:	1d1d      	adds	r5, r3, #4
 8001ce8:	6960      	ldr	r0, [r4, #20]
 8001cea:	600d      	str	r5, [r1, #0]
 8001cec:	0635      	lsls	r5, r6, #24
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	d501      	bpl.n	8001cf6 <_printf_i+0x1ce>
 8001cf2:	6018      	str	r0, [r3, #0]
 8001cf4:	e002      	b.n	8001cfc <_printf_i+0x1d4>
 8001cf6:	0671      	lsls	r1, r6, #25
 8001cf8:	d5fb      	bpl.n	8001cf2 <_printf_i+0x1ca>
 8001cfa:	8018      	strh	r0, [r3, #0]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	4616      	mov	r6, r2
 8001d00:	6123      	str	r3, [r4, #16]
 8001d02:	e7ba      	b.n	8001c7a <_printf_i+0x152>
 8001d04:	680b      	ldr	r3, [r1, #0]
 8001d06:	1d1a      	adds	r2, r3, #4
 8001d08:	600a      	str	r2, [r1, #0]
 8001d0a:	681e      	ldr	r6, [r3, #0]
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4630      	mov	r0, r6
 8001d10:	6862      	ldr	r2, [r4, #4]
 8001d12:	f000 f82f 	bl	8001d74 <memchr>
 8001d16:	b108      	cbz	r0, 8001d1c <_printf_i+0x1f4>
 8001d18:	1b80      	subs	r0, r0, r6
 8001d1a:	6060      	str	r0, [r4, #4]
 8001d1c:	6863      	ldr	r3, [r4, #4]
 8001d1e:	6123      	str	r3, [r4, #16]
 8001d20:	2300      	movs	r3, #0
 8001d22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d26:	e7a8      	b.n	8001c7a <_printf_i+0x152>
 8001d28:	4632      	mov	r2, r6
 8001d2a:	4649      	mov	r1, r9
 8001d2c:	4640      	mov	r0, r8
 8001d2e:	6923      	ldr	r3, [r4, #16]
 8001d30:	47d0      	blx	sl
 8001d32:	3001      	adds	r0, #1
 8001d34:	d0ab      	beq.n	8001c8e <_printf_i+0x166>
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	079b      	lsls	r3, r3, #30
 8001d3a:	d413      	bmi.n	8001d64 <_printf_i+0x23c>
 8001d3c:	68e0      	ldr	r0, [r4, #12]
 8001d3e:	9b03      	ldr	r3, [sp, #12]
 8001d40:	4298      	cmp	r0, r3
 8001d42:	bfb8      	it	lt
 8001d44:	4618      	movlt	r0, r3
 8001d46:	e7a4      	b.n	8001c92 <_printf_i+0x16a>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	4632      	mov	r2, r6
 8001d4c:	4649      	mov	r1, r9
 8001d4e:	4640      	mov	r0, r8
 8001d50:	47d0      	blx	sl
 8001d52:	3001      	adds	r0, #1
 8001d54:	d09b      	beq.n	8001c8e <_printf_i+0x166>
 8001d56:	3501      	adds	r5, #1
 8001d58:	68e3      	ldr	r3, [r4, #12]
 8001d5a:	9903      	ldr	r1, [sp, #12]
 8001d5c:	1a5b      	subs	r3, r3, r1
 8001d5e:	42ab      	cmp	r3, r5
 8001d60:	dcf2      	bgt.n	8001d48 <_printf_i+0x220>
 8001d62:	e7eb      	b.n	8001d3c <_printf_i+0x214>
 8001d64:	2500      	movs	r5, #0
 8001d66:	f104 0619 	add.w	r6, r4, #25
 8001d6a:	e7f5      	b.n	8001d58 <_printf_i+0x230>
 8001d6c:	08002035 	.word	0x08002035
 8001d70:	08002046 	.word	0x08002046

08001d74 <memchr>:
 8001d74:	4603      	mov	r3, r0
 8001d76:	b510      	push	{r4, lr}
 8001d78:	b2c9      	uxtb	r1, r1
 8001d7a:	4402      	add	r2, r0
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	d101      	bne.n	8001d86 <memchr+0x12>
 8001d82:	2000      	movs	r0, #0
 8001d84:	e003      	b.n	8001d8e <memchr+0x1a>
 8001d86:	7804      	ldrb	r4, [r0, #0]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	428c      	cmp	r4, r1
 8001d8c:	d1f6      	bne.n	8001d7c <memchr+0x8>
 8001d8e:	bd10      	pop	{r4, pc}

08001d90 <memcpy>:
 8001d90:	440a      	add	r2, r1
 8001d92:	4291      	cmp	r1, r2
 8001d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8001d98:	d100      	bne.n	8001d9c <memcpy+0xc>
 8001d9a:	4770      	bx	lr
 8001d9c:	b510      	push	{r4, lr}
 8001d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001da2:	4291      	cmp	r1, r2
 8001da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001da8:	d1f9      	bne.n	8001d9e <memcpy+0xe>
 8001daa:	bd10      	pop	{r4, pc}

08001dac <memmove>:
 8001dac:	4288      	cmp	r0, r1
 8001dae:	b510      	push	{r4, lr}
 8001db0:	eb01 0402 	add.w	r4, r1, r2
 8001db4:	d902      	bls.n	8001dbc <memmove+0x10>
 8001db6:	4284      	cmp	r4, r0
 8001db8:	4623      	mov	r3, r4
 8001dba:	d807      	bhi.n	8001dcc <memmove+0x20>
 8001dbc:	1e43      	subs	r3, r0, #1
 8001dbe:	42a1      	cmp	r1, r4
 8001dc0:	d008      	beq.n	8001dd4 <memmove+0x28>
 8001dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001dca:	e7f8      	b.n	8001dbe <memmove+0x12>
 8001dcc:	4601      	mov	r1, r0
 8001dce:	4402      	add	r2, r0
 8001dd0:	428a      	cmp	r2, r1
 8001dd2:	d100      	bne.n	8001dd6 <memmove+0x2a>
 8001dd4:	bd10      	pop	{r4, pc}
 8001dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001dde:	e7f7      	b.n	8001dd0 <memmove+0x24>

08001de0 <_free_r>:
 8001de0:	b538      	push	{r3, r4, r5, lr}
 8001de2:	4605      	mov	r5, r0
 8001de4:	2900      	cmp	r1, #0
 8001de6:	d043      	beq.n	8001e70 <_free_r+0x90>
 8001de8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001dec:	1f0c      	subs	r4, r1, #4
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	bfb8      	it	lt
 8001df2:	18e4      	addlt	r4, r4, r3
 8001df4:	f000 f8d0 	bl	8001f98 <__malloc_lock>
 8001df8:	4a1e      	ldr	r2, [pc, #120]	; (8001e74 <_free_r+0x94>)
 8001dfa:	6813      	ldr	r3, [r2, #0]
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	b933      	cbnz	r3, 8001e0e <_free_r+0x2e>
 8001e00:	6063      	str	r3, [r4, #4]
 8001e02:	6014      	str	r4, [r2, #0]
 8001e04:	4628      	mov	r0, r5
 8001e06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e0a:	f000 b8cb 	b.w	8001fa4 <__malloc_unlock>
 8001e0e:	42a3      	cmp	r3, r4
 8001e10:	d90a      	bls.n	8001e28 <_free_r+0x48>
 8001e12:	6821      	ldr	r1, [r4, #0]
 8001e14:	1862      	adds	r2, r4, r1
 8001e16:	4293      	cmp	r3, r2
 8001e18:	bf01      	itttt	eq
 8001e1a:	681a      	ldreq	r2, [r3, #0]
 8001e1c:	685b      	ldreq	r3, [r3, #4]
 8001e1e:	1852      	addeq	r2, r2, r1
 8001e20:	6022      	streq	r2, [r4, #0]
 8001e22:	6063      	str	r3, [r4, #4]
 8001e24:	6004      	str	r4, [r0, #0]
 8001e26:	e7ed      	b.n	8001e04 <_free_r+0x24>
 8001e28:	461a      	mov	r2, r3
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	b10b      	cbz	r3, 8001e32 <_free_r+0x52>
 8001e2e:	42a3      	cmp	r3, r4
 8001e30:	d9fa      	bls.n	8001e28 <_free_r+0x48>
 8001e32:	6811      	ldr	r1, [r2, #0]
 8001e34:	1850      	adds	r0, r2, r1
 8001e36:	42a0      	cmp	r0, r4
 8001e38:	d10b      	bne.n	8001e52 <_free_r+0x72>
 8001e3a:	6820      	ldr	r0, [r4, #0]
 8001e3c:	4401      	add	r1, r0
 8001e3e:	1850      	adds	r0, r2, r1
 8001e40:	4283      	cmp	r3, r0
 8001e42:	6011      	str	r1, [r2, #0]
 8001e44:	d1de      	bne.n	8001e04 <_free_r+0x24>
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	4401      	add	r1, r0
 8001e4c:	6011      	str	r1, [r2, #0]
 8001e4e:	6053      	str	r3, [r2, #4]
 8001e50:	e7d8      	b.n	8001e04 <_free_r+0x24>
 8001e52:	d902      	bls.n	8001e5a <_free_r+0x7a>
 8001e54:	230c      	movs	r3, #12
 8001e56:	602b      	str	r3, [r5, #0]
 8001e58:	e7d4      	b.n	8001e04 <_free_r+0x24>
 8001e5a:	6820      	ldr	r0, [r4, #0]
 8001e5c:	1821      	adds	r1, r4, r0
 8001e5e:	428b      	cmp	r3, r1
 8001e60:	bf01      	itttt	eq
 8001e62:	6819      	ldreq	r1, [r3, #0]
 8001e64:	685b      	ldreq	r3, [r3, #4]
 8001e66:	1809      	addeq	r1, r1, r0
 8001e68:	6021      	streq	r1, [r4, #0]
 8001e6a:	6063      	str	r3, [r4, #4]
 8001e6c:	6054      	str	r4, [r2, #4]
 8001e6e:	e7c9      	b.n	8001e04 <_free_r+0x24>
 8001e70:	bd38      	pop	{r3, r4, r5, pc}
 8001e72:	bf00      	nop
 8001e74:	200000a0 	.word	0x200000a0

08001e78 <_malloc_r>:
 8001e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7a:	1ccd      	adds	r5, r1, #3
 8001e7c:	f025 0503 	bic.w	r5, r5, #3
 8001e80:	3508      	adds	r5, #8
 8001e82:	2d0c      	cmp	r5, #12
 8001e84:	bf38      	it	cc
 8001e86:	250c      	movcc	r5, #12
 8001e88:	2d00      	cmp	r5, #0
 8001e8a:	4606      	mov	r6, r0
 8001e8c:	db01      	blt.n	8001e92 <_malloc_r+0x1a>
 8001e8e:	42a9      	cmp	r1, r5
 8001e90:	d903      	bls.n	8001e9a <_malloc_r+0x22>
 8001e92:	230c      	movs	r3, #12
 8001e94:	6033      	str	r3, [r6, #0]
 8001e96:	2000      	movs	r0, #0
 8001e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e9a:	f000 f87d 	bl	8001f98 <__malloc_lock>
 8001e9e:	4921      	ldr	r1, [pc, #132]	; (8001f24 <_malloc_r+0xac>)
 8001ea0:	680a      	ldr	r2, [r1, #0]
 8001ea2:	4614      	mov	r4, r2
 8001ea4:	b99c      	cbnz	r4, 8001ece <_malloc_r+0x56>
 8001ea6:	4f20      	ldr	r7, [pc, #128]	; (8001f28 <_malloc_r+0xb0>)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	b923      	cbnz	r3, 8001eb6 <_malloc_r+0x3e>
 8001eac:	4621      	mov	r1, r4
 8001eae:	4630      	mov	r0, r6
 8001eb0:	f000 f862 	bl	8001f78 <_sbrk_r>
 8001eb4:	6038      	str	r0, [r7, #0]
 8001eb6:	4629      	mov	r1, r5
 8001eb8:	4630      	mov	r0, r6
 8001eba:	f000 f85d 	bl	8001f78 <_sbrk_r>
 8001ebe:	1c43      	adds	r3, r0, #1
 8001ec0:	d123      	bne.n	8001f0a <_malloc_r+0x92>
 8001ec2:	230c      	movs	r3, #12
 8001ec4:	4630      	mov	r0, r6
 8001ec6:	6033      	str	r3, [r6, #0]
 8001ec8:	f000 f86c 	bl	8001fa4 <__malloc_unlock>
 8001ecc:	e7e3      	b.n	8001e96 <_malloc_r+0x1e>
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	1b5b      	subs	r3, r3, r5
 8001ed2:	d417      	bmi.n	8001f04 <_malloc_r+0x8c>
 8001ed4:	2b0b      	cmp	r3, #11
 8001ed6:	d903      	bls.n	8001ee0 <_malloc_r+0x68>
 8001ed8:	6023      	str	r3, [r4, #0]
 8001eda:	441c      	add	r4, r3
 8001edc:	6025      	str	r5, [r4, #0]
 8001ede:	e004      	b.n	8001eea <_malloc_r+0x72>
 8001ee0:	6863      	ldr	r3, [r4, #4]
 8001ee2:	42a2      	cmp	r2, r4
 8001ee4:	bf0c      	ite	eq
 8001ee6:	600b      	streq	r3, [r1, #0]
 8001ee8:	6053      	strne	r3, [r2, #4]
 8001eea:	4630      	mov	r0, r6
 8001eec:	f000 f85a 	bl	8001fa4 <__malloc_unlock>
 8001ef0:	f104 000b 	add.w	r0, r4, #11
 8001ef4:	1d23      	adds	r3, r4, #4
 8001ef6:	f020 0007 	bic.w	r0, r0, #7
 8001efa:	1ac2      	subs	r2, r0, r3
 8001efc:	d0cc      	beq.n	8001e98 <_malloc_r+0x20>
 8001efe:	1a1b      	subs	r3, r3, r0
 8001f00:	50a3      	str	r3, [r4, r2]
 8001f02:	e7c9      	b.n	8001e98 <_malloc_r+0x20>
 8001f04:	4622      	mov	r2, r4
 8001f06:	6864      	ldr	r4, [r4, #4]
 8001f08:	e7cc      	b.n	8001ea4 <_malloc_r+0x2c>
 8001f0a:	1cc4      	adds	r4, r0, #3
 8001f0c:	f024 0403 	bic.w	r4, r4, #3
 8001f10:	42a0      	cmp	r0, r4
 8001f12:	d0e3      	beq.n	8001edc <_malloc_r+0x64>
 8001f14:	1a21      	subs	r1, r4, r0
 8001f16:	4630      	mov	r0, r6
 8001f18:	f000 f82e 	bl	8001f78 <_sbrk_r>
 8001f1c:	3001      	adds	r0, #1
 8001f1e:	d1dd      	bne.n	8001edc <_malloc_r+0x64>
 8001f20:	e7cf      	b.n	8001ec2 <_malloc_r+0x4a>
 8001f22:	bf00      	nop
 8001f24:	200000a0 	.word	0x200000a0
 8001f28:	200000a4 	.word	0x200000a4

08001f2c <_realloc_r>:
 8001f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f2e:	4607      	mov	r7, r0
 8001f30:	4614      	mov	r4, r2
 8001f32:	460e      	mov	r6, r1
 8001f34:	b921      	cbnz	r1, 8001f40 <_realloc_r+0x14>
 8001f36:	4611      	mov	r1, r2
 8001f38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001f3c:	f7ff bf9c 	b.w	8001e78 <_malloc_r>
 8001f40:	b922      	cbnz	r2, 8001f4c <_realloc_r+0x20>
 8001f42:	f7ff ff4d 	bl	8001de0 <_free_r>
 8001f46:	4625      	mov	r5, r4
 8001f48:	4628      	mov	r0, r5
 8001f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f4c:	f000 f830 	bl	8001fb0 <_malloc_usable_size_r>
 8001f50:	42a0      	cmp	r0, r4
 8001f52:	d20f      	bcs.n	8001f74 <_realloc_r+0x48>
 8001f54:	4621      	mov	r1, r4
 8001f56:	4638      	mov	r0, r7
 8001f58:	f7ff ff8e 	bl	8001e78 <_malloc_r>
 8001f5c:	4605      	mov	r5, r0
 8001f5e:	2800      	cmp	r0, #0
 8001f60:	d0f2      	beq.n	8001f48 <_realloc_r+0x1c>
 8001f62:	4631      	mov	r1, r6
 8001f64:	4622      	mov	r2, r4
 8001f66:	f7ff ff13 	bl	8001d90 <memcpy>
 8001f6a:	4631      	mov	r1, r6
 8001f6c:	4638      	mov	r0, r7
 8001f6e:	f7ff ff37 	bl	8001de0 <_free_r>
 8001f72:	e7e9      	b.n	8001f48 <_realloc_r+0x1c>
 8001f74:	4635      	mov	r5, r6
 8001f76:	e7e7      	b.n	8001f48 <_realloc_r+0x1c>

08001f78 <_sbrk_r>:
 8001f78:	b538      	push	{r3, r4, r5, lr}
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	4d05      	ldr	r5, [pc, #20]	; (8001f94 <_sbrk_r+0x1c>)
 8001f7e:	4604      	mov	r4, r0
 8001f80:	4608      	mov	r0, r1
 8001f82:	602b      	str	r3, [r5, #0]
 8001f84:	f000 f81e 	bl	8001fc4 <_sbrk>
 8001f88:	1c43      	adds	r3, r0, #1
 8001f8a:	d102      	bne.n	8001f92 <_sbrk_r+0x1a>
 8001f8c:	682b      	ldr	r3, [r5, #0]
 8001f8e:	b103      	cbz	r3, 8001f92 <_sbrk_r+0x1a>
 8001f90:	6023      	str	r3, [r4, #0]
 8001f92:	bd38      	pop	{r3, r4, r5, pc}
 8001f94:	2000017c 	.word	0x2000017c

08001f98 <__malloc_lock>:
 8001f98:	4801      	ldr	r0, [pc, #4]	; (8001fa0 <__malloc_lock+0x8>)
 8001f9a:	f000 b811 	b.w	8001fc0 <__retarget_lock_acquire_recursive>
 8001f9e:	bf00      	nop
 8001fa0:	20000184 	.word	0x20000184

08001fa4 <__malloc_unlock>:
 8001fa4:	4801      	ldr	r0, [pc, #4]	; (8001fac <__malloc_unlock+0x8>)
 8001fa6:	f000 b80c 	b.w	8001fc2 <__retarget_lock_release_recursive>
 8001faa:	bf00      	nop
 8001fac:	20000184 	.word	0x20000184

08001fb0 <_malloc_usable_size_r>:
 8001fb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fb4:	1f18      	subs	r0, r3, #4
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	bfbc      	itt	lt
 8001fba:	580b      	ldrlt	r3, [r1, r0]
 8001fbc:	18c0      	addlt	r0, r0, r3
 8001fbe:	4770      	bx	lr

08001fc0 <__retarget_lock_acquire_recursive>:
 8001fc0:	4770      	bx	lr

08001fc2 <__retarget_lock_release_recursive>:
 8001fc2:	4770      	bx	lr

08001fc4 <_sbrk>:
 8001fc4:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <_sbrk+0x14>)
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	6819      	ldr	r1, [r3, #0]
 8001fca:	b909      	cbnz	r1, 8001fd0 <_sbrk+0xc>
 8001fcc:	4903      	ldr	r1, [pc, #12]	; (8001fdc <_sbrk+0x18>)
 8001fce:	6019      	str	r1, [r3, #0]
 8001fd0:	6818      	ldr	r0, [r3, #0]
 8001fd2:	4402      	add	r2, r0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	4770      	bx	lr
 8001fd8:	200000a8 	.word	0x200000a8
 8001fdc:	20000190 	.word	0x20000190

08001fe0 <_init>:
 8001fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe2:	bf00      	nop
 8001fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fe6:	bc08      	pop	{r3}
 8001fe8:	469e      	mov	lr, r3
 8001fea:	4770      	bx	lr

08001fec <_fini>:
 8001fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fee:	bf00      	nop
 8001ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ff2:	bc08      	pop	{r3}
 8001ff4:	469e      	mov	lr, r3
 8001ff6:	4770      	bx	lr
