Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU8bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU8bits.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU8bits"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CPU8bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\XilinxProjects\Lab-09\xor_gate.vhd" into library work
Parsing entity <xor_gate>.
Parsing architecture <gatelevel> of entity <xor_gate>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\and_gate.vhd" into library work
Parsing entity <and_gate>.
Parsing architecture <gatelevel> of entity <and_gate>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\or_gate.vhd" into library work
Parsing entity <or_gate>.
Parsing architecture <gatelevel> of entity <or_gate>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\half_adder.vhd" into library work
Parsing entity <half_adder>.
Parsing architecture <structure> of entity <half_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <structure> of entity <full_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\mux2.vhd" into library work
Parsing entity <mux2>.
Parsing architecture <mux2_arc> of entity <mux2>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\carry_ripple_adder.vhd" into library work
Parsing entity <carry_ripple_adder>.
Parsing architecture <carry_ripple_adder_arc> of entity <carry_ripple_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\Divider.vhd" into library work
Parsing entity <Divider>.
Parsing architecture <Behavioral> of entity <divider>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\carry_select_adder.vhd" into library work
Parsing entity <carry_select_adder>.
Parsing architecture <carry_select_adder_arc> of entity <carry_select_adder>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\array_multiplier.vhd" into library work
Parsing entity <array_multiplier>.
Parsing architecture <structure> of entity <array_multiplier>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\XilinxProjects\Lab-09\CPU8bits.vhd" into library work
Parsing entity <CPU8bits>.
Parsing architecture <Structural> of entity <cpu8bits>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU8bits> (architecture <Structural>) from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <carry_select_adder> (architecture <carry_select_adder_arc>) from library <work>.

Elaborating entity <full_adder> (architecture <structure>) from library <work>.

Elaborating entity <half_adder> (architecture <structure>) from library <work>.

Elaborating entity <xor_gate> (architecture <gatelevel>) from library <work>.

Elaborating entity <and_gate> (architecture <gatelevel>) from library <work>.

Elaborating entity <or_gate> (architecture <gatelevel>) from library <work>.

Elaborating entity <mux2> (architecture <mux2_arc>) from library <work>.

Elaborating entity <array_multiplier> (architecture <structure>) from library <work>.

Elaborating entity <carry_ripple_adder> (architecture <carry_ripple_adder_arc>) from library <work>.

Elaborating entity <Divider> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU8bits>.
    Related source file is "C:\XilinxProjects\Lab-09\CPU8bits.vhd".
    Found 4-bit register for signal <states>.
    Found 9-bit register for signal <akku>.
    Found 5-bit register for signal <pc>.
    Found 5-bit register for signal <address>.
    Found finite state machine <FSM_0> for signal <states>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 22                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <adreg[4]_GND_5_o_add_1_OUT> created at line 95.
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 148
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 148
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <CPU8bits> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "C:\XilinxProjects\Lab-09\RAM.vhd".
WARNING:Xst:647 - Input <addr<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <ram<14>>.
    Found 8-bit register for signal <ram<13>>.
    Found 8-bit register for signal <ram<12>>.
    Found 8-bit register for signal <ram<11>>.
    Found 8-bit register for signal <ram<10>>.
    Found 8-bit register for signal <ram<9>>.
    Found 8-bit register for signal <ram<8>>.
    Found 8-bit register for signal <ram<7>>.
    Found 8-bit register for signal <ram<6>>.
    Found 8-bit register for signal <ram<5>>.
    Found 8-bit register for signal <ram<4>>.
    Found 8-bit register for signal <ram<3>>.
    Found 8-bit register for signal <ram<2>>.
    Found 8-bit register for signal <ram<1>>.
    Found 8-bit register for signal <ram<0>>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <ram<15>>.
    Found 8-bit 16-to-1 multiplexer for signal <addr[3]_ram[15][7]_wide_mux_33_OUT> created at line 64.
    Summary:
	inferred 136 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <RAM> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\XilinxProjects\Lab-09\ALU.vhd".
INFO:Xst:3210 - "C:\XilinxProjects\Lab-09\ALU.vhd" line 92: Output port <cout> of the instance <adder2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CF>.
    Found 8-bit register for signal <temp3>.
    Found 8-bit 16-to-1 multiplexer for signal <C[3]_temp1[7]_wide_mux_9_OUT> created at line 101.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <carry_select_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\carry_select_adder.vhd".
    Summary:
	no macro.
Unit <carry_select_adder> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\full_adder.vhd".
    Summary:
	no macro.
Unit <full_adder> synthesized.

Synthesizing Unit <half_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\half_adder.vhd".
    Summary:
	no macro.
Unit <half_adder> synthesized.

Synthesizing Unit <xor_gate>.
    Related source file is "C:\XilinxProjects\Lab-09\xor_gate.vhd".
    Summary:
Unit <xor_gate> synthesized.

Synthesizing Unit <and_gate>.
    Related source file is "C:\XilinxProjects\Lab-09\and_gate.vhd".
    Summary:
	no macro.
Unit <and_gate> synthesized.

Synthesizing Unit <or_gate>.
    Related source file is "C:\XilinxProjects\Lab-09\or_gate.vhd".
    Summary:
	no macro.
Unit <or_gate> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "C:\XilinxProjects\Lab-09\mux2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <array_multiplier>.
    Related source file is "C:\XilinxProjects\Lab-09\array_multiplier.vhd".
    Summary:
	no macro.
Unit <array_multiplier> synthesized.

Synthesizing Unit <carry_ripple_adder>.
    Related source file is "C:\XilinxProjects\Lab-09\carry_ripple_adder.vhd".
    Summary:
	no macro.
Unit <carry_ripple_adder> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "C:\XilinxProjects\Lab-09\Divider.vhd".
    Found 4-bit subtractor for signal <GND_20_o_GND_20_o_sub_2_OUT<3:0>> created at line 46.
    Found 4-bit subtractor for signal <GND_20_o_GND_20_o_sub_4_OUT<3:0>> created at line 46.
    Found 4-bit subtractor for signal <GND_20_o_GND_20_o_sub_6_OUT<3:0>> created at line 46.
    Found 5-bit comparator lessequal for signal <n0000> created at line 45
    Found 5-bit comparator lessequal for signal <n0007> created at line 45
    Found 5-bit comparator lessequal for signal <n0014> created at line 45
    Found 5-bit comparator lessequal for signal <n0021> created at line 45
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
# Registers                                            : 22
 1-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 18
 9-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator lessequal                            : 4
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 31
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 32
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1
# Xors                                                 : 89
 1-bit xor2                                            : 88
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <MX9> is unconnected in block <adder2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <or_gate_instance0> is unconnected in block <FA8>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <or_gate_instance0> is unconnected in block <FA16>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <and_gate_instance0> is unconnected in block <half_adder_instance1>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
# Registers                                            : 164
 Flip-Flops                                            : 164
# Comparators                                          : 4
 5-bit comparator lessequal                            : 4
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 41
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 32
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 89
 1-bit xor2                                            : 88
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <states[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1000  | 1000
 1001  | 1001
 1010  | 1010
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1011  | 1011
-------------------
WARNING:Xst:2973 - All outputs of instance <adder2> of block <carry_select_adder> are unconnected in block <ALU>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <div1> of block <Divider> are unconnected in block <ALU>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <mu1> of block <array_multiplier> are unconnected in block <ALU>. Underlying logic will be removed.

Optimizing unit <CPU8bits> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...

Optimizing unit <carry_select_adder> ...

Optimizing unit <Divider> ...

Optimizing unit <array_multiplier> ...
WARNING:Xst:1710 - FF/Latch <RAM_instance/ram_11_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_11_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_10_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_10_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_10_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_10_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_6_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_6_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_6_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_6_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_8_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_8_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_8_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_8_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_7_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_7_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_7_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_7_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ALU_instance/CF> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_12_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_12_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_12_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_12_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_14_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_14_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_14_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_14_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_13_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_13_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_13_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_13_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_9_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_9_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_9_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_9_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_11_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_11_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_2_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_1_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_1_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_1_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_1_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_15_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_15_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_15_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_15_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/data_out_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/data_out_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/data_out_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/data_out_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <akku_8> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <akku_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <akku_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <akku_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <akku_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_3_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_3_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_3_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_3_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_5_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_5_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_5_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_5_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_4_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_4_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_4_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_4_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_0_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_0_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_0_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_0_7> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_2_4> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_2_5> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RAM_instance/ram_2_6> (without init value) has a constant value of 0 in block <CPU8bits>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ALU_instance/temp3_4> is unconnected in block <CPU8bits>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ALU_instance/temp3_5> is unconnected in block <CPU8bits>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ALU_instance/temp3_6> is unconnected in block <CPU8bits>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ALU_instance/temp3_7> is unconnected in block <CPU8bits>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU8bits, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU8bits.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 142
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 9
#      LUT5                        : 13
#      LUT6                        : 99
#      MUXF7                       : 8
#      MUXF8                       : 4
# FlipFlops/Latches                : 90
#      FD                          : 8
#      FDC                         : 4
#      FDCE                        : 14
#      FDE                         : 64
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 25
#      IBUF                        : 10
#      OBUF                        : 7
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  126800     0%  
 Number of Slice LUTs:                  129  out of  63400     0%  
    Number used as Logic:               129  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    133
   Number with an unused Flip Flop:      43  out of    133    32%  
   Number with an unused LUT:             4  out of    133     3%  
   Number of fully used LUT-FF pairs:    86  out of    133    64%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 90    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.910ns (Maximum Frequency: 523.497MHz)
   Minimum input arrival time before clock: 1.686ns
   Maximum output required time after clock: 1.409ns
   Maximum combinational path delay: 1.185ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.910ns (frequency: 523.497MHz)
  Total number of paths / destination ports: 1203 / 168
-------------------------------------------------------------------------
Delay:               1.910ns (Levels of Logic = 2)
  Source:            states_FSM_FFd4 (FF)
  Destination:       RAM_instance/ram_15_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: states_FSM_FFd4 to RAM_instance/ram_15_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.361   0.558  states_FSM_FFd4 (states_FSM_FFd4)
     LUT5:I2->O           80   0.097   0.409  we1 (we_OBUF)
     LUT6:I5->O            4   0.097   0.293  RAM_instance/_n0189_inv1 (RAM_instance/_n0189_inv)
     FDE:CE                    0.095          RAM_instance/ram_8_0
    ----------------------------------------
    Total                      1.910ns (0.650ns logic, 1.260ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 353 / 155
-------------------------------------------------------------------------
Offset:              1.686ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       RAM_instance/ram_15_3 (FF)
  Destination Clock: clk rising

  Data Path: clk to RAM_instance/ram_15_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  clk_IBUF (clk_IBUF)
     LUT5:I0->O           80   0.097   0.409  we1 (we_OBUF)
     LUT6:I5->O            4   0.097   0.293  RAM_instance/_n0189_inv1 (RAM_instance/_n0189_inv)
     FDE:CE                    0.095          RAM_instance/ram_8_0
    ----------------------------------------
    Total                      1.686ns (0.290ns logic, 1.396ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 39 / 15
-------------------------------------------------------------------------
Offset:              1.409ns (Levels of Logic = 2)
  Source:            states_FSM_FFd4 (FF)
  Destination:       we (PAD)
  Source Clock:      clk rising

  Data Path: states_FSM_FFd4 to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.361   0.558  states_FSM_FFd4 (states_FSM_FFd4)
     LUT5:I2->O           80   0.097   0.393  we1 (we_OBUF)
     OBUF:I->O                 0.000          we_OBUF (we)
    ----------------------------------------
    Total                      1.409ns (0.458ns logic, 0.951ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.185ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       we (PAD)

  Data Path: clk to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  clk_IBUF (clk_IBUF)
     LUT5:I0->O           80   0.097   0.393  we1 (we_OBUF)
     OBUF:I->O                 0.000          we_OBUF (we)
    ----------------------------------------
    Total                      1.185ns (0.098ns logic, 1.087ns route)
                                       (8.3% logic, 91.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.910|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.78 secs
 
--> 

Total memory usage is 4703052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   95 (   0 filtered)
Number of infos    :    1 (   0 filtered)

