// Seed: 1434974623
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11,
    output tri id_12,
    input uwire id_13,
    output wand id_14,
    input wand id_15,
    output tri id_16,
    input wor id_17,
    input supply1 id_18,
    output wor id_19
);
  wire id_21;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri   id_2,
    input  uwire id_3
);
  wire id_5;
  assign id_2 = -1;
  wire [-1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_1,
      id_2
  );
  logic id_7;
  ;
  assign id_7#(.id_1(-1'b0)) = id_7;
endmodule
