// Seed: 2020801626
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wand id_1;
  assign id_1 = id_2 - id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    output uwire id_7,
    input wor id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    output tri id_12,
    output wor id_13,
    output tri1 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
