Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jun 12 15:36:29 2023
| Host         : guojun-server running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file main_bd_wrapper_control_sets_placed.rpt
| Design       : main_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   455 |
|    Minimum number of control sets                        |   455 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1188 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   455 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |   102 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |    12 |
| >= 16              |   147 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             952 |          337 |
| No           | No                    | Yes                    |             112 |           43 |
| No           | Yes                   | No                     |             774 |          319 |
| Yes          | No                    | No                     |            2009 |          592 |
| Yes          | No                    | Yes                    |             232 |           50 |
| Yes          | Yes                   | No                     |            2997 |          854 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                          |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                            | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                   |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                       |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                  |                2 |              2 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST/Q_O                                                                                                                                                                            |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                  |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/RESET                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                       |                2 |              2 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST/Q_O                                                                                                                                                                            |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST/TX_FIFO_RST_I                                                                                                                                                                  |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[0]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                        |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                             |                1 |              3 |         3.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                              |                1 |              3 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                2 |              3 |         1.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                             |                2 |              3 |         1.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                        | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                             | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                             | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                4 |              4 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0    | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                           |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                          | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                               | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                   | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_arready0                                                                                                                                                                                    | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready0                                                                                                                                                                                    | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                4 |              4 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                4 |              4 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                          | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                4 |              4 |         1.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |         1.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                               | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                 |                1 |              5 |         5.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/SR[0]                                                                                                                                                                             |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                               | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                               | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                3 |              5 |         1.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Cnt_Lrclk[4]_i_1_n_0                                                                                                                                                   | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/Q_O                                                                                                                                                                               |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                               | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                               | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                3 |              5 |         1.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                               | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                     | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                     | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                            |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                             | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | main_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                   | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                       | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | main_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                 | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                       |                2 |              7 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0    | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]                     |                2 |              7 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_0                                                                                                               | main_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                       | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0           | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[7]_i_1_n_0                                                                                                                                                               | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                       | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                         | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[31]_i_1_n_0                                                                                                                                                              | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[23]_i_1_n_0                                                                                                                                                              | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                     | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_STREAM_CONTROL_REG[15]_i_1_n_0                                                                                                                                                              | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[7]_i_1_n_0                                                                                                                                                                        | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                          | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                        |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0                                                                                                                                                             | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                         | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                 | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0          | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[15]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[7]_i_1_n_0                                                                                                                                                                 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[31]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[23]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_FIFO_CONTROL_REG[15]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[7]_i_1_n_0                                                                                                                                                                      | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[31]_i_1_n_0                                                                                                                                                                     | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                    | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[23]_i_1_n_0                                                                                                                                                                     | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_DATA_IN_REG[15]_i_1_n_0                                                                                                                                                                     | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[31]_i_1_n_0                                                                                                                                                               | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[23]_i_1_n_0                                                                                                                                                               | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_CLOCK_CONTROL_REG[15]_i_1_n_0                                                                                                                                                               | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                             | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                           | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                       | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[31]_i_1_n_0                                                                                                                                                                       | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[23]_i_1_n_0                                                                                                                                                                       | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_RESET_REG[15]_i_1_n_0                                                                                                                                                                       | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                    | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[7]_i_1_n_0                                                                                                                                                                 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[31]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                     | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                    | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                    | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                           | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                           | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                          | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/I2S_PERIOD_COUNT_REG[23]_i_1_n_0                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                     |                2 |              9 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |         2.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                    |                3 |              9 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                     |                2 |              9 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                      |                3 |              9 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                     | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                          | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                          | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                       | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                                                     |                3 |             10 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | main_bd_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | main_bd_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]       | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                       | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                      | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                6 |             12 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                     |                2 |             12 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             13 |         3.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | main_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             13 |         3.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                7 |             13 |         1.86 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                            | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                4 |             13 |         3.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | main_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             13 |         3.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                4 |             14 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                          |                3 |             14 |         4.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |         2.80 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                    | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                6 |             15 |         2.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                7 |             15 |         2.14 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |             15 |         3.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             15 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                             |                4 |             15 |         3.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             18 |         2.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             18 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                9 |             20 |         2.22 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             21 |         3.50 |
| ~main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_rd[20]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             21 |         2.62 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/nr_of_wr[20]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             21 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               10 |             22 |         2.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                               | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             23 |         3.29 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               10 |             23 |         2.30 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | main_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             23 |         5.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | main_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                7 |             23 |         3.29 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                6 |             23 |         3.83 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                                                                    | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                       |                5 |             24 |         4.80 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_Out_int[30]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
| ~main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sStream/TX_FIFO_D_O[23]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_L_O_int_0                                                                                                                                                            | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/Q_O                                                                                                                                                                               |               10 |             24 |         2.40 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/D_R_O_int[23]_i_1_n_0                                                                                                                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST/Q_O                                                                                                                                                                               |                8 |             24 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                         | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                7 |             24 |         3.43 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                                                                    | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                       |                6 |             24 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             24 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                8 |             24 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |               12 |             25 |         2.08 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             25 |         3.57 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               12 |             26 |         2.17 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               13 |             26 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |               11 |             26 |         2.36 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                5 |             28 |         5.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             28 |         2.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                7 |             28 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                7 |             29 |         4.14 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               10 |             29 |         2.90 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                             | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                               |                5 |             30 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |               18 |             31 |         1.72 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                           | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | main_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             32 |         6.40 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_2_n_0                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int[31]_i_1_n_0                                                                                                                                                                |               10 |             32 |         3.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | main_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               12 |             32 |         2.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | main_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                               | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/inst_bram_ip_plus1/ram_wr_data[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/adaptiveFilter_0/inst/inst_bram_ip_plus1/ram_addr[31]_i_1_n_0                                                                                                                                                                                        | main_bd_i/adaptiveFilter_0/inst/adaptiveFilter_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                             | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                        |                6 |             32 |         5.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               11 |             32 |         2.91 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                           | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                6 |             32 |         5.33 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | main_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               16 |             32 |         2.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/axi_awready_i_1_n_0                                                                                                                                                                                             |               19 |             33 |         1.74 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             33 |         4.12 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             33 |         3.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               13 |             34 |         2.62 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             35 |         5.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                   |                8 |             35 |         4.38 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               10 |             35 |         3.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                    |                5 |             36 |         7.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                       |                8 |             36 |         4.50 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                    |                9 |             36 |         4.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               12 |             39 |         3.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                |                5 |             39 |         7.80 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                |                9 |             40 |         4.44 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             41 |         3.73 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               11 |             41 |         3.73 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |               13 |             41 |         3.15 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               13 |             41 |         3.15 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                9 |             41 |         4.56 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                7 |             42 |         6.00 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             42 |         5.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |               15 |             42 |         2.80 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                6 |             43 |         7.17 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |               15 |             44 |         2.93 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             44 |         5.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |               10 |             45 |         4.50 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0                                         |               10 |             46 |         4.60 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | main_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               16 |             52 |         3.25 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               22 |             54 |         2.45 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                        | main_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |               12 |             56 |         4.67 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                        | main_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |               13 |             56 |         4.31 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | main_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               14 |             57 |         4.07 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | main_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               12 |             57 |         4.75 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                   | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             63 |         4.20 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | main_bd_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             65 |         4.06 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                |               15 |             67 |         4.47 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                |               16 |             67 |         4.19 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                |               17 |             67 |         3.94 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  | main_bd_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |               16 |             67 |         4.19 |
|  main_bd_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/CLK_12_288 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               39 |            144 |         3.69 |
|  main_bd_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |              299 |            811 |         2.71 |
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


