//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34097967
// Cuda compilation tools, release 12.4, V12.4.131
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_52
.address_size 64

	// .globl	atan2xy

.visible .entry atan2xy(
	.param .u64 atan2xy_param_0,
	.param .u32 atan2xy_param_1,
	.param .u64 atan2xy_param_2,
	.param .u32 atan2xy_param_3,
	.param .u32 atan2xy_param_4
)
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<63>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [atan2xy_param_0];
	ld.param.u32 	%r2, [atan2xy_param_1];
	ld.param.u64 	%rd2, [atan2xy_param_2];
	ld.param.u32 	%r3, [atan2xy_param_3];
	ld.param.u32 	%r4, [atan2xy_param_4];
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_7;

	mul.lo.s32 	%r8, %r2, %r1;
	shl.b32 	%r9, %r8, 1;
	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r9, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	abs.f64 	%fd2, %fd1;
	ld.global.f64 	%fd3, [%rd5+8];
	abs.f64 	%fd4, %fd3;
	setp.eq.f64 	%p2, %fd2, 0d0000000000000000;
	setp.eq.f64 	%p3, %fd4, 0d0000000000000000;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_2;

$L__BB0_5:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd1;
	}
	setp.lt.s32 	%p12, %r22, 0;
	selp.f64 	%fd61, 0d400921FB54442D18, 0d0000000000000000, %p12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd61;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd61;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd3;
	}
	and.b32  	%r26, %r25, -2147483648;
	or.b32  	%r27, %r24, %r26;
	mov.b64 	%fd62, {%r23, %r27};
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	setp.eq.f64 	%p5, %fd2, 0d7FF0000000000000;
	setp.eq.f64 	%p6, %fd4, 0d7FF0000000000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;

$L__BB0_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd1;
	}
	setp.lt.s32 	%p11, %r16, 0;
	selp.f64 	%fd60, 0d4002D97C7F3321D2, 0d3FE921FB54442D18, %p11;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd60;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd60;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd3;
	}
	and.b32  	%r20, %r19, -2147483648;
	or.b32  	%r21, %r18, %r20;
	mov.b64 	%fd62, {%r17, %r21};
	bra.uni 	$L__BB0_6;

$L__BB0_3:
	max.f64 	%fd9, %fd4, %fd2;
	min.f64 	%fd10, %fd4, %fd2;
	div.rn.f64 	%fd11, %fd10, %fd9;
	mul.f64 	%fd12, %fd11, %fd11;
	mov.f64 	%fd13, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd14, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd15, %fd14, %fd12, %fd13;
	mov.f64 	%fd16, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd17, %fd15, %fd12, %fd16;
	mov.f64 	%fd18, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd19, %fd17, %fd12, %fd18;
	mov.f64 	%fd20, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd21, %fd19, %fd12, %fd20;
	mov.f64 	%fd22, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd23, %fd21, %fd12, %fd22;
	mov.f64 	%fd24, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd25, %fd23, %fd12, %fd24;
	mov.f64 	%fd26, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd27, %fd25, %fd12, %fd26;
	mov.f64 	%fd28, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd29, %fd27, %fd12, %fd28;
	mov.f64 	%fd30, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd31, %fd29, %fd12, %fd30;
	mov.f64 	%fd32, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd33, %fd31, %fd12, %fd32;
	mov.f64 	%fd34, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd35, %fd33, %fd12, %fd34;
	mov.f64 	%fd36, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd37, %fd35, %fd12, %fd36;
	mov.f64 	%fd38, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd39, %fd37, %fd12, %fd38;
	mov.f64 	%fd40, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd41, %fd39, %fd12, %fd40;
	mov.f64 	%fd42, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd43, %fd41, %fd12, %fd42;
	mov.f64 	%fd44, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd45, %fd43, %fd12, %fd44;
	mov.f64 	%fd46, 0d3FC99999999840D2;
	fma.rn.f64 	%fd47, %fd45, %fd12, %fd46;
	mov.f64 	%fd48, 0dBFD555555555544C;
	fma.rn.f64 	%fd49, %fd47, %fd12, %fd48;
	mul.f64 	%fd50, %fd12, %fd49;
	fma.rn.f64 	%fd51, %fd50, %fd11, %fd11;
	mov.f64 	%fd52, 0d3FF921FB54442D18;
	sub.f64 	%fd53, %fd52, %fd51;
	setp.gt.f64 	%p8, %fd4, %fd2;
	selp.f64 	%fd54, %fd53, %fd51, %p8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd1;
	}
	setp.lt.s32 	%p9, %r10, 0;
	mov.f64 	%fd55, 0d400921FB54442D18;
	sub.f64 	%fd56, %fd55, %fd54;
	selp.f64 	%fd57, %fd56, %fd54, %p9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd57;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd57;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd3;
	}
	and.b32  	%r14, %r13, -2147483648;
	or.b32  	%r15, %r12, %r14;
	mov.b64 	%fd58, {%r11, %r15};
	add.rn.f64 	%fd59, %fd2, %fd4;
	setp.le.f64 	%p10, %fd59, 0d7FF0000000000000;
	selp.f64 	%fd62, %fd58, %fd59, %p10;

$L__BB0_6:
	mul.lo.s32 	%r28, %r1, %r3;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r28, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd62;

$L__BB0_7:
	ret;

}

