Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 23 11:12:47 2021
| Host         : PA39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.230        0.000                      0                  197        0.190        0.000                      0                  197        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.230        0.000                      0                  197        0.190        0.000                      0                  197        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.432%)  route 3.433ns (80.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          1.120     9.799    sec_cnt[0]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[28]/C
                         clock pessimism              0.268    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X4Y175         FDRE (Setup_fdre_C_R)       -0.429    15.029    sec_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.432%)  route 3.433ns (80.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          1.120     9.799    sec_cnt[0]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[29]/C
                         clock pessimism              0.268    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X4Y175         FDRE (Setup_fdre_C_R)       -0.429    15.029    sec_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.432%)  route 3.433ns (80.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          1.120     9.799    sec_cnt[0]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[30]/C
                         clock pessimism              0.268    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X4Y175         FDRE (Setup_fdre_C_R)       -0.429    15.029    sec_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.432%)  route 3.433ns (80.568%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          1.120     9.799    sec_cnt[0]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[31]/C
                         clock pessimism              0.268    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X4Y175         FDRE (Setup_fdre_C_R)       -0.429    15.029    sec_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.218%)  route 3.267ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     9.633    sec_cnt[0]_i_1_n_0
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[24]/C
                         clock pessimism              0.284    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X4Y174         FDRE (Setup_fdre_C_R)       -0.429    15.045    sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.218%)  route 3.267ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     9.633    sec_cnt[0]_i_1_n_0
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[25]/C
                         clock pessimism              0.284    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X4Y174         FDRE (Setup_fdre_C_R)       -0.429    15.045    sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.218%)  route 3.267ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     9.633    sec_cnt[0]_i_1_n_0
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[26]/C
                         clock pessimism              0.284    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X4Y174         FDRE (Setup_fdre_C_R)       -0.429    15.045    sec_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.218%)  route 3.267ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     9.633    sec_cnt[0]_i_1_n_0
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.749    15.225    clk_IBUF_BUFG
    SLICE_X4Y174         FDRE                                         r  sec_cnt_reg[27]/C
                         clock pessimism              0.284    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X4Y174         FDRE (Setup_fdre_C_R)       -0.429    15.045    sec_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.828ns (20.213%)  route 3.268ns (79.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          0.955     9.634    sec_cnt[0]_i_1_n_0
    SLICE_X4Y168         FDRE                                         r  sec_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X4Y168         FDRE                                         r  sec_cnt_reg[0]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X4Y168         FDRE (Setup_fdre_C_R)       -0.429    15.052    sec_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 sec_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.828ns (20.213%)  route 3.268ns (79.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.456     5.994 f  sec_cnt_reg[9]/Q
                         net (fo=2, routed)           0.839     6.833    sec_cnt_reg[9]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.124     6.957 f  sec[3]_i_8/O
                         net (fo=1, routed)           0.667     7.624    sec[3]_i_8_n_0
    SLICE_X5Y171         LUT5 (Prop_lut5_I4_O)        0.124     7.748 r  sec[3]_i_4/O
                         net (fo=2, routed)           0.807     8.555    sec[3]_i_4_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  sec_cnt[0]_i_1/O
                         net (fo=32, routed)          0.955     9.634    sec_cnt[0]_i_1_n_0
    SLICE_X4Y168         FDRE                                         r  sec_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X4Y168         FDRE                                         r  sec_cnt_reg[1]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X4Y168         FDRE (Setup_fdre_C_R)       -0.429    15.052    sec_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  pos_reg[0]/Q
                         net (fo=21, routed)          0.138     1.929    pos[0]
    SLICE_X2Y171         LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  led_ce_i_1/O
                         net (fo=1, routed)           0.000     1.974    led_ce0
    SLICE_X2Y171         FDRE                                         r  led_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  led_ce_reg/C
                         clock pessimism             -0.508     1.663    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.121     1.784    led_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.670     1.648    clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_fdre_C_Q)         0.164     1.812 r  pos_reg[1]/Q
                         net (fo=19, routed)          0.187     2.000    pos[1]
    SLICE_X2Y173         LUT5 (Prop_lut5_I2_O)        0.043     2.043 r  pos[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    pos[2]_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.944     2.168    clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  pos_reg[2]/C
                         clock pessimism             -0.520     1.648    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.131     1.779    pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.917%)  route 0.194ns (48.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_fdre_C_Q)         0.164     1.814 r  sec_reg[0]/Q
                         net (fo=13, routed)          0.194     2.008    sec[0]
    SLICE_X2Y171         LUT6 (Prop_lut6_I0_O)        0.045     2.053 r  led_cg_i_1/O
                         net (fo=1, routed)           0.000     2.053    led_cg0
    SLICE_X2Y171         FDRE                                         r  led_cg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  led_cg_reg/C
                         clock pessimism             -0.507     1.664    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.121     1.785    led_cg_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.670     1.648    clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_fdre_C_Q)         0.164     1.812 r  pos_reg[1]/Q
                         net (fo=19, routed)          0.187     2.000    pos[1]
    SLICE_X2Y173         LUT4 (Prop_lut4_I0_O)        0.045     2.045 r  pos[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    pos[1]_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.944     2.168    clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  pos_reg[1]/C
                         clock pessimism             -0.520     1.648    
    SLICE_X2Y173         FDRE (Hold_fdre_C_D)         0.120     1.768    pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.246ns (63.865%)  route 0.139ns (36.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.670     1.648    clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_fdre_C_Q)         0.148     1.796 r  pos_reg[2]/Q
                         net (fo=18, routed)          0.139     1.936    pos[2]
    SLICE_X1Y172         LUT6 (Prop_lut6_I1_O)        0.098     2.034 r  led_cb_i_1/O
                         net (fo=1, routed)           0.000     2.034    led_cb0
    SLICE_X1Y172         FDRE                                         r  led_cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  led_cb_reg/C
                         clock pessimism             -0.507     1.663    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.091     1.754    led_cb_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.673     1.651    clk_IBUF_BUFG
    SLICE_X0Y170         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.925    cnt_reg[6]
    SLICE_X0Y170         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.036 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    cnt_reg[4]_i_1_n_5
    SLICE_X0Y170         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.948     2.172    clk_IBUF_BUFG
    SLICE_X0Y170         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.521     1.651    
    SLICE_X0Y170         FDRE (Hold_fdre_C_D)         0.105     1.756    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.671     1.649    clk_IBUF_BUFG
    SLICE_X4Y171         FDRE                                         r  sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     1.923    sec_cnt_reg[14]
    SLICE_X4Y171         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.034 r  sec_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    sec_cnt_reg[12]_i_1_n_5
    SLICE_X4Y171         FDRE                                         r  sec_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X4Y171         FDRE                                         r  sec_cnt_reg[14]/C
                         clock pessimism             -0.521     1.649    
    SLICE_X4Y171         FDRE (Hold_fdre_C_D)         0.105     1.754    sec_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sec_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.669     1.647    clk_IBUF_BUFG
    SLICE_X4Y173         FDRE                                         r  sec_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  sec_cnt_reg[22]/Q
                         net (fo=2, routed)           0.133     1.921    sec_cnt_reg[22]
    SLICE_X4Y173         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.032 r  sec_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.032    sec_cnt_reg[20]_i_1_n_5
    SLICE_X4Y173         FDRE                                         r  sec_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.943     2.167    clk_IBUF_BUFG
    SLICE_X4Y173         FDRE                                         r  sec_cnt_reg[22]/C
                         clock pessimism             -0.520     1.647    
    SLICE_X4Y173         FDRE (Hold_fdre_C_D)         0.105     1.752    sec_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sec_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.668     1.646    clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  sec_cnt_reg[30]/Q
                         net (fo=2, routed)           0.134     1.921    sec_cnt_reg[30]
    SLICE_X4Y175         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.032 r  sec_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.032    sec_cnt_reg[28]_i_1_n_5
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.942     2.166    clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  sec_cnt_reg[30]/C
                         clock pessimism             -0.520     1.646    
    SLICE_X4Y175         FDRE (Hold_fdre_C_D)         0.105     1.751    sec_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sec_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  sec_cnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.925    sec_cnt_reg[10]
    SLICE_X4Y170         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.036 r  sec_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    sec_cnt_reg[8]_i_1_n_5
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  sec_cnt_reg[10]/C
                         clock pessimism             -0.521     1.650    
    SLICE_X4Y170         FDRE (Hold_fdre_C_D)         0.105     1.755    sec_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y169   cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y171   cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y171   cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y172   cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y172   cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y172   cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y172   cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y173   cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y173   cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y170   cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y170   cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y170   cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y170   cnt_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y170   led_en_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y170   led_en_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y172   cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y172   cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y172   cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y172   cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   led_cb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   led_cc_reg/C



