<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p195" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_195{left:549px;bottom:1140px;letter-spacing:-0.14px;}
#t2_195{left:582px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_195{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_195{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t5_195{left:98px;bottom:999px;letter-spacing:-0.12px;}
#t6_195{left:190px;bottom:999px;letter-spacing:-0.1px;}
#t7_195{left:239px;bottom:999px;letter-spacing:-0.1px;}
#t8_195{left:239px;bottom:982px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t9_195{left:377px;bottom:982px;letter-spacing:-0.1px;}
#ta_195{left:510px;bottom:982px;letter-spacing:-0.11px;word-spacing:0.08px;}
#tb_195{left:239px;bottom:965px;letter-spacing:-0.1px;}
#tc_195{left:239px;bottom:861px;letter-spacing:-0.1px;}
#td_195{left:239px;bottom:844px;letter-spacing:-0.11px;}
#te_195{left:450px;bottom:844px;letter-spacing:-0.13px;}
#tf_195{left:497px;bottom:841px;letter-spacing:0.11px;}
#tg_195{left:528px;bottom:844px;letter-spacing:-0.13px;word-spacing:0.09px;}
#th_195{left:239px;bottom:824px;letter-spacing:-0.11px;word-spacing:0.04px;}
#ti_195{left:239px;bottom:807px;letter-spacing:-0.12px;}
#tj_195{left:599px;bottom:999px;letter-spacing:-0.19px;}
#tk_195{left:671px;bottom:999px;letter-spacing:-0.13px;}
#tl_195{left:771px;bottom:999px;letter-spacing:-0.12px;}
#tm_195{left:121px;bottom:783px;}
#tn_195{left:192px;bottom:783px;letter-spacing:-0.14px;}
#to_195{left:239px;bottom:783px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_195{left:607px;bottom:783px;}
#tq_195{left:697px;bottom:783px;}
#tr_195{left:746px;bottom:783px;letter-spacing:-0.13px;}
#ts_195{left:111px;bottom:758px;letter-spacing:-0.18px;}
#tt_195{left:190px;bottom:758px;letter-spacing:-0.1px;}
#tu_195{left:239px;bottom:758px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tv_195{left:239px;bottom:741px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_195{left:239px;bottom:724px;letter-spacing:-0.09px;}
#tx_195{left:263px;bottom:724px;letter-spacing:-0.12px;}
#ty_195{left:239px;bottom:708px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tz_195{left:286px;bottom:708px;letter-spacing:-0.1px;}
#t10_195{left:239px;bottom:691px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t11_195{left:239px;bottom:674px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_195{left:239px;bottom:466px;letter-spacing:-0.1px;word-spacing:-0.23px;}
#t13_195{left:399px;bottom:466px;letter-spacing:-0.23px;}
#t14_195{left:423px;bottom:466px;letter-spacing:-0.07px;}
#t15_195{left:447px;bottom:466px;letter-spacing:-0.1px;}
#t16_195{left:467px;bottom:466px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t17_195{left:239px;bottom:450px;letter-spacing:-0.29px;}
#t18_195{left:599px;bottom:758px;letter-spacing:-0.18px;}
#t19_195{left:671px;bottom:758px;letter-spacing:-0.12px;}
#t1a_195{left:746px;bottom:758px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1b_195{left:746px;bottom:741px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1c_195{left:746px;bottom:724px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1d_195{left:746px;bottom:708px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1e_195{left:746px;bottom:691px;letter-spacing:-0.13px;}
#t1f_195{left:114px;bottom:425px;letter-spacing:-0.21px;}
#t1g_195{left:197px;bottom:425px;}
#t1h_195{left:239px;bottom:425px;letter-spacing:-0.11px;}
#t1i_195{left:239px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1j_195{left:494px;bottom:408px;letter-spacing:-0.13px;}
#t1k_195{left:239px;bottom:392px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t1l_195{left:510px;bottom:392px;letter-spacing:-0.1px;word-spacing:-0.39px;}
#t1m_195{left:239px;bottom:375px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#t1n_195{left:239px;bottom:270px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1o_195{left:389px;bottom:270px;letter-spacing:-0.22px;}
#t1p_195{left:421px;bottom:270px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_195{left:599px;bottom:425px;letter-spacing:-0.19px;}
#t1r_195{left:671px;bottom:425px;letter-spacing:-0.13px;}
#t1s_195{left:771px;bottom:425px;letter-spacing:-0.12px;}
#t1t_195{left:117px;bottom:246px;letter-spacing:-0.15px;}
#t1u_195{left:197px;bottom:246px;}
#t1v_195{left:239px;bottom:246px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1w_195{left:239px;bottom:229px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1x_195{left:239px;bottom:212px;letter-spacing:-0.09px;}
#t1y_195{left:239px;bottom:195px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1z_195{left:389px;bottom:195px;letter-spacing:-0.22px;}
#t20_195{left:421px;bottom:195px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t21_195{left:607px;bottom:246px;}
#t22_195{left:697px;bottom:246px;}
#t23_195{left:771px;bottom:246px;letter-spacing:-0.13px;}
#t24_195{left:260px;bottom:1083px;letter-spacing:0.09px;word-spacing:0.04px;}
#t25_195{left:139px;bottom:1054px;letter-spacing:-0.14px;}
#t26_195{left:362px;bottom:1027px;letter-spacing:-0.13px;}
#t27_195{left:591px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t28_195{left:595px;bottom:1027px;letter-spacing:-0.18px;}
#t29_195{left:681px;bottom:1043px;letter-spacing:-0.12px;}
#t2a_195{left:684px;bottom:1027px;letter-spacing:-0.29px;}
#t2b_195{left:757px;bottom:1027px;letter-spacing:-0.15px;}
#t2c_195{left:106px;bottom:1027px;letter-spacing:-0.17px;}
#t2d_195{left:188px;bottom:1027px;letter-spacing:-0.27px;}
#t2e_195{left:259px;bottom:942px;letter-spacing:-0.16px;}
#t2f_195{left:413px;bottom:942px;letter-spacing:-0.17px;}
#t2g_195{left:286px;bottom:917px;}
#t2h_195{left:334px;bottom:917px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t2i_195{left:286px;bottom:896px;}
#t2j_195{left:334px;bottom:896px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t2k_195{left:259px;bottom:648px;letter-spacing:-0.16px;}
#t2l_195{left:413px;bottom:648px;letter-spacing:-0.17px;}
#t2m_195{left:276px;bottom:624px;letter-spacing:-0.13px;}
#t2n_195{left:334px;bottom:624px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2o_195{left:276px;bottom:602px;letter-spacing:-0.13px;}
#t2p_195{left:334px;bottom:602px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2q_195{left:276px;bottom:581px;letter-spacing:-0.13px;}
#t2r_195{left:334px;bottom:581px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2s_195{left:276px;bottom:560px;letter-spacing:-0.31px;}
#t2t_195{left:334px;bottom:560px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_195{left:334px;bottom:543px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2v_195{left:469px;bottom:543px;letter-spacing:-0.18px;}
#t2w_195{left:334px;bottom:526px;letter-spacing:-0.16px;}
#t2x_195{left:380px;bottom:526px;letter-spacing:-0.09px;word-spacing:0.02px;}
#t2y_195{left:334px;bottom:509px;letter-spacing:-0.18px;}
#t2z_195{left:366px;bottom:509px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t30_195{left:334px;bottom:492px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t31_195{left:259px;bottom:351px;letter-spacing:-0.16px;}
#t32_195{left:413px;bottom:351px;letter-spacing:-0.17px;}
#t33_195{left:286px;bottom:326px;}
#t34_195{left:334px;bottom:326px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t35_195{left:286px;bottom:305px;}
#t36_195{left:334px;bottom:305px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_195{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_195{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_195{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_195{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s5_195{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_195{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_195{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s8_195{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts195" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg195Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg195" style="-webkit-user-select: none;"><object width="935" height="1210" data="195/195.svg" type="image/svg+xml" id="pdf195" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_195" class="t s1_195">9.32 </span><span id="t2_195" class="t s1_195">Status Register (CP Register 12, Select 0) </span>
<span id="t3_195" class="t s2_195">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span><span id="t4_195" class="t s2_195">195 </span>
<span id="t5_195" class="t s3_195">IM1..IM0 </span><span id="t6_195" class="t s3_195">9..8 </span><span id="t7_195" class="t s3_195">Interrupt Mask: Controls the enabling of each of the soft- </span>
<span id="t8_195" class="t s3_195">ware interrupts. Refer to </span><span id="t9_195" class="t s4_195">“Interrupts” on page 71 </span><span id="ta_195" class="t s3_195">for a </span>
<span id="tb_195" class="t s3_195">complete discussion of enabled interrupts. </span>
<span id="tc_195" class="t s3_195">In implementations of Release 2 of the Architecture in </span>
<span id="td_195" class="t s3_195">which EIC interrupt mode is enabled (</span><span id="te_195" class="t s5_195">Config3 </span>
<span id="tf_195" class="t s6_195">VEIC </span>
<span id="tg_195" class="t s3_195">= 1), </span>
<span id="th_195" class="t s3_195">these bits are writable, but have no effect on the interrupt </span>
<span id="ti_195" class="t s3_195">system. </span>
<span id="tj_195" class="t s3_195">R/W </span><span id="tk_195" class="t s3_195">Undefined </span><span id="tl_195" class="t s3_195">Required </span>
<span id="tm_195" class="t s3_195">0 </span><span id="tn_195" class="t s3_195">7:5 </span><span id="to_195" class="t s3_195">Must be written as zero; returns zero on read. </span><span id="tp_195" class="t s3_195">R </span><span id="tq_195" class="t s3_195">0 </span><span id="tr_195" class="t s3_195">Reserved </span>
<span id="ts_195" class="t s3_195">KSU </span><span id="tt_195" class="t s3_195">4..3 </span><span id="tu_195" class="t s3_195">If Supervisor Mode is implemented, the encoding of this </span>
<span id="tv_195" class="t s3_195">field denotes the base operating mode of the processor. </span>
<span id="tw_195" class="t s3_195">See </span><span id="tx_195" class="t s4_195">“MIPS32 and microMIPS32 Operating Modes” on </span>
<span id="ty_195" class="t s4_195">page 21 </span><span id="tz_195" class="t s3_195">for a full discussion of operating modes. The </span>
<span id="t10_195" class="t s3_195">encoding of this field is shown below. The meaning of </span>
<span id="t11_195" class="t s3_195">encoding 0b11 has changed for Release 6. </span>
<span id="t12_195" class="t s3_195">Note: This field overlaps the </span><span id="t13_195" class="t s5_195">UM </span><span id="t14_195" class="t s3_195">and </span><span id="t15_195" class="t s5_195">R0 </span><span id="t16_195" class="t s3_195">fields, described </span>
<span id="t17_195" class="t s3_195">below. </span>
<span id="t18_195" class="t s3_195">R/W </span><span id="t19_195" class="t s3_195">Undefined </span><span id="t1a_195" class="t s3_195">Required if </span>
<span id="t1b_195" class="t s3_195">Supervisor Mode </span>
<span id="t1c_195" class="t s3_195">is implemented; </span>
<span id="t1d_195" class="t s3_195">Optional other- </span>
<span id="t1e_195" class="t s3_195">wise </span>
<span id="t1f_195" class="t s3_195">UM </span><span id="t1g_195" class="t s3_195">4 </span><span id="t1h_195" class="t s3_195">If Supervisor Mode is not implemented, this bit denotes </span>
<span id="t1i_195" class="t s3_195">the base operating mode of the processor. See </span><span id="t1j_195" class="t s4_195">“MIPS32 </span>
<span id="t1k_195" class="t s4_195">and microMIPS32 Operating Modes” on page 21 </span><span id="t1l_195" class="t s3_195">for a full </span>
<span id="t1m_195" class="t s3_195">discussion of operating modes. The encoding of this bit is: </span>
<span id="t1n_195" class="t s3_195">Note: This bit overlaps the </span><span id="t1o_195" class="t s5_195">KSU </span><span id="t1p_195" class="t s3_195">field, described above. </span>
<span id="t1q_195" class="t s3_195">R/W </span><span id="t1r_195" class="t s3_195">Undefined </span><span id="t1s_195" class="t s3_195">Required </span>
<span id="t1t_195" class="t s3_195">R0 </span><span id="t1u_195" class="t s3_195">3 </span><span id="t1v_195" class="t s3_195">If Supervisor Mode is not implemented, this bit is </span>
<span id="t1w_195" class="t s3_195">reserved. This bit must be ignored on write and read as </span>
<span id="t1x_195" class="t s3_195">zero. </span>
<span id="t1y_195" class="t s3_195">Note: This bit overlaps the </span><span id="t1z_195" class="t s5_195">KSU </span><span id="t20_195" class="t s3_195">field, described above. </span>
<span id="t21_195" class="t s3_195">R </span><span id="t22_195" class="t s3_195">0 </span><span id="t23_195" class="t s3_195">Reserved </span>
<span id="t24_195" class="t s7_195">Table 9.47 Status Register Field Descriptions (Continued) </span>
<span id="t25_195" class="t s1_195">Fields </span>
<span id="t26_195" class="t s1_195">Description </span>
<span id="t27_195" class="t s1_195">Read / </span>
<span id="t28_195" class="t s1_195">Write </span>
<span id="t29_195" class="t s1_195">Reset </span>
<span id="t2a_195" class="t s1_195">State </span><span id="t2b_195" class="t s1_195">Compliance </span><span id="t2c_195" class="t s1_195">Name </span><span id="t2d_195" class="t s1_195">Bits </span>
<span id="t2e_195" class="t s1_195">Encoding </span><span id="t2f_195" class="t s1_195">Meaning </span>
<span id="t2g_195" class="t s3_195">0 </span><span id="t2h_195" class="t s3_195">Interrupt request disabled </span>
<span id="t2i_195" class="t s3_195">1 </span><span id="t2j_195" class="t s3_195">Interrupt request enabled </span>
<span id="t2k_195" class="t s1_195">Encoding </span><span id="t2l_195" class="t s1_195">Meaning </span>
<span id="t2m_195" class="t s3_195">0b00 </span><span id="t2n_195" class="t s3_195">Base mode is Kernel Mode </span>
<span id="t2o_195" class="t s3_195">0b01 </span><span id="t2p_195" class="t s3_195">Base mode is Supervisor Mode </span>
<span id="t2q_195" class="t s3_195">0b10 </span><span id="t2r_195" class="t s3_195">Base mode is User Mode </span>
<span id="t2s_195" class="t s3_195">0b11 </span><span id="t2t_195" class="t s3_195">Reserved. For Pre-Release 6, the oper- </span>
<span id="t2u_195" class="t s3_195">ation of the processor is </span><span id="t2v_195" class="t s8_195">UNDE- </span>
<span id="t2w_195" class="t s8_195">FINED </span><span id="t2x_195" class="t s3_195">if this value is written to the </span>
<span id="t2y_195" class="t s5_195">KSU </span><span id="t2z_195" class="t s3_195">field. For Release 6, hardware </span>
<span id="t30_195" class="t s3_195">ignores a write of this value. </span>
<span id="t31_195" class="t s1_195">Encoding </span><span id="t32_195" class="t s1_195">Meaning </span>
<span id="t33_195" class="t s3_195">0 </span><span id="t34_195" class="t s3_195">Base mode is Kernel Mode </span>
<span id="t35_195" class="t s3_195">1 </span><span id="t36_195" class="t s3_195">Base mode is User Mode </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
