# BTech Computer Architecture Verilog Files

üìñ Academic Files and Codes

## Institute

üßë‚Äçüéì B.Tech (H), IIITDM Kancheepuram

## Course

|    Name    |   Roll No   | SEM |          Course Name           |
| :--------: | :---------: | :-: | :----------------------------: |
|  N Kausik  |  COE17B010  |  6  | Computer Architecture Practice |

## Codes

 - Floating Point Operations
    - [Floating Point Addition](FloatingPointOperations/Addition/)
    - [Floating Point Multiplication](FloatingPointOperations/Multiplication/)
    - [IEEE Conversion](FloatingPointOperations/IEEEConversion_Python/FloatingIEEEConversion.py)
 - [Instruction Fetch](InstructionFetch/)
 - [Logical Operations](LogicalOperations/)
 - Pipelined Hardware
    - [Pipelined 16 Bit Adder](PipelinedHardware/16BitAdder_Pipelined/)
    - [Pipelined 16 Bit Multiplier](PipelinedHardware/16BitMultiplier_Pipelined/)
    - [Pipelined Floating Point Adder](PipelinedHardware/FAdder_Pipelined/)
    - [Pipelined Floating Point Multiplier](PipelinedHardware/FMultiplier_Pipelined/)
 - [Register File](RegisterFile/)
 - [Tomasulo Execution](TomasuloExecution/)
 - [Universal Shifter](UniversalShifter/)
 - [Cache](Cache/)