<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>python2verilog.ir package &#8212; python2verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=039e1c02" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="python2verilog.optimizer package" href="python2verilog.optimizer.html" />
    <link rel="prev" title="python2verilog.frontend package" href="python2verilog.frontend.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="python2verilog-ir-package">
<h1>python2verilog.ir package<a class="headerlink" href="#python2verilog-ir-package" title="Link to this heading">¶</a></h1>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Link to this heading">¶</a></h2>
</section>
<section id="module-python2verilog.ir.context">
<span id="python2verilog-ir-context-module"></span><h2>python2verilog.ir.context module<a class="headerlink" href="#module-python2verilog.ir.context" title="Link to this heading">¶</a></h2>
<p>Context for Intermediate Representation</p>
<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Context</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name:</span> <span class="pre">str</span> <span class="pre">=</span> <span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">test_cases:</span> <span class="pre">list[tuple[int]]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_func:</span> <span class="pre">function</span> <span class="pre">|</span> <span class="pre">None</span> <span class="pre">=</span> <span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_py_ast:</span> <span class="pre">~ast.FunctionDef</span> <span class="pre">|</span> <span class="pre">None</span> <span class="pre">=</span> <span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">input_types:</span> <span class="pre">list[type[~typing.Any]]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">output_types:</span> <span class="pre">list[type[~typing.Any]]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">optimization_level:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">-1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">write:</span> <span class="pre">bool</span> <span class="pre">=</span> <span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_module_file:</span> <span class="pre">~io.IOBase</span> <span class="pre">|</span> <span class="pre">None</span> <span class="pre">=</span> <span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_testbench_file:</span> <span class="pre">~io.IOBase</span> <span class="pre">|</span> <span class="pre">None</span> <span class="pre">=</span> <span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_global_vars:</span> <span class="pre">list[~python2verilog.ir.expressions.Var]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_input_vars:</span> <span class="pre">list[~python2verilog.ir.expressions.Var]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_output_vars:</span> <span class="pre">list[~python2verilog.ir.expressions.Var]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_states:</span> <span class="pre">set[str]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">valid_signal:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_valid')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('valid')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_valid'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ready_signal:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_ready')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('ready')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_ready'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">clock_signal:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_clock')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('clock')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_clock'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">start_signal:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_start')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('start')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_start'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">reset_signal:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_reset')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('reset')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_reset'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wait_signal:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_wait')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('wait')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_wait'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">state_var:</span> <span class="pre">~python2verilog.ir.expressions.Var</span> <span class="pre">=</span> <span class="pre">Var(ver_name=('_state')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">py_name=('state')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width=(32)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed=(True)</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value=('0')</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">string=('_state'))</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_entry_state:</span> <span class="pre">str</span> <span class="pre">|</span> <span class="pre">None</span> <span class="pre">=</span> <span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">_ready_state:</span> <span class="pre">str</span> <span class="pre">|</span> <span class="pre">None</span> <span class="pre">=</span> <span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="python2verilog.utils.html#python2verilog.utils.generics.GenericReprAndStr" title="python2verilog.utils.generics.GenericReprAndStr"><code class="xref py py-class docutils literal notranslate"><span class="pre">GenericReprAndStr</span></code></a></p>
<p>Context needed by the Intermediate Representation
E.g. variables, I/O, parameters, localparam</p>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.add_global_var">
<span class="sig-name descname"><span class="pre">add_global_var</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">var</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.add_global_var"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.add_global_var" title="Link to this definition">¶</a></dt>
<dd><p>Appends global var</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.add_state">
<span class="sig-name descname"><span class="pre">add_state</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.add_state"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.add_state" title="Link to this definition">¶</a></dt>
<dd><p>Add a state, making sure no pre-existing state what that name exists</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.add_state_weak">
<span class="sig-name descname"><span class="pre">add_state_weak</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.add_state_weak"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.add_state_weak" title="Link to this definition">¶</a></dt>
<dd><p>Add a state</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.check_input_types">
<span class="sig-name descname"><span class="pre">check_input_types</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">input_</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.check_input_types"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.check_input_types" title="Link to this definition">¶</a></dt>
<dd><p>Checks if input to functions’ types matches previous inputs</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.check_output_types">
<span class="sig-name descname"><span class="pre">check_output_types</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">output</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.check_output_types"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.check_output_types" title="Link to this definition">¶</a></dt>
<dd><p>Checks if outputs to functions’ types matches previous outputs</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.clock_signal">
<span class="sig-name descname"><span class="pre">clock_signal</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_clock'),py_name=('clock'),width=(32),is_signed=(True),initial_value=('0'),string=('_clock'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.clock_signal" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.default_output_vars">
<span class="sig-name descname"><span class="pre">default_output_vars</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.default_output_vars"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.default_output_vars" title="Link to this definition">¶</a></dt>
<dd><p>Sets own output vars to default based on number of output variables</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.entry_state">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">entry_state</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.entry_state" title="Link to this definition">¶</a></dt>
<dd><p>The first state that does work in the graph representation</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.global_vars">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">global_vars</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.global_vars" title="Link to this definition">¶</a></dt>
<dd><p>Global variables</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.input_types">
<span class="sig-name descname"><span class="pre">input_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">list</span><span class="p"><span class="pre">[</span></span><span class="pre">type</span><span class="p"><span class="pre">[</span></span><span class="pre">Any</span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#python2verilog.ir.context.Context.input_types" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.input_vars">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">input_vars</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.input_vars" title="Link to this definition">¶</a></dt>
<dd><p>Input variables</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.is_declared">
<span class="sig-name descname"><span class="pre">is_declared</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.is_declared"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.is_declared" title="Link to this definition">¶</a></dt>
<dd><p>Checks if a Python variable has been already declared or not</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.module_file">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">module_file</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.module_file" title="Link to this definition">¶</a></dt>
<dd><p>Module stream</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.name">
<span class="sig-name descname"><span class="pre">name</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">str</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">''</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.name" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.optimization_level">
<span class="sig-name descname"><span class="pre">optimization_level</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">-1</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.optimization_level" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.output_types">
<span class="sig-name descname"><span class="pre">output_types</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">list</span><span class="p"><span class="pre">[</span></span><span class="pre">type</span><span class="p"><span class="pre">[</span></span><span class="pre">Any</span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#python2verilog.ir.context.Context.output_types" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.output_vars">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">output_vars</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.output_vars" title="Link to this definition">¶</a></dt>
<dd><p>Output variables</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.py_ast">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">py_ast</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.py_ast" title="Link to this definition">¶</a></dt>
<dd><p>Python ast node rooted at function</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.py_func">
<span class="sig-name descname"><span class="pre">py_func</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">function</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.py_func" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.ready_signal">
<span class="sig-name descname"><span class="pre">ready_signal</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_ready'),py_name=('ready'),width=(32),is_signed=(True),initial_value=('0'),string=('_ready'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.ready_signal" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.ready_state">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ready_state</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.ready_state" title="Link to this definition">¶</a></dt>
<dd><p>The ready state</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.reset_signal">
<span class="sig-name descname"><span class="pre">reset_signal</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_reset'),py_name=('reset'),width=(32),is_signed=(True),initial_value=('0'),string=('_reset'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.reset_signal" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.start_signal">
<span class="sig-name descname"><span class="pre">start_signal</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_start'),py_name=('start'),width=(32),is_signed=(True),initial_value=('0'),string=('_start'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.start_signal" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.state_var">
<span class="sig-name descname"><span class="pre">state_var</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_state'),py_name=('state'),width=(32),is_signed=(True),initial_value=('0'),string=('_state'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.state_var" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.states">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">states</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.states" title="Link to this definition">¶</a></dt>
<dd><p>State variables</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.test_cases">
<span class="sig-name descname"><span class="pre">test_cases</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">list</span><span class="p"><span class="pre">[</span></span><span class="pre">tuple</span><span class="p"><span class="pre">[</span></span><span class="pre">int</span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#python2verilog.ir.context.Context.test_cases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.testbench_file">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">testbench_file</span></span><a class="headerlink" href="#python2verilog.ir.context.Context.testbench_file" title="Link to this definition">¶</a></dt>
<dd><p>Testbench stream</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.valid_signal">
<span class="sig-name descname"><span class="pre">valid_signal</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_valid'),py_name=('valid'),width=(32),is_signed=(True),initial_value=('0'),string=('_valid'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.valid_signal" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.validate">
<span class="sig-name descname"><span class="pre">validate</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/context.html#Context.validate"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.context.Context.validate" title="Link to this definition">¶</a></dt>
<dd><p>Validates that all fields of context are populated.</p>
<p>Checks invariants.</p>
<p>Only does checks in debug mode.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>self</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.wait_signal">
<span class="sig-name descname"><span class="pre">wait_signal</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><span class="pre">Var</span></a></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">Var(ver_name=('_wait'),py_name=('wait'),width=(32),is_signed=(True),initial_value=('0'),string=('_wait'))</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.wait_signal" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="python2verilog.ir.context.Context.write">
<span class="sig-name descname"><span class="pre">write</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#python2verilog.ir.context.Context.write" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="module-python2verilog.ir.expressions">
<span id="python2verilog-ir-expressions-module"></span><h2>python2verilog.ir.expressions module<a class="headerlink" href="#module-python2verilog.ir.expressions" title="Link to this heading">¶</a></h2>
<p>Intermediate Representation Expressions</p>
<p>Represents the subset of Python expressions
that are synthesizable</p>
<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Add">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Add</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Add"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Add" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.BinOp" title="python2verilog.ir.expressions.BinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">BinOp</span></code></a></p>
<p>&lt;left&gt; + &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.BinOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">BinOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">oper</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#BinOp"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.BinOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.UBinOp" title="python2verilog.ir.expressions.UBinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">UBinOp</span></code></a></p>
<p>$signed(&lt;left&gt; &lt;op&gt; &lt;right&gt;)</p>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.BinOp.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#BinOp.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.BinOp.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To String</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Div">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Div</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Div"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Div" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.BinOp" title="python2verilog.ir.expressions.BinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">BinOp</span></code></a></p>
<p>&lt;left&gt; / &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Expression">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Expression</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">string</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Expression"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Expression" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="python2verilog.utils.html#python2verilog.utils.generics.GenericRepr" title="python2verilog.utils.generics.GenericRepr"><code class="xref py py-class docutils literal notranslate"><span class="pre">GenericRepr</span></code></a></p>
<p>A String (that can be equated to something)</p>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Expression.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Expression.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Expression.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To String</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Int">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Int</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Int"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Int" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>Signed integer literal</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.LessThan">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">LessThan</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#LessThan"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.LessThan" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.UBinOp" title="python2verilog.ir.expressions.UBinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">UBinOp</span></code></a></p>
<p>&lt;left&gt; &lt; &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Mod">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Mod</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Mod"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Mod" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.UBinOp" title="python2verilog.ir.expressions.UBinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">UBinOp</span></code></a></p>
<p>&lt;left&gt; % &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Mul">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Mul</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Mul"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Mul" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.BinOp" title="python2verilog.ir.expressions.BinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">BinOp</span></code></a></p>
<p>&lt;left&gt; * &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Pow">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Pow</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Pow"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Pow" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.UBinOp" title="python2verilog.ir.expressions.UBinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">UBinOp</span></code></a></p>
<p>&lt;left&gt; ** &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.State">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">State</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">32</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">isSigned</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">bool</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">True</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">'0'</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#State"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.State" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Var" title="python2verilog.ir.expressions.Var"><code class="xref py py-class docutils literal notranslate"><span class="pre">Var</span></code></a></p>
<p>State variable</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Sub">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Sub</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Sub"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Sub" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.BinOp" title="python2verilog.ir.expressions.BinOp"><code class="xref py py-class docutils literal notranslate"><span class="pre">BinOp</span></code></a></p>
<p>&lt;left&gt; - &lt;right&gt;</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Ternary">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Ternary</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">condition</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Ternary"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Ternary" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>&lt;condition&gt; ? &lt;left&gt; : &lt;right&gt;</p>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Ternary.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Ternary.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Ternary.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To String</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UBinOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">UBinOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">left</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">oper</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">right</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#UBinOp"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.UBinOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>Unsigned BinOp
Is usually better for comparators</p>
<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UBinOp.left">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">left</span></span><a class="headerlink" href="#python2verilog.ir.expressions.UBinOp.left" title="Link to this definition">¶</a></dt>
<dd><p>lvalue</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UBinOp.right">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">right</span></span><a class="headerlink" href="#python2verilog.ir.expressions.UBinOp.right" title="Link to this definition">¶</a></dt>
<dd><p>rvalue</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UBinOp.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#UBinOp.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.UBinOp.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To String</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UInt">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">UInt</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#UInt"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.UInt" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>Unsigned integer literal</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UnaryOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">UnaryOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">oper</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">expr</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#UnaryOp"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.UnaryOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>&lt;op&gt;(&lt;expr&gt;)</p>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.UnaryOp.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#UnaryOp.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.UnaryOp.to_string" title="Link to this definition">¶</a></dt>
<dd><p>string</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Unknown">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Unknown</span></span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Unknown"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Unknown" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>Unknown or “don’t care” value</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.expressions.Var">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Var</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">py_name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ver_name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">width</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">32</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">is_signed</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">bool</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">True</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initial_value</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">'0'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">_</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/expressions.html#Var"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.expressions.Var" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><code class="xref py py-class docutils literal notranslate"><span class="pre">Expression</span></code></a></p>
<p>Named-variable</p>
</dd></dl>

</section>
<section id="module-python2verilog.ir.graph">
<span id="python2verilog-ir-graph-module"></span><h2>python2verilog.ir.graph module<a class="headerlink" href="#module-python2verilog.ir.graph" title="Link to this heading">¶</a></h2>
<p>Graph representation of the logic</p>
<p>Naming convention:
Vertex
Edge
Element := Vertex | Edge</p>
<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.AssignNode">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">AssignNode</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lvalue</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">rvalue</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">child</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><span class="pre">Edge</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#AssignNode"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.AssignNode" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Vertex" title="python2verilog.ir.graph.Vertex"><code class="xref py py-class docutils literal notranslate"><span class="pre">Vertex</span></code></a>, <a class="reference internal" href="#python2verilog.ir.graph.BasicElement" title="python2verilog.ir.graph.BasicElement"><code class="xref py py-class docutils literal notranslate"><span class="pre">BasicElement</span></code></a></p>
<p>Represents a non-blocking assignment,
i.e. assignments that do not block the execution of
the next statements, without a clock cycle having to pass</p>
<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.AssignNode.lvalue">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">lvalue</span></span><a class="headerlink" href="#python2verilog.ir.graph.AssignNode.lvalue" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.AssignNode.rvalue">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rvalue</span></span><a class="headerlink" href="#python2verilog.ir.graph.AssignNode.rvalue" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.AssignNode.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#AssignNode.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.AssignNode.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To string</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.BasicElement">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">BasicElement</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">child</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><span class="pre">Element</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#BasicElement"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.BasicElement" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><code class="xref py py-class docutils literal notranslate"><span class="pre">Element</span></code></a></p>
<p>Basic element with a single child</p>
<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.BasicElement.child">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">child</span></span><a class="headerlink" href="#python2verilog.ir.graph.BasicElement.child" title="Link to this definition">¶</a></dt>
<dd><p>child or optimal_child if no child</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.BasicElement.get_all_children">
<span class="sig-name descname"><span class="pre">get_all_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#BasicElement.get_all_children"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.BasicElement.get_all_children" title="Link to this definition">¶</a></dt>
<dd><p>Gets edges</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.BasicElement.get_optimal_children">
<span class="sig-name descname"><span class="pre">get_optimal_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#BasicElement.get_optimal_children"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.BasicElement.get_optimal_children" title="Link to this definition">¶</a></dt>
<dd><p>Gets optimal children</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.BasicElement.optimal_child">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">optimal_child</span></span><a class="headerlink" href="#python2verilog.ir.graph.BasicElement.optimal_child" title="Link to this definition">¶</a></dt>
<dd><p>Optimal child or child otherwise</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.ClockedEdge">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ClockedEdge</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">child</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><span class="pre">Element</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#ClockedEdge"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.ClockedEdge" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><code class="xref py py-class docutils literal notranslate"><span class="pre">Edge</span></code></a></p>
<p>Represents a clocked edge,
i.e. a clock cycle has to pass for the next node to be executed</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.DoneNode">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DoneNode</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#DoneNode"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.DoneNode" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Vertex" title="python2verilog.ir.graph.Vertex"><code class="xref py py-class docutils literal notranslate"><span class="pre">Vertex</span></code></a>, <a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><code class="xref py py-class docutils literal notranslate"><span class="pre">Element</span></code></a></p>
<p>Signals done</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Edge">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Edge</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">child</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><span class="pre">Element</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Edge"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Edge" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.BasicElement" title="python2verilog.ir.graph.BasicElement"><code class="xref py py-class docutils literal notranslate"><span class="pre">BasicElement</span></code></a></p>
<p>Represents an edge between two vertices</p>
<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Edge.get_name">
<span class="sig-name descname"><span class="pre">get_name</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Edge.get_name"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Edge.get_name" title="Link to this definition">¶</a></dt>
<dd><p>Gets edge name</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Edge.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Edge.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Edge.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To string</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Element</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Element"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Element" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Element, base class for vertex or edge</p>
<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element.children">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">children</span></span><a class="headerlink" href="#python2verilog.ir.graph.Element.children" title="Link to this definition">¶</a></dt>
<dd><p>Gets children</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element.get_all_children">
<span class="sig-name descname"><span class="pre">get_all_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Element.get_all_children"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Element.get_all_children" title="Link to this definition">¶</a></dt>
<dd><p>Gets children</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element.get_optimal_children">
<span class="sig-name descname"><span class="pre">get_optimal_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Element.get_optimal_children"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Element.get_optimal_children" title="Link to this definition">¶</a></dt>
<dd><p>Gets optimal children</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element.name">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">name</span></span><a class="headerlink" href="#python2verilog.ir.graph.Element.name" title="Link to this definition">¶</a></dt>
<dd><p>Gets name</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Element.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Element.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To string</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Element.unique_id">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">unique_id</span></span><a class="headerlink" href="#python2verilog.ir.graph.Element.unique_id" title="Link to this definition">¶</a></dt>
<dd><p>Gets node id</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">IfElseNode</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">true_edge</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><span class="pre">Edge</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">false_edge</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><span class="pre">Edge</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">condition</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#IfElseNode"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Vertex" title="python2verilog.ir.graph.Vertex"><code class="xref py py-class docutils literal notranslate"><span class="pre">Vertex</span></code></a>, <a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><code class="xref py py-class docutils literal notranslate"><span class="pre">Element</span></code></a></p>
<p>Represents an if-else statement</p>
<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.condition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">condition</span></span><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.condition" title="Link to this definition">¶</a></dt>
<dd><p>conditional</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.false_edge">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">false_edge</span></span><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.false_edge" title="Link to this definition">¶</a></dt>
<dd><p>false edge or optimal false edge if no false edge</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.get_all_children">
<span class="sig-name descname"><span class="pre">get_all_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#IfElseNode.get_all_children"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.get_all_children" title="Link to this definition">¶</a></dt>
<dd><p>Gets edges</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.get_optimal_children">
<span class="sig-name descname"><span class="pre">get_optimal_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#IfElseNode.get_optimal_children"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.get_optimal_children" title="Link to this definition">¶</a></dt>
<dd><p>Gets optimal children</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.optimal_false_edge">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">optimal_false_edge</span></span><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.optimal_false_edge" title="Link to this definition">¶</a></dt>
<dd><p>optimal false edge</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.optimal_true_edge">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">optimal_true_edge</span></span><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.optimal_true_edge" title="Link to this definition">¶</a></dt>
<dd><p>optimal true edge or edge otherwise</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#IfElseNode.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To string</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.IfElseNode.true_edge">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">true_edge</span></span><a class="headerlink" href="#python2verilog.ir.graph.IfElseNode.true_edge" title="Link to this definition">¶</a></dt>
<dd><p>true edge or optimal if no edge</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.NonClockedEdge">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">NonClockedEdge</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">child</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><span class="pre">Element</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#NonClockedEdge"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.NonClockedEdge" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><code class="xref py py-class docutils literal notranslate"><span class="pre">Edge</span></code></a></p>
<p>Represents a non-clocked edge,
i.e. no clock cycle has to pass for the next node to be executed</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.Vertex">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Vertex</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#Vertex"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.Vertex" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><code class="xref py py-class docutils literal notranslate"><span class="pre">Element</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="python2verilog.ir.graph.YieldNode">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">YieldNode</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">unique_id</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stmts</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">list</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#python2verilog.ir.expressions.Expression" title="python2verilog.ir.expressions.Expression"><span class="pre">Expression</span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">edge</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Edge" title="python2verilog.ir.graph.Edge"><span class="pre">Edge</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#YieldNode"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.YieldNode" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#python2verilog.ir.graph.Vertex" title="python2verilog.ir.graph.Vertex"><code class="xref py py-class docutils literal notranslate"><span class="pre">Vertex</span></code></a>, <a class="reference internal" href="#python2verilog.ir.graph.BasicElement" title="python2verilog.ir.graph.BasicElement"><code class="xref py py-class docutils literal notranslate"><span class="pre">BasicElement</span></code></a></p>
<p>Yield statement, represents output</p>
<dl class="py property">
<dt class="sig sig-object py" id="python2verilog.ir.graph.YieldNode.stmts">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">stmts</span></span><a class="headerlink" href="#python2verilog.ir.graph.YieldNode.stmts" title="Link to this definition">¶</a></dt>
<dd><p>Yield statements</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="python2verilog.ir.graph.YieldNode.to_string">
<span class="sig-name descname"><span class="pre">to_string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#YieldNode.to_string"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.YieldNode.to_string" title="Link to this definition">¶</a></dt>
<dd><p>To string</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="python2verilog.ir.graph.create_cytoscape_elements">
<span class="sig-name descname"><span class="pre">create_cytoscape_elements</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">node</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><span class="pre">Element</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#create_cytoscape_elements"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.create_cytoscape_elements" title="Link to this definition">¶</a></dt>
<dd><p>Creates adjacency list from a node</p>
<p>Assumes names are unique</p>
</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="python2verilog.ir.graph.create_networkx_adjacency_list">
<span class="sig-name descname"><span class="pre">create_networkx_adjacency_list</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">node</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#python2verilog.ir.graph.Element" title="python2verilog.ir.graph.Element"><span class="pre">Element</span></a></span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/python2verilog/ir/graph.html#create_networkx_adjacency_list"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#python2verilog.ir.graph.create_networkx_adjacency_list" title="Link to this definition">¶</a></dt>
<dd><p>Creates adjacency list from a node</p>
<p>Assumes names are unique</p>
</dd></dl>

</section>
<section id="module-python2verilog.ir">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-python2verilog.ir" title="Link to this heading">¶</a></h2>
<p>Intermediate Representation</p>
<p>A Control Flow Graph represented as a Directed Graph</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">python2verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="python2verilog.html">python2verilog package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="python2verilog.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="python2verilog.api.html">python2verilog.api package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.backend.html">python2verilog.backend package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.extern.html">python2verilog.extern package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.frontend.html">python2verilog.frontend package</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">python2verilog.ir package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.ir.context">python2verilog.ir.context module</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.ir.expressions">python2verilog.ir.expressions module</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.ir.graph">python2verilog.ir.graph module</a></li>
<li class="toctree-l4"><a class="reference internal" href="#module-python2verilog.ir">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.optimizer.html">python2verilog.optimizer package</a></li>
<li class="toctree-l3"><a class="reference internal" href="python2verilog.utils.html">python2verilog.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="python2verilog.html#module-python2verilog">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="python2verilog.html">python2verilog package</a><ul>
      <li>Previous: <a href="python2verilog.frontend.html" title="previous chapter">python2verilog.frontend package</a></li>
      <li>Next: <a href="python2verilog.optimizer.html" title="next chapter">python2verilog.optimizer package</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2023, Kerry Wang.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.5</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
      |
      <a href="_sources/python2verilog.ir.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>