
thu_nghiem_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000348  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004dc  080004dc  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004dc  080004dc  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  080004dc  080004dc  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004dc  080004dc  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004dc  080004dc  000014dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004e0  080004e0  000014e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004e4  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000004  080004e8  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  080004e8  00002028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001587  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000589  00000000  00000000  000035bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d8  00000000  00000000  00003b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000014b  00000000  00000000  00003d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001750  00000000  00000000  00003e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001f16  00000000  00000000  000055bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ee13  00000000  00000000  000074d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000862e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000598  00000000  00000000  00086328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000868c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080004c4 	.word	0x080004c4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080004c4 	.word	0x080004c4

080001d4 <uart1_rxtx>:
#include <stdint.h>
#include "define.h"
void uart1_rxtx(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
#if 1
	// PA9 TX
	// 1. enable clock gpioa
	RCC->RCC_AHB1ENR |= (1UL<<0);
 80001da:	4b41      	ldr	r3, [pc, #260]	@ (80002e0 <uart1_rxtx+0x10c>)
 80001dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001de:	4a40      	ldr	r2, [pc, #256]	@ (80002e0 <uart1_rxtx+0x10c>)
 80001e0:	f043 0301 	orr.w	r3, r3, #1
 80001e4:	6313      	str	r3, [r2, #48]	@ 0x30
	//2 . set mode alternate
	GPIOA->GPIO_MODER &= ~(1U << 18);
 80001e6:	4b3f      	ldr	r3, [pc, #252]	@ (80002e4 <uart1_rxtx+0x110>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a3e      	ldr	r2, [pc, #248]	@ (80002e4 <uart1_rxtx+0x110>)
 80001ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80001f0:	6013      	str	r3, [r2, #0]
	GPIOA->GPIO_MODER |= (1U << 19);
 80001f2:	4b3c      	ldr	r3, [pc, #240]	@ (80002e4 <uart1_rxtx+0x110>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a3b      	ldr	r2, [pc, #236]	@ (80002e4 <uart1_rxtx+0x110>)
 80001f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001fc:	6013      	str	r3, [r2, #0]
	// 3.  SET ALTERNATE PIN FOR PA9
	GPIOA->GPIO_AFR[1] &= ~ (0xF << 4);
 80001fe:	4b39      	ldr	r3, [pc, #228]	@ (80002e4 <uart1_rxtx+0x110>)
 8000200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000202:	4a38      	ldr	r2, [pc, #224]	@ (80002e4 <uart1_rxtx+0x110>)
 8000204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000208:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->GPIO_AFR[1] |= (1U << 6) | (1U << 5) | (1U << 4);
 800020a:	4b36      	ldr	r3, [pc, #216]	@ (80002e4 <uart1_rxtx+0x110>)
 800020c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800020e:	4a35      	ldr	r2, [pc, #212]	@ (80002e4 <uart1_rxtx+0x110>)
 8000210:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8000214:	6253      	str	r3, [r2, #36]	@ 0x24
	// PA10 RX
	// set mode alternate
	GPIOA->GPIO_MODER &= ~(3U << 20);
 8000216:	4b33      	ldr	r3, [pc, #204]	@ (80002e4 <uart1_rxtx+0x110>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a32      	ldr	r2, [pc, #200]	@ (80002e4 <uart1_rxtx+0x110>)
 800021c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000220:	6013      	str	r3, [r2, #0]
	GPIOA->GPIO_MODER |= (2U << 20);
 8000222:	4b30      	ldr	r3, [pc, #192]	@ (80002e4 <uart1_rxtx+0x110>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a2f      	ldr	r2, [pc, #188]	@ (80002e4 <uart1_rxtx+0x110>)
 8000228:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800022c:	6013      	str	r3, [r2, #0]

	// set alternate pin for PA10
	GPIOA->GPIO_AFR[1] &= ~ (0xF << 8);
 800022e:	4b2d      	ldr	r3, [pc, #180]	@ (80002e4 <uart1_rxtx+0x110>)
 8000230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000232:	4a2c      	ldr	r2, [pc, #176]	@ (80002e4 <uart1_rxtx+0x110>)
 8000234:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000238:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->GPIO_AFR[1] |= (7U << 8);
 800023a:	4b2a      	ldr	r3, [pc, #168]	@ (80002e4 <uart1_rxtx+0x110>)
 800023c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800023e:	4a29      	ldr	r2, [pc, #164]	@ (80002e4 <uart1_rxtx+0x110>)
 8000240:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000244:	6253      	str	r3, [r2, #36]	@ 0x24

	// 1. enable clock usart 1
	RCC->RCC_APB2ENR |= USART1_ENABLE;
 8000246:	4b26      	ldr	r3, [pc, #152]	@ (80002e0 <uart1_rxtx+0x10c>)
 8000248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800024a:	4a25      	ldr	r2, [pc, #148]	@ (80002e0 <uart1_rxtx+0x10c>)
 800024c:	f043 0310 	orr.w	r3, r3, #16
 8000250:	6453      	str	r3, [r2, #68]	@ 0x44
	// over8 = 0
	USART1->USART_CR1 &= ~ (1U << 15); // OVER8 ==0
 8000252:	4b25      	ldr	r3, [pc, #148]	@ (80002e8 <uart1_rxtx+0x114>)
 8000254:	68db      	ldr	r3, [r3, #12]
 8000256:	4a24      	ldr	r2, [pc, #144]	@ (80002e8 <uart1_rxtx+0x114>)
 8000258:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800025c:	60d3      	str	r3, [r2, #12]
	// 2. set baudrate
	/**
	 * baudrate = flck/(8*(2-OVER8)*USARTDIV)
	 */
	USART1->USART_BRR |= (8U << 4) | (11U << 0);
 800025e:	4b22      	ldr	r3, [pc, #136]	@ (80002e8 <uart1_rxtx+0x114>)
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	4a21      	ldr	r2, [pc, #132]	@ (80002e8 <uart1_rxtx+0x114>)
 8000264:	f043 038b 	orr.w	r3, r3, #139	@ 0x8b
 8000268:	6093      	str	r3, [r2, #8]
	// 3. SET MODE TE
	USART1->USART_CR1 |= (1U << 3);
 800026a:	4b1f      	ldr	r3, [pc, #124]	@ (80002e8 <uart1_rxtx+0x114>)
 800026c:	68db      	ldr	r3, [r3, #12]
 800026e:	4a1e      	ldr	r2, [pc, #120]	@ (80002e8 <uart1_rxtx+0x114>)
 8000270:	f043 0308 	orr.w	r3, r3, #8
 8000274:	60d3      	str	r3, [r2, #12]

	// SET MODE RX
	USART1->USART_CR1 |= (1U << 2);
 8000276:	4b1c      	ldr	r3, [pc, #112]	@ (80002e8 <uart1_rxtx+0x114>)
 8000278:	68db      	ldr	r3, [r3, #12]
 800027a:	4a1b      	ldr	r2, [pc, #108]	@ (80002e8 <uart1_rxtx+0x114>)
 800027c:	f043 0304 	orr.w	r3, r3, #4
 8000280:	60d3      	str	r3, [r2, #12]

	// 4. 1 bit start, 8 bit data, 1 stop bit
	USART1->USART_CR1 &= ~ (1U << 12);
 8000282:	4b19      	ldr	r3, [pc, #100]	@ (80002e8 <uart1_rxtx+0x114>)
 8000284:	68db      	ldr	r3, [r3, #12]
 8000286:	4a18      	ldr	r2, [pc, #96]	@ (80002e8 <uart1_rxtx+0x114>)
 8000288:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800028c:	60d3      	str	r3, [r2, #12]
	USART1->USART_CR2 &= ~(3U << 12);
 800028e:	4b16      	ldr	r3, [pc, #88]	@ (80002e8 <uart1_rxtx+0x114>)
 8000290:	691b      	ldr	r3, [r3, #16]
 8000292:	4a15      	ldr	r2, [pc, #84]	@ (80002e8 <uart1_rxtx+0x114>)
 8000294:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000298:	6113      	str	r3, [r2, #16]
	// 6 enable interrupt rx
	USART1->USART_CR1 |= (1U << 5);
 800029a:	4b13      	ldr	r3, [pc, #76]	@ (80002e8 <uart1_rxtx+0x114>)
 800029c:	68db      	ldr	r3, [r3, #12]
 800029e:	4a12      	ldr	r2, [pc, #72]	@ (80002e8 <uart1_rxtx+0x114>)
 80002a0:	f043 0320 	orr.w	r3, r3, #32
 80002a4:	60d3      	str	r3, [r2, #12]
 80002a6:	2325      	movs	r3, #37	@ 0x25
 80002a8:	71fb      	strb	r3, [r7, #7]
__STATIC_FORCEINLINE void __NVIC_EnableIRQ(IRQ_Priority_t type_IRQ)
{
    if(((int32_t)type_IRQ) >=0)
    {
        __COMPILER_BARRIER();
        NVIC->NVIC_ISER[(((uint32_t)type_IRQ) >> 5U)] = (uint32_t) (1U << (uint32_t)(((uint32_t)type_IRQ) & 0x1F));
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	f003 031f 	and.w	r3, r3, #31
 80002b0:	490e      	ldr	r1, [pc, #56]	@ (80002ec <uart1_rxtx+0x118>)
 80002b2:	79fa      	ldrb	r2, [r7, #7]
 80002b4:	0952      	lsrs	r2, r2, #5
 80002b6:	b2d2      	uxtb	r2, r2
 80002b8:	4610      	mov	r0, r2
 80002ba:	2201      	movs	r2, #1
 80002bc:	fa02 f303 	lsl.w	r3, r2, r3
 80002c0:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
        __COMPILER_BARRIER();
    }
}
 80002c4:	bf00      	nop
	__NVIC_EnableIRQ(USART1_position);
	//  5. enable usart
	USART1->USART_CR1 |= (1U<<13);//enable uart
 80002c6:	4b08      	ldr	r3, [pc, #32]	@ (80002e8 <uart1_rxtx+0x114>)
 80002c8:	68db      	ldr	r3, [r3, #12]
 80002ca:	4a07      	ldr	r2, [pc, #28]	@ (80002e8 <uart1_rxtx+0x114>)
 80002cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002d0:	60d3      	str	r3, [r2, #12]
#endif

}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40023800 	.word	0x40023800
 80002e4:	40020000 	.word	0x40020000
 80002e8:	40011000 	.word	0x40011000
 80002ec:	e000e100 	.word	0xe000e100

080002f0 <USART1_IRQHandler>:
volatile uint8_t data;
void USART1_IRQHandler()
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0

	if(USART1->USART_SR & (1U <<5))
 80002f4:	4b07      	ldr	r3, [pc, #28]	@ (8000314 <USART1_IRQHandler+0x24>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f003 0320 	and.w	r3, r3, #32
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d004      	beq.n	800030a <USART1_IRQHandler+0x1a>
	{
		//myData.haveISR=true;
		data = USART1->USART_DR;
 8000300:	4b04      	ldr	r3, [pc, #16]	@ (8000314 <USART1_IRQHandler+0x24>)
 8000302:	685b      	ldr	r3, [r3, #4]
 8000304:	b2da      	uxtb	r2, r3
 8000306:	4b04      	ldr	r3, [pc, #16]	@ (8000318 <USART1_IRQHandler+0x28>)
 8000308:	701a      	strb	r2, [r3, #0]
		// else
		// 	myData.size=0;
		//printf("%c\n",_var.data);
	}

}
 800030a:	bf00      	nop
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	40011000 	.word	0x40011000
 8000318:	20000020 	.word	0x20000020

0800031c <print>:

void print(uint8_t data)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	4603      	mov	r3, r0
 8000324:	71fb      	strb	r3, [r7, #7]
	USART1->USART_DR = (data & 0xFF);
 8000326:	4a08      	ldr	r2, [pc, #32]	@ (8000348 <print+0x2c>)
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	6053      	str	r3, [r2, #4]
	while(!(USART1->USART_SR & (1U << 7)));
 800032c:	bf00      	nop
 800032e:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <print+0x2c>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000336:	2b00      	cmp	r3, #0
 8000338:	d0f9      	beq.n	800032e <print+0x12>
}
 800033a:	bf00      	nop
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	40011000 	.word	0x40011000

0800034c <main>:

int main(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
	data=0;
 8000350:	4b09      	ldr	r3, [pc, #36]	@ (8000378 <main+0x2c>)
 8000352:	2200      	movs	r2, #0
 8000354:	701a      	strb	r2, [r3, #0]
	uart1_rxtx();
 8000356:	f7ff ff3d 	bl	80001d4 <uart1_rxtx>
	print('p');
 800035a:	2070      	movs	r0, #112	@ 0x70
 800035c:	f7ff ffde 	bl	800031c <print>
	while(1)
	{
		if(data != 0)
 8000360:	4b05      	ldr	r3, [pc, #20]	@ (8000378 <main+0x2c>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	b2db      	uxtb	r3, r3
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0fa      	beq.n	8000360 <main+0x14>
		{
			print(data);
 800036a:	4b03      	ldr	r3, [pc, #12]	@ (8000378 <main+0x2c>)
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	b2db      	uxtb	r3, r3
 8000370:	4618      	mov	r0, r3
 8000372:	f7ff ffd3 	bl	800031c <print>
		if(data != 0)
 8000376:	e7f3      	b.n	8000360 <main+0x14>
 8000378:	20000020 	.word	0x20000020

0800037c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000380:	bf00      	nop
 8000382:	e7fd      	b.n	8000380 <NMI_Handler+0x4>

08000384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <HardFault_Handler+0x4>

0800038c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <MemManage_Handler+0x4>

08000394 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <BusFault_Handler+0x4>

0800039c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <UsageFault_Handler+0x4>

080003a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr

080003b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003b2:	b480      	push	{r7}
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b6:	bf00      	nop
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003d2:	f000 f83f 	bl	8000454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
	...

080003dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003e0:	4b06      	ldr	r3, [pc, #24]	@ (80003fc <SystemInit+0x20>)
 80003e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003e6:	4a05      	ldr	r2, [pc, #20]	@ (80003fc <SystemInit+0x20>)
 80003e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	e000ed00 	.word	0xe000ed00

08000400 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000400:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000438 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000404:	f7ff ffea 	bl	80003dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000408:	480c      	ldr	r0, [pc, #48]	@ (800043c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800040a:	490d      	ldr	r1, [pc, #52]	@ (8000440 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800040c:	4a0d      	ldr	r2, [pc, #52]	@ (8000444 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000410:	e002      	b.n	8000418 <LoopCopyDataInit>

08000412 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000412:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000414:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000416:	3304      	adds	r3, #4

08000418 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000418:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800041a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800041c:	d3f9      	bcc.n	8000412 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800041e:	4a0a      	ldr	r2, [pc, #40]	@ (8000448 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000420:	4c0a      	ldr	r4, [pc, #40]	@ (800044c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000422:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000424:	e001      	b.n	800042a <LoopFillZerobss>

08000426 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000426:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000428:	3204      	adds	r2, #4

0800042a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800042a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800042c:	d3fb      	bcc.n	8000426 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800042e:	f000 f825 	bl	800047c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000432:	f7ff ff8b 	bl	800034c <main>
  bx  lr    
 8000436:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000438:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800043c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000440:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000444:	080004e4 	.word	0x080004e4
  ldr r2, =_sbss
 8000448:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800044c:	20000028 	.word	0x20000028

08000450 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000450:	e7fe      	b.n	8000450 <ADC_IRQHandler>
	...

08000454 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000458:	4b06      	ldr	r3, [pc, #24]	@ (8000474 <HAL_IncTick+0x20>)
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	461a      	mov	r2, r3
 800045e:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <HAL_IncTick+0x24>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4413      	add	r3, r2
 8000464:	4a04      	ldr	r2, [pc, #16]	@ (8000478 <HAL_IncTick+0x24>)
 8000466:	6013      	str	r3, [r2, #0]
}
 8000468:	bf00      	nop
 800046a:	46bd      	mov	sp, r7
 800046c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop
 8000474:	20000000 	.word	0x20000000
 8000478:	20000024 	.word	0x20000024

0800047c <__libc_init_array>:
 800047c:	b570      	push	{r4, r5, r6, lr}
 800047e:	4d0d      	ldr	r5, [pc, #52]	@ (80004b4 <__libc_init_array+0x38>)
 8000480:	4c0d      	ldr	r4, [pc, #52]	@ (80004b8 <__libc_init_array+0x3c>)
 8000482:	1b64      	subs	r4, r4, r5
 8000484:	10a4      	asrs	r4, r4, #2
 8000486:	2600      	movs	r6, #0
 8000488:	42a6      	cmp	r6, r4
 800048a:	d109      	bne.n	80004a0 <__libc_init_array+0x24>
 800048c:	4d0b      	ldr	r5, [pc, #44]	@ (80004bc <__libc_init_array+0x40>)
 800048e:	4c0c      	ldr	r4, [pc, #48]	@ (80004c0 <__libc_init_array+0x44>)
 8000490:	f000 f818 	bl	80004c4 <_init>
 8000494:	1b64      	subs	r4, r4, r5
 8000496:	10a4      	asrs	r4, r4, #2
 8000498:	2600      	movs	r6, #0
 800049a:	42a6      	cmp	r6, r4
 800049c:	d105      	bne.n	80004aa <__libc_init_array+0x2e>
 800049e:	bd70      	pop	{r4, r5, r6, pc}
 80004a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a4:	4798      	blx	r3
 80004a6:	3601      	adds	r6, #1
 80004a8:	e7ee      	b.n	8000488 <__libc_init_array+0xc>
 80004aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ae:	4798      	blx	r3
 80004b0:	3601      	adds	r6, #1
 80004b2:	e7f2      	b.n	800049a <__libc_init_array+0x1e>
 80004b4:	080004dc 	.word	0x080004dc
 80004b8:	080004dc 	.word	0x080004dc
 80004bc:	080004dc 	.word	0x080004dc
 80004c0:	080004e0 	.word	0x080004e0

080004c4 <_init>:
 80004c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c6:	bf00      	nop
 80004c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ca:	bc08      	pop	{r3}
 80004cc:	469e      	mov	lr, r3
 80004ce:	4770      	bx	lr

080004d0 <_fini>:
 80004d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004d2:	bf00      	nop
 80004d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d6:	bc08      	pop	{r3}
 80004d8:	469e      	mov	lr, r3
 80004da:	4770      	bx	lr
