--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7755 paths analyzed, 559 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.607ns.
--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_9 (SLICE_X13Y26.B4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_4 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_4 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_4
    SLICE_X20Y30.B1      net (fanout=9)        0.856   counter/clkdiv/out1<4>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X13Y26.B4      net (fanout=18)       1.022   counter/clkdiv/_n0095
    SLICE_X13Y26.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.438ns logic, 5.121ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X20Y30.B2      net (fanout=9)        0.851   counter/clkdiv/out1<5>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X13Y26.B4      net (fanout=18)       1.022   counter/clkdiv/_n0095
    SLICE_X13Y26.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.438ns logic, 5.116ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_3 (FF)
  Destination:          counter/clkdiv/outadj_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.338 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_3 to counter/clkdiv/outadj_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_3
    SLICE_X20Y30.B3      net (fanout=9)        0.755   counter/clkdiv/out1<3>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X13Y26.B4      net (fanout=18)       1.022   counter/clkdiv/_n0095
    SLICE_X13Y26.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_9_rstpot
                                                       counter/clkdiv/outadj_9
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (1.438ns logic, 5.020ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_8 (SLICE_X13Y26.A4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_4 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_4 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_4
    SLICE_X20Y30.B1      net (fanout=9)        0.856   counter/clkdiv/out1<4>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X13Y26.A4      net (fanout=18)       0.968   counter/clkdiv/_n0095
    SLICE_X13Y26.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.438ns logic, 5.067ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X20Y30.B2      net (fanout=9)        0.851   counter/clkdiv/out1<5>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X13Y26.A4      net (fanout=18)       0.968   counter/clkdiv/_n0095
    SLICE_X13Y26.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (1.438ns logic, 5.062ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_3 (FF)
  Destination:          counter/clkdiv/outadj_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.338 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_3 to counter/clkdiv/outadj_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_3
    SLICE_X20Y30.B3      net (fanout=9)        0.755   counter/clkdiv/out1<3>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X13Y26.A4      net (fanout=18)       0.968   counter/clkdiv/_n0095
    SLICE_X13Y26.CLK     Tas                   0.322   counter/clkdiv/outadj<11>
                                                       counter/clkdiv/outadj_8_rstpot
                                                       counter/clkdiv/outadj_8
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.438ns logic, 4.966ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point counter/clkdiv/outadj_12 (SLICE_X10Y27.A4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_4 (FF)
  Destination:          counter/clkdiv/outadj_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.344 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_4 to counter/clkdiv/outadj_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_4
    SLICE_X20Y30.B1      net (fanout=9)        0.856   counter/clkdiv/out1<4>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X10Y27.A4      net (fanout=18)       0.990   counter/clkdiv/_n0095
    SLICE_X10Y27.CLK     Tas                   0.289   counter/clkdiv/outadj<15>
                                                       counter/clkdiv/outadj_12_rstpot
                                                       counter/clkdiv/outadj_12
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (1.405ns logic, 5.089ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_5 (FF)
  Destination:          counter/clkdiv/outadj_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.344 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_5 to counter/clkdiv/outadj_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.447   counter/clkdiv/out1<7>
                                                       counter/clkdiv/out1_5
    SLICE_X20Y30.B2      net (fanout=9)        0.851   counter/clkdiv/out1<5>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X10Y27.A4      net (fanout=18)       0.990   counter/clkdiv/_n0095
    SLICE_X10Y27.CLK     Tas                   0.289   counter/clkdiv/outadj<15>
                                                       counter/clkdiv/outadj_12_rstpot
                                                       counter/clkdiv/outadj_12
    -------------------------------------------------  ---------------------------
    Total                                      6.489ns (1.405ns logic, 5.084ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_3 (FF)
  Destination:          counter/clkdiv/outadj_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.344 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_3 to counter/clkdiv/outadj_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.DQ      Tcko                  0.447   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_3
    SLICE_X20Y30.B3      net (fanout=9)        0.755   counter/clkdiv/out1<3>
    SLICE_X20Y30.B       Tilo                  0.205   counter/clkdiv/GND_4_o_GND_4_o_equal_2_o
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_2_o<26>4
    SLICE_X17Y48.B5      net (fanout=15)       1.807   counter/clkdiv/GND_4_o_GND_4_o_equal_10_o<17>2
    SLICE_X17Y48.B       Tilo                  0.259   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>3
                                                       counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5_1
    SLICE_X16Y30.C4      net (fanout=1)        1.436   counter/clkdiv/GND_4_o_GND_4_o_equal_6_o<25>5
    SLICE_X16Y30.C       Tilo                  0.205   counter/clkdiv/outadj<25>
                                                       counter/clkdiv/_n00956
    SLICE_X10Y27.A4      net (fanout=18)       0.990   counter/clkdiv/_n0095
    SLICE_X10Y27.CLK     Tas                   0.289   counter/clkdiv/outadj<15>
                                                       counter/clkdiv/outadj_12_rstpot
                                                       counter/clkdiv/outadj_12
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (1.405ns logic, 4.988ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point db1/mydest (SLICE_X9Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db1/mydest (FF)
  Destination:          db1/mydest (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db1/mydest to db1/mydest
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.198   db1/mydest
                                                       db1/mydest
    SLICE_X9Y35.A6       net (fanout=5)        0.026   db1/mydest
    SLICE_X9Y35.CLK      Tah         (-Th)    -0.215   db1/mydest
                                                       db1/mydest_rstpot
                                                       db1/mydest
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_l_0 (SLICE_X16Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_l_0 (FF)
  Destination:          counter/sec_l_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_l_0 to counter/sec_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.AQ       Tcko                  0.200   counter/sec_l<3>
                                                       counter/sec_l_0
    SLICE_X16Y6.A6       net (fanout=11)       0.049   counter/sec_l<0>
    SLICE_X16Y6.CLK      Tah         (-Th)    -0.190   counter/sec_l<3>
                                                       counter/sec_l_0_rstpot
                                                       counter/sec_l_0
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.390ns logic, 0.049ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Paths for end point counter/display/enabled (SLICE_X13Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/display/enabled (FF)
  Destination:          counter/display/enabled (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/display/enabled to counter/display/enabled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.198   counter/display/enabled
                                                       counter/display/enabled
    SLICE_X13Y29.A6      net (fanout=2)        0.027   counter/display/enabled
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   counter/display/enabled
                                                       counter/display/enabled_rstpot1
                                                       counter/display/enabled
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db1/count<3>/CLK
  Logical resource: db1/count_0/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db1/count<3>/CLK
  Logical resource: db1/count_1/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.607|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7755 paths, 0 nets, and 906 connections

Design statistics:
   Minimum period:   6.607ns{1}   (Maximum frequency: 151.355MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 16 10:09:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



