Execution of the Task 4

Use the following instructions to get the gtkwave window

ls - to check the contents of the folder

iverilog mamtha.v mamtha_tb.v - to simulate the verilog code and to check the errors

./a.out - to get the output and make vcd file to be ready open
![image](https://github.com/Mamthag17/task4.md/assets/161347200/1153c07d-de4f-43dd-8b40-d2d98a135cf0)
![image](https://github.com/Mamthag17/task4.md/assets/161347200/ea2f93e0-ad4d-4c78-bc33-7fbb1a62c843)
after running the command gtkwave mamtha.vcd
![image](https://github.com/Mamthag17/task4.md/assets/161347200/e34e5849-c48d-4bc1-9130-b530ef8a52eb)
Lets move on to the execution Stage with Waveforms obtained for running the gtkwave mamtha.vcd

When instantiated module is selected we get all the registers and wires as shown in the below figure
![image](https://github.com/Mamthag17/task4.md/assets/161347200/74037833-5548-41cf-a689-41ac3faefaf7)
Upon adding few signals the waves can be see as shown in the below figure
![image](https://github.com/Mamthag17/task4.md/assets/161347200/26912a1c-8df8-40ad-b2f0-8d4085912a8b)
Output showing the ADD Operation
![image](https://github.com/Mamthag17/task4.md/assets/161347200/20d267ae-b92b-4013-92d8-d5560199f893)
Output showing the SUB Operation
![image](https://github.com/Mamthag17/task4.md/assets/161347200/60131fb7-adb9-49e6-b994-efd69a16c032)
showing the AND Operation**
![image](https://github.com/Mamthag17/task4.md/assets/161347200/92ac19d0-2d06-4b74-b757-e770a71199e0)
Output showing the OR Operation
![image](https://github.com/Mamthag17/task4.md/assets/161347200/ee050850-4b27-4388-be50-97fc61fa9680)

![image](https://github.com/Mamthag17/task4.md/assets/161347200/cf21f8cc-60b7-4dd2-ae23-f63362b51d0e)
