<profile>

<section name = "Vivado HLS Report for 'NCO2'" level="0">
<item name = "Date">Mon Jun 12 14:50:39 2017
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">NCO_key2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.21, 0.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">44, 44, 45, 45, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 685</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 11, 3975, 5026</column>
<column name="Memory">12, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 78</column>
<column name="Register">-, -, 301, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">10, 13, 12, 32</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="NCO2_AXILiteS_s_axi_U">NCO2_AXILiteS_s_axi, 0, 0, 104, 152</column>
<column name="NCO2_ddiv_64ns_64cud_U1">NCO2_ddiv_64ns_64cud, 0, 0, 3211, 3658</column>
<column name="NCO2_dmul_64ns_64bkb_U0">NCO2_dmul_64ns_64bkb, 0, 11, 317, 578</column>
<column name="NCO2_sitodp_32ns_dEe_U2">NCO2_sitodp_32ns_dEe, 0, 0, 343, 638</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sine_V_U">NCO2_sine_V, 12, 0, 0, 8192, 23, 1, 188416</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sh_assign_fu_177_p2">+, 0, 0, 12, 11, 12</column>
<column name="tmp_2_fu_269_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_2_i_i_fu_191_p2">-, 0, 0, 11, 10, 11</column>
<column name="tmp_5_i_i_fu_221_p2">lshr, 0, 0, 157, 53, 53</column>
<column name="result_V_fu_255_p3">select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_1_fu_201_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_7_i_i_fu_227_p2">shl, 0, 0, 429, 136, 136</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">78, 46, 1, 46</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulator_V">32, 0, 32, 0</column>
<column name="ap_CS_fsm">45, 0, 45, 0</column>
<column name="freqControl_assign_fu_68">32, 0, 32, 0</column>
<column name="tmp_1_reg_301">64, 0, 64, 0</column>
<column name="tmp_s_reg_296">64, 0, 64, 0</column>
<column name="val_assign_reg_311">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, NCO2, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, NCO2, return value</column>
</table>
</item>
</section>
</profile>
