\section{Global Trigger System overview}\label{sec:fw:gt_system}

The Global Trigger System is based on uTCA technology and 10Gbps optical links. A set of 6 MP7 boards (see~\cite{MP7}) with FPGAs of the powerful Xilinx Virtex-7 family is available. The Global Trigger firmware is implemented on these FPGAs. Every FPGA contains a part of the VHDL representation of a L1 Menu, the partitioning is done by VHDL Producer tool. The trigger decision of every MP7 board is collected on an AMC502 board to generate the "final OR" signal which triggers the readout of the detector.

\section{Firmware overview}\label{sec:fw:fw}
The figure \ref{fig:mgt} shows the architecture of \ugt payload. It consists of framework and the algorithm logic which consists of the following modules:
\begin{enumerate}
\item Global Trigger Logic Data Mapping
\item \ugtl
\item \ufdl
\end{enumerate}

The output mux (part of framework) collects data for read-out record which are send via MP7 read-out to AMC13.

The IPBus system allows the control of hardware via a ‘virtual bus’, using a standard IP-over-gigabit-Ethernet network connection.
\begin{figure}[h!]
   \centering
    \includegraphics[width=1.0\textwidth]{figures/mGT_payload}
    \caption{\ugt payload}\label{fig:mgt}
 \end{figure}

\subsection{Firmware version}\label{sec:fw:fw_version}

This firmware description is valid for version v1.19.2 of Global Trigger firmware, containing the following module versions:
\begin{itemize}
\item Framework: v1.2.4
\item Global Trigger Logic: v1.17.1
\item Final Decision Logic: v1.3.6
\end{itemize}

\subsection{Directory structure of Global Trigger firmware} \label{sec:fw:dir_struct_gt_fw}

In Global Trigger repository all files for building firmware are in directory \texttt{firmware} with subdirectories for synthesis configuration files (\texttt{cfg} and \texttt{ucf}), for VHDL source files (\texttt{hdl}), for memory files build from IPs (\texttt{ngc}) and simulation files (\texttt{sim}).\\
All defintions for VHDL code are in \texttt{hdl/packages}, VHDL source files representing Global Trigger firmware are in \texttt{hdl/payload} with subdirectories (for \texttt{gtl}, \texttt{fdl}, \texttt{frame} and \texttt{ipbus}).

\subsubsection{Implementation in firmware}
\label{sec:fw:implementation_firmware}

Top-of-hierarchy of VHDL code is \texttt{mp7\_payload.vhd} (in \texttt{hdl/payload}).

Listing~\ref{lst:mp7_payload_vhd} contains the entity-declaration of the top-of-hierarchy file (\texttt{mp7\_payload.vhd}).

\lstinputlisting[label=lst:mp7_payload_vhd,language=VHDL,caption=Entity declaration of \texttt{mp7\_payload.vhd}]{interfaces/mp7_payload.vhd}

All the declarations for arrays ('type'), parameters ('constant') and look-up-tables ('constant') used in modules are available in \texttt{gtl\_pkg.vhd} package-file.

\medskip
\begin{table}
\footnotesize
\caption{Explanation of Listing~\ref{lst:fdl_module_vhd}}
\vspace{5mm}
\centering
\begin{tabular}{l p{.7\columnwidth}}
\toprule
{Item} & {Explanation}\\
\midrule
\verb|clk| & IPBus clock input.\\
\verb|rst| & IPBus reset input.\\
\verb|ipb_in| & IPBus data input.\\
\verb|ipb_out| & IPBus data output.\\
\verb|clk_payload| & clock inputs [clk\_payload(0)=lhc\_clock].\\
\verb|rst_payload| & reset inputs.\\
\verb|clk_p| & clock 240MHz.\\
\verb|rst_loc| & not used.\\
\verb|clken_loc| & not used.\\
\verb|ctrs| & TTC signals input.\\
\verb|l1a| & L1A signal input.\\
\verb|bc0| & bunch counter reset output.\\
\verb|d| & data input (from optical links).\\
\verb|q| & data output (to optical links).\\
\verb|gpio| & signal outputs to mezzanine board.\\
\verb|gpio_en| & enable (signal) outputs to mezzanine board.\\
\bottomrule
\end{tabular}
\label{tab:gtl:explanation_fdl_module_vhd}
\end{table}

\clearpage

\subsubsection{Package: lhc\_data\_pkg} \label{sec:fw:section_lhc_data_pkg}

The VHDL record \texttt{lhc\_data\_t} (shown in Listing \ref{lst_lhc_data_t}) is used as a container for all object streams processed by the system. It is declared in the VHDL package \texttt{lhc\_data\_pkg}.
For debugging and simulation purposes a second package (\texttt{lhc\_data\_debug\_util\_pkg}) is created which contains functions to convert the \texttt{lhc\_data\_t} to a hexadecimal string representation and vice versa. The testbench of the design uses this functions to load the contents of the SIM memory from a file.

\lstinputlisting[label=lst_lhc_data_t,language=VHDL,caption=lhc\_data\_t record specification]{interfaces/lhc_data_t.vhd}

\clearpage
