

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Oct 12 22:15:39 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution5
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      476|      476| 3.808 us | 3.808 us |  343|  343| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |dct_2d_U0      |dct_2d      |      342|      342| 2.736 us | 2.736 us |  342|  342|   none  |
        |write_data_U0  |write_data  |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        |read_data_U0   |read_data   |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       38|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      8|      745|     1528|    0|
|Memory               |        1|      -|      256|       16|    0|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        -|      -|        8|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      8|     1009|     1654|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------+------------+---------+-------+-----+------+-----+
    |dct_2d_U0      |dct_2d      |        2|      8|  684|  1171|    0|
    |read_data_U0   |read_data   |        0|      0|   29|   171|    0|
    |write_data_U0  |write_data  |        0|      0|   32|   186|    0|
    +---------------+------------+---------+-------+-----+------+-----+
    |Total          |            |        2|      8|  745|  1528|    0|
    +---------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_1_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_2_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_3_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_4_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_5_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_6_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_in_7_U  |dct_buf_2d_in_0  |        0|  32|   2|    0|     8|   16|     2|          256|
    |buf_2d_out_U   |dct_buf_2d_out   |        1|   0|   0|    0|    64|   16|     2|         2048|
    +---------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                 |        1| 256|  16|    0|   128|  144|    18|         4096|
    +---------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_buf_2d_in_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |dct_2d_U0_ap_start                 |    and   |      0|  0|   2|           1|           1|
    |read_data_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  38|          19|          19|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

