
# 👋 Hi, I'm Uchchhash Sarkar

**Design Verification Engineer** | **SoC & Memory Systems Enthusiast** | **PhD Aspirant**

📍 Based in Dhaka, Bangladesh  
📧 uchchhash.sarkar@gmail.com  
🔗 [LinkedIn](https://linkedin.com/in/uchchhash) | [GitHub](https://github.com/uchchhash)

---

## 💡 About Me

I'm a passionate engineer with over **3.5 years of experience** in RTL design verification, currently working as a contingent engineer for **Synopsys Inc.** through **Ulkasemi**. My work spans advanced **memory interface protocols**, **mixed-signal modeling**, and **SystemVerilog/UVM-based verification**.

---

## 🔬 Research Interests

- System-on-Chip (SoC), Computer Architecture
- Memory Systems
- Hardware Accelerators and AI Engines
- Digital Design, Verification
- Hardware Security

---

## 🧠 Technical Skills

- **Languages:** Verilog, SystemVerilog, Verilog-AMS, UVM, C++, Python, Bash
- **EDA Tools:** Cadence (Xcelium, Virtuoso, IMC), Synopsys (VCS, Verdi), Vivado, Vitis-HLS
- **Verification:** ABV, Coverage-Driven Verification, RNM, Co-Simulation
- **Protocols:** AMBA (APB, AHB, AXI), DDR, HBM, I2C, SPI, UART
- **Modeling:** Behavioral, Real-Number (RNM), Mixed-Signal
- **ML/DS:** Scikit-learn, YOLO, Pandas, Matplotlib, Seaborn
- **Version Control:** Git, Perforce | **Collab Tools:** JIRA, Confluence

---

## 🚀 Projects

### 🧩 Functional Verification Projects
- ✅ HBM4 PHY Layer (Synopsys)
- ✅ LPDDR54x Functional Coverage Checker (Synopsys)
- ✅ OTP + Clock/Reset Verification (Texas Instruments)
- ✅ Standard Protocol IPs: APB, AHB, AXI, SPI, I2C, UART ([GitHub Repo](https://github.com/uchchhash/bus-protocol))
- ✅ Foundational RTL Modules (Binary Counter, Shift Register, Traffic Light) ([GitHub Repo](https://github.com/uchchhash/rtl-verification-digital-modules))

### 🔧 Mixed-Signal / AMS Projects
- 🔄 RNM & AMS Verification (SigmaSense, ETA Wireless)
- 🧠 SoC Co-Simulation with DMS Models (DVCon Paper, Designer’s Guide)

### 📊 AI & ML Projects
- 🤖 COVID Social Distancing Monitor using YOLO
- 📈 Predictive Modeling with Regression & Classification (Quantum.AI)

---

## 📄 Certifications

- **High-Level Synthesis for FPGA** – Udemy (Vitis-HLS)
- **Neural Networks & Deep Learning** – DeepLearning.AI
- **Data Science with Python** – Quantum.ai

---

## 🎓 Academic Background

**B.Sc. in Electrical and Electronic Engineering**  
Ahsanullah University of Science and Technology (AUST), 2021  
CGPA: 3.584 / 4.00 (Last 4 Semesters: 3.854)

---

## 🧑‍🏫 Mentoring & Training

- **Instructor** – VLSI Training Academy, United International University
- **Technical Recruiter & Trainer** – Ulkasemi Pvt Ltd

---

## 📈 Goals

Actively seeking **PhD opportunities** in:
- Computer Architecture
- VLSI Design
- Hardware Security
- Memory Systems and AI Accelerators

---
