<<<<<<< HEAD
set_property SRC_FILE_INFO {cfile:/home/controls/Pallavi/TAIGA-Pallavi/Rotary-Inverted-Pendulum/Rotary-Inverted-Pendulum.srcs/sources_1/bd/TAIGA/ip/TAIGA_processing_system7_0_0/TAIGA_processing_system7_0_0.xdc rfile:../../../../Rotary-Inverted-Pendulum/Rotary-Inverted-Pendulum.srcs/sources_1/bd/TAIGA/ip/TAIGA_processing_system7_0_0/TAIGA_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:TAIGA_i/production_controller/inst} [current_design]
=======
set_property SRC_FILE_INFO {cfile:/home/controls/TAIGA-Pallavi/Rotary-Inverted-Pendulum/Rotary-Inverted-Pendulum.srcs/sources_1/bd/TAIGA/ip/TAIGA_processing_system7_0_0/TAIGA_processing_system7_0_0.xdc rfile:../../../../Rotary-Inverted-Pendulum/Rotary-Inverted-Pendulum.srcs/sources_1/bd/TAIGA/ip/TAIGA_processing_system7_0_0/TAIGA_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:TAIGA_i/production_controller/inst} [current_design]
>>>>>>> ef4790edb2c8867b0c01eb2a9ca857e6c4aa2b45
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.15
