$date
	Sat Nov 20 20:46:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_FSM $end
$var wire 3 ! umbral_bajo [2:0] $end
$var wire 3 " umbral_alto [2:0] $end
$var wire 1 # reset $end
$var wire 3 $ interno_bajo [2:0] $end
$var wire 3 % interno_alto [2:0] $end
$var wire 1 & init $end
$var wire 1 ' idle $end
$var wire 1 ( clk $end
$var wire 10 ) FIFO_empty [9:0] $end
$scope module conductual $end
$var wire 3 * umbral_bajo [2:0] $end
$var wire 3 + umbral_alto [2:0] $end
$var wire 1 # reset $end
$var wire 1 & init $end
$var wire 1 ( clk $end
$var wire 10 , FIFO_empty [9:0] $end
$var reg 3 - estado [2:0] $end
$var reg 1 ' idle $end
$var reg 3 . interno_alto [2:0] $end
$var reg 3 / interno_bajo [2:0] $end
$var reg 3 0 proximo_estado [2:0] $end
$upscope $end
$scope module probador $end
$var wire 1 ' idle $end
$var wire 3 1 interno_alto [2:0] $end
$var wire 3 2 interno_bajo [2:0] $end
$var reg 10 3 FIFO_empty [9:0] $end
$var reg 1 ( clk $end
$var reg 1 & init $end
$var reg 1 # reset $end
$var reg 3 4 umbral_alto [2:0] $end
$var reg 3 5 umbral_bajo [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 5
b101 4
b1111111111 3
b10 2
b110 1
b1 0
b10 /
b110 .
b0 -
b1111111111 ,
b101 +
b1 *
b1111111111 )
0(
0'
0&
b110 %
b10 $
0#
b101 "
b1 !
$end
#10
1(
#20
0(
#30
b110 "
b110 +
b110 4
b11 !
b11 *
b11 5
1#
1(
#40
0(
#50
b10 0
b11 $
b11 /
b11 2
b1 -
1(
#60
0(
#70
1'
b10 -
1(
#80
0(
#90
1(
#100
0(
#110
b11 0
0'
b1 )
b1 ,
b1 3
1(
#120
0(
#130
b11 -
b111 "
b111 +
b111 4
b10 !
b10 *
b10 5
1(
#140
0(
#150
1(
#160
0(
#170
1(
#180
0(
#190
b1 0
1&
1(
#200
0(
#210
b10 0
b10 $
b10 /
b10 2
b111 %
b111 .
b111 1
b1 -
0&
1(
#220
0(
#230
b11 0
b10 -
1(
#240
0(
#250
b11 -
1(
#260
0(
#270
1(
#280
0(
