# SystemVerilog-Learning

My SystemVerilog code.

TODO: testbench.