
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401800 <.init>:
  401800:	stp	x29, x30, [sp, #-16]!
  401804:	mov	x29, sp
  401808:	bl	401f98 <feof@plt+0x2f8>
  40180c:	ldp	x29, x30, [sp], #16
  401810:	ret

Disassembly of section .plt:

0000000000401820 <_Znam@plt-0x20>:
  401820:	stp	x16, x30, [sp, #-16]!
  401824:	adrp	x16, 421000 <_ZdlPvm@@Base+0x15658>
  401828:	ldr	x17, [x16, #4088]
  40182c:	add	x16, x16, #0xff8
  401830:	br	x17
  401834:	nop
  401838:	nop
  40183c:	nop

0000000000401840 <_Znam@plt>:
  401840:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16]
  401848:	add	x16, x16, #0x0
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #8]
  401858:	add	x16, x16, #0x8
  40185c:	br	x17

0000000000401860 <memcpy@plt>:
  401860:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #16]
  401868:	add	x16, x16, #0x10
  40186c:	br	x17

0000000000401870 <fread@plt>:
  401870:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #24]
  401878:	add	x16, x16, #0x18
  40187c:	br	x17

0000000000401880 <execvp@plt>:
  401880:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #32]
  401888:	add	x16, x16, #0x20
  40188c:	br	x17

0000000000401890 <ungetc@plt>:
  401890:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #40]
  401898:	add	x16, x16, #0x28
  40189c:	br	x17

00000000004018a0 <pipe@plt>:
  4018a0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #48]
  4018a8:	add	x16, x16, #0x30
  4018ac:	br	x17

00000000004018b0 <dup2@plt>:
  4018b0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #56]
  4018b8:	add	x16, x16, #0x38
  4018bc:	br	x17

00000000004018c0 <_ZSt9terminatev@plt>:
  4018c0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #64]
  4018c8:	add	x16, x16, #0x40
  4018cc:	br	x17

00000000004018d0 <strlen@plt>:
  4018d0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #72]
  4018d8:	add	x16, x16, #0x48
  4018dc:	br	x17

00000000004018e0 <fprintf@plt>:
  4018e0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #80]
  4018e8:	add	x16, x16, #0x50
  4018ec:	br	x17

00000000004018f0 <__cxa_begin_catch@plt>:
  4018f0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #88]
  4018f8:	add	x16, x16, #0x58
  4018fc:	br	x17

0000000000401900 <putc@plt>:
  401900:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #96]
  401908:	add	x16, x16, #0x60
  40190c:	br	x17

0000000000401910 <open@plt>:
  401910:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #104]
  401918:	add	x16, x16, #0x68
  40191c:	br	x17

0000000000401920 <fclose@plt>:
  401920:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #112]
  401928:	add	x16, x16, #0x70
  40192c:	br	x17

0000000000401930 <isspace@plt>:
  401930:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #120]
  401938:	add	x16, x16, #0x78
  40193c:	br	x17

0000000000401940 <memcmp@plt>:
  401940:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #128]
  401948:	add	x16, x16, #0x80
  40194c:	br	x17

0000000000401950 <strtol@plt>:
  401950:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #136]
  401958:	add	x16, x16, #0x88
  40195c:	br	x17

0000000000401960 <free@plt>:
  401960:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #144]
  401968:	add	x16, x16, #0x90
  40196c:	br	x17

0000000000401970 <memset@plt>:
  401970:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #152]
  401978:	add	x16, x16, #0x98
  40197c:	br	x17

0000000000401980 <strchr@plt>:
  401980:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #160]
  401988:	add	x16, x16, #0xa0
  40198c:	br	x17

0000000000401990 <realloc@plt>:
  401990:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #168]
  401998:	add	x16, x16, #0xa8
  40199c:	br	x17

00000000004019a0 <wait@plt>:
  4019a0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #176]
  4019a8:	add	x16, x16, #0xb0
  4019ac:	br	x17

00000000004019b0 <_exit@plt>:
  4019b0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #184]
  4019b8:	add	x16, x16, #0xb8
  4019bc:	br	x17

00000000004019c0 <read@plt>:
  4019c0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #192]
  4019c8:	add	x16, x16, #0xc0
  4019cc:	br	x17

00000000004019d0 <strerror@plt>:
  4019d0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #200]
  4019d8:	add	x16, x16, #0xc8
  4019dc:	br	x17

00000000004019e0 <strcpy@plt>:
  4019e0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #208]
  4019e8:	add	x16, x16, #0xd0
  4019ec:	br	x17

00000000004019f0 <strtok@plt>:
  4019f0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #216]
  4019f8:	add	x16, x16, #0xd8
  4019fc:	br	x17

0000000000401a00 <sprintf@plt>:
  401a00:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #224]
  401a08:	add	x16, x16, #0xe0
  401a0c:	br	x17

0000000000401a10 <creat@plt>:
  401a10:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #232]
  401a18:	add	x16, x16, #0xe8
  401a1c:	br	x17

0000000000401a20 <unlink@plt>:
  401a20:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #240]
  401a28:	add	x16, x16, #0xf0
  401a2c:	br	x17

0000000000401a30 <putchar@plt>:
  401a30:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #248]
  401a38:	add	x16, x16, #0xf8
  401a3c:	br	x17

0000000000401a40 <__libc_start_main@plt>:
  401a40:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #256]
  401a48:	add	x16, x16, #0x100
  401a4c:	br	x17

0000000000401a50 <memchr@plt>:
  401a50:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #264]
  401a58:	add	x16, x16, #0x108
  401a5c:	br	x17

0000000000401a60 <mkstemp@plt>:
  401a60:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #272]
  401a68:	add	x16, x16, #0x110
  401a6c:	br	x17

0000000000401a70 <getpid@plt>:
  401a70:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #280]
  401a78:	add	x16, x16, #0x118
  401a7c:	br	x17

0000000000401a80 <getc@plt>:
  401a80:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #288]
  401a88:	add	x16, x16, #0x120
  401a8c:	br	x17

0000000000401a90 <strncmp@plt>:
  401a90:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #296]
  401a98:	add	x16, x16, #0x128
  401a9c:	br	x17

0000000000401aa0 <fputc@plt>:
  401aa0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #304]
  401aa8:	add	x16, x16, #0x130
  401aac:	br	x17

0000000000401ab0 <fgets_unlocked@plt>:
  401ab0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #312]
  401ab8:	add	x16, x16, #0x138
  401abc:	br	x17

0000000000401ac0 <__ctype_b_loc@plt>:
  401ac0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #320]
  401ac8:	add	x16, x16, #0x140
  401acc:	br	x17

0000000000401ad0 <__isoc99_sscanf@plt>:
  401ad0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #328]
  401ad8:	add	x16, x16, #0x148
  401adc:	br	x17

0000000000401ae0 <__cxa_atexit@plt>:
  401ae0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #336]
  401ae8:	add	x16, x16, #0x150
  401aec:	br	x17

0000000000401af0 <fflush@plt>:
  401af0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #344]
  401af8:	add	x16, x16, #0x158
  401afc:	br	x17

0000000000401b00 <pathconf@plt>:
  401b00:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #352]
  401b08:	add	x16, x16, #0x160
  401b0c:	br	x17

0000000000401b10 <_ZdaPv@plt>:
  401b10:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #360]
  401b18:	add	x16, x16, #0x168
  401b1c:	br	x17

0000000000401b20 <__errno_location@plt>:
  401b20:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #368]
  401b28:	add	x16, x16, #0x170
  401b2c:	br	x17

0000000000401b30 <dup@plt>:
  401b30:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #376]
  401b38:	add	x16, x16, #0x178
  401b3c:	br	x17

0000000000401b40 <mkdir@plt>:
  401b40:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #384]
  401b48:	add	x16, x16, #0x180
  401b4c:	br	x17

0000000000401b50 <vsnprintf@plt>:
  401b50:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #392]
  401b58:	add	x16, x16, #0x188
  401b5c:	br	x17

0000000000401b60 <fork@plt>:
  401b60:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #400]
  401b68:	add	x16, x16, #0x190
  401b6c:	br	x17

0000000000401b70 <system@plt>:
  401b70:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #408]
  401b78:	add	x16, x16, #0x198
  401b7c:	br	x17

0000000000401b80 <wcwidth@plt>:
  401b80:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #416]
  401b88:	add	x16, x16, #0x1a0
  401b8c:	br	x17

0000000000401b90 <fopen@plt>:
  401b90:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #424]
  401b98:	add	x16, x16, #0x1a8
  401b9c:	br	x17

0000000000401ba0 <close@plt>:
  401ba0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #432]
  401ba8:	add	x16, x16, #0x1b0
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #440]
  401bb8:	add	x16, x16, #0x1b8
  401bbc:	br	x17

0000000000401bc0 <write@plt>:
  401bc0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #448]
  401bc8:	add	x16, x16, #0x1c0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #456]
  401bd8:	add	x16, x16, #0x1c8
  401bdc:	br	x17

0000000000401be0 <abort@plt>:
  401be0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #464]
  401be8:	add	x16, x16, #0x1d0
  401bec:	br	x17

0000000000401bf0 <getenv@plt>:
  401bf0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #472]
  401bf8:	add	x16, x16, #0x1d8
  401bfc:	br	x17

0000000000401c00 <strcasecmp@plt>:
  401c00:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #480]
  401c08:	add	x16, x16, #0x1e0
  401c0c:	br	x17

0000000000401c10 <__gxx_personality_v0@plt>:
  401c10:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #488]
  401c18:	add	x16, x16, #0x1e8
  401c1c:	br	x17

0000000000401c20 <tan@plt>:
  401c20:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #496]
  401c28:	add	x16, x16, #0x1f0
  401c2c:	br	x17

0000000000401c30 <exit@plt>:
  401c30:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #504]
  401c38:	add	x16, x16, #0x1f8
  401c3c:	br	x17

0000000000401c40 <fwrite@plt>:
  401c40:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #512]
  401c48:	add	x16, x16, #0x200
  401c4c:	br	x17

0000000000401c50 <_Unwind_Resume@plt>:
  401c50:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #520]
  401c58:	add	x16, x16, #0x208
  401c5c:	br	x17

0000000000401c60 <fdopen@plt>:
  401c60:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #528]
  401c68:	add	x16, x16, #0x210
  401c6c:	br	x17

0000000000401c70 <__gmon_start__@plt>:
  401c70:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #536]
  401c78:	add	x16, x16, #0x218
  401c7c:	br	x17

0000000000401c80 <strcat@plt>:
  401c80:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #544]
  401c88:	add	x16, x16, #0x220
  401c8c:	br	x17

0000000000401c90 <printf@plt>:
  401c90:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #552]
  401c98:	add	x16, x16, #0x228
  401c9c:	br	x17

0000000000401ca0 <feof@plt>:
  401ca0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #560]
  401ca8:	add	x16, x16, #0x230
  401cac:	br	x17

Disassembly of section .text:

0000000000401cb0 <_Znwm@@Base-0x9c48>:
  401cb0:	stp	x29, x30, [sp, #-32]!
  401cb4:	stp	x20, x19, [sp, #16]
  401cb8:	mov	x29, sp
  401cbc:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cc0:	add	x0, x0, #0xeb8
  401cc4:	bl	40b9b4 <_ZdlPvm@@Base+0xc>
  401cc8:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ccc:	add	x19, x19, #0xec0
  401cd0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  401cd4:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  401cd8:	add	x1, x1, #0xd00
  401cdc:	add	x2, x2, #0xd10
  401ce0:	mov	x0, x19
  401ce4:	mov	w3, wzr
  401ce8:	mov	w4, wzr
  401cec:	bl	40be48 <_ZdlPvm@@Base+0x4a0>
  401cf0:	adrp	x20, 422000 <_Znam@GLIBCXX_3.4>
  401cf4:	adrp	x0, 40b000 <feof@plt+0x9360>
  401cf8:	add	x20, x20, #0x240
  401cfc:	add	x0, x0, #0xff4
  401d00:	mov	x1, x19
  401d04:	mov	x2, x20
  401d08:	bl	401ae0 <__cxa_atexit@plt>
  401d0c:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d10:	adrp	x0, 403000 <feof@plt+0x1360>
  401d14:	add	x1, x1, #0xf18
  401d18:	add	x0, x0, #0xfc
  401d1c:	mov	x2, x20
  401d20:	stp	xzr, xzr, [x1]
  401d24:	str	wzr, [x1, #16]
  401d28:	bl	401ae0 <__cxa_atexit@plt>
  401d2c:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d30:	add	x1, x1, #0xf50
  401d34:	stp	xzr, xzr, [x1]
  401d38:	mov	x2, x20
  401d3c:	ldp	x20, x19, [sp, #16]
  401d40:	adrp	x0, 402000 <feof@plt+0x360>
  401d44:	add	x0, x0, #0x430
  401d48:	ldp	x29, x30, [sp], #32
  401d4c:	b	401ae0 <__cxa_atexit@plt>
  401d50:	stp	x29, x30, [sp, #-16]!
  401d54:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  401d58:	add	x0, x0, #0x4c1
  401d5c:	mov	x29, sp
  401d60:	bl	401bf0 <getenv@plt>
  401d64:	cbz	x0, 401d70 <feof@plt+0xd0>
  401d68:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  401d6c:	str	x0, [x8, #608]
  401d70:	ldp	x29, x30, [sp], #16
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-16]!
  401d7c:	mov	x29, sp
  401d80:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d84:	add	x0, x0, #0xf98
  401d88:	bl	40d934 <_ZdlPvm@@Base+0x1f8c>
  401d8c:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d90:	add	x0, x0, #0xf99
  401d94:	ldp	x29, x30, [sp], #16
  401d98:	b	40b9b4 <_ZdlPvm@@Base+0xc>
  401d9c:	stp	x29, x30, [sp, #-32]!
  401da0:	str	x19, [sp, #16]
  401da4:	mov	x29, sp
  401da8:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401dac:	add	x19, x19, #0xfa0
  401db0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  401db4:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  401db8:	add	x1, x1, #0xd00
  401dbc:	add	x2, x2, #0xd10
  401dc0:	mov	x0, x19
  401dc4:	mov	w3, wzr
  401dc8:	mov	w4, wzr
  401dcc:	bl	40be48 <_ZdlPvm@@Base+0x4a0>
  401dd0:	mov	x1, x19
  401dd4:	ldr	x19, [sp, #16]
  401dd8:	adrp	x0, 40b000 <feof@plt+0x9360>
  401ddc:	adrp	x2, 422000 <_Znam@GLIBCXX_3.4>
  401de0:	add	x0, x0, #0xff4
  401de4:	add	x2, x2, #0x240
  401de8:	ldp	x29, x30, [sp], #32
  401dec:	b	401ae0 <__cxa_atexit@plt>
  401df0:	stp	x29, x30, [sp, #-48]!
  401df4:	str	x21, [sp, #16]
  401df8:	stp	x20, x19, [sp, #32]
  401dfc:	mov	x29, sp
  401e00:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  401e04:	add	x19, x19, #0x50
  401e08:	mov	w8, #0x11                  	// #17
  401e0c:	mov	w0, #0x110                 	// #272
  401e10:	str	w8, [x19, #8]
  401e14:	bl	401840 <_Znam@plt>
  401e18:	movi	v0.2d, #0x0
  401e1c:	str	x0, [x19]
  401e20:	stp	q0, q0, [x0]
  401e24:	stp	q0, q0, [x0, #32]
  401e28:	stp	q0, q0, [x0, #64]
  401e2c:	stp	q0, q0, [x0, #96]
  401e30:	stp	q0, q0, [x0, #128]
  401e34:	stp	q0, q0, [x0, #160]
  401e38:	stp	q0, q0, [x0, #192]
  401e3c:	stp	q0, q0, [x0, #224]
  401e40:	str	q0, [x0, #256]
  401e44:	adrp	x0, 40a000 <feof@plt+0x8360>
  401e48:	adrp	x2, 422000 <_Znam@GLIBCXX_3.4>
  401e4c:	add	x0, x0, #0x32c
  401e50:	add	x2, x2, #0x240
  401e54:	mov	x1, x19
  401e58:	str	wzr, [x19, #12]
  401e5c:	bl	401ae0 <__cxa_atexit@plt>
  401e60:	adrp	x21, 422000 <_Znam@GLIBCXX_3.4>
  401e64:	mov	x20, #0xffffffffffffe500    	// #-6912
  401e68:	add	x21, x21, #0x280
  401e6c:	mov	w0, #0x8                   	// #8
  401e70:	bl	401840 <_Znam@plt>
  401e74:	add	x8, x21, x20
  401e78:	ldr	x9, [x8, #6920]
  401e7c:	ldr	x1, [x8, #6912]
  401e80:	mov	x2, x0
  401e84:	str	x9, [x0]
  401e88:	mov	x0, x19
  401e8c:	bl	40a398 <feof@plt+0x86f8>
  401e90:	adds	x20, x20, #0x10
  401e94:	b.ne	401e6c <feof@plt+0x1cc>  // b.any
  401e98:	ldp	x20, x19, [sp, #32]
  401e9c:	ldr	x21, [sp, #16]
  401ea0:	ldp	x29, x30, [sp], #48
  401ea4:	ret
  401ea8:	stp	x29, x30, [sp, #-32]!
  401eac:	str	x19, [sp, #16]
  401eb0:	mov	x29, sp
  401eb4:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  401eb8:	add	x19, x19, #0x90
  401ebc:	mov	x0, x19
  401ec0:	bl	40b28c <feof@plt+0x95ec>
  401ec4:	mov	x1, x19
  401ec8:	ldr	x19, [sp, #16]
  401ecc:	adrp	x0, 40b000 <feof@plt+0x9360>
  401ed0:	adrp	x2, 422000 <_Znam@GLIBCXX_3.4>
  401ed4:	add	x0, x0, #0x400
  401ed8:	add	x2, x2, #0x240
  401edc:	ldp	x29, x30, [sp], #32
  401ee0:	b	401ae0 <__cxa_atexit@plt>
  401ee4:	b	40b9b4 <_ZdlPvm@@Base+0xc>
  401ee8:	stp	x29, x30, [sp, #-32]!
  401eec:	str	x19, [sp, #16]
  401ef0:	mov	x29, sp
  401ef4:	bl	40d1c8 <_ZdlPvm@@Base+0x1820>
  401ef8:	adrp	x19, 422000 <_Znam@GLIBCXX_3.4>
  401efc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  401f00:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x1158>
  401f04:	add	x19, x19, #0x240
  401f08:	add	x0, x0, #0x2e8
  401f0c:	add	x1, x1, #0x4c4
  401f10:	mov	x2, x19
  401f14:	bl	401ae0 <__cxa_atexit@plt>
  401f18:	mov	x2, x19
  401f1c:	ldr	x19, [sp, #16]
  401f20:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  401f24:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x1158>
  401f28:	add	x0, x0, #0x3a4
  401f2c:	add	x1, x1, #0x4d0
  401f30:	ldp	x29, x30, [sp], #32
  401f34:	b	401ae0 <__cxa_atexit@plt>
  401f38:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x1158>
  401f3c:	add	x0, x0, #0x4d1
  401f40:	b	40d934 <_ZdlPvm@@Base+0x1f8c>
  401f44:	b	40d934 <_ZdlPvm@@Base+0x1f8c>
  401f48:	mov	x29, #0x0                   	// #0
  401f4c:	mov	x30, #0x0                   	// #0
  401f50:	mov	x5, x0
  401f54:	ldr	x1, [sp]
  401f58:	add	x2, sp, #0x8
  401f5c:	mov	x6, sp
  401f60:	movz	x0, #0x0, lsl #48
  401f64:	movk	x0, #0x0, lsl #32
  401f68:	movk	x0, #0x40, lsl #16
  401f6c:	movk	x0, #0x3ff4
  401f70:	movz	x3, #0x0, lsl #48
  401f74:	movk	x3, #0x0, lsl #32
  401f78:	movk	x3, #0x40, lsl #16
  401f7c:	movk	x3, #0xdaf8
  401f80:	movz	x4, #0x0, lsl #48
  401f84:	movk	x4, #0x0, lsl #32
  401f88:	movk	x4, #0x40, lsl #16
  401f8c:	movk	x4, #0xdb78
  401f90:	bl	401a40 <__libc_start_main@plt>
  401f94:	bl	401be0 <abort@plt>
  401f98:	adrp	x0, 421000 <_ZdlPvm@@Base+0x15658>
  401f9c:	ldr	x0, [x0, #4064]
  401fa0:	cbz	x0, 401fa8 <feof@plt+0x308>
  401fa4:	b	401c70 <__gmon_start__@plt>
  401fa8:	ret
  401fac:	nop
  401fb0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fb4:	add	x0, x0, #0xe98
  401fb8:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fbc:	add	x1, x1, #0xe98
  401fc0:	cmp	x1, x0
  401fc4:	b.eq	401fdc <feof@plt+0x33c>  // b.none
  401fc8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  401fcc:	ldr	x1, [x1, #2968]
  401fd0:	cbz	x1, 401fdc <feof@plt+0x33c>
  401fd4:	mov	x16, x1
  401fd8:	br	x16
  401fdc:	ret
  401fe0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fe4:	add	x0, x0, #0xe98
  401fe8:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fec:	add	x1, x1, #0xe98
  401ff0:	sub	x1, x1, x0
  401ff4:	lsr	x2, x1, #63
  401ff8:	add	x1, x2, x1, asr #3
  401ffc:	cmp	xzr, x1, asr #1
  402000:	asr	x1, x1, #1
  402004:	b.eq	40201c <feof@plt+0x37c>  // b.none
  402008:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  40200c:	ldr	x2, [x2, #2976]
  402010:	cbz	x2, 40201c <feof@plt+0x37c>
  402014:	mov	x16, x2
  402018:	br	x16
  40201c:	ret
  402020:	stp	x29, x30, [sp, #-32]!
  402024:	mov	x29, sp
  402028:	str	x19, [sp, #16]
  40202c:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402030:	ldrb	w0, [x19, #3760]
  402034:	cbnz	w0, 402044 <feof@plt+0x3a4>
  402038:	bl	401fb0 <feof@plt+0x310>
  40203c:	mov	w0, #0x1                   	// #1
  402040:	strb	w0, [x19, #3760]
  402044:	ldr	x19, [sp, #16]
  402048:	ldp	x29, x30, [sp], #32
  40204c:	ret
  402050:	b	401fe0 <feof@plt+0x340>
  402054:	sub	sp, sp, #0x30
  402058:	stp	x29, x30, [sp, #32]
  40205c:	add	x29, sp, #0x20
  402060:	mov	x1, x0
  402064:	add	x0, sp, #0x10
  402068:	bl	405b04 <feof@plt+0x3e64>
  40206c:	bl	401b20 <__errno_location@plt>
  402070:	ldr	w0, [x0]
  402074:	bl	4019d0 <strerror@plt>
  402078:	mov	x1, x0
  40207c:	mov	x0, sp
  402080:	bl	405b04 <feof@plt+0x3e64>
  402084:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  402088:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40208c:	add	x0, x0, #0xf32
  402090:	add	x3, x3, #0xf78
  402094:	add	x1, sp, #0x10
  402098:	mov	x2, sp
  40209c:	bl	405dbc <feof@plt+0x411c>
  4020a0:	ldp	x29, x30, [sp, #32]
  4020a4:	add	sp, sp, #0x30
  4020a8:	ret
  4020ac:	stp	x29, x30, [sp, #-80]!
  4020b0:	stp	x26, x25, [sp, #16]
  4020b4:	stp	x24, x23, [sp, #32]
  4020b8:	stp	x22, x21, [sp, #48]
  4020bc:	stp	x20, x19, [sp, #64]
  4020c0:	mov	x29, sp
  4020c4:	cbz	x0, 4021b0 <feof@plt+0x510>
  4020c8:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020cc:	ldr	x8, [x24, #3792]
  4020d0:	mov	x19, x0
  4020d4:	cbnz	x8, 4020f0 <feof@plt+0x450>
  4020d8:	mov	w0, #0x80                  	// #128
  4020dc:	mov	w20, #0x80                  	// #128
  4020e0:	bl	401840 <_Znam@plt>
  4020e4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020e8:	str	x0, [x24, #3792]
  4020ec:	str	w20, [x8, #3800]
  4020f0:	mov	x0, x19
  4020f4:	bl	401a80 <getc@plt>
  4020f8:	cmp	w0, #0x9
  4020fc:	b.eq	4020f0 <feof@plt+0x450>  // b.none
  402100:	cmp	w0, #0x20
  402104:	b.eq	4020f0 <feof@plt+0x450>  // b.none
  402108:	cmn	w0, #0x1
  40210c:	b.ne	402118 <feof@plt+0x478>  // b.any
  402110:	mov	w0, wzr
  402114:	b	4021b0 <feof@plt+0x510>
  402118:	mov	x1, x19
  40211c:	bl	401890 <ungetc@plt>
  402120:	mov	x9, xzr
  402124:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402128:	b	402144 <feof@plt+0x4a4>
  40212c:	str	w21, [x26, #3800]
  402130:	ldr	x8, [x24, #3792]
  402134:	cmp	w20, #0xa
  402138:	add	x9, x25, #0x1
  40213c:	strb	w20, [x8, x25]
  402140:	b.eq	4021a8 <feof@plt+0x508>  // b.none
  402144:	mov	x0, x19
  402148:	mov	x25, x9
  40214c:	bl	401a80 <getc@plt>
  402150:	cmn	w0, #0x1
  402154:	b.eq	4021a4 <feof@plt+0x504>  // b.none
  402158:	ldrsw	x22, [x26, #3800]
  40215c:	add	w8, w25, #0x1
  402160:	mov	w20, w0
  402164:	cmp	w8, w22
  402168:	b.lt	402130 <feof@plt+0x490>  // b.tstop
  40216c:	ldr	x23, [x24, #3792]
  402170:	lsl	x21, x22, #1
  402174:	mov	x0, x21
  402178:	bl	401840 <_Znam@plt>
  40217c:	mov	x1, x23
  402180:	mov	x2, x22
  402184:	str	x0, [x24, #3792]
  402188:	bl	401860 <memcpy@plt>
  40218c:	cbz	x23, 40212c <feof@plt+0x48c>
  402190:	mov	x0, x23
  402194:	bl	401b10 <_ZdaPv@plt>
  402198:	ldr	w8, [x26, #3800]
  40219c:	lsl	w21, w8, #1
  4021a0:	b	40212c <feof@plt+0x48c>
  4021a4:	ldr	x8, [x24, #3792]
  4021a8:	strb	wzr, [x8, x25]
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	ldp	x20, x19, [sp, #64]
  4021b4:	ldp	x22, x21, [sp, #48]
  4021b8:	ldp	x24, x23, [sp, #32]
  4021bc:	ldp	x26, x25, [sp, #16]
  4021c0:	ldp	x29, x30, [sp], #80
  4021c4:	ret
  4021c8:	stp	x29, x30, [sp, #-64]!
  4021cc:	str	x23, [sp, #16]
  4021d0:	stp	x22, x21, [sp, #32]
  4021d4:	stp	x20, x19, [sp, #48]
  4021d8:	mov	x29, sp
  4021dc:	mov	x21, x0
  4021e0:	mov	w0, #0x2                   	// #2
  4021e4:	mov	w22, w1
  4021e8:	bl	401b30 <dup@plt>
  4021ec:	mov	w19, w0
  4021f0:	mov	w0, #0x1                   	// #1
  4021f4:	bl	401b30 <dup@plt>
  4021f8:	mov	w20, w0
  4021fc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  402200:	add	x0, x0, #0xd56
  402204:	mov	w1, #0x1                   	// #1
  402208:	mov	w2, #0x1b6                 	// #438
  40220c:	bl	401910 <open@plt>
  402210:	cmp	w19, #0x3
  402214:	mov	w23, w0
  402218:	b.lt	402230 <feof@plt+0x590>  // b.tstop
  40221c:	cmp	w23, #0x3
  402220:	b.lt	402230 <feof@plt+0x590>  // b.tstop
  402224:	mov	w1, #0x2                   	// #2
  402228:	mov	w0, w23
  40222c:	bl	4018b0 <dup2@plt>
  402230:	cbz	w22, 402254 <feof@plt+0x5b4>
  402234:	cmp	w20, #0x2
  402238:	b.lt	402254 <feof@plt+0x5b4>  // b.tstop
  40223c:	cmp	w23, #0x2
  402240:	b.lt	402254 <feof@plt+0x5b4>  // b.tstop
  402244:	mov	w1, #0x1                   	// #1
  402248:	mov	w0, w23
  40224c:	bl	4018b0 <dup2@plt>
  402250:	b	402258 <feof@plt+0x5b8>
  402254:	tbnz	w23, #31, 402260 <feof@plt+0x5c0>
  402258:	mov	w0, w23
  40225c:	bl	401ba0 <close@plt>
  402260:	mov	x0, x21
  402264:	bl	401b70 <system@plt>
  402268:	mov	w23, w0
  40226c:	mov	w1, #0x2                   	// #2
  402270:	mov	w0, w19
  402274:	bl	4018b0 <dup2@plt>
  402278:	cbz	w22, 402288 <feof@plt+0x5e8>
  40227c:	mov	w1, #0x1                   	// #1
  402280:	mov	w0, w20
  402284:	bl	4018b0 <dup2@plt>
  402288:	cbnz	w23, 4022ac <feof@plt+0x60c>
  40228c:	mov	w0, w19
  402290:	bl	401ba0 <close@plt>
  402294:	mov	w0, w20
  402298:	ldp	x20, x19, [sp, #48]
  40229c:	ldp	x22, x21, [sp, #32]
  4022a0:	ldr	x23, [sp, #16]
  4022a4:	ldp	x29, x30, [sp], #64
  4022a8:	b	401ba0 <close@plt>
  4022ac:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4022b0:	cmn	w23, #0x1
  4022b4:	b.ne	4022d0 <feof@plt+0x630>  // b.any
  4022b8:	ldr	x0, [x8, #3752]
  4022bc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  4022c0:	add	x1, x1, #0xd60
  4022c4:	mov	x2, x21
  4022c8:	bl	4018e0 <fprintf@plt>
  4022cc:	b	40228c <feof@plt+0x5ec>
  4022d0:	ldr	x0, [x8, #3752]
  4022d4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  4022d8:	add	x1, x1, #0xd75
  4022dc:	mov	x2, x21
  4022e0:	mov	w3, w23
  4022e4:	bl	4018e0 <fprintf@plt>
  4022e8:	b	40228c <feof@plt+0x5ec>
  4022ec:	sub	sp, sp, #0x150
  4022f0:	stp	x29, x30, [sp, #256]
  4022f4:	stp	x28, x25, [sp, #272]
  4022f8:	stp	x24, x23, [sp, #288]
  4022fc:	stp	x22, x21, [sp, #304]
  402300:	stp	x20, x19, [sp, #320]
  402304:	add	x29, sp, #0x100
  402308:	mov	x19, x0
  40230c:	mov	w0, #0x64                  	// #100
  402310:	stp	x1, x2, [x29, #-120]
  402314:	stp	x3, x4, [x29, #-104]
  402318:	stp	x5, x6, [x29, #-88]
  40231c:	stur	x7, [x29, #-72]
  402320:	stp	q0, q1, [sp]
  402324:	stp	q2, q3, [sp, #32]
  402328:	stp	q4, q5, [sp, #64]
  40232c:	stp	q6, q7, [sp, #96]
  402330:	bl	401bd0 <malloc@plt>
  402334:	cbz	x0, 4023d4 <feof@plt+0x734>
  402338:	sub	x8, x29, #0x78
  40233c:	mov	x23, #0xffffffffffffffc8    	// #-56
  402340:	mov	x9, sp
  402344:	mov	w21, #0x64                  	// #100
  402348:	add	x22, x29, #0x50
  40234c:	movk	x23, #0xff80, lsl #32
  402350:	add	x24, x8, #0x38
  402354:	add	x25, x9, #0x80
  402358:	b	402370 <feof@plt+0x6d0>
  40235c:	lsl	w21, w21, #1
  402360:	sxtw	x1, w21
  402364:	mov	x0, x20
  402368:	bl	401990 <realloc@plt>
  40236c:	cbz	x0, 4023cc <feof@plt+0x72c>
  402370:	stp	x22, x24, [x29, #-32]
  402374:	stp	x25, x23, [x29, #-16]
  402378:	ldp	q0, q1, [x29, #-32]
  40237c:	mov	w1, w21
  402380:	sub	x3, x29, #0x40
  402384:	mov	x2, x19
  402388:	mov	x20, x0
  40238c:	stp	q0, q1, [x29, #-64]
  402390:	bl	401b50 <vsnprintf@plt>
  402394:	tbnz	w0, #31, 40235c <feof@plt+0x6bc>
  402398:	sub	w8, w21, #0x1
  40239c:	cmp	w0, w8
  4023a0:	b.ge	40235c <feof@plt+0x6bc>  // b.tcont
  4023a4:	add	w8, w0, #0x1
  4023a8:	cmp	w21, w8
  4023ac:	b.le	4023d8 <feof@plt+0x738>
  4023b0:	mov	x0, x20
  4023b4:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  4023b8:	mov	x19, x0
  4023bc:	mov	x0, x20
  4023c0:	bl	401960 <free@plt>
  4023c4:	mov	x20, x19
  4023c8:	b	4023d8 <feof@plt+0x738>
  4023cc:	mov	x0, x20
  4023d0:	bl	401960 <free@plt>
  4023d4:	mov	x20, xzr
  4023d8:	mov	x0, x20
  4023dc:	ldp	x20, x19, [sp, #320]
  4023e0:	ldp	x22, x21, [sp, #304]
  4023e4:	ldp	x24, x23, [sp, #288]
  4023e8:	ldp	x28, x25, [sp, #272]
  4023ec:	ldp	x29, x30, [sp, #256]
  4023f0:	add	sp, sp, #0x150
  4023f4:	ret
  4023f8:	movi	v0.2d, #0x0
  4023fc:	str	xzr, [x0, #264]
  402400:	stp	q0, q0, [x0]
  402404:	stp	q0, q0, [x0, #32]
  402408:	stp	q0, q0, [x0, #64]
  40240c:	stp	q0, q0, [x0, #96]
  402410:	stp	q0, q0, [x0, #128]
  402414:	stp	q0, q0, [x0, #160]
  402418:	stp	q0, q0, [x0, #192]
  40241c:	stp	q0, q0, [x0, #224]
  402420:	str	wzr, [x0, #256]
  402424:	ret
  402428:	stp	xzr, xzr, [x0]
  40242c:	ret
  402430:	stp	x29, x30, [sp, #-32]!
  402434:	str	x19, [sp, #16]
  402438:	mov	x19, x0
  40243c:	ldr	x0, [x0]
  402440:	mov	x29, sp
  402444:	cbz	x0, 40245c <feof@plt+0x7bc>
  402448:	ldr	x8, [x0, #264]
  40244c:	str	x8, [x19]
  402450:	bl	40b99c <_ZdlPv@@Base>
  402454:	ldr	x0, [x19]
  402458:	cbnz	x0, 402448 <feof@plt+0x7a8>
  40245c:	ldr	x19, [sp, #16]
  402460:	ldp	x29, x30, [sp], #32
  402464:	ret
  402468:	stp	x29, x30, [sp, #-48]!
  40246c:	stp	x22, x21, [sp, #16]
  402470:	stp	x20, x19, [sp, #32]
  402474:	mov	x29, sp
  402478:	mov	x20, x0
  40247c:	mov	x0, x1
  402480:	mov	x19, x1
  402484:	bl	401ca0 <feof@plt>
  402488:	cbnz	w0, 402560 <feof@plt+0x8c0>
  40248c:	mov	w22, #0x100                 	// #256
  402490:	ldr	x21, [x20, #8]
  402494:	cbz	x21, 4024e8 <feof@plt+0x848>
  402498:	ldr	w8, [x21, #256]
  40249c:	cmp	w8, #0x100
  4024a0:	b.ne	402524 <feof@plt+0x884>  // b.any
  4024a4:	mov	w0, #0x110                 	// #272
  4024a8:	bl	40b8f8 <_Znwm@@Base>
  4024ac:	movi	v0.2d, #0x0
  4024b0:	str	xzr, [x0, #264]
  4024b4:	stp	q0, q0, [x0]
  4024b8:	stp	q0, q0, [x0, #32]
  4024bc:	stp	q0, q0, [x0, #64]
  4024c0:	stp	q0, q0, [x0, #96]
  4024c4:	stp	q0, q0, [x0, #128]
  4024c8:	stp	q0, q0, [x0, #160]
  4024cc:	stp	q0, q0, [x0, #192]
  4024d0:	stp	q0, q0, [x0, #224]
  4024d4:	str	wzr, [x0, #256]
  4024d8:	str	x0, [x21, #264]
  4024dc:	mov	x21, x0
  4024e0:	str	x0, [x20, #8]
  4024e4:	b	402524 <feof@plt+0x884>
  4024e8:	mov	w0, #0x110                 	// #272
  4024ec:	bl	40b8f8 <_Znwm@@Base>
  4024f0:	movi	v0.2d, #0x0
  4024f4:	mov	x21, x0
  4024f8:	str	xzr, [x0, #264]
  4024fc:	stp	q0, q0, [x0]
  402500:	stp	q0, q0, [x0, #32]
  402504:	stp	q0, q0, [x0, #64]
  402508:	stp	q0, q0, [x0, #96]
  40250c:	stp	q0, q0, [x0, #128]
  402510:	stp	q0, q0, [x0, #160]
  402514:	stp	q0, q0, [x0, #192]
  402518:	stp	q0, q0, [x0, #224]
  40251c:	str	wzr, [x0, #256]
  402520:	stp	x0, x0, [x20]
  402524:	ldrsw	x8, [x21, #256]
  402528:	mov	w1, #0x1                   	// #1
  40252c:	mov	x0, x21
  402530:	mov	x3, x19
  402534:	sub	x2, x22, x8
  402538:	bl	401870 <fread@plt>
  40253c:	cmp	w0, #0x1
  402540:	b.lt	402568 <feof@plt+0x8c8>  // b.tstop
  402544:	ldr	x8, [x20, #8]
  402548:	ldr	w9, [x8, #256]
  40254c:	add	w9, w9, w0
  402550:	mov	x0, x19
  402554:	str	w9, [x8, #256]
  402558:	bl	401ca0 <feof@plt>
  40255c:	cbz	w0, 402490 <feof@plt+0x7f0>
  402560:	mov	w0, #0x1                   	// #1
  402564:	b	40256c <feof@plt+0x8cc>
  402568:	mov	w0, wzr
  40256c:	ldp	x20, x19, [sp, #32]
  402570:	ldp	x22, x21, [sp, #16]
  402574:	ldp	x29, x30, [sp], #48
  402578:	ret
  40257c:	sub	sp, sp, #0x90
  402580:	stp	x29, x30, [sp, #48]
  402584:	stp	x28, x27, [sp, #64]
  402588:	stp	x26, x25, [sp, #80]
  40258c:	stp	x24, x23, [sp, #96]
  402590:	stp	x22, x21, [sp, #112]
  402594:	stp	x20, x19, [sp, #128]
  402598:	add	x29, sp, #0x30
  40259c:	ldr	x8, [x1]
  4025a0:	cbz	x8, 402e7c <feof@plt+0x11dc>
  4025a4:	ldr	w9, [x2]
  4025a8:	ldrsw	x11, [x8, #256]
  4025ac:	mov	x20, x2
  4025b0:	mov	x21, x1
  4025b4:	sxtw	x10, w9
  4025b8:	cmp	w9, w11
  4025bc:	mov	w28, w9
  4025c0:	str	x0, [sp]
  4025c4:	str	w3, [sp, #12]
  4025c8:	b.ge	402610 <feof@plt+0x970>  // b.tcont
  4025cc:	lsl	x12, x10, #32
  4025d0:	mov	x13, #0x100000000           	// #4294967296
  4025d4:	mov	x28, x10
  4025d8:	ldrb	w14, [x8, x28]
  4025dc:	cmp	w14, #0xa
  4025e0:	b.eq	402600 <feof@plt+0x960>  // b.none
  4025e4:	cmp	w14, #0x5c
  4025e8:	b.eq	402600 <feof@plt+0x960>  // b.none
  4025ec:	add	x28, x28, #0x1
  4025f0:	cmp	x28, x11
  4025f4:	add	x12, x12, x13
  4025f8:	b.lt	4025d8 <feof@plt+0x938>  // b.tstop
  4025fc:	b	402610 <feof@plt+0x970>
  402600:	asr	x11, x12, #32
  402604:	ldrb	w11, [x8, x11]
  402608:	cmp	w11, #0xa
  40260c:	cinc	w28, w28, eq  // eq = none
  402610:	sub	w22, w28, w9
  402614:	cmp	w22, #0x1
  402618:	b.lt	4026a8 <feof@plt+0xa08>  // b.tstop
  40261c:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402620:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402624:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402628:	mov	w19, wzr
  40262c:	add	x23, x8, x10
  402630:	add	x24, x24, #0xfd5
  402634:	add	x25, x25, #0xf32
  402638:	add	x26, x26, #0xf78
  40263c:	b	402650 <feof@plt+0x9b0>
  402640:	add	w19, w19, w27
  402644:	cmp	w19, w22
  402648:	add	x23, x23, w27, sxtw
  40264c:	b.ge	4026a8 <feof@plt+0xa08>  // b.tcont
  402650:	sub	w8, w22, w19
  402654:	sxtw	x2, w8
  402658:	mov	w0, #0x1                   	// #1
  40265c:	mov	x1, x23
  402660:	bl	401bc0 <write@plt>
  402664:	mov	x27, x0
  402668:	tbz	w27, #31, 402640 <feof@plt+0x9a0>
  40266c:	sub	x0, x29, #0x10
  402670:	mov	x1, x24
  402674:	bl	405b04 <feof@plt+0x3e64>
  402678:	bl	401b20 <__errno_location@plt>
  40267c:	ldr	w0, [x0]
  402680:	bl	4019d0 <strerror@plt>
  402684:	mov	x1, x0
  402688:	add	x0, sp, #0x10
  40268c:	bl	405b04 <feof@plt+0x3e64>
  402690:	sub	x1, x29, #0x10
  402694:	add	x2, sp, #0x10
  402698:	mov	x0, x25
  40269c:	mov	x3, x26
  4026a0:	bl	405dbc <feof@plt+0x411c>
  4026a4:	b	402640 <feof@plt+0x9a0>
  4026a8:	cmp	w28, #0xff
  4026ac:	b.gt	402e30 <feof@plt+0x1190>
  4026b0:	ldr	x8, [x21]
  4026b4:	add	x23, x8, w28, sxtw
  4026b8:	ldrb	w9, [x23]
  4026bc:	cmp	w9, #0x5c
  4026c0:	b.ne	402e30 <feof@plt+0x1190>  // b.any
  4026c4:	cbz	x8, 40282c <feof@plt+0xb8c>
  4026c8:	adrp	x10, 40d000 <_ZdlPvm@@Base+0x1658>
  4026cc:	mov	w11, wzr
  4026d0:	add	x10, x10, #0xd96
  4026d4:	mov	x9, x8
  4026d8:	mov	w22, w28
  4026dc:	b	4026fc <feof@plt+0xa5c>
  4026e0:	ldrb	w12, [x9, w22, sxtw]
  4026e4:	ldrb	w13, [x10, w11, sxtw]
  4026e8:	cmp	w12, w13
  4026ec:	b.ne	402778 <feof@plt+0xad8>  // b.any
  4026f0:	ldr	x9, [x9, #264]
  4026f4:	mov	w22, wzr
  4026f8:	cbz	x9, 402778 <feof@plt+0xad8>
  4026fc:	ldr	w13, [x9, #256]
  402700:	cmp	w11, #0x1a
  402704:	sxtw	x12, w13
  402708:	b.gt	402754 <feof@plt+0xab4>
  40270c:	cmp	w22, w13
  402710:	b.ge	402754 <feof@plt+0xab4>  // b.tcont
  402714:	sxtw	x22, w22
  402718:	sxtw	x14, w11
  40271c:	ldrb	w11, [x9, x22]
  402720:	ldrb	w13, [x10, x14]
  402724:	cmp	w11, w13
  402728:	b.ne	402760 <feof@plt+0xac0>  // b.any
  40272c:	add	x22, x22, #0x1
  402730:	cmp	x22, x12
  402734:	cset	w13, lt  // lt = tstop
  402738:	cmp	x14, #0x19
  40273c:	add	x11, x14, #0x1
  402740:	b.gt	402768 <feof@plt+0xac8>
  402744:	cmp	x22, x12
  402748:	mov	x14, x11
  40274c:	b.lt	40271c <feof@plt+0xa7c>  // b.tstop
  402750:	b	402768 <feof@plt+0xac8>
  402754:	cmp	w22, w12
  402758:	b.lt	4026e0 <feof@plt+0xa40>  // b.tstop
  40275c:	b	4026f0 <feof@plt+0xa50>
  402760:	mov	w13, #0x1                   	// #1
  402764:	mov	w11, w14
  402768:	cmp	w11, #0x1b
  40276c:	b.eq	4028d0 <feof@plt+0xc30>  // b.none
  402770:	cbnz	w13, 4026e0 <feof@plt+0xa40>
  402774:	b	4026f0 <feof@plt+0xa50>
  402778:	cbz	x8, 40282c <feof@plt+0xb8c>
  40277c:	adrp	x10, 40d000 <_ZdlPvm@@Base+0x1658>
  402780:	mov	w11, wzr
  402784:	add	x10, x10, #0xdb2
  402788:	mov	x9, x8
  40278c:	mov	w22, w28
  402790:	b	4027b0 <feof@plt+0xb10>
  402794:	ldrb	w12, [x9, w22, sxtw]
  402798:	ldrb	w13, [x10, w11, sxtw]
  40279c:	cmp	w12, w13
  4027a0:	b.ne	40282c <feof@plt+0xb8c>  // b.any
  4027a4:	ldr	x9, [x9, #264]
  4027a8:	mov	w22, wzr
  4027ac:	cbz	x9, 40282c <feof@plt+0xb8c>
  4027b0:	ldr	w13, [x9, #256]
  4027b4:	cmp	w11, #0x18
  4027b8:	sxtw	x12, w13
  4027bc:	b.gt	402808 <feof@plt+0xb68>
  4027c0:	cmp	w22, w13
  4027c4:	b.ge	402808 <feof@plt+0xb68>  // b.tcont
  4027c8:	sxtw	x22, w22
  4027cc:	sxtw	x14, w11
  4027d0:	ldrb	w11, [x9, x22]
  4027d4:	ldrb	w13, [x10, x14]
  4027d8:	cmp	w11, w13
  4027dc:	b.ne	402814 <feof@plt+0xb74>  // b.any
  4027e0:	add	x22, x22, #0x1
  4027e4:	cmp	x22, x12
  4027e8:	cset	w13, lt  // lt = tstop
  4027ec:	cmp	x14, #0x17
  4027f0:	add	x11, x14, #0x1
  4027f4:	b.gt	40281c <feof@plt+0xb7c>
  4027f8:	cmp	x22, x12
  4027fc:	mov	x14, x11
  402800:	b.lt	4027d0 <feof@plt+0xb30>  // b.tstop
  402804:	b	40281c <feof@plt+0xb7c>
  402808:	cmp	w22, w12
  40280c:	b.lt	402794 <feof@plt+0xaf4>  // b.tstop
  402810:	b	4027a4 <feof@plt+0xb04>
  402814:	mov	w13, #0x1                   	// #1
  402818:	mov	w11, w14
  40281c:	cmp	w11, #0x19
  402820:	b.eq	402bd0 <feof@plt+0xf30>  // b.none
  402824:	cbnz	w13, 402794 <feof@plt+0xaf4>
  402828:	b	4027a4 <feof@plt+0xb04>
  40282c:	ldr	w8, [x8, #256]
  402830:	cmp	w28, w8
  402834:	b.ge	402e30 <feof@plt+0x1190>  // b.tcont
  402838:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  40283c:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402840:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402844:	mov	w19, wzr
  402848:	mov	w22, #0x1                   	// #1
  40284c:	add	x24, x24, #0xfd5
  402850:	add	x25, x25, #0xf32
  402854:	add	x26, x26, #0xf78
  402858:	str	w28, [x20]
  40285c:	b	402870 <feof@plt+0xbd0>
  402860:	add	w19, w19, w27
  402864:	cmp	w19, #0x1
  402868:	add	x23, x23, w27, sxtw
  40286c:	b.ge	4028c8 <feof@plt+0xc28>  // b.tcont
  402870:	sub	w8, w22, w19
  402874:	sxtw	x2, w8
  402878:	mov	w0, #0x1                   	// #1
  40287c:	mov	x1, x23
  402880:	bl	401bc0 <write@plt>
  402884:	mov	x27, x0
  402888:	tbz	w27, #31, 402860 <feof@plt+0xbc0>
  40288c:	sub	x0, x29, #0x10
  402890:	mov	x1, x24
  402894:	bl	405b04 <feof@plt+0x3e64>
  402898:	bl	401b20 <__errno_location@plt>
  40289c:	ldr	w0, [x0]
  4028a0:	bl	4019d0 <strerror@plt>
  4028a4:	mov	x1, x0
  4028a8:	add	x0, sp, #0x10
  4028ac:	bl	405b04 <feof@plt+0x3e64>
  4028b0:	sub	x1, x29, #0x10
  4028b4:	add	x2, sp, #0x10
  4028b8:	mov	x0, x25
  4028bc:	mov	x3, x26
  4028c0:	bl	405dbc <feof@plt+0x411c>
  4028c4:	b	402860 <feof@plt+0xbc0>
  4028c8:	add	w28, w28, #0x1
  4028cc:	b	402e30 <feof@plt+0x1190>
  4028d0:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x1658>
  4028d4:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  4028d8:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  4028dc:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028e0:	mov	w28, wzr
  4028e4:	add	x23, x23, #0xfdb
  4028e8:	mov	w19, #0x4                   	// #4
  4028ec:	add	x24, x24, #0xfd5
  4028f0:	add	x25, x25, #0xf32
  4028f4:	add	x26, x26, #0xf78
  4028f8:	str	x9, [x21]
  4028fc:	b	402910 <feof@plt+0xc70>
  402900:	add	w28, w28, w27
  402904:	cmp	w28, #0x4
  402908:	add	x23, x23, w27, sxtw
  40290c:	b.ge	402968 <feof@plt+0xcc8>  // b.tcont
  402910:	sub	w8, w19, w28
  402914:	sxtw	x2, w8
  402918:	mov	w0, #0x1                   	// #1
  40291c:	mov	x1, x23
  402920:	bl	401bc0 <write@plt>
  402924:	mov	x27, x0
  402928:	tbz	w27, #31, 402900 <feof@plt+0xc60>
  40292c:	sub	x0, x29, #0x10
  402930:	mov	x1, x24
  402934:	bl	405b04 <feof@plt+0x3e64>
  402938:	bl	401b20 <__errno_location@plt>
  40293c:	ldr	w0, [x0]
  402940:	bl	4019d0 <strerror@plt>
  402944:	mov	x1, x0
  402948:	add	x0, sp, #0x10
  40294c:	bl	405b04 <feof@plt+0x3e64>
  402950:	sub	x1, x29, #0x10
  402954:	add	x2, sp, #0x10
  402958:	mov	x0, x25
  40295c:	mov	x3, x26
  402960:	bl	405dbc <feof@plt+0x411c>
  402964:	b	402900 <feof@plt+0xc60>
  402968:	adrp	x23, 40f000 <_ZdlPvm@@Base+0x3658>
  40296c:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402970:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402974:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402978:	mov	w19, wzr
  40297c:	add	x23, x23, #0x319
  402980:	mov	w28, #0x1                   	// #1
  402984:	add	x24, x24, #0xfd5
  402988:	add	x25, x25, #0xf32
  40298c:	add	x26, x26, #0xf78
  402990:	b	4029a4 <feof@plt+0xd04>
  402994:	add	w19, w19, w27
  402998:	cmp	w19, #0x1
  40299c:	add	x23, x23, w27, sxtw
  4029a0:	b.ge	4029fc <feof@plt+0xd5c>  // b.tcont
  4029a4:	sub	w8, w28, w19
  4029a8:	sxtw	x2, w8
  4029ac:	mov	w0, #0x1                   	// #1
  4029b0:	mov	x1, x23
  4029b4:	bl	401bc0 <write@plt>
  4029b8:	mov	x27, x0
  4029bc:	tbz	w27, #31, 402994 <feof@plt+0xcf4>
  4029c0:	sub	x0, x29, #0x10
  4029c4:	mov	x1, x24
  4029c8:	bl	405b04 <feof@plt+0x3e64>
  4029cc:	bl	401b20 <__errno_location@plt>
  4029d0:	ldr	w0, [x0]
  4029d4:	bl	4019d0 <strerror@plt>
  4029d8:	mov	x1, x0
  4029dc:	add	x0, sp, #0x10
  4029e0:	bl	405b04 <feof@plt+0x3e64>
  4029e4:	sub	x1, x29, #0x10
  4029e8:	add	x2, sp, #0x10
  4029ec:	mov	x0, x25
  4029f0:	mov	x3, x26
  4029f4:	bl	405dbc <feof@plt+0x411c>
  4029f8:	b	402994 <feof@plt+0xcf4>
  4029fc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a00:	ldr	x23, [x8, #3936]
  402a04:	mov	x0, x23
  402a08:	bl	4018d0 <strlen@plt>
  402a0c:	mov	x24, x0
  402a10:	cmp	w24, #0x1
  402a14:	b.lt	402aa0 <feof@plt+0xe00>  // b.tstop
  402a18:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402a1c:	adrp	x26, 40d000 <_ZdlPvm@@Base+0x1658>
  402a20:	adrp	x27, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a24:	mov	w19, wzr
  402a28:	add	x25, x25, #0xfd5
  402a2c:	add	x26, x26, #0xf32
  402a30:	add	x27, x27, #0xf78
  402a34:	b	402a48 <feof@plt+0xda8>
  402a38:	add	w19, w19, w28
  402a3c:	cmp	w19, w24
  402a40:	add	x23, x23, w28, sxtw
  402a44:	b.ge	402aa0 <feof@plt+0xe00>  // b.tcont
  402a48:	sub	w8, w24, w19
  402a4c:	sxtw	x2, w8
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	mov	x1, x23
  402a58:	bl	401bc0 <write@plt>
  402a5c:	mov	x28, x0
  402a60:	tbz	w28, #31, 402a38 <feof@plt+0xd98>
  402a64:	sub	x0, x29, #0x10
  402a68:	mov	x1, x25
  402a6c:	bl	405b04 <feof@plt+0x3e64>
  402a70:	bl	401b20 <__errno_location@plt>
  402a74:	ldr	w0, [x0]
  402a78:	bl	4019d0 <strerror@plt>
  402a7c:	mov	x1, x0
  402a80:	add	x0, sp, #0x10
  402a84:	bl	405b04 <feof@plt+0x3e64>
  402a88:	sub	x1, x29, #0x10
  402a8c:	add	x2, sp, #0x10
  402a90:	mov	x0, x26
  402a94:	mov	x3, x27
  402a98:	bl	405dbc <feof@plt+0x411c>
  402a9c:	b	402a38 <feof@plt+0xd98>
  402aa0:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x1658>
  402aa4:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402aa8:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402aac:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ab0:	mov	w28, wzr
  402ab4:	add	x23, x23, #0xfe0
  402ab8:	mov	w19, #0x5                   	// #5
  402abc:	add	x24, x24, #0xfd5
  402ac0:	add	x25, x25, #0xf32
  402ac4:	add	x26, x26, #0xf78
  402ac8:	b	402adc <feof@plt+0xe3c>
  402acc:	add	w28, w28, w27
  402ad0:	cmp	w28, #0x5
  402ad4:	add	x23, x23, w27, sxtw
  402ad8:	b.ge	402b34 <feof@plt+0xe94>  // b.tcont
  402adc:	sub	w8, w19, w28
  402ae0:	sxtw	x2, w8
  402ae4:	mov	w0, #0x1                   	// #1
  402ae8:	mov	x1, x23
  402aec:	bl	401bc0 <write@plt>
  402af0:	mov	x27, x0
  402af4:	tbz	w27, #31, 402acc <feof@plt+0xe2c>
  402af8:	sub	x0, x29, #0x10
  402afc:	mov	x1, x24
  402b00:	bl	405b04 <feof@plt+0x3e64>
  402b04:	bl	401b20 <__errno_location@plt>
  402b08:	ldr	w0, [x0]
  402b0c:	bl	4019d0 <strerror@plt>
  402b10:	mov	x1, x0
  402b14:	add	x0, sp, #0x10
  402b18:	bl	405b04 <feof@plt+0x3e64>
  402b1c:	sub	x1, x29, #0x10
  402b20:	add	x2, sp, #0x10
  402b24:	mov	x0, x25
  402b28:	mov	x3, x26
  402b2c:	bl	405dbc <feof@plt+0x411c>
  402b30:	b	402acc <feof@plt+0xe2c>
  402b34:	ldr	w8, [sp, #12]
  402b38:	cbz	w8, 402d04 <feof@plt+0x1064>
  402b3c:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x1658>
  402b40:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402b44:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402b48:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b4c:	mov	w28, wzr
  402b50:	add	x23, x23, #0xfe6
  402b54:	mov	w19, #0xa                   	// #10
  402b58:	add	x24, x24, #0xfd5
  402b5c:	add	x25, x25, #0xf32
  402b60:	add	x26, x26, #0xf78
  402b64:	b	402b78 <feof@plt+0xed8>
  402b68:	add	w28, w28, w27
  402b6c:	cmp	w28, #0xa
  402b70:	add	x23, x23, w27, sxtw
  402b74:	b.ge	402e2c <feof@plt+0x118c>  // b.tcont
  402b78:	sub	w8, w19, w28
  402b7c:	sxtw	x2, w8
  402b80:	mov	w0, #0x1                   	// #1
  402b84:	mov	x1, x23
  402b88:	bl	401bc0 <write@plt>
  402b8c:	mov	x27, x0
  402b90:	tbz	w27, #31, 402b68 <feof@plt+0xec8>
  402b94:	sub	x0, x29, #0x10
  402b98:	mov	x1, x24
  402b9c:	bl	405b04 <feof@plt+0x3e64>
  402ba0:	bl	401b20 <__errno_location@plt>
  402ba4:	ldr	w0, [x0]
  402ba8:	bl	4019d0 <strerror@plt>
  402bac:	mov	x1, x0
  402bb0:	add	x0, sp, #0x10
  402bb4:	bl	405b04 <feof@plt+0x3e64>
  402bb8:	sub	x1, x29, #0x10
  402bbc:	add	x2, sp, #0x10
  402bc0:	mov	x0, x25
  402bc4:	mov	x3, x26
  402bc8:	bl	405dbc <feof@plt+0x411c>
  402bcc:	b	402b68 <feof@plt+0xec8>
  402bd0:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x1658>
  402bd4:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402bd8:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402bdc:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402be0:	mov	w28, wzr
  402be4:	add	x23, x23, #0xffc
  402be8:	mov	w19, #0xa                   	// #10
  402bec:	add	x24, x24, #0xfd5
  402bf0:	add	x25, x25, #0xf32
  402bf4:	add	x26, x26, #0xf78
  402bf8:	str	x9, [x21]
  402bfc:	b	402c10 <feof@plt+0xf70>
  402c00:	add	w28, w28, w27
  402c04:	cmp	w28, #0xa
  402c08:	add	x23, x23, w27, sxtw
  402c0c:	b.ge	402c68 <feof@plt+0xfc8>  // b.tcont
  402c10:	sub	w8, w19, w28
  402c14:	sxtw	x2, w8
  402c18:	mov	w0, #0x1                   	// #1
  402c1c:	mov	x1, x23
  402c20:	bl	401bc0 <write@plt>
  402c24:	mov	x27, x0
  402c28:	tbz	w27, #31, 402c00 <feof@plt+0xf60>
  402c2c:	sub	x0, x29, #0x10
  402c30:	mov	x1, x24
  402c34:	bl	405b04 <feof@plt+0x3e64>
  402c38:	bl	401b20 <__errno_location@plt>
  402c3c:	ldr	w0, [x0]
  402c40:	bl	4019d0 <strerror@plt>
  402c44:	mov	x1, x0
  402c48:	add	x0, sp, #0x10
  402c4c:	bl	405b04 <feof@plt+0x3e64>
  402c50:	sub	x1, x29, #0x10
  402c54:	add	x2, sp, #0x10
  402c58:	mov	x0, x25
  402c5c:	mov	x3, x26
  402c60:	bl	405dbc <feof@plt+0x411c>
  402c64:	b	402c00 <feof@plt+0xf60>
  402c68:	ldr	w8, [sp, #12]
  402c6c:	cbz	w8, 402d98 <feof@plt+0x10f8>
  402c70:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  402c74:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402c78:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402c7c:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c80:	mov	w28, wzr
  402c84:	add	x23, x23, #0x7
  402c88:	mov	w19, #0x5                   	// #5
  402c8c:	add	x24, x24, #0xfd5
  402c90:	add	x25, x25, #0xf32
  402c94:	add	x26, x26, #0xf78
  402c98:	b	402cac <feof@plt+0x100c>
  402c9c:	add	w28, w28, w27
  402ca0:	cmp	w28, #0x5
  402ca4:	add	x23, x23, w27, sxtw
  402ca8:	b.ge	402e2c <feof@plt+0x118c>  // b.tcont
  402cac:	sub	w8, w19, w28
  402cb0:	sxtw	x2, w8
  402cb4:	mov	w0, #0x1                   	// #1
  402cb8:	mov	x1, x23
  402cbc:	bl	401bc0 <write@plt>
  402cc0:	mov	x27, x0
  402cc4:	tbz	w27, #31, 402c9c <feof@plt+0xffc>
  402cc8:	sub	x0, x29, #0x10
  402ccc:	mov	x1, x24
  402cd0:	bl	405b04 <feof@plt+0x3e64>
  402cd4:	bl	401b20 <__errno_location@plt>
  402cd8:	ldr	w0, [x0]
  402cdc:	bl	4019d0 <strerror@plt>
  402ce0:	mov	x1, x0
  402ce4:	add	x0, sp, #0x10
  402ce8:	bl	405b04 <feof@plt+0x3e64>
  402cec:	sub	x1, x29, #0x10
  402cf0:	add	x2, sp, #0x10
  402cf4:	mov	x0, x25
  402cf8:	mov	x3, x26
  402cfc:	bl	405dbc <feof@plt+0x411c>
  402d00:	b	402c9c <feof@plt+0xffc>
  402d04:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x1658>
  402d08:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402d0c:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402d10:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d14:	mov	w28, wzr
  402d18:	add	x23, x23, #0xff1
  402d1c:	mov	w19, #0xa                   	// #10
  402d20:	add	x24, x24, #0xfd5
  402d24:	add	x25, x25, #0xf32
  402d28:	add	x26, x26, #0xf78
  402d2c:	b	402d40 <feof@plt+0x10a0>
  402d30:	add	w28, w28, w27
  402d34:	cmp	w28, #0xa
  402d38:	add	x23, x23, w27, sxtw
  402d3c:	b.ge	402e2c <feof@plt+0x118c>  // b.tcont
  402d40:	sub	w8, w19, w28
  402d44:	sxtw	x2, w8
  402d48:	mov	w0, #0x1                   	// #1
  402d4c:	mov	x1, x23
  402d50:	bl	401bc0 <write@plt>
  402d54:	mov	x27, x0
  402d58:	tbz	w27, #31, 402d30 <feof@plt+0x1090>
  402d5c:	sub	x0, x29, #0x10
  402d60:	mov	x1, x24
  402d64:	bl	405b04 <feof@plt+0x3e64>
  402d68:	bl	401b20 <__errno_location@plt>
  402d6c:	ldr	w0, [x0]
  402d70:	bl	4019d0 <strerror@plt>
  402d74:	mov	x1, x0
  402d78:	add	x0, sp, #0x10
  402d7c:	bl	405b04 <feof@plt+0x3e64>
  402d80:	sub	x1, x29, #0x10
  402d84:	add	x2, sp, #0x10
  402d88:	mov	x0, x25
  402d8c:	mov	x3, x26
  402d90:	bl	405dbc <feof@plt+0x411c>
  402d94:	b	402d30 <feof@plt+0x1090>
  402d98:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  402d9c:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  402da0:	adrp	x25, 40d000 <_ZdlPvm@@Base+0x1658>
  402da4:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402da8:	mov	w28, wzr
  402dac:	add	x23, x23, #0xd
  402db0:	mov	w19, #0x5                   	// #5
  402db4:	add	x24, x24, #0xfd5
  402db8:	add	x25, x25, #0xf32
  402dbc:	add	x26, x26, #0xf78
  402dc0:	b	402dd4 <feof@plt+0x1134>
  402dc4:	add	w28, w28, w27
  402dc8:	cmp	w28, #0x5
  402dcc:	add	x23, x23, w27, sxtw
  402dd0:	b.ge	402e2c <feof@plt+0x118c>  // b.tcont
  402dd4:	sub	w8, w19, w28
  402dd8:	sxtw	x2, w8
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	mov	x1, x23
  402de4:	bl	401bc0 <write@plt>
  402de8:	mov	x27, x0
  402dec:	tbz	w27, #31, 402dc4 <feof@plt+0x1124>
  402df0:	sub	x0, x29, #0x10
  402df4:	mov	x1, x24
  402df8:	bl	405b04 <feof@plt+0x3e64>
  402dfc:	bl	401b20 <__errno_location@plt>
  402e00:	ldr	w0, [x0]
  402e04:	bl	4019d0 <strerror@plt>
  402e08:	mov	x1, x0
  402e0c:	add	x0, sp, #0x10
  402e10:	bl	405b04 <feof@plt+0x3e64>
  402e14:	sub	x1, x29, #0x10
  402e18:	add	x2, sp, #0x10
  402e1c:	mov	x0, x25
  402e20:	mov	x3, x26
  402e24:	bl	405dbc <feof@plt+0x411c>
  402e28:	b	402dc4 <feof@plt+0x1124>
  402e2c:	mov	w28, w22
  402e30:	ldr	x8, [x21]
  402e34:	ldr	w9, [x8, #256]
  402e38:	cmp	w28, w9
  402e3c:	b.ne	402e78 <feof@plt+0x11d8>  // b.any
  402e40:	str	wzr, [x20]
  402e44:	ldr	x8, [x8, #264]
  402e48:	ldr	w3, [sp, #12]
  402e4c:	ldr	x0, [sp]
  402e50:	str	x8, [x21]
  402e54:	cbz	x8, 402e7c <feof@plt+0x11dc>
  402e58:	add	x8, x8, w28, sxtw
  402e5c:	ldurb	w8, [x8, #-1]
  402e60:	cmp	w8, #0xa
  402e64:	b.eq	402e7c <feof@plt+0x11dc>  // b.none
  402e68:	mov	x1, x21
  402e6c:	mov	x2, x20
  402e70:	bl	40257c <feof@plt+0x8dc>
  402e74:	b	402e7c <feof@plt+0x11dc>
  402e78:	str	w28, [x20]
  402e7c:	ldp	x20, x19, [sp, #128]
  402e80:	ldp	x22, x21, [sp, #112]
  402e84:	ldp	x24, x23, [sp, #96]
  402e88:	ldp	x26, x25, [sp, #80]
  402e8c:	ldp	x28, x27, [sp, #64]
  402e90:	ldp	x29, x30, [sp, #48]
  402e94:	add	sp, sp, #0x90
  402e98:	ret
  402e9c:	stp	x29, x30, [sp, #-48]!
  402ea0:	mov	x0, x3
  402ea4:	str	x21, [sp, #16]
  402ea8:	stp	x20, x19, [sp, #32]
  402eac:	mov	x29, sp
  402eb0:	mov	x21, x3
  402eb4:	mov	x20, x2
  402eb8:	mov	x19, x1
  402ebc:	bl	4018d0 <strlen@plt>
  402ec0:	ldr	x9, [x19]
  402ec4:	cbz	x9, 402f64 <feof@plt+0x12c4>
  402ec8:	ldr	w12, [x20]
  402ecc:	mov	w10, wzr
  402ed0:	sxtw	x11, w0
  402ed4:	b	402ee8 <feof@plt+0x1248>
  402ed8:	ldr	x9, [x9, #264]
  402edc:	mov	w12, wzr
  402ee0:	mov	w8, wzr
  402ee4:	cbz	x9, 402f78 <feof@plt+0x12d8>
  402ee8:	ldr	w13, [x9, #256]
  402eec:	cmp	w12, w13
  402ef0:	cset	w8, lt  // lt = tstop
  402ef4:	cmp	w10, w0
  402ef8:	b.ge	402f48 <feof@plt+0x12a8>  // b.tcont
  402efc:	cmp	w12, w13
  402f00:	b.ge	402f48 <feof@plt+0x12a8>  // b.tcont
  402f04:	sxtw	x13, w13
  402f08:	sxtw	x12, w12
  402f0c:	sxtw	x10, w10
  402f10:	ldrb	w8, [x9, x12]
  402f14:	ldrb	w14, [x21, x10]
  402f18:	cmp	w8, w14
  402f1c:	b.ne	402f44 <feof@plt+0x12a4>  // b.any
  402f20:	add	x12, x12, #0x1
  402f24:	add	x10, x10, #0x1
  402f28:	cmp	x12, x13
  402f2c:	cset	w8, lt  // lt = tstop
  402f30:	cmp	x10, x11
  402f34:	b.ge	402f48 <feof@plt+0x12a8>  // b.tcont
  402f38:	cmp	x12, x13
  402f3c:	b.lt	402f10 <feof@plt+0x1270>  // b.tstop
  402f40:	b	402f48 <feof@plt+0x12a8>
  402f44:	mov	w8, #0x1                   	// #1
  402f48:	cmp	w10, w0
  402f4c:	b.eq	402f6c <feof@plt+0x12cc>  // b.none
  402f50:	cbz	w8, 402ed8 <feof@plt+0x1238>
  402f54:	ldrb	w8, [x9, w12, sxtw]
  402f58:	ldrb	w12, [x21, w10, sxtw]
  402f5c:	cmp	w8, w12
  402f60:	b.eq	402ed8 <feof@plt+0x1238>  // b.none
  402f64:	mov	w8, wzr
  402f68:	b	402f78 <feof@plt+0x12d8>
  402f6c:	str	w12, [x20]
  402f70:	str	x9, [x19]
  402f74:	mov	w8, #0x1                   	// #1
  402f78:	ldp	x20, x19, [sp, #32]
  402f7c:	ldr	x21, [sp, #16]
  402f80:	mov	w0, w8
  402f84:	ldp	x29, x30, [sp], #48
  402f88:	ret
  402f8c:	stp	x29, x30, [sp, #-48]!
  402f90:	stp	x22, x21, [sp, #16]
  402f94:	stp	x20, x19, [sp, #32]
  402f98:	ldr	x20, [x1]
  402f9c:	mov	x29, sp
  402fa0:	cbz	x20, 402ff0 <feof@plt+0x1350>
  402fa4:	ldr	w21, [x2]
  402fa8:	mov	x19, x2
  402fac:	ldrsw	x22, [x20, #256]
  402fb0:	cmp	w21, w22
  402fb4:	b.ge	402fd4 <feof@plt+0x1334>  // b.tcont
  402fb8:	sxtw	x21, w21
  402fbc:	ldrb	w0, [x20, x21]
  402fc0:	bl	401930 <isspace@plt>
  402fc4:	cbz	w0, 402fd4 <feof@plt+0x1334>
  402fc8:	add	x21, x21, #0x1
  402fcc:	cmp	x21, x22
  402fd0:	b.lt	402fbc <feof@plt+0x131c>  // b.tstop
  402fd4:	cmp	w21, w22
  402fd8:	b.ne	402ff8 <feof@plt+0x1358>  // b.any
  402fdc:	ldr	x20, [x20, #264]
  402fe0:	mov	w21, wzr
  402fe4:	mov	w0, wzr
  402fe8:	cbnz	x20, 402fac <feof@plt+0x130c>
  402fec:	b	403000 <feof@plt+0x1360>
  402ff0:	mov	w0, wzr
  402ff4:	b	403000 <feof@plt+0x1360>
  402ff8:	mov	w0, #0x1                   	// #1
  402ffc:	str	w21, [x19]
  403000:	ldp	x20, x19, [sp, #32]
  403004:	ldp	x22, x21, [sp, #16]
  403008:	ldp	x29, x30, [sp], #48
  40300c:	ret
  403010:	ldr	x8, [x1]
  403014:	cbz	x8, 403060 <feof@plt+0x13c0>
  403018:	ldr	w9, [x2]
  40301c:	ldrsw	x10, [x8, #256]
  403020:	cmp	w9, w10
  403024:	b.ge	403044 <feof@plt+0x13a4>  // b.tcont
  403028:	sxtw	x9, w9
  40302c:	ldrb	w11, [x8, x9]
  403030:	cmp	w11, #0xa
  403034:	b.eq	403044 <feof@plt+0x13a4>  // b.none
  403038:	add	x9, x9, #0x1
  40303c:	cmp	x9, x10
  403040:	b.lt	40302c <feof@plt+0x138c>  // b.tstop
  403044:	cmp	w9, w10
  403048:	b.ne	403064 <feof@plt+0x13c4>  // b.any
  40304c:	str	wzr, [x2]
  403050:	ldr	x8, [x8, #264]
  403054:	mov	w9, wzr
  403058:	str	x8, [x1]
  40305c:	cbnz	x8, 40301c <feof@plt+0x137c>
  403060:	ret
  403064:	str	w9, [x2]
  403068:	ret
  40306c:	sub	sp, sp, #0x30
  403070:	stp	x29, x30, [sp, #16]
  403074:	stp	x20, x19, [sp, #32]
  403078:	add	x29, sp, #0x10
  40307c:	stur	wzr, [x29, #-4]
  403080:	ldr	x8, [x0]
  403084:	str	x8, [sp]
  403088:	cbz	x8, 4030b0 <feof@plt+0x1410>
  40308c:	mov	w19, w1
  403090:	mov	x20, x0
  403094:	mov	x1, sp
  403098:	sub	x2, x29, #0x4
  40309c:	mov	x0, x20
  4030a0:	mov	w3, w19
  4030a4:	bl	40257c <feof@plt+0x8dc>
  4030a8:	ldr	x8, [sp]
  4030ac:	cbnz	x8, 403094 <feof@plt+0x13f4>
  4030b0:	ldp	x20, x19, [sp, #32]
  4030b4:	ldp	x29, x30, [sp, #16]
  4030b8:	add	sp, sp, #0x30
  4030bc:	ret
  4030c0:	ldr	x8, [sp]
  4030c4:	stp	w1, w2, [x0, #8]
  4030c8:	stp	w3, w4, [x0, #16]
  4030cc:	stp	w7, w5, [x0, #36]
  4030d0:	str	w6, [x0, #32]
  4030d4:	str	x8, [x0, #24]
  4030d8:	str	xzr, [x0]
  4030dc:	ret
  4030e0:	ldr	x0, [x0, #24]
  4030e4:	cbz	x0, 4030ec <feof@plt+0x144c>
  4030e8:	b	401960 <free@plt>
  4030ec:	ret
  4030f0:	stp	xzr, xzr, [x0]
  4030f4:	str	wzr, [x0, #16]
  4030f8:	ret
  4030fc:	stp	x29, x30, [sp, #-32]!
  403100:	stp	x20, x19, [sp, #16]
  403104:	ldr	x20, [x0]
  403108:	mov	x29, sp
  40310c:	cbz	x20, 403140 <feof@plt+0x14a0>
  403110:	mov	x19, x0
  403114:	b	403128 <feof@plt+0x1488>
  403118:	mov	x0, x20
  40311c:	bl	40b99c <_ZdlPv@@Base>
  403120:	ldr	x20, [x19]
  403124:	cbz	x20, 403140 <feof@plt+0x14a0>
  403128:	ldr	x8, [x20]
  40312c:	str	x8, [x19]
  403130:	ldr	x0, [x20, #24]
  403134:	cbz	x0, 403118 <feof@plt+0x1478>
  403138:	bl	401960 <free@plt>
  40313c:	b	403118 <feof@plt+0x1478>
  403140:	ldp	x20, x19, [sp, #16]
  403144:	ldp	x29, x30, [sp], #32
  403148:	ret
  40314c:	sub	sp, sp, #0x70
  403150:	stp	x29, x30, [sp, #48]
  403154:	stp	x24, x23, [sp, #64]
  403158:	stp	x22, x21, [sp, #80]
  40315c:	stp	x20, x19, [sp, #96]
  403160:	add	x29, sp, #0x30
  403164:	adrp	x22, 422000 <_Znam@GLIBCXX_3.4>
  403168:	ldr	w8, [x22, #584]
  40316c:	cmp	w8, w1
  403170:	b.eq	4032e4 <feof@plt+0x1644>  // b.none
  403174:	mov	w19, w1
  403178:	mov	x20, x0
  40317c:	cmp	w8, #0x1
  403180:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403184:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403188:	b.lt	40319c <feof@plt+0x14fc>  // b.tstop
  40318c:	ldr	x0, [x23, #3808]
  403190:	bl	401a20 <unlink@plt>
  403194:	ldr	x0, [x24, #3816]
  403198:	bl	401a20 <unlink@plt>
  40319c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031a0:	ldrb	w8, [x8, #3824]
  4031a4:	cmp	w8, #0x1
  4031a8:	b.eq	403324 <feof@plt+0x1684>  // b.none
  4031ac:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031b0:	ldr	x2, [x8, #3832]
  4031b4:	ldr	x3, [x24, #3816]
  4031b8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4031bc:	add	x0, x0, #0xdd2
  4031c0:	mov	w1, w19
  4031c4:	bl	4022ec <feof@plt+0x64c>
  4031c8:	mov	x21, x0
  4031cc:	cbnz	x0, 403214 <feof@plt+0x1574>
  4031d0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  4031d4:	add	x1, x1, #0xdea
  4031d8:	sub	x0, x29, #0x10
  4031dc:	bl	405b04 <feof@plt+0x3e64>
  4031e0:	bl	401b20 <__errno_location@plt>
  4031e4:	ldr	w0, [x0]
  4031e8:	bl	4019d0 <strerror@plt>
  4031ec:	mov	x1, x0
  4031f0:	add	x0, sp, #0x10
  4031f4:	bl	405b04 <feof@plt+0x3e64>
  4031f8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4031fc:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403200:	add	x0, x0, #0xf32
  403204:	add	x3, x3, #0xf78
  403208:	sub	x1, x29, #0x10
  40320c:	add	x2, sp, #0x10
  403210:	bl	405dbc <feof@plt+0x411c>
  403214:	mov	w1, #0x1                   	// #1
  403218:	mov	x0, x21
  40321c:	bl	4021c8 <feof@plt+0x528>
  403220:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  403224:	ldr	w8, [x8, #592]
  403228:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40322c:	ldr	x10, [x20]
  403230:	ldr	x1, [x9, #3840]
  403234:	lsl	w9, w8, #3
  403238:	sub	w9, w9, w8
  40323c:	cbnz	x10, 403308 <feof@plt+0x1668>
  403240:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  403244:	ldr	w5, [x10, #588]
  403248:	adrp	x11, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40324c:	ldr	x6, [x11, #3848]
  403250:	ldr	x7, [x23, #3808]
  403254:	ldr	x10, [x24, #3816]
  403258:	mul	w9, w5, w9
  40325c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403260:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  403264:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2658>
  403268:	sdiv	w3, w9, w8
  40326c:	add	x0, x0, #0xdf7
  403270:	add	x2, x2, #0x2f1
  403274:	add	x4, x4, #0x13
  403278:	str	x10, [sp]
  40327c:	bl	4022ec <feof@plt+0x64c>
  403280:	mov	x20, x0
  403284:	cbnz	x0, 4032cc <feof@plt+0x162c>
  403288:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  40328c:	add	x1, x1, #0xdea
  403290:	sub	x0, x29, #0x10
  403294:	bl	405b04 <feof@plt+0x3e64>
  403298:	bl	401b20 <__errno_location@plt>
  40329c:	ldr	w0, [x0]
  4032a0:	bl	4019d0 <strerror@plt>
  4032a4:	mov	x1, x0
  4032a8:	add	x0, sp, #0x10
  4032ac:	bl	405b04 <feof@plt+0x3e64>
  4032b0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4032b4:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4032b8:	add	x0, x0, #0xf32
  4032bc:	add	x3, x3, #0xf78
  4032c0:	sub	x1, x29, #0x10
  4032c4:	add	x2, sp, #0x10
  4032c8:	bl	405dbc <feof@plt+0x411c>
  4032cc:	mov	w1, #0x1                   	// #1
  4032d0:	mov	x0, x20
  4032d4:	bl	4021c8 <feof@plt+0x528>
  4032d8:	mov	x0, x20
  4032dc:	bl	401960 <free@plt>
  4032e0:	str	w19, [x22, #584]
  4032e4:	ldp	x20, x19, [sp, #96]
  4032e8:	ldp	x22, x21, [sp, #80]
  4032ec:	ldp	x24, x23, [sp, #64]
  4032f0:	ldp	x29, x30, [sp, #48]
  4032f4:	mov	w0, wzr
  4032f8:	add	sp, sp, #0x70
  4032fc:	ret
  403300:	ldr	x10, [x10]
  403304:	cbz	x10, 403240 <feof@plt+0x15a0>
  403308:	ldr	w11, [x10, #40]
  40330c:	cmp	w11, w19
  403310:	b.ne	403300 <feof@plt+0x1660>  // b.any
  403314:	ldr	w11, [x10, #16]
  403318:	cmp	w11, w9
  40331c:	csel	w9, w11, w9, gt
  403320:	b	403300 <feof@plt+0x1660>
  403324:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403328:	ldr	x0, [x21, #3752]
  40332c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403330:	add	x1, x1, #0xdcc
  403334:	mov	w2, w19
  403338:	bl	4018e0 <fprintf@plt>
  40333c:	ldr	x0, [x21, #3752]
  403340:	bl	401af0 <fflush@plt>
  403344:	b	4031ac <feof@plt+0x150c>
  403348:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  40334c:	ldr	w9, [x8, #592]
  403350:	ldr	x8, [x0]
  403354:	lsl	w10, w9, #3
  403358:	sub	w0, w10, w9
  40335c:	cbnz	x8, 40336c <feof@plt+0x16cc>
  403360:	ret
  403364:	ldr	x8, [x8]
  403368:	cbz	x8, 403360 <feof@plt+0x16c0>
  40336c:	ldr	w9, [x8, #40]
  403370:	cmp	w9, w1
  403374:	b.ne	403364 <feof@plt+0x16c4>  // b.any
  403378:	ldr	w9, [x8, #16]
  40337c:	cmp	w9, w0
  403380:	csel	w0, w9, w0, gt
  403384:	b	403364 <feof@plt+0x16c4>
  403388:	cmp	w0, w1
  40338c:	csel	w0, w0, w1, lt  // lt = tstop
  403390:	ret
  403394:	cmp	w0, w1
  403398:	csel	w0, w0, w1, gt
  40339c:	ret
  4033a0:	sub	sp, sp, #0x80
  4033a4:	stp	x29, x30, [sp, #48]
  4033a8:	stp	x26, x25, [sp, #64]
  4033ac:	stp	x24, x23, [sp, #80]
  4033b0:	stp	x22, x21, [sp, #96]
  4033b4:	stp	x20, x19, [sp, #112]
  4033b8:	add	x29, sp, #0x30
  4033bc:	ldr	w8, [x1, #8]
  4033c0:	cmn	w8, #0x1
  4033c4:	b.eq	403500 <feof@plt+0x1860>  // b.none
  4033c8:	ldp	w13, w12, [x1, #12]
  4033cc:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  4033d0:	adrp	x11, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4033d4:	ldr	w22, [x9, #588]
  4033d8:	ldr	w9, [x11, #3856]
  4033dc:	ldr	w14, [x1, #20]
  4033e0:	cmp	w8, w12
  4033e4:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  4033e8:	csel	w11, w8, w12, lt  // lt = tstop
  4033ec:	csel	w23, w8, w12, gt
  4033f0:	mov	w8, #0x8e39                	// #36409
  4033f4:	movk	w8, #0x38e3, lsl #16
  4033f8:	ldr	w24, [x10, #592]
  4033fc:	mul	w9, w9, w22
  403400:	smull	x8, w9, w8
  403404:	cmp	w13, w14
  403408:	lsr	x10, x8, #63
  40340c:	asr	x8, x8, #36
  403410:	mov	x19, x1
  403414:	csel	w9, w13, w14, lt  // lt = tstop
  403418:	add	w26, w8, w10
  40341c:	ldr	w1, [x1, #40]
  403420:	mul	w8, w11, w22
  403424:	sdiv	w8, w8, w24
  403428:	mul	w9, w9, w22
  40342c:	bic	w20, w8, w8, asr #31
  403430:	sdiv	w8, w9, w24
  403434:	add	w8, w8, w26
  403438:	csel	w25, w13, w14, gt
  40343c:	bic	w21, w8, w8, asr #31
  403440:	bl	40314c <feof@plt+0x14ac>
  403444:	mul	w8, w25, w22
  403448:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40344c:	sdiv	w8, w8, w24
  403450:	mul	w9, w23, w22
  403454:	ldr	x11, [x19, #24]
  403458:	ldr	x6, [x10, #3808]
  40345c:	add	w8, w26, w8
  403460:	sdiv	w9, w9, w24
  403464:	sub	w8, w8, w21
  403468:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40346c:	sub	w9, w9, w20
  403470:	add	w5, w8, #0x2
  403474:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x1658>
  403478:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  40347c:	add	x1, x1, #0x2f1
  403480:	add	w4, w9, #0x1
  403484:	add	x8, x8, #0xecc
  403488:	add	x0, x0, #0xe8b
  40348c:	mov	w2, w20
  403490:	mov	w3, w21
  403494:	mov	x7, x1
  403498:	stp	x8, x11, [sp]
  40349c:	bl	4022ec <feof@plt+0x64c>
  4034a0:	mov	x19, x0
  4034a4:	cbnz	x0, 4034ec <feof@plt+0x184c>
  4034a8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  4034ac:	add	x1, x1, #0xdea
  4034b0:	sub	x0, x29, #0x10
  4034b4:	bl	405b04 <feof@plt+0x3e64>
  4034b8:	bl	401b20 <__errno_location@plt>
  4034bc:	ldr	w0, [x0]
  4034c0:	bl	4019d0 <strerror@plt>
  4034c4:	mov	x1, x0
  4034c8:	add	x0, sp, #0x10
  4034cc:	bl	405b04 <feof@plt+0x3e64>
  4034d0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4034d4:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4034d8:	add	x0, x0, #0xf32
  4034dc:	add	x3, x3, #0xf78
  4034e0:	sub	x1, x29, #0x10
  4034e4:	add	x2, sp, #0x10
  4034e8:	bl	405dbc <feof@plt+0x411c>
  4034ec:	mov	x0, x19
  4034f0:	mov	w1, wzr
  4034f4:	bl	4021c8 <feof@plt+0x528>
  4034f8:	mov	x0, x19
  4034fc:	bl	401960 <free@plt>
  403500:	ldp	x20, x19, [sp, #112]
  403504:	ldp	x22, x21, [sp, #96]
  403508:	ldp	x24, x23, [sp, #80]
  40350c:	ldp	x26, x25, [sp, #64]
  403510:	ldp	x29, x30, [sp, #48]
  403514:	add	sp, sp, #0x80
  403518:	ret
  40351c:	stp	x29, x30, [sp, #-96]!
  403520:	str	x27, [sp, #16]
  403524:	stp	x26, x25, [sp, #32]
  403528:	stp	x24, x23, [sp, #48]
  40352c:	stp	x22, x21, [sp, #64]
  403530:	stp	x20, x19, [sp, #80]
  403534:	mov	x29, sp
  403538:	ldr	x27, [x29, #96]
  40353c:	mov	x19, x0
  403540:	mov	w0, #0x30                  	// #48
  403544:	mov	w20, w7
  403548:	mov	w21, w6
  40354c:	mov	w22, w5
  403550:	mov	w23, w4
  403554:	mov	w24, w3
  403558:	mov	w25, w2
  40355c:	mov	w26, w1
  403560:	bl	40b8f8 <_Znwm@@Base>
  403564:	stp	w26, w25, [x0, #8]
  403568:	stp	w24, w23, [x0, #16]
  40356c:	stp	w20, w22, [x0, #36]
  403570:	str	w21, [x0, #32]
  403574:	str	x27, [x0, #24]
  403578:	str	xzr, [x0]
  40357c:	ldr	x8, [x19]
  403580:	cbz	x8, 403590 <feof@plt+0x18f0>
  403584:	ldr	x8, [x19, #8]!
  403588:	str	x0, [x8]
  40358c:	b	403594 <feof@plt+0x18f4>
  403590:	str	x0, [x19], #8
  403594:	str	x0, [x19]
  403598:	ldp	x20, x19, [sp, #80]
  40359c:	ldp	x22, x21, [sp, #64]
  4035a0:	ldp	x24, x23, [sp, #48]
  4035a4:	ldp	x26, x25, [sp, #32]
  4035a8:	ldr	x27, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #96
  4035b0:	ret
  4035b4:	stp	x29, x30, [sp, #-32]!
  4035b8:	stp	x20, x19, [sp, #16]
  4035bc:	mov	x29, sp
  4035c0:	ldr	x20, [x0]
  4035c4:	cbz	x20, 4035e0 <feof@plt+0x1940>
  4035c8:	mov	x19, x0
  4035cc:	mov	x0, x19
  4035d0:	mov	x1, x20
  4035d4:	bl	4033a0 <feof@plt+0x1700>
  4035d8:	ldr	x20, [x20]
  4035dc:	cbnz	x20, 4035cc <feof@plt+0x192c>
  4035e0:	ldp	x20, x19, [sp, #16]
  4035e4:	ldp	x29, x30, [sp], #32
  4035e8:	ret
  4035ec:	sub	sp, sp, #0x50
  4035f0:	stp	x29, x30, [sp, #32]
  4035f4:	stp	x22, x21, [sp, #48]
  4035f8:	stp	x20, x19, [sp, #64]
  4035fc:	add	x29, sp, #0x20
  403600:	add	w8, w0, #0x2
  403604:	mov	w19, w0
  403608:	sbfiz	x0, x8, #3, #32
  40360c:	mov	x22, x2
  403610:	mov	x21, x1
  403614:	bl	401bd0 <malloc@plt>
  403618:	mov	x20, x0
  40361c:	cbz	x0, 403638 <feof@plt+0x1998>
  403620:	cmp	w19, #0x1
  403624:	b.lt	403684 <feof@plt+0x19e4>  // b.tstop
  403628:	ldr	x8, [x21]
  40362c:	str	x8, [x20]
  403630:	mov	w8, #0x1                   	// #1
  403634:	b	403688 <feof@plt+0x19e8>
  403638:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  40363c:	add	x1, x1, #0xef9
  403640:	add	x0, sp, #0x10
  403644:	bl	405b04 <feof@plt+0x3e64>
  403648:	bl	401b20 <__errno_location@plt>
  40364c:	ldr	w0, [x0]
  403650:	bl	4019d0 <strerror@plt>
  403654:	mov	x1, x0
  403658:	mov	x0, sp
  40365c:	bl	405b04 <feof@plt+0x3e64>
  403660:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403664:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403668:	add	x0, x0, #0xf32
  40366c:	add	x3, x3, #0xf78
  403670:	add	x1, sp, #0x10
  403674:	mov	x2, sp
  403678:	bl	405dbc <feof@plt+0x411c>
  40367c:	cmp	w19, #0x1
  403680:	b.ge	403628 <feof@plt+0x1988>  // b.tcont
  403684:	mov	w8, wzr
  403688:	cmp	w8, w19
  40368c:	str	x22, [x20, w8, uxtw #3]
  403690:	b.ge	4036b8 <feof@plt+0x1a18>  // b.tcont
  403694:	lsl	x9, x8, #3
  403698:	mvn	w8, w8
  40369c:	add	w8, w8, w19
  4036a0:	add	x10, x9, x20
  4036a4:	lsl	x8, x8, #3
  4036a8:	add	x1, x21, x9
  4036ac:	add	x0, x10, #0x8
  4036b0:	add	x2, x8, #0x8
  4036b4:	bl	401860 <memcpy@plt>
  4036b8:	add	w8, w19, #0x1
  4036bc:	str	xzr, [x20, w8, sxtw #3]
  4036c0:	mov	x0, x20
  4036c4:	ldp	x20, x19, [sp, #64]
  4036c8:	ldp	x22, x21, [sp, #48]
  4036cc:	ldp	x29, x30, [sp, #32]
  4036d0:	add	sp, sp, #0x50
  4036d4:	ret
  4036d8:	sub	sp, sp, #0x50
  4036dc:	stp	x29, x30, [sp, #32]
  4036e0:	stp	x22, x21, [sp, #48]
  4036e4:	stp	x20, x19, [sp, #64]
  4036e8:	add	x29, sp, #0x20
  4036ec:	add	w8, w0, #0x2
  4036f0:	mov	w19, w0
  4036f4:	sbfiz	x0, x8, #3, #32
  4036f8:	mov	x20, x2
  4036fc:	mov	x22, x1
  403700:	bl	401bd0 <malloc@plt>
  403704:	mov	x21, x0
  403708:	cbz	x0, 403750 <feof@plt+0x1ab0>
  40370c:	cmp	w19, #0x1
  403710:	b.lt	403728 <feof@plt+0x1a88>  // b.tstop
  403714:	mov	w8, w19
  403718:	lsl	x2, x8, #3
  40371c:	mov	x0, x21
  403720:	mov	x1, x22
  403724:	bl	401860 <memcpy@plt>
  403728:	mov	x0, x20
  40372c:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  403730:	add	x8, x21, w19, sxtw #3
  403734:	stp	x0, xzr, [x8]
  403738:	mov	x0, x21
  40373c:	ldp	x20, x19, [sp, #64]
  403740:	ldp	x22, x21, [sp, #48]
  403744:	ldp	x29, x30, [sp, #32]
  403748:	add	sp, sp, #0x50
  40374c:	ret
  403750:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403754:	add	x1, x1, #0xef9
  403758:	add	x0, sp, #0x10
  40375c:	bl	405b04 <feof@plt+0x3e64>
  403760:	bl	401b20 <__errno_location@plt>
  403764:	ldr	w0, [x0]
  403768:	bl	4019d0 <strerror@plt>
  40376c:	mov	x1, x0
  403770:	mov	x0, sp
  403774:	bl	405b04 <feof@plt+0x3e64>
  403778:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  40377c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403780:	add	x0, x0, #0xf32
  403784:	add	x3, x3, #0xf78
  403788:	add	x1, sp, #0x10
  40378c:	mov	x2, sp
  403790:	bl	405dbc <feof@plt+0x411c>
  403794:	cmp	w19, #0x1
  403798:	b.ge	403714 <feof@plt+0x1a74>  // b.tcont
  40379c:	b	403728 <feof@plt+0x1a88>
  4037a0:	stp	x29, x30, [sp, #-48]!
  4037a4:	stp	x22, x21, [sp, #16]
  4037a8:	stp	x20, x19, [sp, #32]
  4037ac:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037b0:	ldr	x8, [x21, #3752]
  4037b4:	mov	x19, x1
  4037b8:	mov	w20, w0
  4037bc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  4037c0:	add	x1, x1, #0xf00
  4037c4:	mov	x0, x8
  4037c8:	mov	w2, w20
  4037cc:	mov	x29, sp
  4037d0:	bl	4018e0 <fprintf@plt>
  4037d4:	ldr	x1, [x21, #3752]
  4037d8:	cmp	w20, #0x1
  4037dc:	b.lt	403808 <feof@plt+0x1b68>  // b.tstop
  4037e0:	mov	w22, w20
  4037e4:	adrp	x20, 40d000 <_ZdlPvm@@Base+0x1658>
  4037e8:	add	x20, x20, #0xf10
  4037ec:	ldr	x2, [x19], #8
  4037f0:	mov	x0, x1
  4037f4:	mov	x1, x20
  4037f8:	bl	4018e0 <fprintf@plt>
  4037fc:	ldr	x1, [x21, #3752]
  403800:	subs	x22, x22, #0x1
  403804:	b.ne	4037ec <feof@plt+0x1b4c>  // b.any
  403808:	ldp	x20, x19, [sp, #32]
  40380c:	ldp	x22, x21, [sp, #16]
  403810:	mov	w0, #0xa                   	// #10
  403814:	ldp	x29, x30, [sp], #48
  403818:	b	401aa0 <fputc@plt>
  40381c:	ret
  403820:	sub	sp, sp, #0x70
  403824:	stp	x29, x30, [sp, #48]
  403828:	str	x23, [sp, #64]
  40382c:	stp	x22, x21, [sp, #80]
  403830:	stp	x20, x19, [sp, #96]
  403834:	add	x29, sp, #0x30
  403838:	mov	x20, x0
  40383c:	add	x0, x29, #0x18
  403840:	mov	x22, x3
  403844:	mov	w19, w1
  403848:	bl	4018a0 <pipe@plt>
  40384c:	tbnz	w0, #31, 4038c8 <feof@plt+0x1c28>
  403850:	bl	401b60 <fork@plt>
  403854:	tbnz	w0, #31, 403914 <feof@plt+0x1c74>
  403858:	ldr	w1, [x29, #24]
  40385c:	mov	w21, w0
  403860:	cbz	w0, 403a54 <feof@plt+0x1db4>
  403864:	mov	w0, w1
  403868:	bl	401ba0 <close@plt>
  40386c:	tbz	w0, #31, 4038b4 <feof@plt+0x1c14>
  403870:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403874:	add	x1, x1, #0xf1e
  403878:	sub	x0, x29, #0x10
  40387c:	bl	405b04 <feof@plt+0x3e64>
  403880:	bl	401b20 <__errno_location@plt>
  403884:	ldr	w0, [x0]
  403888:	bl	4019d0 <strerror@plt>
  40388c:	mov	x1, x0
  403890:	add	x0, sp, #0x10
  403894:	bl	405b04 <feof@plt+0x3e64>
  403898:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  40389c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038a0:	add	x0, x0, #0xf32
  4038a4:	add	x3, x3, #0xf78
  4038a8:	sub	x1, x29, #0x10
  4038ac:	add	x2, sp, #0x10
  4038b0:	bl	405dbc <feof@plt+0x411c>
  4038b4:	ldr	w23, [x29, #28]
  4038b8:	cmp	w23, #0x1
  4038bc:	b.ne	403920 <feof@plt+0x1c80>  // b.any
  4038c0:	mov	w22, #0x1                   	// #1
  4038c4:	b	40393c <feof@plt+0x1c9c>
  4038c8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  4038cc:	add	x1, x1, #0xf14
  4038d0:	sub	x0, x29, #0x10
  4038d4:	bl	405b04 <feof@plt+0x3e64>
  4038d8:	bl	401b20 <__errno_location@plt>
  4038dc:	ldr	w0, [x0]
  4038e0:	bl	4019d0 <strerror@plt>
  4038e4:	mov	x1, x0
  4038e8:	add	x0, sp, #0x10
  4038ec:	bl	405b04 <feof@plt+0x3e64>
  4038f0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4038f4:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038f8:	add	x0, x0, #0xf32
  4038fc:	add	x3, x3, #0xf78
  403900:	sub	x1, x29, #0x10
  403904:	add	x2, sp, #0x10
  403908:	bl	405dbc <feof@plt+0x411c>
  40390c:	bl	401b60 <fork@plt>
  403910:	tbz	w0, #31, 403858 <feof@plt+0x1bb8>
  403914:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403918:	add	x1, x1, #0xf19
  40391c:	b	40399c <feof@plt+0x1cfc>
  403920:	mov	w0, #0x1                   	// #1
  403924:	bl	401b30 <dup@plt>
  403928:	mov	w22, w0
  40392c:	tbnz	w0, #31, 4039f4 <feof@plt+0x1d54>
  403930:	mov	w0, #0x1                   	// #1
  403934:	mov	w1, w23
  403938:	bl	403b54 <feof@plt+0x1eb4>
  40393c:	str	w22, [x29, #28]
  403940:	str	wzr, [sp, #16]
  403944:	ldr	x8, [x20]
  403948:	cmp	w19, #0x0
  40394c:	cset	w19, eq  // eq = none
  403950:	stur	x8, [x29, #-16]
  403954:	cbz	x8, 403978 <feof@plt+0x1cd8>
  403958:	sub	x1, x29, #0x10
  40395c:	add	x2, sp, #0x10
  403960:	mov	x0, x20
  403964:	mov	w3, w19
  403968:	bl	40257c <feof@plt+0x8dc>
  40396c:	ldur	x8, [x29, #-16]
  403970:	cbnz	x8, 403958 <feof@plt+0x1cb8>
  403974:	ldr	w22, [x29, #28]
  403978:	mov	w0, #0x1                   	// #1
  40397c:	mov	w1, w22
  403980:	bl	403b54 <feof@plt+0x1eb4>
  403984:	mov	x0, sp
  403988:	bl	4019a0 <wait@plt>
  40398c:	cmp	w0, w21
  403990:	b.eq	4039d8 <feof@plt+0x1d38>  // b.none
  403994:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403998:	add	x1, x1, #0xf39
  40399c:	sub	x0, x29, #0x10
  4039a0:	bl	405b04 <feof@plt+0x3e64>
  4039a4:	bl	401b20 <__errno_location@plt>
  4039a8:	ldr	w0, [x0]
  4039ac:	bl	4019d0 <strerror@plt>
  4039b0:	mov	x1, x0
  4039b4:	add	x0, sp, #0x10
  4039b8:	bl	405b04 <feof@plt+0x3e64>
  4039bc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4039c0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039c4:	add	x0, x0, #0xf32
  4039c8:	add	x3, x3, #0xf78
  4039cc:	sub	x1, x29, #0x10
  4039d0:	add	x2, sp, #0x10
  4039d4:	bl	405dbc <feof@plt+0x411c>
  4039d8:	ldp	x20, x19, [sp, #96]
  4039dc:	ldp	x22, x21, [sp, #80]
  4039e0:	ldr	x23, [sp, #64]
  4039e4:	ldp	x29, x30, [sp, #48]
  4039e8:	mov	w0, wzr
  4039ec:	add	sp, sp, #0x70
  4039f0:	ret
  4039f4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039f8:	ldr	x0, [x8, #3752]
  4039fc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  403a00:	add	x1, x1, #0x6f
  403a04:	mov	w2, #0x1                   	// #1
  403a08:	bl	4018e0 <fprintf@plt>
  403a0c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  403a10:	add	x1, x1, #0x96
  403a14:	sub	x0, x29, #0x10
  403a18:	bl	405b04 <feof@plt+0x3e64>
  403a1c:	bl	401b20 <__errno_location@plt>
  403a20:	ldr	w0, [x0]
  403a24:	bl	4019d0 <strerror@plt>
  403a28:	mov	x1, x0
  403a2c:	add	x0, sp, #0x10
  403a30:	bl	405b04 <feof@plt+0x3e64>
  403a34:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403a38:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a3c:	add	x0, x0, #0xf32
  403a40:	add	x3, x3, #0xf78
  403a44:	sub	x1, x29, #0x10
  403a48:	add	x2, sp, #0x10
  403a4c:	bl	405dbc <feof@plt+0x411c>
  403a50:	b	403930 <feof@plt+0x1c90>
  403a54:	mov	w0, wzr
  403a58:	bl	403b54 <feof@plt+0x1eb4>
  403a5c:	ldr	w0, [x29, #28]
  403a60:	bl	401ba0 <close@plt>
  403a64:	tbz	w0, #31, 403aac <feof@plt+0x1e0c>
  403a68:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403a6c:	add	x1, x1, #0xf1e
  403a70:	sub	x0, x29, #0x10
  403a74:	bl	405b04 <feof@plt+0x3e64>
  403a78:	bl	401b20 <__errno_location@plt>
  403a7c:	ldr	w0, [x0]
  403a80:	bl	4019d0 <strerror@plt>
  403a84:	mov	x1, x0
  403a88:	add	x0, sp, #0x10
  403a8c:	bl	405b04 <feof@plt+0x3e64>
  403a90:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403a94:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a98:	add	x0, x0, #0xf32
  403a9c:	add	x3, x3, #0xf78
  403aa0:	sub	x1, x29, #0x10
  403aa4:	add	x2, sp, #0x10
  403aa8:	bl	405dbc <feof@plt+0x411c>
  403aac:	cmp	w19, #0x1
  403ab0:	b.ne	403aec <feof@plt+0x1e4c>  // b.any
  403ab4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ab8:	ldr	x0, [x8, #3832]
  403abc:	mov	w1, #0x180                 	// #384
  403ac0:	bl	401a10 <creat@plt>
  403ac4:	mov	w1, w0
  403ac8:	mov	w0, #0x1                   	// #1
  403acc:	bl	403b54 <feof@plt+0x1eb4>
  403ad0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ad4:	ldr	x0, [x8, #3888]
  403ad8:	mov	w1, #0x180                 	// #384
  403adc:	bl	401a10 <creat@plt>
  403ae0:	mov	w1, w0
  403ae4:	mov	w0, #0x2                   	// #2
  403ae8:	bl	403b54 <feof@plt+0x1eb4>
  403aec:	ldr	x0, [x22]
  403af0:	mov	x1, x22
  403af4:	bl	401880 <execvp@plt>
  403af8:	ldr	x1, [x22]
  403afc:	sub	x0, x29, #0x10
  403b00:	bl	405b04 <feof@plt+0x3e64>
  403b04:	bl	401b20 <__errno_location@plt>
  403b08:	ldr	w0, [x0]
  403b0c:	bl	4019d0 <strerror@plt>
  403b10:	mov	x1, x0
  403b14:	add	x0, sp, #0x10
  403b18:	bl	405b04 <feof@plt+0x3e64>
  403b1c:	mov	x0, sp
  403b20:	mov	x1, xzr
  403b24:	bl	405b04 <feof@plt+0x3e64>
  403b28:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403b2c:	add	x0, x0, #0xf24
  403b30:	sub	x1, x29, #0x10
  403b34:	add	x2, sp, #0x10
  403b38:	mov	x3, sp
  403b3c:	bl	405d54 <feof@plt+0x40b4>
  403b40:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b44:	ldr	x0, [x8, #3752]
  403b48:	bl	401af0 <fflush@plt>
  403b4c:	mov	w0, #0x1                   	// #1
  403b50:	bl	401c30 <exit@plt>
  403b54:	sub	sp, sp, #0x50
  403b58:	stp	x29, x30, [sp, #32]
  403b5c:	str	x21, [sp, #48]
  403b60:	stp	x20, x19, [sp, #64]
  403b64:	add	x29, sp, #0x20
  403b68:	cmp	w0, w1
  403b6c:	b.eq	403bd8 <feof@plt+0x1f38>  // b.none
  403b70:	mov	w20, w0
  403b74:	mov	w19, w1
  403b78:	mov	w0, w1
  403b7c:	mov	w1, w20
  403b80:	bl	4018b0 <dup2@plt>
  403b84:	tbnz	w0, #31, 403bec <feof@plt+0x1f4c>
  403b88:	mov	w0, w19
  403b8c:	bl	401ba0 <close@plt>
  403b90:	tbz	w0, #31, 403bd8 <feof@plt+0x1f38>
  403b94:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403b98:	add	x1, x1, #0xf1e
  403b9c:	add	x0, sp, #0x10
  403ba0:	bl	405b04 <feof@plt+0x3e64>
  403ba4:	bl	401b20 <__errno_location@plt>
  403ba8:	ldr	w0, [x0]
  403bac:	bl	4019d0 <strerror@plt>
  403bb0:	mov	x1, x0
  403bb4:	mov	x0, sp
  403bb8:	bl	405b04 <feof@plt+0x3e64>
  403bbc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403bc0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bc4:	add	x0, x0, #0xf32
  403bc8:	add	x3, x3, #0xf78
  403bcc:	add	x1, sp, #0x10
  403bd0:	mov	x2, sp
  403bd4:	bl	405dbc <feof@plt+0x411c>
  403bd8:	ldp	x20, x19, [sp, #64]
  403bdc:	ldr	x21, [sp, #48]
  403be0:	ldp	x29, x30, [sp, #32]
  403be4:	add	sp, sp, #0x50
  403be8:	ret
  403bec:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bf0:	ldr	x0, [x21, #3752]
  403bf4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  403bf8:	add	x1, x1, #0x1a
  403bfc:	mov	w2, w20
  403c00:	mov	w3, w19
  403c04:	bl	4018e0 <fprintf@plt>
  403c08:	cmp	w19, #0x1
  403c0c:	b.eq	403c58 <feof@plt+0x1fb8>  // b.none
  403c10:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  403c14:	add	x1, x1, #0x6a
  403c18:	add	x0, sp, #0x10
  403c1c:	bl	405b04 <feof@plt+0x3e64>
  403c20:	bl	401b20 <__errno_location@plt>
  403c24:	ldr	w0, [x0]
  403c28:	bl	4019d0 <strerror@plt>
  403c2c:	mov	x1, x0
  403c30:	mov	x0, sp
  403c34:	bl	405b04 <feof@plt+0x3e64>
  403c38:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  403c3c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c40:	add	x0, x0, #0xf32
  403c44:	add	x3, x3, #0xf78
  403c48:	add	x1, sp, #0x10
  403c4c:	mov	x2, sp
  403c50:	bl	405dbc <feof@plt+0x411c>
  403c54:	b	403b88 <feof@plt+0x1ee8>
  403c58:	ldr	x0, [x21, #3752]
  403c5c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  403c60:	add	x1, x1, #0x3b
  403c64:	mov	w2, w20
  403c68:	bl	4018e0 <fprintf@plt>
  403c6c:	b	403c10 <feof@plt+0x1f70>
  403c70:	sub	sp, sp, #0x60
  403c74:	stp	x29, x30, [sp, #16]
  403c78:	stp	x26, x25, [sp, #32]
  403c7c:	stp	x24, x23, [sp, #48]
  403c80:	stp	x22, x21, [sp, #64]
  403c84:	stp	x20, x19, [sp, #80]
  403c88:	add	x29, sp, #0x10
  403c8c:	mov	x19, x0
  403c90:	mov	x0, sp
  403c94:	mov	x21, x2
  403c98:	mov	w20, w1
  403c9c:	bl	40c4f4 <_ZdlPvm@@Base+0xb4c>
  403ca0:	cmp	w20, #0x1
  403ca4:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ca8:	b.lt	403d00 <feof@plt+0x2060>  // b.tstop
  403cac:	ldrb	w8, [x23, #3912]
  403cb0:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  403cb4:	adrp	x10, 40e000 <_ZdlPvm@@Base+0x2658>
  403cb8:	add	x9, x9, #0x9a
  403cbc:	add	x10, x10, #0xa1
  403cc0:	cmp	w8, #0x0
  403cc4:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  403cc8:	mov	w24, w20
  403ccc:	csel	x25, x10, x9, ne  // ne = any
  403cd0:	add	x22, x22, #0xa9
  403cd4:	mov	x26, x21
  403cd8:	b	403ce8 <feof@plt+0x2048>
  403cdc:	subs	x24, x24, #0x1
  403ce0:	add	x26, x26, #0x8
  403ce4:	b.eq	403d00 <feof@plt+0x2060>  // b.none
  403ce8:	ldr	x0, [x26]
  403cec:	mov	x1, x22
  403cf0:	bl	401bb0 <strcmp@plt>
  403cf4:	cbnz	w0, 403cdc <feof@plt+0x203c>
  403cf8:	str	x25, [x26]
  403cfc:	b	403cdc <feof@plt+0x203c>
  403d00:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d04:	ldrsw	x8, [x8, #3896]
  403d08:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  403d0c:	add	x9, x9, #0xae
  403d10:	add	x1, x21, x8, lsl #3
  403d14:	sub	w20, w20, w8
  403d18:	str	x9, [x1]
  403d1c:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403d20:	add	x2, x2, #0xf3e
  403d24:	mov	w0, w20
  403d28:	bl	4035ec <feof@plt+0x194c>
  403d2c:	mov	x21, x0
  403d30:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403d34:	add	x1, x1, #0xf41
  403d38:	mov	x0, sp
  403d3c:	bl	40c720 <_ZdlPvm@@Base+0xd78>
  403d40:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d44:	ldr	x1, [x8, #3904]
  403d48:	mov	x0, sp
  403d4c:	bl	40c8f4 <_ZdlPvm@@Base+0xf4c>
  403d50:	ldp	w8, w9, [sp, #8]
  403d54:	cmp	w8, w9
  403d58:	b.lt	403d68 <feof@plt+0x20c8>  // b.tstop
  403d5c:	mov	x0, sp
  403d60:	bl	40c85c <_ZdlPvm@@Base+0xeb4>
  403d64:	ldr	w8, [sp, #8]
  403d68:	ldr	x9, [sp]
  403d6c:	add	w10, w8, #0x1
  403d70:	str	w10, [sp, #8]
  403d74:	add	w0, w20, #0x1
  403d78:	strb	wzr, [x9, w8, sxtw]
  403d7c:	ldr	x2, [sp]
  403d80:	mov	x1, x21
  403d84:	bl	4036d8 <feof@plt+0x1a38>
  403d88:	ldrb	w8, [x23, #3912]
  403d8c:	mov	x3, x0
  403d90:	cmp	w8, #0x1
  403d94:	b.ne	403dd8 <feof@plt+0x2138>  // b.any
  403d98:	add	w0, w20, #0x2
  403d9c:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403da0:	add	x2, x2, #0xf57
  403da4:	mov	x1, x3
  403da8:	bl	4036d8 <feof@plt+0x1a38>
  403dac:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403db0:	ldrb	w8, [x8, #3916]
  403db4:	mov	x3, x0
  403db8:	cmp	w8, #0x1
  403dbc:	b.ne	403dd8 <feof@plt+0x2138>  // b.any
  403dc0:	add	w0, w20, #0x3
  403dc4:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403dc8:	add	x2, x2, #0xf61
  403dcc:	mov	x1, x3
  403dd0:	bl	4036d8 <feof@plt+0x1a38>
  403dd4:	mov	x3, x0
  403dd8:	mov	x0, x19
  403ddc:	mov	w1, wzr
  403de0:	bl	403820 <feof@plt+0x1b80>
  403de4:	mov	x0, sp
  403de8:	bl	40c694 <_ZdlPvm@@Base+0xcec>
  403dec:	ldp	x20, x19, [sp, #80]
  403df0:	ldp	x22, x21, [sp, #64]
  403df4:	ldp	x24, x23, [sp, #48]
  403df8:	ldp	x26, x25, [sp, #32]
  403dfc:	ldp	x29, x30, [sp, #16]
  403e00:	mov	w0, wzr
  403e04:	add	sp, sp, #0x60
  403e08:	ret
  403e0c:	mov	x19, x0
  403e10:	mov	x0, sp
  403e14:	bl	40c694 <_ZdlPvm@@Base+0xcec>
  403e18:	mov	x0, x19
  403e1c:	bl	401c50 <_Unwind_Resume@plt>
  403e20:	sub	sp, sp, #0x70
  403e24:	stp	x29, x30, [sp, #16]
  403e28:	str	x27, [sp, #32]
  403e2c:	stp	x26, x25, [sp, #48]
  403e30:	stp	x24, x23, [sp, #64]
  403e34:	stp	x22, x21, [sp, #80]
  403e38:	stp	x20, x19, [sp, #96]
  403e3c:	add	x29, sp, #0x10
  403e40:	mov	x19, x0
  403e44:	mov	x0, sp
  403e48:	mov	x21, x2
  403e4c:	mov	w20, w1
  403e50:	bl	40c4f4 <_ZdlPvm@@Base+0xb4c>
  403e54:	cmp	w20, #0x1
  403e58:	b.lt	403eb8 <feof@plt+0x2218>  // b.tstop
  403e5c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  403e60:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2658>
  403e64:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  403e68:	mov	w25, w20
  403e6c:	add	x22, x22, #0x9a
  403e70:	add	x26, x26, #0xa9
  403e74:	add	x23, x23, #0xa1
  403e78:	mov	x27, x21
  403e7c:	b	403e90 <feof@plt+0x21f0>
  403e80:	str	x26, [x27]
  403e84:	subs	x25, x25, #0x1
  403e88:	add	x27, x27, #0x8
  403e8c:	b.eq	403eb8 <feof@plt+0x2218>  // b.none
  403e90:	ldr	x24, [x27]
  403e94:	mov	x1, x22
  403e98:	mov	x0, x24
  403e9c:	bl	401bb0 <strcmp@plt>
  403ea0:	cbz	w0, 403e80 <feof@plt+0x21e0>
  403ea4:	mov	x0, x24
  403ea8:	mov	x1, x23
  403eac:	bl	401bb0 <strcmp@plt>
  403eb0:	cbnz	w0, 403e84 <feof@plt+0x21e4>
  403eb4:	b	403e80 <feof@plt+0x21e0>
  403eb8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ebc:	ldrsw	x8, [x8, #3896]
  403ec0:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  403ec4:	add	x9, x9, #0xae
  403ec8:	add	x1, x21, x8, lsl #3
  403ecc:	sub	w20, w20, w8
  403ed0:	str	x9, [x1]
  403ed4:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403ed8:	add	x2, x2, #0xf64
  403edc:	mov	w0, w20
  403ee0:	bl	4036d8 <feof@plt+0x1a38>
  403ee4:	mov	x21, x0
  403ee8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  403eec:	add	x1, x1, #0xf41
  403ef0:	mov	x0, sp
  403ef4:	bl	40c720 <_ZdlPvm@@Base+0xd78>
  403ef8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403efc:	ldr	x1, [x8, #3904]
  403f00:	mov	x0, sp
  403f04:	bl	40c8f4 <_ZdlPvm@@Base+0xf4c>
  403f08:	ldp	w8, w9, [sp, #8]
  403f0c:	cmp	w8, w9
  403f10:	b.lt	403f20 <feof@plt+0x2280>  // b.tstop
  403f14:	mov	x0, sp
  403f18:	bl	40c85c <_ZdlPvm@@Base+0xeb4>
  403f1c:	ldr	w8, [sp, #8]
  403f20:	ldr	x9, [sp]
  403f24:	add	w10, w8, #0x1
  403f28:	str	w10, [sp, #8]
  403f2c:	add	w0, w20, #0x1
  403f30:	strb	wzr, [x9, w8, sxtw]
  403f34:	ldr	x2, [sp]
  403f38:	mov	x1, x21
  403f3c:	bl	4036d8 <feof@plt+0x1a38>
  403f40:	mov	x1, x0
  403f44:	add	w0, w20, #0x2
  403f48:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403f4c:	add	x2, x2, #0xf70
  403f50:	bl	4036d8 <feof@plt+0x1a38>
  403f54:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f58:	ldrb	w8, [x8, #3912]
  403f5c:	mov	x3, x0
  403f60:	cmp	w8, #0x1
  403f64:	b.ne	403fa8 <feof@plt+0x2308>  // b.any
  403f68:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f6c:	ldrb	w8, [x8, #3916]
  403f70:	add	w0, w20, #0x3
  403f74:	cmp	w8, #0x1
  403f78:	b.ne	403f94 <feof@plt+0x22f4>  // b.any
  403f7c:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403f80:	add	x2, x2, #0xf57
  403f84:	mov	x1, x3
  403f88:	bl	4036d8 <feof@plt+0x1a38>
  403f8c:	mov	x3, x0
  403f90:	add	w0, w20, #0x4
  403f94:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x1658>
  403f98:	add	x2, x2, #0xf61
  403f9c:	mov	x1, x3
  403fa0:	bl	4036d8 <feof@plt+0x1a38>
  403fa4:	mov	x3, x0
  403fa8:	mov	w1, #0x1                   	// #1
  403fac:	mov	x0, x19
  403fb0:	bl	403820 <feof@plt+0x1b80>
  403fb4:	mov	x0, sp
  403fb8:	bl	40c694 <_ZdlPvm@@Base+0xcec>
  403fbc:	ldp	x20, x19, [sp, #96]
  403fc0:	ldp	x22, x21, [sp, #80]
  403fc4:	ldp	x24, x23, [sp, #64]
  403fc8:	ldp	x26, x25, [sp, #48]
  403fcc:	ldr	x27, [sp, #32]
  403fd0:	ldp	x29, x30, [sp, #16]
  403fd4:	mov	w0, wzr
  403fd8:	add	sp, sp, #0x70
  403fdc:	ret
  403fe0:	mov	x19, x0
  403fe4:	mov	x0, sp
  403fe8:	bl	40c694 <_ZdlPvm@@Base+0xcec>
  403fec:	mov	x0, x19
  403ff0:	bl	401c50 <_Unwind_Resume@plt>
  403ff4:	sub	sp, sp, #0x90
  403ff8:	stp	x29, x30, [sp, #48]
  403ffc:	stp	x28, x27, [sp, #64]
  404000:	stp	x26, x25, [sp, #80]
  404004:	stp	x24, x23, [sp, #96]
  404008:	stp	x22, x21, [sp, #112]
  40400c:	stp	x20, x19, [sp, #128]
  404010:	add	x29, sp, #0x30
  404014:	ldr	x8, [x1]
  404018:	adrp	x11, 40e000 <_ZdlPvm@@Base+0x2658>
  40401c:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  404020:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  404024:	add	x11, x11, #0x9c
  404028:	mov	x20, x1
  40402c:	mov	w28, w0
  404030:	str	x8, [x9, #1176]
  404034:	str	x11, [x10, #608]
  404038:	bl	408678 <feof@plt+0x69d8>
  40403c:	cbnz	w0, 40405c <feof@plt+0x23bc>
  404040:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404044:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  404048:	add	x1, x1, #0xf78
  40404c:	add	x0, x0, #0xf7b
  404050:	mov	x2, x1
  404054:	mov	x3, x1
  404058:	bl	405dbc <feof@plt+0x411c>
  40405c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404060:	ldr	x8, [x8, #4072]
  404064:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404068:	str	x8, [x9, #3840]
  40406c:	cbz	x8, 404078 <feof@plt+0x23d8>
  404070:	ldrb	w8, [x8]
  404074:	cbnz	w8, 404094 <feof@plt+0x23f4>
  404078:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40407c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  404080:	add	x1, x1, #0xf78
  404084:	add	x0, x0, #0xf9c
  404088:	mov	x2, x1
  40408c:	mov	x3, x1
  404090:	bl	405dbc <feof@plt+0x411c>
  404094:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404098:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40409c:	add	x0, x0, #0xec0
  4040a0:	add	x1, x1, #0xbf
  4040a4:	sub	x2, x29, #0x10
  4040a8:	bl	40c10c <_ZdlPvm@@Base+0x764>
  4040ac:	ldur	x8, [x29, #-16]
  4040b0:	mov	x21, x0
  4040b4:	mov	x0, x8
  4040b8:	bl	401960 <free@plt>
  4040bc:	cbnz	x21, 4040dc <feof@plt+0x243c>
  4040c0:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040c4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4040c8:	add	x1, x1, #0xf78
  4040cc:	add	x0, x0, #0xb4
  4040d0:	mov	x2, x1
  4040d4:	mov	x3, x1
  4040d8:	bl	405dbc <feof@plt+0x411c>
  4040dc:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  4040e0:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040e4:	add	x22, x22, #0xca
  4040e8:	mov	x0, x21
  4040ec:	bl	4020ac <feof@plt+0x40c>
  4040f0:	cbz	w0, 40411c <feof@plt+0x247c>
  4040f4:	ldr	x0, [x19, #3792]
  4040f8:	add	x2, sp, #0x10
  4040fc:	mov	x1, x22
  404100:	bl	401ad0 <__isoc99_sscanf@plt>
  404104:	cmp	w0, #0x1
  404108:	b.lt	4040e8 <feof@plt+0x2448>  // b.tstop
  40410c:	mov	x0, x21
  404110:	bl	401920 <fclose@plt>
  404114:	ldr	w8, [sp, #16]
  404118:	b	40413c <feof@plt+0x249c>
  40411c:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404120:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404124:	add	x1, x1, #0xf78
  404128:	add	x0, x0, #0xd1
  40412c:	mov	x2, x1
  404130:	mov	x3, x1
  404134:	bl	405dbc <feof@plt+0x411c>
  404138:	mov	w8, wzr
  40413c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404140:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  404144:	add	x0, x0, #0xf8
  404148:	str	w8, [x9, #592]
  40414c:	bl	401bf0 <getenv@plt>
  404150:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  404154:	add	x8, x8, #0x2f1
  404158:	cmp	x0, #0x0
  40415c:	csel	x22, x8, x0, eq  // eq = none
  404160:	mov	x0, x22
  404164:	bl	4018d0 <strlen@plt>
  404168:	add	x0, x0, #0x6
  40416c:	bl	401840 <_Znam@plt>
  404170:	mov	x1, x22
  404174:	mov	x21, x0
  404178:	bl	4019e0 <strcpy@plt>
  40417c:	bl	4018d0 <strlen@plt>
  404180:	mov	w9, #0x7274                	// #29300
  404184:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  404188:	adrp	x23, 40d000 <_ZdlPvm@@Base+0x1658>
  40418c:	adrp	x24, 40d000 <_ZdlPvm@@Base+0x1658>
  404190:	add	x8, x21, x0
  404194:	movk	w9, #0x666f, lsl #16
  404198:	mov	w10, #0x66                  	// #102
  40419c:	add	x22, x22, #0x120
  4041a0:	add	x23, x23, #0xca0
  4041a4:	add	x24, x24, #0xba8
  4041a8:	adrp	x25, 425000 <stderr@@GLIBC_2.17+0x1158>
  4041ac:	mov	w19, #0x4                   	// #4
  4041b0:	mov	w26, #0x1                   	// #1
  4041b4:	adrp	x27, 422000 <_Znam@GLIBCXX_3.4>
  4041b8:	str	w9, [x8]
  4041bc:	strh	w10, [x8, #4]
  4041c0:	str	w28, [sp, #12]
  4041c4:	mov	w0, w28
  4041c8:	mov	x1, x20
  4041cc:	mov	x2, x22
  4041d0:	mov	x3, x23
  4041d4:	mov	x4, xzr
  4041d8:	bl	40a290 <feof@plt+0x85f0>
  4041dc:	add	w8, w0, #0x1
  4041e0:	cmp	w8, #0x79
  4041e4:	b.hi	40431c <feof@plt+0x267c>  // b.pmore
  4041e8:	adr	x9, 4041c4 <feof@plt+0x2524>
  4041ec:	ldrh	w10, [x24, x8, lsl #1]
  4041f0:	add	x9, x9, x10, lsl #2
  4041f4:	br	x9
  4041f8:	ldr	x8, [x25, #4056]
  4041fc:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404200:	str	x8, [x9, #3944]
  404204:	b	4041c4 <feof@plt+0x2524>
  404208:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40420c:	strb	w26, [x8, #3824]
  404210:	b	4041c4 <feof@plt+0x2524>
  404214:	ldr	x0, [x25, #4056]
  404218:	mov	w2, #0xa                   	// #10
  40421c:	mov	x1, xzr
  404220:	bl	401950 <strtol@plt>
  404224:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  404228:	str	w0, [x8, #588]
  40422c:	b	4041c4 <feof@plt+0x2524>
  404230:	ldr	x28, [x25, #4056]
  404234:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  404238:	add	x1, x1, #0x5cc
  40423c:	mov	x0, x28
  404240:	bl	401bb0 <strcmp@plt>
  404244:	cbz	w0, 404328 <feof@plt+0x2688>
  404248:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40424c:	mov	x0, x28
  404250:	add	x1, x1, #0xd16
  404254:	bl	401bb0 <strcmp@plt>
  404258:	cbz	w0, 404338 <feof@plt+0x2698>
  40425c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404260:	add	x0, x0, #0x195
  404264:	mov	x1, x28
  404268:	bl	401c90 <printf@plt>
  40426c:	ldr	w28, [sp, #12]
  404270:	b	4041c4 <feof@plt+0x2524>
  404274:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404278:	strb	w26, [x8, #3916]
  40427c:	b	4041c4 <feof@plt+0x2524>
  404280:	ldr	x0, [x25, #4056]
  404284:	mov	w2, #0xa                   	// #10
  404288:	mov	x1, xzr
  40428c:	bl	401950 <strtol@plt>
  404290:	bic	w8, w0, w0, asr #31
  404294:	cmp	w8, #0x4
  404298:	csel	w8, w8, w19, lt  // lt = tstop
  40429c:	cmp	w8, #0x3
  4042a0:	str	w8, [x27, #600]
  4042a4:	b.ne	4041c4 <feof@plt+0x2524>  // b.any
  4042a8:	b	4049fc <feof@plt+0x2d5c>
  4042ac:	ldr	x1, [x25, #4056]
  4042b0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042b4:	add	x0, x0, #0xec0
  4042b8:	bl	40c004 <_ZdlPvm@@Base+0x65c>
  4042bc:	b	4041c4 <feof@plt+0x2524>
  4042c0:	ldr	x0, [x25, #4056]
  4042c4:	mov	w2, #0xa                   	// #10
  4042c8:	mov	x1, xzr
  4042cc:	bl	401950 <strtol@plt>
  4042d0:	bic	w8, w0, w0, asr #31
  4042d4:	cmp	w8, #0x4
  4042d8:	csel	w8, w8, w19, lt  // lt = tstop
  4042dc:	cmp	w8, #0x3
  4042e0:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  4042e4:	str	w8, [x9, #596]
  4042e8:	b.ne	4041c4 <feof@plt+0x2524>  // b.any
  4042ec:	b	4049fc <feof@plt+0x2d5c>
  4042f0:	ldr	x0, [x25, #4056]
  4042f4:	mov	w2, #0xa                   	// #10
  4042f8:	mov	x1, xzr
  4042fc:	bl	401950 <strtol@plt>
  404300:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404304:	str	w0, [x8, #3856]
  404308:	b	4041c4 <feof@plt+0x2524>
  40430c:	ldr	x8, [x25, #4056]
  404310:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404314:	str	x8, [x9, #3936]
  404318:	b	4041c4 <feof@plt+0x2524>
  40431c:	cmp	w0, #0x100
  404320:	b.ne	4041c4 <feof@plt+0x2524>  // b.any
  404324:	b	4049e8 <feof@plt+0x2d48>
  404328:	ldr	w28, [sp, #12]
  40432c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404330:	strb	w26, [x8, #3912]
  404334:	b	4041c4 <feof@plt+0x2524>
  404338:	ldr	w28, [sp, #12]
  40433c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404340:	strb	wzr, [x8, #3912]
  404344:	b	4041c4 <feof@plt+0x2524>
  404348:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  40434c:	ldr	w23, [x8, #628]
  404350:	cmp	w23, w28
  404354:	b.ge	4043a0 <feof@plt+0x2700>  // b.tcont
  404358:	sxtw	x8, w23
  40435c:	add	x19, x20, x8, lsl #3
  404360:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404364:	b	40437c <feof@plt+0x26dc>
  404368:	str	w23, [x24, #3896]
  40436c:	add	w23, w23, #0x1
  404370:	cmp	w28, w23
  404374:	add	x19, x19, #0x8
  404378:	b.eq	4043a0 <feof@plt+0x2700>  // b.none
  40437c:	ldr	x22, [x19]
  404380:	mov	x1, x21
  404384:	mov	x0, x22
  404388:	bl	401bb0 <strcmp@plt>
  40438c:	cbz	w0, 404368 <feof@plt+0x26c8>
  404390:	ldrb	w8, [x22]
  404394:	cmp	w8, #0x2d
  404398:	b.eq	40436c <feof@plt+0x26cc>  // b.none
  40439c:	b	4043ac <feof@plt+0x270c>
  4043a0:	mov	x0, x21
  4043a4:	bl	401b10 <_ZdaPv@plt>
  4043a8:	mov	w23, w28
  4043ac:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4043b0:	ldr	w1, [x8, #596]
  4043b4:	ldr	w2, [x27, #600]
  4043b8:	orr	w8, w2, w1
  4043bc:	cbz	w8, 4043e0 <feof@plt+0x2740>
  4043c0:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043c4:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043c8:	cbz	w1, 4043f8 <feof@plt+0x2758>
  4043cc:	cbz	w2, 404408 <feof@plt+0x2768>
  4043d0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4043d4:	add	x0, x0, #0x306
  4043d8:	bl	4022ec <feof@plt+0x64c>
  4043dc:	b	404414 <feof@plt+0x2774>
  4043e0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  4043e4:	add	x0, x0, #0xd1b
  4043e8:	bl	4022ec <feof@plt+0x64c>
  4043ec:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043f0:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043f4:	b	404414 <feof@plt+0x2774>
  4043f8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4043fc:	add	x0, x0, #0x319
  404400:	mov	w1, w2
  404404:	b	404410 <feof@plt+0x2770>
  404408:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40440c:	add	x0, x0, #0x2f2
  404410:	bl	4022ec <feof@plt+0x64c>
  404414:	ldr	x21, [x24, #3944]
  404418:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40441c:	str	x0, [x8, #3848]
  404420:	cbz	x21, 404474 <feof@plt+0x27d4>
  404424:	ldrb	w8, [x21]
  404428:	cbz	w8, 404454 <feof@plt+0x27b4>
  40442c:	mov	w1, #0x1ff                 	// #511
  404430:	mov	x0, x21
  404434:	bl	401b40 <mkdir@plt>
  404438:	cbz	w0, 40444c <feof@plt+0x27ac>
  40443c:	bl	401b20 <__errno_location@plt>
  404440:	ldr	w8, [x0]
  404444:	cmp	w8, #0x11
  404448:	b.ne	404a38 <feof@plt+0x2d98>  // b.any
  40444c:	ldr	x21, [x24, #3944]
  404450:	cbz	x21, 404474 <feof@plt+0x27d4>
  404454:	mov	w1, #0x25                  	// #37
  404458:	mov	x0, x21
  40445c:	bl	401980 <strchr@plt>
  404460:	cbnz	x0, 404a14 <feof@plt+0x2d74>
  404464:	mov	w19, wzr
  404468:	ldr	x0, [x22, #3936]
  40446c:	cbnz	x0, 404480 <feof@plt+0x27e0>
  404470:	b	40448c <feof@plt+0x27ec>
  404474:	mov	w19, #0x1                   	// #1
  404478:	ldr	x0, [x22, #3936]
  40447c:	cbz	x0, 40448c <feof@plt+0x27ec>
  404480:	mov	w1, #0x25                  	// #37
  404484:	bl	401980 <strchr@plt>
  404488:	cbnz	x0, 404a08 <feof@plt+0x2d68>
  40448c:	cbz	w19, 4044c0 <feof@plt+0x2820>
  404490:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2658>
  404494:	add	x21, x21, #0x2f1
  404498:	str	x21, [x24, #3944]
  40449c:	ldr	x2, [x22, #3936]
  4044a0:	cbnz	x2, 404500 <feof@plt+0x2860>
  4044a4:	bl	401a70 <getpid@plt>
  4044a8:	mov	w2, w0
  4044ac:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4044b0:	add	x0, x0, #0x3b0
  4044b4:	mov	x1, x21
  4044b8:	bl	4022ec <feof@plt+0x64c>
  4044bc:	b	404510 <feof@plt+0x2870>
  4044c0:	mov	x0, x21
  4044c4:	bl	4018d0 <strlen@plt>
  4044c8:	cbz	x0, 4044f8 <feof@plt+0x2858>
  4044cc:	add	x8, x0, x21
  4044d0:	ldurb	w8, [x8, #-1]
  4044d4:	cmp	w8, #0x2f
  4044d8:	b.eq	4044f8 <feof@plt+0x2858>  // b.none
  4044dc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4044e0:	add	x0, x0, #0x3ac
  4044e4:	mov	x1, x21
  4044e8:	bl	4022ec <feof@plt+0x64c>
  4044ec:	mov	x21, x0
  4044f0:	str	x0, [x24, #3944]
  4044f4:	cbz	x0, 40493c <feof@plt+0x2c9c>
  4044f8:	ldr	x2, [x22, #3936]
  4044fc:	cbz	x2, 4044a4 <feof@plt+0x2804>
  404500:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404504:	add	x0, x0, #0x3bd
  404508:	mov	x1, x21
  40450c:	bl	4022ec <feof@plt+0x64c>
  404510:	mov	x21, x0
  404514:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404518:	str	x0, [x19, #3904]
  40451c:	cbnz	x0, 404568 <feof@plt+0x28c8>
  404520:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  404524:	add	x1, x1, #0xdea
  404528:	sub	x0, x29, #0x10
  40452c:	bl	405b04 <feof@plt+0x3e64>
  404530:	bl	401b20 <__errno_location@plt>
  404534:	ldr	w0, [x0]
  404538:	bl	4019d0 <strerror@plt>
  40453c:	mov	x1, x0
  404540:	add	x0, sp, #0x10
  404544:	bl	405b04 <feof@plt+0x3e64>
  404548:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  40454c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404550:	add	x0, x0, #0xf32
  404554:	add	x3, x3, #0xf78
  404558:	sub	x1, x29, #0x10
  40455c:	add	x2, sp, #0x10
  404560:	bl	405dbc <feof@plt+0x411c>
  404564:	ldr	x21, [x19, #3904]
  404568:	mov	x0, x21
  40456c:	bl	4018d0 <strlen@plt>
  404570:	add	x0, x0, #0x4
  404574:	bl	401bd0 <malloc@plt>
  404578:	str	x0, [x22, #3936]
  40457c:	cbnz	x0, 4045cc <feof@plt+0x292c>
  404580:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  404584:	add	x1, x1, #0xef9
  404588:	sub	x0, x29, #0x10
  40458c:	bl	405b04 <feof@plt+0x3e64>
  404590:	bl	401b20 <__errno_location@plt>
  404594:	ldr	w0, [x0]
  404598:	bl	4019d0 <strerror@plt>
  40459c:	mov	x1, x0
  4045a0:	add	x0, sp, #0x10
  4045a4:	bl	405b04 <feof@plt+0x3e64>
  4045a8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  4045ac:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4045b0:	add	x0, x0, #0xf32
  4045b4:	add	x3, x3, #0xf78
  4045b8:	sub	x1, x29, #0x10
  4045bc:	add	x2, sp, #0x10
  4045c0:	bl	405dbc <feof@plt+0x411c>
  4045c4:	ldr	x0, [x22, #3936]
  4045c8:	ldr	x21, [x19, #3904]
  4045cc:	mov	x1, x21
  4045d0:	bl	4019e0 <strcpy@plt>
  4045d4:	ldr	x21, [x22, #3936]
  4045d8:	mov	x0, x21
  4045dc:	bl	4018d0 <strlen@plt>
  4045e0:	mov	w8, #0x252d                	// #9517
  4045e4:	movk	w8, #0x64, lsl #16
  4045e8:	cmp	w23, w28
  4045ec:	str	w8, [x21, x0]
  4045f0:	b.ge	404634 <feof@plt+0x2994>  // b.tcont
  4045f4:	mov	w8, wzr
  4045f8:	add	x19, x20, w23, sxtw #3
  4045fc:	sub	w21, w28, w23
  404600:	b	404610 <feof@plt+0x2970>
  404604:	subs	w21, w21, #0x1
  404608:	add	x19, x19, #0x8
  40460c:	b.eq	404630 <feof@plt+0x2990>  // b.none
  404610:	ldr	x0, [x19]
  404614:	ldrb	w9, [x0]
  404618:	cmp	w9, #0x2d
  40461c:	b.eq	404604 <feof@plt+0x2964>  // b.none
  404620:	bl	404a74 <feof@plt+0x2dd4>
  404624:	cbz	w0, 40475c <feof@plt+0x2abc>
  404628:	mov	w8, #0x1                   	// #1
  40462c:	b	404604 <feof@plt+0x2964>
  404630:	cbnz	w8, 404640 <feof@plt+0x29a0>
  404634:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  404638:	add	x0, x0, #0x14c
  40463c:	bl	404a74 <feof@plt+0x2dd4>
  404640:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404644:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  404648:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  40464c:	add	x0, x0, #0xee8
  404650:	add	x1, x1, #0x3c2
  404654:	add	x2, x2, #0xab
  404658:	mov	w3, #0x1                   	// #1
  40465c:	bl	40d458 <_ZdlPvm@@Base+0x1ab0>
  404660:	cbz	x0, 404714 <feof@plt+0x2a74>
  404664:	bl	401920 <fclose@plt>
  404668:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40466c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  404670:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  404674:	add	x0, x0, #0xee0
  404678:	add	x1, x1, #0x3d0
  40467c:	add	x2, x2, #0x3d7
  404680:	mov	w3, #0x1                   	// #1
  404684:	bl	40d458 <_ZdlPvm@@Base+0x1ab0>
  404688:	cbz	x0, 404714 <feof@plt+0x2a74>
  40468c:	bl	401920 <fclose@plt>
  404690:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404694:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  404698:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  40469c:	add	x0, x0, #0xef8
  4046a0:	add	x1, x1, #0x3c2
  4046a4:	add	x2, x2, #0xab
  4046a8:	mov	w3, #0x1                   	// #1
  4046ac:	bl	40d458 <_ZdlPvm@@Base+0x1ab0>
  4046b0:	cbz	x0, 404714 <feof@plt+0x2a74>
  4046b4:	bl	401920 <fclose@plt>
  4046b8:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4046bc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4046c0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4046c4:	add	x0, x0, #0xf30
  4046c8:	add	x1, x1, #0x3da
  4046cc:	add	x2, x2, #0x3e4
  4046d0:	mov	w3, #0x1                   	// #1
  4046d4:	bl	40d458 <_ZdlPvm@@Base+0x1ab0>
  4046d8:	cbz	x0, 404714 <feof@plt+0x2a74>
  4046dc:	bl	401920 <fclose@plt>
  4046e0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4046e4:	add	x0, x0, #0xf50
  4046e8:	mov	w1, w28
  4046ec:	mov	x2, x20
  4046f0:	bl	403e20 <feof@plt+0x2180>
  4046f4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4046f8:	ldr	x22, [x8, #3888]
  4046fc:	mov	w0, #0x28                  	// #40
  404700:	bl	40b8f8 <_Znwm@@Base>
  404704:	mov	x21, x0
  404708:	mov	x1, x22
  40470c:	bl	404b68 <feof@plt+0x2ec8>
  404710:	b	404794 <feof@plt+0x2af4>
  404714:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  404718:	add	x1, x1, #0x3c7
  40471c:	sub	x0, x29, #0x10
  404720:	bl	405b04 <feof@plt+0x3e64>
  404724:	bl	401b20 <__errno_location@plt>
  404728:	ldr	w0, [x0]
  40472c:	bl	4019d0 <strerror@plt>
  404730:	mov	x1, x0
  404734:	add	x0, sp, #0x10
  404738:	bl	405b04 <feof@plt+0x3e64>
  40473c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  404740:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404744:	add	x0, x0, #0xf32
  404748:	add	x3, x3, #0xf78
  40474c:	sub	x1, x29, #0x10
  404750:	add	x2, sp, #0x10
  404754:	bl	405dbc <feof@plt+0x411c>
  404758:	mov	w0, #0x1                   	// #1
  40475c:	ldp	x20, x19, [sp, #128]
  404760:	ldp	x22, x21, [sp, #112]
  404764:	ldp	x24, x23, [sp, #96]
  404768:	ldp	x26, x25, [sp, #80]
  40476c:	ldp	x28, x27, [sp, #64]
  404770:	ldp	x29, x30, [sp, #48]
  404774:	add	sp, sp, #0x90
  404778:	ret
  40477c:	mov	x0, x21
  404780:	bl	404c64 <feof@plt+0x2fc4>
  404784:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404788:	ldr	x1, [x8, #3752]
  40478c:	and	w0, w0, #0xff
  404790:	bl	401aa0 <fputc@plt>
  404794:	mov	x0, x21
  404798:	bl	404c64 <feof@plt+0x2fc4>
  40479c:	mov	w1, w0
  4047a0:	mov	x0, x21
  4047a4:	bl	404cfc <feof@plt+0x305c>
  4047a8:	mvn	w8, w0
  4047ac:	tst	w8, #0xff
  4047b0:	b.eq	4048d8 <feof@plt+0x2c38>  // b.none
  4047b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4047b8:	mov	x0, x21
  4047bc:	add	x1, x1, #0x3e7
  4047c0:	bl	40518c <feof@plt+0x34ec>
  4047c4:	cbz	w0, 40477c <feof@plt+0x2adc>
  4047c8:	mov	x0, x21
  4047cc:	mov	x19, x20
  4047d0:	bl	405478 <feof@plt+0x37d8>
  4047d4:	mov	w23, w0
  4047d8:	mov	x0, x21
  4047dc:	bl	405478 <feof@plt+0x37d8>
  4047e0:	mov	w24, w0
  4047e4:	mov	x0, x21
  4047e8:	bl	405478 <feof@plt+0x37d8>
  4047ec:	mov	w25, w0
  4047f0:	mov	x0, x21
  4047f4:	bl	405478 <feof@plt+0x37d8>
  4047f8:	mov	w26, w0
  4047fc:	mov	x0, x21
  404800:	bl	405478 <feof@plt+0x37d8>
  404804:	mov	w27, w0
  404808:	mov	x0, x21
  40480c:	bl	405478 <feof@plt+0x37d8>
  404810:	mov	w28, w0
  404814:	mov	x0, x21
  404818:	bl	4058a0 <feof@plt+0x3c00>
  40481c:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  404820:	ldr	w20, [x8, #592]
  404824:	mov	x22, x0
  404828:	mov	w0, #0x30                  	// #48
  40482c:	bl	40b8f8 <_Znwm@@Base>
  404830:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404834:	add	x10, x10, #0xf18
  404838:	ldp	x8, x9, [x10]
  40483c:	stp	w24, w25, [x0, #8]
  404840:	stp	w26, w27, [x0, #16]
  404844:	stp	w28, w23, [x0, #36]
  404848:	cmp	x8, #0x0
  40484c:	csel	x8, x10, x9, eq  // eq = none
  404850:	str	w20, [x0, #32]
  404854:	str	x22, [x0, #24]
  404858:	str	xzr, [x0]
  40485c:	str	x0, [x8]
  404860:	str	x0, [x10, #8]
  404864:	mov	x0, x21
  404868:	bl	404c64 <feof@plt+0x2fc4>
  40486c:	mov	w1, w0
  404870:	mov	x0, x21
  404874:	bl	404cfc <feof@plt+0x305c>
  404878:	and	w20, w0, #0xff
  40487c:	mov	x0, x21
  404880:	bl	404c64 <feof@plt+0x2fc4>
  404884:	cmp	w20, #0xa
  404888:	mov	w1, w0
  40488c:	b.eq	4048b0 <feof@plt+0x2c10>  // b.none
  404890:	mov	x0, x21
  404894:	bl	404cfc <feof@plt+0x305c>
  404898:	mvn	w8, w0
  40489c:	mov	x0, x21
  4048a0:	and	w20, w8, #0xff
  4048a4:	bl	404c64 <feof@plt+0x2fc4>
  4048a8:	cbnz	w20, 404864 <feof@plt+0x2bc4>
  4048ac:	mov	w1, w0
  4048b0:	mov	x0, x21
  4048b4:	bl	404cfc <feof@plt+0x305c>
  4048b8:	ldr	w28, [sp, #12]
  4048bc:	and	w8, w0, #0xff
  4048c0:	cmp	w8, #0xa
  4048c4:	mov	x20, x19
  4048c8:	b.ne	404794 <feof@plt+0x2af4>  // b.any
  4048cc:	mov	x0, x21
  4048d0:	bl	404c64 <feof@plt+0x2fc4>
  4048d4:	b	404794 <feof@plt+0x2af4>
  4048d8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4048dc:	ldr	x22, [x8, #3864]
  4048e0:	cbz	x22, 404900 <feof@plt+0x2c60>
  4048e4:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4048e8:	add	x23, x23, #0xf18
  4048ec:	mov	x0, x23
  4048f0:	mov	x1, x22
  4048f4:	bl	4033a0 <feof@plt+0x1700>
  4048f8:	ldr	x22, [x22]
  4048fc:	cbnz	x22, 4048ec <feof@plt+0x2c4c>
  404900:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404904:	ldrb	w8, [x8, #3824]
  404908:	cmp	w8, #0x1
  40490c:	b.eq	404990 <feof@plt+0x2cf0>  // b.none
  404910:	mov	x0, x21
  404914:	bl	404c04 <feof@plt+0x2f64>
  404918:	mov	x0, x21
  40491c:	bl	40b99c <_ZdlPv@@Base>
  404920:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404924:	add	x0, x0, #0xf50
  404928:	mov	w1, w28
  40492c:	mov	x2, x20
  404930:	bl	403c70 <feof@plt+0x1fd0>
  404934:	mov	w0, wzr
  404938:	b	40475c <feof@plt+0x2abc>
  40493c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x1658>
  404940:	add	x1, x1, #0xdea
  404944:	sub	x0, x29, #0x10
  404948:	bl	405b04 <feof@plt+0x3e64>
  40494c:	bl	401b20 <__errno_location@plt>
  404950:	ldr	w0, [x0]
  404954:	bl	4019d0 <strerror@plt>
  404958:	mov	x1, x0
  40495c:	add	x0, sp, #0x10
  404960:	bl	405b04 <feof@plt+0x3e64>
  404964:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  404968:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40496c:	add	x0, x0, #0xf32
  404970:	add	x3, x3, #0xf78
  404974:	sub	x1, x29, #0x10
  404978:	add	x2, sp, #0x10
  40497c:	bl	405dbc <feof@plt+0x411c>
  404980:	ldr	x21, [x24, #3944]
  404984:	ldr	x2, [x22, #3936]
  404988:	cbnz	x2, 404500 <feof@plt+0x2860>
  40498c:	b	4044a4 <feof@plt+0x2804>
  404990:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404994:	ldr	x3, [x19, #3752]
  404998:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40499c:	add	x0, x0, #0x3f9
  4049a0:	mov	w1, #0x5                   	// #5
  4049a4:	mov	w2, #0x1                   	// #1
  4049a8:	bl	401c40 <fwrite@plt>
  4049ac:	ldr	x0, [x19, #3752]
  4049b0:	bl	401af0 <fflush@plt>
  4049b4:	b	404910 <feof@plt+0x2c70>
  4049b8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049bc:	ldr	x0, [x8, #3752]
  4049c0:	bl	404b4c <feof@plt+0x2eac>
  4049c4:	mov	w0, #0x1                   	// #1
  4049c8:	bl	401c30 <exit@plt>
  4049cc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049d0:	ldr	x1, [x8, #3728]
  4049d4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4049d8:	add	x0, x0, #0x171
  4049dc:	bl	401c90 <printf@plt>
  4049e0:	mov	w0, wzr
  4049e4:	bl	401c30 <exit@plt>
  4049e8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049ec:	ldr	x0, [x8, #3744]
  4049f0:	bl	404b4c <feof@plt+0x2eac>
  4049f4:	mov	w0, wzr
  4049f8:	bl	401c30 <exit@plt>
  4049fc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404a00:	add	x0, x0, #0x143
  404a04:	b	404a1c <feof@plt+0x2d7c>
  404a08:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404a0c:	add	x0, x0, #0x380
  404a10:	b	404a1c <feof@plt+0x2d7c>
  404a14:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404a18:	add	x0, x0, #0x34e
  404a1c:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a20:	add	x1, x1, #0xf78
  404a24:	mov	x2, x1
  404a28:	mov	x3, x1
  404a2c:	bl	405d54 <feof@plt+0x40b4>
  404a30:	mov	w0, #0x1                   	// #1
  404a34:	bl	401c30 <exit@plt>
  404a38:	ldr	x1, [x24, #3944]
  404a3c:	sub	x0, x29, #0x10
  404a40:	bl	405b04 <feof@plt+0x3e64>
  404a44:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a48:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404a4c:	add	x2, x2, #0xf78
  404a50:	add	x0, x0, #0x331
  404a54:	sub	x1, x29, #0x10
  404a58:	mov	x3, x2
  404a5c:	b	404a2c <feof@plt+0x2d8c>
  404a60:	mov	x19, x0
  404a64:	mov	x0, x21
  404a68:	bl	40b99c <_ZdlPv@@Base>
  404a6c:	mov	x0, x19
  404a70:	bl	401c50 <_Unwind_Resume@plt>
  404a74:	sub	sp, sp, #0x50
  404a78:	stp	x29, x30, [sp, #32]
  404a7c:	stp	x22, x21, [sp, #48]
  404a80:	stp	x20, x19, [sp, #64]
  404a84:	add	x29, sp, #0x20
  404a88:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  404a8c:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a90:	add	x1, x1, #0x14c
  404a94:	mov	x19, x0
  404a98:	str	x0, [x21, #3976]
  404a9c:	bl	401bb0 <strcmp@plt>
  404aa0:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404aa4:	cbz	w0, 404b08 <feof@plt+0x2e68>
  404aa8:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  404aac:	add	x1, x1, #0x59f
  404ab0:	mov	x0, x19
  404ab4:	bl	401b90 <fopen@plt>
  404ab8:	mov	x20, x0
  404abc:	cbnz	x0, 404b0c <feof@plt+0x2e6c>
  404ac0:	add	x0, sp, #0x10
  404ac4:	mov	x1, x19
  404ac8:	bl	405b04 <feof@plt+0x3e64>
  404acc:	bl	401b20 <__errno_location@plt>
  404ad0:	ldr	w0, [x0]
  404ad4:	bl	4019d0 <strerror@plt>
  404ad8:	mov	x1, x0
  404adc:	mov	x0, sp
  404ae0:	bl	405b04 <feof@plt+0x3e64>
  404ae4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404ae8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404aec:	add	x0, x0, #0x3ff
  404af0:	add	x3, x3, #0xf78
  404af4:	add	x1, sp, #0x10
  404af8:	mov	x2, sp
  404afc:	bl	405d54 <feof@plt+0x40b4>
  404b00:	mov	w0, wzr
  404b04:	b	404b38 <feof@plt+0x2e98>
  404b08:	ldr	x20, [x22, #3736]
  404b0c:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b10:	add	x0, x0, #0xf50
  404b14:	mov	x1, x20
  404b18:	bl	402468 <feof@plt+0x7c8>
  404b1c:	ldr	x8, [x22, #3736]
  404b20:	cmp	x20, x8
  404b24:	b.eq	404b30 <feof@plt+0x2e90>  // b.none
  404b28:	mov	x0, x20
  404b2c:	bl	401920 <fclose@plt>
  404b30:	str	xzr, [x21, #3976]
  404b34:	mov	w0, #0x1                   	// #1
  404b38:	ldp	x20, x19, [sp, #64]
  404b3c:	ldp	x22, x21, [sp, #48]
  404b40:	ldp	x29, x30, [sp, #32]
  404b44:	add	sp, sp, #0x50
  404b48:	ret
  404b4c:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  404b50:	add	x8, x8, #0x1c8
  404b54:	mov	w1, #0x129                 	// #297
  404b58:	mov	w2, #0x1                   	// #1
  404b5c:	mov	x3, x0
  404b60:	mov	x0, x8
  404b64:	b	401c40 <fwrite@plt>
  404b68:	stp	x29, x30, [sp, #-32]!
  404b6c:	stp	x20, x19, [sp, #16]
  404b70:	mov	x29, sp
  404b74:	mov	x20, x0
  404b78:	mov	w0, #0x1000                	// #4096
  404b7c:	mov	x19, x1
  404b80:	bl	401bd0 <malloc@plt>
  404b84:	str	x0, [x20]
  404b88:	cbnz	x0, 404b98 <feof@plt+0x2ef8>
  404b8c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1658>
  404b90:	add	x0, x0, #0xef9
  404b94:	bl	402054 <feof@plt+0x3b4>
  404b98:	mov	w8, #0x1                   	// #1
  404b9c:	stp	xzr, xzr, [x20, #8]
  404ba0:	str	w8, [x20, #32]
  404ba4:	ldrb	w8, [x19]
  404ba8:	cbz	w8, 404bf8 <feof@plt+0x2f58>
  404bac:	mov	w0, wzr
  404bb0:	bl	401b30 <dup@plt>
  404bb4:	str	w0, [x20, #36]
  404bb8:	tbz	w0, #31, 404bc8 <feof@plt+0x2f28>
  404bbc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404bc0:	add	x0, x0, #0x413
  404bc4:	bl	402054 <feof@plt+0x3b4>
  404bc8:	mov	w0, wzr
  404bcc:	bl	401ba0 <close@plt>
  404bd0:	mov	x0, x19
  404bd4:	mov	w1, wzr
  404bd8:	bl	401910 <open@plt>
  404bdc:	cbz	w0, 404bf4 <feof@plt+0x2f54>
  404be0:	ldp	x20, x19, [sp, #16]
  404be4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404be8:	add	x0, x0, #0x41d
  404bec:	ldp	x29, x30, [sp], #32
  404bf0:	b	402054 <feof@plt+0x3b4>
  404bf4:	str	x19, [x20, #24]
  404bf8:	ldp	x20, x19, [sp, #16]
  404bfc:	ldp	x29, x30, [sp], #32
  404c00:	ret
  404c04:	stp	x29, x30, [sp, #-32]!
  404c08:	str	x19, [sp, #16]
  404c0c:	mov	x29, sp
  404c10:	mov	x19, x0
  404c14:	ldr	x0, [x0]
  404c18:	cbz	x0, 404c20 <feof@plt+0x2f80>
  404c1c:	bl	401960 <free@plt>
  404c20:	mov	w0, wzr
  404c24:	bl	401ba0 <close@plt>
  404c28:	ldr	w0, [x19, #36]
  404c2c:	bl	401b30 <dup@plt>
  404c30:	tbz	w0, #31, 404c40 <feof@plt+0x2fa0>
  404c34:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  404c38:	add	x0, x0, #0x436
  404c3c:	bl	402054 <feof@plt+0x3b4>
  404c40:	ldr	w0, [x19, #36]
  404c44:	bl	401ba0 <close@plt>
  404c48:	ldr	x19, [sp, #16]
  404c4c:	ldp	x29, x30, [sp], #32
  404c50:	ret
  404c54:	bl	405ad0 <feof@plt+0x3e30>
  404c58:	stp	x29, x30, [sp, #-16]!
  404c5c:	mov	x29, sp
  404c60:	bl	401c30 <exit@plt>
  404c64:	sub	sp, sp, #0x30
  404c68:	stp	x29, x30, [sp, #16]
  404c6c:	stp	x20, x19, [sp, #32]
  404c70:	add	x29, sp, #0x10
  404c74:	ldrsw	x8, [x0, #8]
  404c78:	mov	x19, x0
  404c7c:	cmp	w8, #0x1
  404c80:	b.lt	404c98 <feof@plt+0x2ff8>  // b.tstop
  404c84:	ldr	x9, [x19]
  404c88:	sub	x8, x8, #0x1
  404c8c:	str	w8, [x19, #8]
  404c90:	ldrb	w20, [x9, x8]
  404c94:	b	404ce8 <feof@plt+0x3048>
  404c98:	sub	x1, x29, #0x4
  404c9c:	mov	w2, #0x1                   	// #1
  404ca0:	mov	w0, wzr
  404ca4:	mov	w20, #0x1                   	// #1
  404ca8:	bl	4019c0 <read@plt>
  404cac:	cmp	x0, #0x1
  404cb0:	b.ne	404ce0 <feof@plt+0x3040>  // b.any
  404cb4:	ldr	w8, [x19, #16]
  404cb8:	ldurb	w20, [x29, #-4]
  404cbc:	cbz	w8, 404cc8 <feof@plt+0x3028>
  404cc0:	mov	w0, w20
  404cc4:	bl	401a30 <putchar@plt>
  404cc8:	cmp	w20, #0xa
  404ccc:	b.ne	404ce8 <feof@plt+0x3048>  // b.any
  404cd0:	ldr	w8, [x19, #32]
  404cd4:	add	w8, w8, #0x1
  404cd8:	str	w8, [x19, #32]
  404cdc:	b	404ce8 <feof@plt+0x3048>
  404ce0:	str	w20, [x19, #20]
  404ce4:	mov	w20, #0xff                  	// #255
  404ce8:	mov	w0, w20
  404cec:	ldp	x20, x19, [sp, #32]
  404cf0:	ldp	x29, x30, [sp, #16]
  404cf4:	add	sp, sp, #0x30
  404cf8:	ret
  404cfc:	stp	x29, x30, [sp, #-32]!
  404d00:	stp	x20, x19, [sp, #16]
  404d04:	ldrsw	x8, [x0, #8]
  404d08:	mov	w19, w1
  404d0c:	mov	x29, sp
  404d10:	cmp	w8, #0xfff
  404d14:	b.gt	404d3c <feof@plt+0x309c>
  404d18:	ldr	x9, [x0]
  404d1c:	strb	w19, [x9, x8]
  404d20:	ldr	w8, [x0, #8]
  404d24:	add	w8, w8, #0x1
  404d28:	str	w8, [x0, #8]
  404d2c:	mov	w0, w19
  404d30:	ldp	x20, x19, [sp, #16]
  404d34:	ldp	x29, x30, [sp], #32
  404d38:	ret
  404d3c:	adrp	x20, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d40:	ldr	x0, [x20, #3752]
  404d44:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  404d48:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  404d4c:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2658>
  404d50:	add	x1, x1, #0x444
  404d54:	add	x2, x2, #0x454
  404d58:	add	x4, x4, #0x472
  404d5c:	mov	w3, #0x93                  	// #147
  404d60:	bl	4018e0 <fprintf@plt>
  404d64:	cbz	w0, 404d2c <feof@plt+0x308c>
  404d68:	ldr	x0, [x20, #3752]
  404d6c:	bl	401af0 <fflush@plt>
  404d70:	cbz	w0, 404d2c <feof@plt+0x308c>
  404d74:	mov	w0, #0x1                   	// #1
  404d78:	bl	404c58 <feof@plt+0x2fb8>
  404d7c:	stp	x29, x30, [sp, #-80]!
  404d80:	str	x25, [sp, #16]
  404d84:	stp	x24, x23, [sp, #32]
  404d88:	stp	x22, x21, [sp, #48]
  404d8c:	stp	x20, x19, [sp, #64]
  404d90:	mov	x29, sp
  404d94:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2658>
  404d98:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2658>
  404d9c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  404da0:	mov	x19, x0
  404da4:	mov	w24, #0x1                   	// #1
  404da8:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404dac:	add	x20, x20, #0x444
  404db0:	add	x21, x21, #0x454
  404db4:	add	x22, x22, #0x472
  404db8:	b	404dc0 <feof@plt+0x3120>
  404dbc:	str	w8, [x19, #8]
  404dc0:	ldrsw	x8, [x19, #8]
  404dc4:	cmp	w8, #0x1
  404dc8:	b.lt	404e58 <feof@plt+0x31b8>  // b.tstop
  404dcc:	ldr	x9, [x19]
  404dd0:	sub	x8, x8, #0x1
  404dd4:	str	w8, [x19, #8]
  404dd8:	ldrb	w23, [x9, x8]
  404ddc:	cmp	w8, #0xfff
  404de0:	b.gt	404eb0 <feof@plt+0x3210>
  404de4:	ldr	x9, [x19]
  404de8:	strb	w23, [x9, w8, sxtw]
  404dec:	ldr	w8, [x19, #8]
  404df0:	add	w8, w8, #0x1
  404df4:	str	w8, [x19, #8]
  404df8:	cmp	w23, #0xa
  404dfc:	b.eq	404ee4 <feof@plt+0x3244>  // b.none
  404e00:	ldr	w8, [x19, #20]
  404e04:	cbnz	w8, 404ee4 <feof@plt+0x3244>
  404e08:	ldr	w8, [x19, #8]
  404e0c:	subs	w8, w8, #0x1
  404e10:	b.ge	404dbc <feof@plt+0x311c>  // b.tcont
  404e14:	add	x1, x29, #0x1c
  404e18:	mov	w2, #0x1                   	// #1
  404e1c:	mov	w0, wzr
  404e20:	bl	4019c0 <read@plt>
  404e24:	cmp	x0, #0x1
  404e28:	b.ne	404edc <feof@plt+0x323c>  // b.any
  404e2c:	ldr	w8, [x19, #16]
  404e30:	ldrb	w23, [x29, #28]
  404e34:	cbz	w8, 404e40 <feof@plt+0x31a0>
  404e38:	mov	w0, w23
  404e3c:	bl	401a30 <putchar@plt>
  404e40:	cmp	w23, #0xa
  404e44:	b.ne	404dc0 <feof@plt+0x3120>  // b.any
  404e48:	ldr	w8, [x19, #32]
  404e4c:	add	w8, w8, #0x1
  404e50:	str	w8, [x19, #32]
  404e54:	b	404dc0 <feof@plt+0x3120>
  404e58:	add	x1, x29, #0x18
  404e5c:	mov	w2, #0x1                   	// #1
  404e60:	mov	w0, wzr
  404e64:	bl	4019c0 <read@plt>
  404e68:	cmp	x0, #0x1
  404e6c:	b.ne	404e9c <feof@plt+0x31fc>  // b.any
  404e70:	ldr	w8, [x19, #16]
  404e74:	ldrb	w23, [x29, #24]
  404e78:	cbz	w8, 404e84 <feof@plt+0x31e4>
  404e7c:	mov	w0, w23
  404e80:	bl	401a30 <putchar@plt>
  404e84:	cmp	w23, #0xa
  404e88:	b.ne	404ea4 <feof@plt+0x3204>  // b.any
  404e8c:	ldr	w8, [x19, #32]
  404e90:	add	w8, w8, #0x1
  404e94:	str	w8, [x19, #32]
  404e98:	b	404ea4 <feof@plt+0x3204>
  404e9c:	mov	w23, #0xff                  	// #255
  404ea0:	str	w24, [x19, #20]
  404ea4:	ldr	w8, [x19, #8]
  404ea8:	cmp	w8, #0xfff
  404eac:	b.le	404de4 <feof@plt+0x3144>
  404eb0:	ldr	x0, [x25, #3752]
  404eb4:	mov	w3, #0x93                  	// #147
  404eb8:	mov	x1, x20
  404ebc:	mov	x2, x21
  404ec0:	mov	x4, x22
  404ec4:	bl	4018e0 <fprintf@plt>
  404ec8:	cbz	w0, 404df8 <feof@plt+0x3158>
  404ecc:	ldr	x0, [x25, #3752]
  404ed0:	bl	401af0 <fflush@plt>
  404ed4:	cbz	w0, 404df8 <feof@plt+0x3158>
  404ed8:	b	404efc <feof@plt+0x325c>
  404edc:	str	w24, [x19, #20]
  404ee0:	b	404dc0 <feof@plt+0x3120>
  404ee4:	ldp	x20, x19, [sp, #64]
  404ee8:	ldp	x22, x21, [sp, #48]
  404eec:	ldp	x24, x23, [sp, #32]
  404ef0:	ldr	x25, [sp, #16]
  404ef4:	ldp	x29, x30, [sp], #80
  404ef8:	ret
  404efc:	mov	w0, #0x1                   	// #1
  404f00:	bl	404c58 <feof@plt+0x2fb8>
  404f04:	sub	sp, sp, #0x60
  404f08:	stp	x29, x30, [sp, #16]
  404f0c:	stp	x26, x25, [sp, #32]
  404f10:	stp	x24, x23, [sp, #48]
  404f14:	stp	x22, x21, [sp, #64]
  404f18:	stp	x20, x19, [sp, #80]
  404f1c:	add	x29, sp, #0x10
  404f20:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2658>
  404f24:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2658>
  404f28:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  404f2c:	mov	x26, #0x600                 	// #1536
  404f30:	mov	x19, x0
  404f34:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f38:	add	x20, x20, #0x444
  404f3c:	add	x21, x21, #0x454
  404f40:	add	x22, x22, #0x472
  404f44:	mov	w25, #0x1                   	// #1
  404f48:	movk	x26, #0x1, lsl #32
  404f4c:	ldrsw	x8, [x19, #8]
  404f50:	cmp	w8, #0x1
  404f54:	b.lt	405000 <feof@plt+0x3360>  // b.tstop
  404f58:	ldr	x9, [x19]
  404f5c:	sub	x8, x8, #0x1
  404f60:	str	w8, [x19, #8]
  404f64:	ldrb	w23, [x9, x8]
  404f68:	cmp	w8, #0xfff
  404f6c:	b.gt	4050a0 <feof@plt+0x3400>
  404f70:	ldr	x9, [x19]
  404f74:	strb	w23, [x9, w8, sxtw]
  404f78:	ldr	w8, [x19, #8]
  404f7c:	add	w8, w8, #0x1
  404f80:	str	w8, [x19, #8]
  404f84:	cmp	w23, #0x20
  404f88:	b.hi	404f98 <feof@plt+0x32f8>  // b.pmore
  404f8c:	lsl	x8, x25, x23
  404f90:	tst	x8, x26
  404f94:	b.ne	404fd8 <feof@plt+0x3338>  // b.any
  404f98:	ldrsw	x8, [x19, #8]
  404f9c:	cmp	w8, #0x1
  404fa0:	b.lt	4050e8 <feof@plt+0x3448>  // b.tstop
  404fa4:	ldr	x9, [x19]
  404fa8:	sub	x8, x8, #0x1
  404fac:	str	w8, [x19, #8]
  404fb0:	ldrb	w23, [x9, x8]
  404fb4:	cmp	w8, #0xfff
  404fb8:	b.gt	405140 <feof@plt+0x34a0>
  404fbc:	ldr	x9, [x19]
  404fc0:	strb	w23, [x9, w8, sxtw]
  404fc4:	ldr	w8, [x19, #8]
  404fc8:	add	w8, w8, #0x1
  404fcc:	str	w8, [x19, #8]
  404fd0:	cmp	w23, #0x23
  404fd4:	b.ne	405170 <feof@plt+0x34d0>  // b.any
  404fd8:	ldr	w8, [x19, #20]
  404fdc:	cbnz	w8, 405170 <feof@plt+0x34d0>
  404fe0:	ldrsw	x8, [x19, #8]
  404fe4:	cmp	w8, #0x1
  404fe8:	b.lt	405048 <feof@plt+0x33a8>  // b.tstop
  404fec:	ldr	x9, [x19]
  404ff0:	sub	x8, x8, #0x1
  404ff4:	str	w8, [x19, #8]
  404ff8:	ldrb	w23, [x9, x8]
  404ffc:	b	4050d4 <feof@plt+0x3434>
  405000:	add	x1, sp, #0x4
  405004:	mov	w2, #0x1                   	// #1
  405008:	mov	w0, wzr
  40500c:	bl	4019c0 <read@plt>
  405010:	cmp	x0, #0x1
  405014:	b.ne	40508c <feof@plt+0x33ec>  // b.any
  405018:	ldr	w8, [x19, #16]
  40501c:	ldrb	w23, [sp, #4]
  405020:	cbz	w8, 40502c <feof@plt+0x338c>
  405024:	mov	w0, w23
  405028:	bl	401a30 <putchar@plt>
  40502c:	cmp	w23, #0xa
  405030:	b.ne	405094 <feof@plt+0x33f4>  // b.any
  405034:	ldr	w8, [x19, #32]
  405038:	mov	w23, #0xa                   	// #10
  40503c:	add	w8, w8, #0x1
  405040:	str	w8, [x19, #32]
  405044:	b	405094 <feof@plt+0x33f4>
  405048:	sub	x1, x29, #0x4
  40504c:	mov	w2, #0x1                   	// #1
  405050:	mov	w0, wzr
  405054:	bl	4019c0 <read@plt>
  405058:	cmp	x0, #0x1
  40505c:	b.ne	4050cc <feof@plt+0x342c>  // b.any
  405060:	ldr	w8, [x19, #16]
  405064:	ldurb	w23, [x29, #-4]
  405068:	cbz	w8, 405074 <feof@plt+0x33d4>
  40506c:	mov	w0, w23
  405070:	bl	401a30 <putchar@plt>
  405074:	cmp	w23, #0xa
  405078:	b.ne	4050d4 <feof@plt+0x3434>  // b.any
  40507c:	ldr	w8, [x19, #32]
  405080:	add	w8, w8, #0x1
  405084:	str	w8, [x19, #32]
  405088:	b	4050d4 <feof@plt+0x3434>
  40508c:	mov	w23, #0xff                  	// #255
  405090:	str	w25, [x19, #20]
  405094:	ldr	w8, [x19, #8]
  405098:	cmp	w8, #0xfff
  40509c:	b.le	404f70 <feof@plt+0x32d0>
  4050a0:	ldr	x0, [x24, #3752]
  4050a4:	mov	w3, #0x93                  	// #147
  4050a8:	mov	x1, x20
  4050ac:	mov	x2, x21
  4050b0:	mov	x4, x22
  4050b4:	bl	4018e0 <fprintf@plt>
  4050b8:	cbz	w0, 404f84 <feof@plt+0x32e4>
  4050bc:	ldr	x0, [x24, #3752]
  4050c0:	bl	401af0 <fflush@plt>
  4050c4:	cbz	w0, 404f84 <feof@plt+0x32e4>
  4050c8:	b	405168 <feof@plt+0x34c8>
  4050cc:	mov	w23, #0xff                  	// #255
  4050d0:	str	w25, [x19, #20]
  4050d4:	cmp	w23, #0x23
  4050d8:	b.ne	404f4c <feof@plt+0x32ac>  // b.any
  4050dc:	mov	x0, x19
  4050e0:	bl	404d7c <feof@plt+0x30dc>
  4050e4:	b	404f4c <feof@plt+0x32ac>
  4050e8:	add	x1, sp, #0x8
  4050ec:	mov	w2, #0x1                   	// #1
  4050f0:	mov	w0, wzr
  4050f4:	bl	4019c0 <read@plt>
  4050f8:	cmp	x0, #0x1
  4050fc:	b.ne	40512c <feof@plt+0x348c>  // b.any
  405100:	ldr	w8, [x19, #16]
  405104:	ldrb	w23, [sp, #8]
  405108:	cbz	w8, 405114 <feof@plt+0x3474>
  40510c:	mov	w0, w23
  405110:	bl	401a30 <putchar@plt>
  405114:	cmp	w23, #0xa
  405118:	b.ne	405134 <feof@plt+0x3494>  // b.any
  40511c:	ldr	w8, [x19, #32]
  405120:	add	w8, w8, #0x1
  405124:	str	w8, [x19, #32]
  405128:	b	405134 <feof@plt+0x3494>
  40512c:	mov	w23, #0xff                  	// #255
  405130:	str	w25, [x19, #20]
  405134:	ldr	w8, [x19, #8]
  405138:	cmp	w8, #0xfff
  40513c:	b.le	404fbc <feof@plt+0x331c>
  405140:	ldr	x0, [x24, #3752]
  405144:	mov	w3, #0x93                  	// #147
  405148:	mov	x1, x20
  40514c:	mov	x2, x21
  405150:	mov	x4, x22
  405154:	bl	4018e0 <fprintf@plt>
  405158:	cbz	w0, 404fd0 <feof@plt+0x3330>
  40515c:	ldr	x0, [x24, #3752]
  405160:	bl	401af0 <fflush@plt>
  405164:	cbz	w0, 404fd0 <feof@plt+0x3330>
  405168:	mov	w0, #0x1                   	// #1
  40516c:	bl	404c58 <feof@plt+0x2fb8>
  405170:	ldp	x20, x19, [sp, #80]
  405174:	ldp	x22, x21, [sp, #64]
  405178:	ldp	x24, x23, [sp, #48]
  40517c:	ldp	x26, x25, [sp, #32]
  405180:	ldp	x29, x30, [sp, #16]
  405184:	add	sp, sp, #0x60
  405188:	ret
  40518c:	sub	sp, sp, #0x70
  405190:	stp	x29, x30, [sp, #16]
  405194:	stp	x28, x27, [sp, #32]
  405198:	stp	x26, x25, [sp, #48]
  40519c:	stp	x24, x23, [sp, #64]
  4051a0:	stp	x22, x21, [sp, #80]
  4051a4:	stp	x20, x19, [sp, #96]
  4051a8:	add	x29, sp, #0x10
  4051ac:	mov	x19, x0
  4051b0:	mov	x0, x1
  4051b4:	mov	x20, x1
  4051b8:	bl	4018d0 <strlen@plt>
  4051bc:	mov	x21, x0
  4051c0:	cmp	w21, #0x1
  4051c4:	b.lt	40536c <feof@plt+0x36cc>  // b.tstop
  4051c8:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  4051cc:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  4051d0:	mov	x27, xzr
  4051d4:	and	x28, x21, #0xffffffff
  4051d8:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4051dc:	add	x22, x22, #0x444
  4051e0:	add	x23, x23, #0x454
  4051e4:	mov	w25, #0x1                   	// #1
  4051e8:	ldrsw	x8, [x19, #8]
  4051ec:	cmp	w8, #0x1
  4051f0:	b.lt	40524c <feof@plt+0x35ac>  // b.tstop
  4051f4:	ldr	x9, [x19]
  4051f8:	sub	x8, x8, #0x1
  4051fc:	str	w8, [x19, #8]
  405200:	ldrb	w26, [x9, x8]
  405204:	cmp	w8, #0xfff
  405208:	b.gt	4052e8 <feof@plt+0x3648>
  40520c:	ldr	x9, [x19]
  405210:	strb	w26, [x9, w8, sxtw]
  405214:	ldr	w8, [x19, #8]
  405218:	add	w8, w8, #0x1
  40521c:	str	w8, [x19, #8]
  405220:	ldrb	w8, [x20, x27]
  405224:	cmp	w26, w8
  405228:	b.ne	405370 <feof@plt+0x36d0>  // b.any
  40522c:	ldrsw	x8, [x19, #8]
  405230:	cmp	w8, #0x1
  405234:	b.lt	405290 <feof@plt+0x35f0>  // b.tstop
  405238:	ldr	x9, [x19]
  40523c:	sub	x8, x8, #0x1
  405240:	str	w8, [x19, #8]
  405244:	ldrb	w26, [x9, x8]
  405248:	b	405320 <feof@plt+0x3680>
  40524c:	add	x1, sp, #0x8
  405250:	mov	w2, #0x1                   	// #1
  405254:	mov	w0, wzr
  405258:	bl	4019c0 <read@plt>
  40525c:	cmp	x0, #0x1
  405260:	b.ne	4052d4 <feof@plt+0x3634>  // b.any
  405264:	ldr	w8, [x19, #16]
  405268:	ldrb	w26, [sp, #8]
  40526c:	cbz	w8, 405278 <feof@plt+0x35d8>
  405270:	mov	w0, w26
  405274:	bl	401a30 <putchar@plt>
  405278:	cmp	w26, #0xa
  40527c:	b.ne	4052dc <feof@plt+0x363c>  // b.any
  405280:	ldr	w8, [x19, #32]
  405284:	add	w8, w8, #0x1
  405288:	str	w8, [x19, #32]
  40528c:	b	4052dc <feof@plt+0x363c>
  405290:	sub	x1, x29, #0x4
  405294:	mov	w2, #0x1                   	// #1
  405298:	mov	w0, wzr
  40529c:	bl	4019c0 <read@plt>
  4052a0:	cmp	x0, #0x1
  4052a4:	b.ne	405318 <feof@plt+0x3678>  // b.any
  4052a8:	ldr	w8, [x19, #16]
  4052ac:	ldurb	w26, [x29, #-4]
  4052b0:	cbz	w8, 4052bc <feof@plt+0x361c>
  4052b4:	mov	w0, w26
  4052b8:	bl	401a30 <putchar@plt>
  4052bc:	cmp	w26, #0xa
  4052c0:	b.ne	405320 <feof@plt+0x3680>  // b.any
  4052c4:	ldr	w8, [x19, #32]
  4052c8:	add	w8, w8, #0x1
  4052cc:	str	w8, [x19, #32]
  4052d0:	b	405320 <feof@plt+0x3680>
  4052d4:	mov	w26, #0xff                  	// #255
  4052d8:	str	w25, [x19, #20]
  4052dc:	ldr	w8, [x19, #8]
  4052e0:	cmp	w8, #0xfff
  4052e4:	b.le	40520c <feof@plt+0x356c>
  4052e8:	ldr	x0, [x24, #3752]
  4052ec:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2658>
  4052f0:	mov	w3, #0x93                  	// #147
  4052f4:	mov	x1, x22
  4052f8:	mov	x2, x23
  4052fc:	add	x4, x4, #0x472
  405300:	bl	4018e0 <fprintf@plt>
  405304:	cbz	w0, 405220 <feof@plt+0x3580>
  405308:	ldr	x0, [x24, #3752]
  40530c:	bl	401af0 <fflush@plt>
  405310:	cbz	w0, 405220 <feof@plt+0x3580>
  405314:	b	40544c <feof@plt+0x37ac>
  405318:	mov	w26, #0xff                  	// #255
  40531c:	str	w25, [x19, #20]
  405320:	ldrb	w8, [x20, x27]
  405324:	cmp	w26, w8
  405328:	b.ne	40533c <feof@plt+0x369c>  // b.any
  40532c:	add	x27, x27, #0x1
  405330:	cmp	x28, x27
  405334:	b.ne	4051e8 <feof@plt+0x3548>  // b.any
  405338:	b	405378 <feof@plt+0x36d8>
  40533c:	ldr	x0, [x24, #3752]
  405340:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2658>
  405344:	mov	w3, #0xc9                  	// #201
  405348:	mov	x1, x22
  40534c:	mov	x2, x23
  405350:	add	x4, x4, #0x4b3
  405354:	bl	4018e0 <fprintf@plt>
  405358:	cbz	w0, 40532c <feof@plt+0x368c>
  40535c:	ldr	x0, [x24, #3752]
  405360:	bl	401af0 <fflush@plt>
  405364:	cbz	w0, 40532c <feof@plt+0x368c>
  405368:	b	40544c <feof@plt+0x37ac>
  40536c:	mov	w27, wzr
  405370:	cmp	w27, w21
  405374:	b.ne	405380 <feof@plt+0x36e0>  // b.any
  405378:	mov	w0, #0x1                   	// #1
  40537c:	b	405458 <feof@plt+0x37b8>
  405380:	cmp	w27, #0x1
  405384:	b.lt	405454 <feof@plt+0x37b4>  // b.tstop
  405388:	sub	x25, x20, #0x1
  40538c:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2658>
  405390:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2658>
  405394:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  405398:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  40539c:	mov	w24, w27
  4053a0:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4053a4:	add	x20, x20, #0x444
  4053a8:	add	x21, x21, #0x454
  4053ac:	add	x22, x22, #0x4b3
  4053b0:	add	x23, x23, #0x472
  4053b4:	b	4053c8 <feof@plt+0x3728>
  4053b8:	sub	x24, x24, #0x1
  4053bc:	add	x8, x24, #0x1
  4053c0:	cmp	x8, #0x1
  4053c4:	b.le	405454 <feof@plt+0x37b4>
  4053c8:	ldrsw	x8, [x19, #8]
  4053cc:	ldrb	w27, [x25, x24]
  4053d0:	cmp	w8, #0xfff
  4053d4:	b.gt	405424 <feof@plt+0x3784>
  4053d8:	ldr	x9, [x19]
  4053dc:	strb	w27, [x9, x8]
  4053e0:	ldr	w8, [x19, #8]
  4053e4:	add	w8, w8, #0x1
  4053e8:	str	w8, [x19, #8]
  4053ec:	ldrb	w8, [x25, x24]
  4053f0:	cmp	w27, w8
  4053f4:	b.eq	4053b8 <feof@plt+0x3718>  // b.none
  4053f8:	ldr	x0, [x26, #3752]
  4053fc:	mov	w3, #0xd3                  	// #211
  405400:	mov	x1, x20
  405404:	mov	x2, x21
  405408:	mov	x4, x22
  40540c:	bl	4018e0 <fprintf@plt>
  405410:	cbz	w0, 4053b8 <feof@plt+0x3718>
  405414:	ldr	x0, [x26, #3752]
  405418:	bl	401af0 <fflush@plt>
  40541c:	cbz	w0, 4053b8 <feof@plt+0x3718>
  405420:	b	40544c <feof@plt+0x37ac>
  405424:	ldr	x0, [x26, #3752]
  405428:	mov	w3, #0x93                  	// #147
  40542c:	mov	x1, x20
  405430:	mov	x2, x21
  405434:	mov	x4, x23
  405438:	bl	4018e0 <fprintf@plt>
  40543c:	cbz	w0, 4053ec <feof@plt+0x374c>
  405440:	ldr	x0, [x26, #3752]
  405444:	bl	401af0 <fflush@plt>
  405448:	cbz	w0, 4053ec <feof@plt+0x374c>
  40544c:	mov	w0, #0x1                   	// #1
  405450:	bl	404c58 <feof@plt+0x2fb8>
  405454:	mov	w0, wzr
  405458:	ldp	x20, x19, [sp, #96]
  40545c:	ldp	x22, x21, [sp, #80]
  405460:	ldp	x24, x23, [sp, #64]
  405464:	ldp	x26, x25, [sp, #48]
  405468:	ldp	x28, x27, [sp, #32]
  40546c:	ldp	x29, x30, [sp, #16]
  405470:	add	sp, sp, #0x70
  405474:	ret
  405478:	sub	sp, sp, #0x50
  40547c:	stp	x29, x30, [sp, #16]
  405480:	stp	x24, x23, [sp, #32]
  405484:	stp	x22, x21, [sp, #48]
  405488:	stp	x20, x19, [sp, #64]
  40548c:	add	x29, sp, #0x10
  405490:	ldrsw	x8, [x0, #8]
  405494:	mov	x19, x0
  405498:	cmp	w8, #0x1
  40549c:	b.lt	4054b4 <feof@plt+0x3814>  // b.tstop
  4054a0:	ldr	x9, [x19]
  4054a4:	sub	x8, x8, #0x1
  4054a8:	str	w8, [x19, #8]
  4054ac:	ldrb	w20, [x9, x8]
  4054b0:	b	405504 <feof@plt+0x3864>
  4054b4:	mov	x1, sp
  4054b8:	mov	w2, #0x1                   	// #1
  4054bc:	mov	w0, wzr
  4054c0:	mov	w20, #0x1                   	// #1
  4054c4:	bl	4019c0 <read@plt>
  4054c8:	cmp	x0, #0x1
  4054cc:	b.ne	4054fc <feof@plt+0x385c>  // b.any
  4054d0:	ldr	w8, [x19, #16]
  4054d4:	ldrb	w20, [sp]
  4054d8:	cbz	w8, 4054e4 <feof@plt+0x3844>
  4054dc:	mov	w0, w20
  4054e0:	bl	401a30 <putchar@plt>
  4054e4:	cmp	w20, #0xa
  4054e8:	b.ne	405504 <feof@plt+0x3864>  // b.any
  4054ec:	ldr	w8, [x19, #32]
  4054f0:	add	w8, w8, #0x1
  4054f4:	str	w8, [x19, #32]
  4054f8:	b	405504 <feof@plt+0x3864>
  4054fc:	str	w20, [x19, #20]
  405500:	mov	w20, #0xff                  	// #255
  405504:	mov	w21, #0x1                   	// #1
  405508:	b	40551c <feof@plt+0x387c>
  40550c:	ldr	x9, [x19]
  405510:	sub	x8, x8, #0x1
  405514:	str	w8, [x19, #8]
  405518:	ldrb	w20, [x9, x8]
  40551c:	and	w8, w20, #0xff
  405520:	sub	w9, w8, #0x9
  405524:	cmp	w9, #0x2
  405528:	b.cc	405534 <feof@plt+0x3894>  // b.lo, b.ul, b.last
  40552c:	cmp	w8, #0x20
  405530:	b.ne	405590 <feof@plt+0x38f0>  // b.any
  405534:	ldrsw	x8, [x19, #8]
  405538:	cmp	w8, #0x1
  40553c:	b.ge	40550c <feof@plt+0x386c>  // b.tcont
  405540:	add	x1, sp, #0x4
  405544:	mov	w2, #0x1                   	// #1
  405548:	mov	w0, wzr
  40554c:	bl	4019c0 <read@plt>
  405550:	cmp	x0, #0x1
  405554:	b.ne	405584 <feof@plt+0x38e4>  // b.any
  405558:	ldr	w8, [x19, #16]
  40555c:	ldrb	w20, [sp, #4]
  405560:	cbz	w8, 40556c <feof@plt+0x38cc>
  405564:	mov	w0, w20
  405568:	bl	401a30 <putchar@plt>
  40556c:	cmp	w20, #0xa
  405570:	b.ne	40551c <feof@plt+0x387c>  // b.any
  405574:	ldr	w8, [x19, #32]
  405578:	add	w8, w8, #0x1
  40557c:	str	w8, [x19, #32]
  405580:	b	40551c <feof@plt+0x387c>
  405584:	str	w21, [x19, #20]
  405588:	mov	w20, #0xff                  	// #255
  40558c:	b	40551c <feof@plt+0x387c>
  405590:	cmp	w8, #0x2d
  405594:	b.ne	4055b8 <feof@plt+0x3918>  // b.any
  405598:	ldrsw	x8, [x19, #8]
  40559c:	cmp	w8, #0x1
  4055a0:	b.lt	4055c0 <feof@plt+0x3920>  // b.tstop
  4055a4:	ldr	x9, [x19]
  4055a8:	sub	x8, x8, #0x1
  4055ac:	str	w8, [x19, #8]
  4055b0:	ldrb	w20, [x9, x8]
  4055b4:	b	405610 <feof@plt+0x3970>
  4055b8:	mov	w21, #0x1                   	// #1
  4055bc:	b	405614 <feof@plt+0x3974>
  4055c0:	add	x1, sp, #0x8
  4055c4:	mov	w2, #0x1                   	// #1
  4055c8:	mov	w0, wzr
  4055cc:	mov	w20, #0x1                   	// #1
  4055d0:	bl	4019c0 <read@plt>
  4055d4:	cmp	x0, #0x1
  4055d8:	b.ne	405608 <feof@plt+0x3968>  // b.any
  4055dc:	ldr	w8, [x19, #16]
  4055e0:	ldrb	w20, [sp, #8]
  4055e4:	cbz	w8, 4055f0 <feof@plt+0x3950>
  4055e8:	mov	w0, w20
  4055ec:	bl	401a30 <putchar@plt>
  4055f0:	cmp	w20, #0xa
  4055f4:	b.ne	405610 <feof@plt+0x3970>  // b.any
  4055f8:	ldr	w8, [x19, #32]
  4055fc:	add	w8, w8, #0x1
  405600:	str	w8, [x19, #32]
  405604:	b	405610 <feof@plt+0x3970>
  405608:	str	w20, [x19, #20]
  40560c:	mov	w20, #0xff                  	// #255
  405610:	mov	w21, #0xffffffff            	// #-1
  405614:	sub	w8, w20, #0x30
  405618:	and	w8, w8, #0xff
  40561c:	cmp	w8, #0x9
  405620:	b.ls	405664 <feof@plt+0x39c4>  // b.plast
  405624:	mov	w22, wzr
  405628:	ldrsw	x8, [x19, #8]
  40562c:	cmp	w8, #0xfff
  405630:	b.gt	405708 <feof@plt+0x3a68>
  405634:	ldr	x9, [x19]
  405638:	strb	w20, [x9, x8]
  40563c:	ldr	w8, [x19, #8]
  405640:	add	w8, w8, #0x1
  405644:	str	w8, [x19, #8]
  405648:	mul	w0, w22, w21
  40564c:	ldp	x20, x19, [sp, #64]
  405650:	ldp	x22, x21, [sp, #48]
  405654:	ldp	x24, x23, [sp, #32]
  405658:	ldp	x29, x30, [sp, #16]
  40565c:	add	sp, sp, #0x50
  405660:	ret
  405664:	mov	w22, wzr
  405668:	mov	w23, #0xa                   	// #10
  40566c:	mov	w24, #0x1                   	// #1
  405670:	b	405690 <feof@plt+0x39f0>
  405674:	ldr	x9, [x19]
  405678:	sub	x8, x8, #0x1
  40567c:	str	w8, [x19, #8]
  405680:	ldrb	w20, [x9, x8]
  405684:	sub	w8, w20, #0x30
  405688:	cmp	w8, #0xa
  40568c:	b.cs	405628 <feof@plt+0x3988>  // b.hs, b.nlast
  405690:	sub	w10, w20, #0x30
  405694:	ldrsw	x8, [x19, #8]
  405698:	and	w9, w20, #0xff
  40569c:	and	w10, w10, #0xff
  4056a0:	sub	w9, w9, #0x30
  4056a4:	cmp	w10, #0xa
  4056a8:	csel	w9, w9, wzr, cc  // cc = lo, ul, last
  4056ac:	cmp	w8, #0x1
  4056b0:	madd	w22, w22, w23, w9
  4056b4:	b.ge	405674 <feof@plt+0x39d4>  // b.tcont
  4056b8:	sub	x1, x29, #0x4
  4056bc:	mov	w2, #0x1                   	// #1
  4056c0:	mov	w0, wzr
  4056c4:	bl	4019c0 <read@plt>
  4056c8:	cmp	x0, #0x1
  4056cc:	b.ne	4056fc <feof@plt+0x3a5c>  // b.any
  4056d0:	ldr	w8, [x19, #16]
  4056d4:	ldurb	w20, [x29, #-4]
  4056d8:	cbz	w8, 4056e4 <feof@plt+0x3a44>
  4056dc:	mov	w0, w20
  4056e0:	bl	401a30 <putchar@plt>
  4056e4:	cmp	w20, #0xa
  4056e8:	b.ne	405684 <feof@plt+0x39e4>  // b.any
  4056ec:	ldr	w8, [x19, #32]
  4056f0:	add	w8, w8, #0x1
  4056f4:	str	w8, [x19, #32]
  4056f8:	b	405684 <feof@plt+0x39e4>
  4056fc:	mov	w20, #0xff                  	// #255
  405700:	str	w24, [x19, #20]
  405704:	b	405684 <feof@plt+0x39e4>
  405708:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40570c:	ldr	x0, [x19, #3752]
  405710:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  405714:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  405718:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2658>
  40571c:	add	x1, x1, #0x444
  405720:	add	x2, x2, #0x454
  405724:	add	x4, x4, #0x472
  405728:	mov	w3, #0x93                  	// #147
  40572c:	bl	4018e0 <fprintf@plt>
  405730:	cbz	w0, 405648 <feof@plt+0x39a8>
  405734:	ldr	x0, [x19, #3752]
  405738:	bl	401af0 <fflush@plt>
  40573c:	cbz	w0, 405648 <feof@plt+0x39a8>
  405740:	mov	w0, #0x1                   	// #1
  405744:	bl	404c58 <feof@plt+0x2fb8>
  405748:	stp	x29, x30, [sp, #-48]!
  40574c:	str	x21, [sp, #16]
  405750:	stp	x20, x19, [sp, #32]
  405754:	mov	x29, sp
  405758:	mov	x20, x0
  40575c:	bl	405478 <feof@plt+0x37d8>
  405760:	ldrsw	x8, [x20, #8]
  405764:	mov	w19, w0
  405768:	cmp	w8, #0x1
  40576c:	b.lt	40578c <feof@plt+0x3aec>  // b.tstop
  405770:	ldr	x9, [x20]
  405774:	sub	x8, x8, #0x1
  405778:	str	w8, [x20, #8]
  40577c:	ldrb	w21, [x9, x8]
  405780:	cmp	w21, #0x2e
  405784:	b.eq	4057d8 <feof@plt+0x3b38>  // b.none
  405788:	b	40582c <feof@plt+0x3b8c>
  40578c:	add	x1, x29, #0x1c
  405790:	mov	w2, #0x1                   	// #1
  405794:	mov	w0, wzr
  405798:	mov	w21, #0x1                   	// #1
  40579c:	bl	4019c0 <read@plt>
  4057a0:	cmp	x0, #0x1
  4057a4:	b.ne	40581c <feof@plt+0x3b7c>  // b.any
  4057a8:	ldr	w8, [x20, #16]
  4057ac:	ldrb	w21, [x29, #28]
  4057b0:	cbz	w8, 4057bc <feof@plt+0x3b1c>
  4057b4:	mov	w0, w21
  4057b8:	bl	401a30 <putchar@plt>
  4057bc:	cmp	w21, #0xa
  4057c0:	b.ne	4057d0 <feof@plt+0x3b30>  // b.any
  4057c4:	ldr	w8, [x20, #32]
  4057c8:	add	w8, w8, #0x1
  4057cc:	str	w8, [x20, #32]
  4057d0:	cmp	w21, #0x2e
  4057d4:	b.ne	40582c <feof@plt+0x3b8c>  // b.any
  4057d8:	mov	x0, x20
  4057dc:	bl	405478 <feof@plt+0x37d8>
  4057e0:	cmp	w0, #0xb
  4057e4:	b.lt	405804 <feof@plt+0x3b64>  // b.tstop
  4057e8:	mov	w8, #0xa                   	// #10
  4057ec:	add	w8, w8, w8, lsl #2
  4057f0:	lsl	w8, w8, #1
  4057f4:	cmp	w8, w0
  4057f8:	b.lt	4057ec <feof@plt+0x3b4c>  // b.tstop
  4057fc:	scvtf	d0, w8
  405800:	b	405808 <feof@plt+0x3b68>
  405804:	fmov	d0, #1.000000000000000000e+01
  405808:	scvtf	d2, w0
  40580c:	scvtf	d1, w19
  405810:	fdiv	d0, d2, d0
  405814:	fadd	d0, d0, d1
  405818:	b	405850 <feof@plt+0x3bb0>
  40581c:	str	w21, [x20, #20]
  405820:	mov	w21, #0xff                  	// #255
  405824:	cmp	w21, #0x2e
  405828:	b.eq	4057d8 <feof@plt+0x3b38>  // b.none
  40582c:	ldrsw	x8, [x20, #8]
  405830:	cmp	w8, #0xfff
  405834:	b.gt	405860 <feof@plt+0x3bc0>
  405838:	ldr	x9, [x20]
  40583c:	strb	w21, [x9, x8]
  405840:	ldr	w8, [x20, #8]
  405844:	add	w8, w8, #0x1
  405848:	str	w8, [x20, #8]
  40584c:	scvtf	d0, w19
  405850:	ldp	x20, x19, [sp, #32]
  405854:	ldr	x21, [sp, #16]
  405858:	ldp	x29, x30, [sp], #48
  40585c:	ret
  405860:	adrp	x20, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405864:	ldr	x0, [x20, #3752]
  405868:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40586c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  405870:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2658>
  405874:	add	x1, x1, #0x444
  405878:	add	x2, x2, #0x454
  40587c:	add	x4, x4, #0x472
  405880:	mov	w3, #0x93                  	// #147
  405884:	bl	4018e0 <fprintf@plt>
  405888:	cbz	w0, 40584c <feof@plt+0x3bac>
  40588c:	ldr	x0, [x20, #3752]
  405890:	bl	401af0 <fflush@plt>
  405894:	cbz	w0, 40584c <feof@plt+0x3bac>
  405898:	mov	w0, #0x1                   	// #1
  40589c:	bl	404c58 <feof@plt+0x2fb8>
  4058a0:	stp	x29, x30, [sp, #-80]!
  4058a4:	str	x28, [sp, #16]
  4058a8:	stp	x24, x23, [sp, #32]
  4058ac:	stp	x22, x21, [sp, #48]
  4058b0:	stp	x20, x19, [sp, #64]
  4058b4:	mov	x29, sp
  4058b8:	sub	sp, sp, #0x1, lsl #12
  4058bc:	ldrsw	x8, [x0, #8]
  4058c0:	mov	x19, x0
  4058c4:	cmp	w8, #0x1
  4058c8:	b.lt	4058e0 <feof@plt+0x3c40>  // b.tstop
  4058cc:	ldr	x9, [x19]
  4058d0:	sub	x8, x8, #0x1
  4058d4:	str	w8, [x19, #8]
  4058d8:	ldrb	w20, [x9, x8]
  4058dc:	b	405934 <feof@plt+0x3c94>
  4058e0:	mov	x1, sp
  4058e4:	mov	w2, #0x1                   	// #1
  4058e8:	mov	w0, wzr
  4058ec:	mov	w20, #0x1                   	// #1
  4058f0:	bl	4019c0 <read@plt>
  4058f4:	cmp	x0, #0x1
  4058f8:	b.ne	40592c <feof@plt+0x3c8c>  // b.any
  4058fc:	ldr	w8, [x19, #16]
  405900:	ldrb	w20, [sp]
  405904:	cbz	w8, 405910 <feof@plt+0x3c70>
  405908:	mov	w0, w20
  40590c:	bl	401a30 <putchar@plt>
  405910:	cmp	w20, #0xa
  405914:	b.ne	405934 <feof@plt+0x3c94>  // b.any
  405918:	ldr	w8, [x19, #32]
  40591c:	mov	w20, #0xa                   	// #10
  405920:	add	w8, w8, #0x1
  405924:	str	w8, [x19, #32]
  405928:	b	405934 <feof@plt+0x3c94>
  40592c:	str	w20, [x19, #20]
  405930:	mov	w20, #0xff                  	// #255
  405934:	mov	x22, #0x600                 	// #1536
  405938:	mov	w21, #0x1                   	// #1
  40593c:	movk	x22, #0x1, lsl #32
  405940:	b	405954 <feof@plt+0x3cb4>
  405944:	ldr	x9, [x19]
  405948:	sub	x8, x8, #0x1
  40594c:	str	w8, [x19, #8]
  405950:	ldrb	w20, [x9, x8]
  405954:	and	w8, w20, #0xff
  405958:	cmp	w8, #0x20
  40595c:	b.hi	4059d0 <feof@plt+0x3d30>  // b.pmore
  405960:	and	x8, x20, #0xff
  405964:	lsl	x8, x21, x8
  405968:	tst	x8, x22
  40596c:	b.eq	4059d0 <feof@plt+0x3d30>  // b.none
  405970:	ldrsw	x8, [x19, #8]
  405974:	cmp	w8, #0x1
  405978:	b.ge	405944 <feof@plt+0x3ca4>  // b.tcont
  40597c:	mov	x1, sp
  405980:	mov	w2, #0x1                   	// #1
  405984:	mov	w0, wzr
  405988:	bl	4019c0 <read@plt>
  40598c:	cmp	x0, #0x1
  405990:	b.ne	4059c4 <feof@plt+0x3d24>  // b.any
  405994:	ldr	w8, [x19, #16]
  405998:	ldrb	w20, [sp]
  40599c:	cbz	w8, 4059a8 <feof@plt+0x3d08>
  4059a0:	mov	w0, w20
  4059a4:	bl	401a30 <putchar@plt>
  4059a8:	cmp	w20, #0xa
  4059ac:	b.ne	405954 <feof@plt+0x3cb4>  // b.any
  4059b0:	ldr	w8, [x19, #32]
  4059b4:	mov	w20, #0xa                   	// #10
  4059b8:	add	w8, w8, #0x1
  4059bc:	str	w8, [x19, #32]
  4059c0:	b	405954 <feof@plt+0x3cb4>
  4059c4:	str	w21, [x19, #20]
  4059c8:	mov	w20, #0xff                  	// #255
  4059cc:	b	405954 <feof@plt+0x3cb4>
  4059d0:	mov	x24, #0x600                 	// #1536
  4059d4:	mov	x21, xzr
  4059d8:	mov	x22, sp
  4059dc:	mov	w23, #0x1                   	// #1
  4059e0:	movk	x24, #0x1, lsl #32
  4059e4:	b	405a00 <feof@plt+0x3d60>
  4059e8:	ldr	x9, [x19]
  4059ec:	sub	x8, x8, #0x1
  4059f0:	str	w8, [x19, #8]
  4059f4:	ldrb	w20, [x9, x8]
  4059f8:	cmp	x21, #0x1, lsl #12
  4059fc:	b.eq	405ab0 <feof@plt+0x3e10>  // b.none
  405a00:	and	w8, w20, #0xff
  405a04:	cmp	w8, #0x20
  405a08:	b.hi	405a1c <feof@plt+0x3d7c>  // b.pmore
  405a0c:	and	x8, x20, #0xff
  405a10:	lsl	x8, x23, x8
  405a14:	tst	x8, x24
  405a18:	b.ne	405a8c <feof@plt+0x3dec>  // b.any
  405a1c:	ldr	w8, [x19, #20]
  405a20:	cbnz	w8, 405a8c <feof@plt+0x3dec>
  405a24:	strb	w20, [x22, x21]
  405a28:	ldrsw	x8, [x19, #8]
  405a2c:	add	x21, x21, #0x1
  405a30:	cmp	w8, #0x1
  405a34:	b.ge	4059e8 <feof@plt+0x3d48>  // b.tcont
  405a38:	add	x1, x29, #0x1c
  405a3c:	mov	w2, #0x1                   	// #1
  405a40:	mov	w0, wzr
  405a44:	bl	4019c0 <read@plt>
  405a48:	cmp	x0, #0x1
  405a4c:	b.ne	405a80 <feof@plt+0x3de0>  // b.any
  405a50:	ldr	w8, [x19, #16]
  405a54:	ldrb	w20, [x29, #28]
  405a58:	cbz	w8, 405a64 <feof@plt+0x3dc4>
  405a5c:	mov	w0, w20
  405a60:	bl	401a30 <putchar@plt>
  405a64:	cmp	w20, #0xa
  405a68:	b.ne	4059f8 <feof@plt+0x3d58>  // b.any
  405a6c:	ldr	w8, [x19, #32]
  405a70:	mov	w20, #0xa                   	// #10
  405a74:	add	w8, w8, #0x1
  405a78:	str	w8, [x19, #32]
  405a7c:	b	4059f8 <feof@plt+0x3d58>
  405a80:	mov	w20, #0xff                  	// #255
  405a84:	str	w23, [x19, #20]
  405a88:	b	4059f8 <feof@plt+0x3d58>
  405a8c:	mov	x8, sp
  405a90:	mov	x0, sp
  405a94:	strb	wzr, [x8, x21]
  405a98:	bl	4018d0 <strlen@plt>
  405a9c:	add	x0, x0, #0x1
  405aa0:	bl	401bd0 <malloc@plt>
  405aa4:	mov	x1, sp
  405aa8:	bl	4019e0 <strcpy@plt>
  405aac:	b	405ab4 <feof@plt+0x3e14>
  405ab0:	mov	x0, xzr
  405ab4:	add	sp, sp, #0x1, lsl #12
  405ab8:	ldp	x20, x19, [sp, #64]
  405abc:	ldp	x22, x21, [sp, #48]
  405ac0:	ldp	x24, x23, [sp, #32]
  405ac4:	ldr	x28, [sp, #16]
  405ac8:	ldp	x29, x30, [sp], #80
  405acc:	ret
  405ad0:	str	x30, [sp, #-16]!
  405ad4:	bl	4018f0 <__cxa_begin_catch@plt>
  405ad8:	bl	4018c0 <_ZSt9terminatev@plt>
  405adc:	stp	x29, x30, [sp, #-16]!
  405ae0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  405ae4:	add	x0, x0, #0x4c1
  405ae8:	mov	x29, sp
  405aec:	bl	401bf0 <getenv@plt>
  405af0:	cbz	x0, 405afc <feof@plt+0x3e5c>
  405af4:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  405af8:	str	x0, [x8, #608]
  405afc:	ldp	x29, x30, [sp], #16
  405b00:	ret
  405b04:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  405b08:	mov	w8, #0x1                   	// #1
  405b0c:	add	x9, x9, #0x4e6
  405b10:	cmp	x1, #0x0
  405b14:	str	w8, [x0]
  405b18:	csel	x8, x9, x1, eq  // eq = none
  405b1c:	str	x8, [x0, #8]
  405b20:	ret
  405b24:	str	wzr, [x0]
  405b28:	ret
  405b2c:	mov	w8, #0x3                   	// #3
  405b30:	str	w8, [x0]
  405b34:	str	w1, [x0, #8]
  405b38:	ret
  405b3c:	mov	w8, #0x4                   	// #4
  405b40:	str	w8, [x0]
  405b44:	str	w1, [x0, #8]
  405b48:	ret
  405b4c:	mov	w8, #0x2                   	// #2
  405b50:	str	w8, [x0]
  405b54:	strb	w1, [x0, #8]
  405b58:	ret
  405b5c:	mov	w8, #0x2                   	// #2
  405b60:	str	w8, [x0]
  405b64:	strb	w1, [x0, #8]
  405b68:	ret
  405b6c:	mov	w8, #0x5                   	// #5
  405b70:	str	w8, [x0]
  405b74:	str	d0, [x0, #8]
  405b78:	ret
  405b7c:	ldr	w8, [x0]
  405b80:	cmp	w8, #0x0
  405b84:	cset	w0, eq  // eq = none
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-16]!
  405b90:	mov	x29, sp
  405b94:	ldr	w8, [x0]
  405b98:	sub	w8, w8, #0x1
  405b9c:	cmp	w8, #0x4
  405ba0:	b.hi	405bd0 <feof@plt+0x3f30>  // b.pmore
  405ba4:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  405ba8:	add	x9, x9, #0x4d2
  405bac:	adr	x10, 405bbc <feof@plt+0x3f1c>
  405bb0:	ldrb	w11, [x9, x8]
  405bb4:	add	x10, x10, x11, lsl #2
  405bb8:	br	x10
  405bbc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405bc0:	ldrb	w0, [x0, #8]
  405bc4:	ldr	x1, [x8, #3752]
  405bc8:	ldp	x29, x30, [sp], #16
  405bcc:	b	401900 <putc@plt>
  405bd0:	ldp	x29, x30, [sp], #16
  405bd4:	ret
  405bd8:	ldr	x0, [x0, #8]
  405bdc:	b	405bf4 <feof@plt+0x3f54>
  405be0:	ldr	w0, [x0, #8]
  405be4:	bl	40a890 <feof@plt+0x8bf0>
  405be8:	b	405bf4 <feof@plt+0x3f54>
  405bec:	ldr	w0, [x0, #8]
  405bf0:	bl	40a92c <feof@plt+0x8c8c>
  405bf4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405bf8:	ldr	x1, [x8, #3752]
  405bfc:	ldp	x29, x30, [sp], #16
  405c00:	b	401850 <fputs@plt>
  405c04:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c08:	ldr	x8, [x8, #3752]
  405c0c:	ldr	d0, [x0, #8]
  405c10:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  405c14:	add	x1, x1, #0x4ed
  405c18:	mov	x0, x8
  405c1c:	ldp	x29, x30, [sp], #16
  405c20:	b	4018e0 <fprintf@plt>
  405c24:	stp	x29, x30, [sp, #-80]!
  405c28:	stp	x26, x25, [sp, #16]
  405c2c:	stp	x24, x23, [sp, #32]
  405c30:	stp	x22, x21, [sp, #48]
  405c34:	stp	x20, x19, [sp, #64]
  405c38:	mov	x29, sp
  405c3c:	mov	x19, x3
  405c40:	mov	x20, x2
  405c44:	mov	x21, x1
  405c48:	mov	x23, x0
  405c4c:	cbnz	x0, 405c60 <feof@plt+0x3fc0>
  405c50:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  405c54:	add	x1, x1, #0x4f0
  405c58:	mov	w0, #0x62                  	// #98
  405c5c:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  405c60:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  405c64:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2658>
  405c68:	add	x22, x22, #0x4f0
  405c6c:	add	x24, x24, #0x4d7
  405c70:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c74:	b	405c84 <feof@plt+0x3fe4>
  405c78:	mov	w0, #0x78                  	// #120
  405c7c:	mov	x1, x22
  405c80:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  405c84:	mov	x26, x23
  405c88:	ldrb	w0, [x26], #1
  405c8c:	cmp	w0, #0x25
  405c90:	b.eq	405ca8 <feof@plt+0x4008>  // b.none
  405c94:	cbz	w0, 405d3c <feof@plt+0x409c>
  405c98:	ldr	x1, [x25, #3752]
  405c9c:	bl	401900 <putc@plt>
  405ca0:	mov	x23, x26
  405ca4:	b	405c84 <feof@plt+0x3fe4>
  405ca8:	ldrb	w8, [x23, #1]
  405cac:	add	x23, x23, #0x2
  405cb0:	sub	w8, w8, #0x25
  405cb4:	cmp	w8, #0xe
  405cb8:	b.hi	405c78 <feof@plt+0x3fd8>  // b.pmore
  405cbc:	adr	x9, 405c78 <feof@plt+0x3fd8>
  405cc0:	ldrb	w10, [x24, x8]
  405cc4:	add	x9, x9, x10, lsl #2
  405cc8:	br	x9
  405ccc:	ldr	w8, [x21]
  405cd0:	cbnz	w8, 405ce0 <feof@plt+0x4040>
  405cd4:	mov	w0, #0x6c                  	// #108
  405cd8:	mov	x1, x22
  405cdc:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  405ce0:	mov	x0, x21
  405ce4:	bl	405b8c <feof@plt+0x3eec>
  405ce8:	b	405c84 <feof@plt+0x3fe4>
  405cec:	ldr	w8, [x20]
  405cf0:	cbnz	w8, 405d00 <feof@plt+0x4060>
  405cf4:	mov	w0, #0x70                  	// #112
  405cf8:	mov	x1, x22
  405cfc:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  405d00:	mov	x0, x20
  405d04:	bl	405b8c <feof@plt+0x3eec>
  405d08:	b	405c84 <feof@plt+0x3fe4>
  405d0c:	ldr	w8, [x19]
  405d10:	cbnz	w8, 405d20 <feof@plt+0x4080>
  405d14:	mov	w0, #0x74                  	// #116
  405d18:	mov	x1, x22
  405d1c:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  405d20:	mov	x0, x19
  405d24:	bl	405b8c <feof@plt+0x3eec>
  405d28:	b	405c84 <feof@plt+0x3fe4>
  405d2c:	ldr	x1, [x25, #3752]
  405d30:	mov	w0, #0x25                  	// #37
  405d34:	bl	401aa0 <fputc@plt>
  405d38:	b	405c84 <feof@plt+0x3fe4>
  405d3c:	ldp	x20, x19, [sp, #64]
  405d40:	ldp	x22, x21, [sp, #48]
  405d44:	ldp	x24, x23, [sp, #32]
  405d48:	ldp	x26, x25, [sp, #16]
  405d4c:	ldp	x29, x30, [sp], #80
  405d50:	ret
  405d54:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d58:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d5c:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x158>
  405d60:	ldr	x8, [x8, #3976]
  405d64:	mov	x6, x2
  405d68:	mov	x5, x1
  405d6c:	ldr	x1, [x9, #3984]
  405d70:	ldr	w2, [x10, #140]
  405d74:	mov	x7, x3
  405d78:	mov	w3, #0x1                   	// #1
  405d7c:	mov	x4, x0
  405d80:	mov	x0, x8
  405d84:	b	405e10 <feof@plt+0x4170>
  405d88:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d8c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d90:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x158>
  405d94:	ldr	x8, [x8, #3976]
  405d98:	mov	x6, x2
  405d9c:	mov	x5, x1
  405da0:	ldr	x1, [x9, #3984]
  405da4:	ldr	w2, [x10, #140]
  405da8:	mov	x7, x3
  405dac:	mov	x4, x0
  405db0:	mov	x0, x8
  405db4:	mov	w3, wzr
  405db8:	b	405e10 <feof@plt+0x4170>
  405dbc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405dc0:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405dc4:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x158>
  405dc8:	ldr	x8, [x8, #3976]
  405dcc:	mov	x6, x2
  405dd0:	mov	x5, x1
  405dd4:	ldr	x1, [x9, #3984]
  405dd8:	ldr	w2, [x10, #140]
  405ddc:	mov	x7, x3
  405de0:	mov	w3, #0x2                   	// #2
  405de4:	mov	x4, x0
  405de8:	mov	x0, x8
  405dec:	b	405e10 <feof@plt+0x4170>
  405df0:	mov	x7, x5
  405df4:	mov	x6, x4
  405df8:	mov	x5, x3
  405dfc:	mov	x4, x2
  405e00:	mov	w2, w1
  405e04:	mov	w3, #0x1                   	// #1
  405e08:	mov	x1, xzr
  405e0c:	b	405e10 <feof@plt+0x4170>
  405e10:	stp	x29, x30, [sp, #-96]!
  405e14:	str	x27, [sp, #16]
  405e18:	stp	x26, x25, [sp, #32]
  405e1c:	stp	x24, x23, [sp, #48]
  405e20:	stp	x22, x21, [sp, #64]
  405e24:	stp	x20, x19, [sp, #80]
  405e28:	mov	x29, sp
  405e2c:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  405e30:	mov	w24, w2
  405e34:	ldr	x2, [x8, #1176]
  405e38:	mov	x20, x7
  405e3c:	mov	x21, x6
  405e40:	mov	x22, x5
  405e44:	mov	x23, x4
  405e48:	mov	w19, w3
  405e4c:	mov	x25, x1
  405e50:	mov	x26, x0
  405e54:	adrp	x27, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e58:	cbnz	x2, 405e68 <feof@plt+0x41c8>
  405e5c:	mov	w8, wzr
  405e60:	cbnz	x26, 405e80 <feof@plt+0x41e0>
  405e64:	b	405ec4 <feof@plt+0x4224>
  405e68:	ldr	x0, [x27, #3752]
  405e6c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  405e70:	add	x1, x1, #0x50d
  405e74:	bl	4018e0 <fprintf@plt>
  405e78:	mov	w8, #0x1                   	// #1
  405e7c:	cbz	x26, 405ec4 <feof@plt+0x4224>
  405e80:	tbnz	w24, #31, 405ec4 <feof@plt+0x4224>
  405e84:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  405e88:	add	x1, x1, #0x14c
  405e8c:	mov	x0, x26
  405e90:	bl	401bb0 <strcmp@plt>
  405e94:	mov	w8, w0
  405e98:	ldr	x0, [x27, #3752]
  405e9c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  405ea0:	add	x9, x9, #0x511
  405ea4:	cmp	w8, #0x0
  405ea8:	csel	x2, x9, x26, eq  // eq = none
  405eac:	cbnz	x25, 405ee8 <feof@plt+0x4248>
  405eb0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  405eb4:	add	x1, x1, #0x52e
  405eb8:	mov	w3, w24
  405ebc:	bl	4018e0 <fprintf@plt>
  405ec0:	b	405efc <feof@plt+0x425c>
  405ec4:	cbnz	w8, 405efc <feof@plt+0x425c>
  405ec8:	cbz	w19, 405f0c <feof@plt+0x426c>
  405ecc:	cmp	w19, #0x2
  405ed0:	b.ne	405f30 <feof@plt+0x4290>  // b.any
  405ed4:	ldr	x3, [x27, #3752]
  405ed8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  405edc:	add	x0, x0, #0x535
  405ee0:	mov	w1, #0xc                   	// #12
  405ee4:	b	405f1c <feof@plt+0x427c>
  405ee8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  405eec:	add	x1, x1, #0x522
  405ef0:	mov	x3, x25
  405ef4:	mov	w4, w24
  405ef8:	bl	4018e0 <fprintf@plt>
  405efc:	ldr	x1, [x27, #3752]
  405f00:	mov	w0, #0x20                  	// #32
  405f04:	bl	401aa0 <fputc@plt>
  405f08:	cbnz	w19, 405ecc <feof@plt+0x422c>
  405f0c:	ldr	x3, [x27, #3752]
  405f10:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  405f14:	add	x0, x0, #0x542
  405f18:	mov	w1, #0x8                   	// #8
  405f1c:	mov	w2, #0x1                   	// #1
  405f20:	bl	401c40 <fwrite@plt>
  405f24:	ldr	x1, [x27, #3752]
  405f28:	mov	w0, #0x20                  	// #32
  405f2c:	bl	401aa0 <fputc@plt>
  405f30:	mov	x0, x23
  405f34:	mov	x1, x22
  405f38:	mov	x2, x21
  405f3c:	mov	x3, x20
  405f40:	bl	405c24 <feof@plt+0x3f84>
  405f44:	ldr	x1, [x27, #3752]
  405f48:	mov	w0, #0xa                   	// #10
  405f4c:	bl	401aa0 <fputc@plt>
  405f50:	ldr	x0, [x27, #3752]
  405f54:	bl	401af0 <fflush@plt>
  405f58:	cmp	w19, #0x2
  405f5c:	b.ne	405f7c <feof@plt+0x42dc>  // b.any
  405f60:	ldp	x20, x19, [sp, #80]
  405f64:	ldp	x22, x21, [sp, #64]
  405f68:	ldp	x24, x23, [sp, #48]
  405f6c:	ldp	x26, x25, [sp, #32]
  405f70:	ldr	x27, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #96
  405f78:	b	405fd8 <feof@plt+0x4338>
  405f7c:	ldp	x20, x19, [sp, #80]
  405f80:	ldp	x22, x21, [sp, #64]
  405f84:	ldp	x24, x23, [sp, #48]
  405f88:	ldp	x26, x25, [sp, #32]
  405f8c:	ldr	x27, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #96
  405f94:	ret
  405f98:	mov	x7, x5
  405f9c:	mov	x6, x4
  405fa0:	mov	x5, x3
  405fa4:	mov	x4, x2
  405fa8:	mov	w2, w1
  405fac:	mov	x1, xzr
  405fb0:	mov	w3, wzr
  405fb4:	b	405e10 <feof@plt+0x4170>
  405fb8:	mov	x7, x5
  405fbc:	mov	x6, x4
  405fc0:	mov	x5, x3
  405fc4:	mov	x4, x2
  405fc8:	mov	w2, w1
  405fcc:	mov	w3, #0x2                   	// #2
  405fd0:	mov	x1, xzr
  405fd4:	b	405e10 <feof@plt+0x4170>
  405fd8:	stp	x29, x30, [sp, #-16]!
  405fdc:	mov	w0, #0x3                   	// #3
  405fe0:	mov	x29, sp
  405fe4:	bl	401c30 <exit@plt>
  405fe8:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  405fec:	ldr	d0, [x8, #1360]
  405ff0:	stp	x1, x2, [x0]
  405ff4:	str	xzr, [x0, #16]
  405ff8:	str	xzr, [x0, #32]
  405ffc:	str	d0, [x0, #24]
  406000:	ret
  406004:	stp	x29, x30, [sp, #-32]!
  406008:	str	x19, [sp, #16]
  40600c:	mov	x29, sp
  406010:	mov	x19, x0
  406014:	ldr	x0, [x0, #32]
  406018:	cbz	x0, 406020 <feof@plt+0x4380>
  40601c:	bl	401b10 <_ZdaPv@plt>
  406020:	ldr	x0, [x19, #8]
  406024:	bl	401960 <free@plt>
  406028:	ldr	x0, [x19]
  40602c:	cbz	x0, 40603c <feof@plt+0x439c>
  406030:	ldr	x19, [sp, #16]
  406034:	ldp	x29, x30, [sp], #32
  406038:	b	401920 <fclose@plt>
  40603c:	ldr	x19, [sp, #16]
  406040:	ldp	x29, x30, [sp], #32
  406044:	ret
  406048:	sub	sp, sp, #0x70
  40604c:	stp	x29, x30, [sp, #16]
  406050:	stp	x28, x27, [sp, #32]
  406054:	stp	x26, x25, [sp, #48]
  406058:	stp	x24, x23, [sp, #64]
  40605c:	stp	x22, x21, [sp, #80]
  406060:	stp	x20, x19, [sp, #96]
  406064:	add	x29, sp, #0x10
  406068:	ldr	x20, [x0]
  40606c:	cbz	x20, 4061dc <feof@plt+0x453c>
  406070:	ldr	x8, [x0, #32]
  406074:	mov	x19, x0
  406078:	cbnz	x8, 406090 <feof@plt+0x43f0>
  40607c:	mov	w0, #0x80                  	// #128
  406080:	mov	w21, #0x80                  	// #128
  406084:	bl	401840 <_Znam@plt>
  406088:	str	x0, [x19, #32]
  40608c:	str	w21, [x19, #20]
  406090:	mov	x0, x20
  406094:	bl	401a80 <getc@plt>
  406098:	cmn	w0, #0x1
  40609c:	b.eq	4061dc <feof@plt+0x453c>  // b.none
  4060a0:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4060a4:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4060a8:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  4060ac:	mov	w22, w0
  4060b0:	mov	w20, wzr
  4060b4:	add	x26, x26, #0xd80
  4060b8:	add	x21, x21, #0xf78
  4060bc:	add	x27, x27, #0x9d4
  4060c0:	b	4060e0 <feof@plt+0x4440>
  4060c4:	ldr	x0, [x19]
  4060c8:	bl	401a80 <getc@plt>
  4060cc:	mov	w22, w0
  4060d0:	mov	w20, wzr
  4060d4:	cmn	w0, #0x1
  4060d8:	mov	w0, wzr
  4060dc:	b.eq	4061e0 <feof@plt+0x4540>  // b.none
  4060e0:	tbnz	w22, #31, 406128 <feof@plt+0x4488>
  4060e4:	ldrb	w8, [x26, w22, uxtw]
  4060e8:	cbz	w8, 406128 <feof@plt+0x4488>
  4060ec:	mov	x0, sp
  4060f0:	mov	w1, w22
  4060f4:	bl	405b2c <feof@plt+0x3e8c>
  4060f8:	ldr	w8, [x19, #28]
  4060fc:	cbnz	w8, 406120 <feof@plt+0x4480>
  406100:	ldr	x0, [x19, #8]
  406104:	ldr	w1, [x19, #16]
  406108:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  40610c:	mov	x3, sp
  406110:	add	x2, x2, #0x6b0
  406114:	mov	x4, x21
  406118:	mov	x5, x21
  40611c:	bl	405df0 <feof@plt+0x4150>
  406120:	mov	w28, w20
  406124:	b	406184 <feof@plt+0x44e4>
  406128:	ldrsw	x24, [x19, #20]
  40612c:	add	w28, w20, #0x1
  406130:	cmp	w28, w24
  406134:	b.lt	406170 <feof@plt+0x44d0>  // b.tstop
  406138:	ldr	x25, [x19, #32]
  40613c:	lsl	x23, x24, #1
  406140:	mov	x0, x23
  406144:	bl	401840 <_Znam@plt>
  406148:	mov	x1, x25
  40614c:	mov	x2, x24
  406150:	str	x0, [x19, #32]
  406154:	bl	401860 <memcpy@plt>
  406158:	cbz	x25, 40616c <feof@plt+0x44cc>
  40615c:	mov	x0, x25
  406160:	bl	401b10 <_ZdaPv@plt>
  406164:	ldr	w8, [x19, #20]
  406168:	lsl	w23, w8, #1
  40616c:	str	w23, [x19, #20]
  406170:	ldr	x8, [x19, #32]
  406174:	cmp	w22, #0xa
  406178:	strb	w22, [x8, w20, sxtw]
  40617c:	mov	w20, w28
  406180:	b.eq	406198 <feof@plt+0x44f8>  // b.none
  406184:	ldr	x0, [x19]
  406188:	bl	401a80 <getc@plt>
  40618c:	mov	w22, w0
  406190:	cmn	w0, #0x1
  406194:	b.ne	4060e0 <feof@plt+0x4440>  // b.any
  406198:	cbz	w28, 4061dc <feof@plt+0x453c>
  40619c:	ldr	x8, [x19, #32]
  4061a0:	strb	wzr, [x8, w28, sxtw]
  4061a4:	ldr	w8, [x19, #16]
  4061a8:	ldr	x9, [x19, #32]
  4061ac:	add	w8, w8, #0x1
  4061b0:	str	w8, [x19, #16]
  4061b4:	ldrb	w8, [x9], #1
  4061b8:	ldrb	w10, [x27, x8]
  4061bc:	cbnz	w10, 4061b4 <feof@plt+0x4514>
  4061c0:	cbz	w8, 4060c4 <feof@plt+0x4424>
  4061c4:	cmp	w8, #0x23
  4061c8:	mov	w0, #0x1                   	// #1
  4061cc:	b.ne	4061e0 <feof@plt+0x4540>  // b.any
  4061d0:	ldr	w8, [x19, #24]
  4061d4:	cbnz	w8, 4060c4 <feof@plt+0x4424>
  4061d8:	b	4061e0 <feof@plt+0x4540>
  4061dc:	mov	w0, wzr
  4061e0:	ldp	x20, x19, [sp, #96]
  4061e4:	ldp	x22, x21, [sp, #80]
  4061e8:	ldp	x24, x23, [sp, #64]
  4061ec:	ldp	x26, x25, [sp, #48]
  4061f0:	ldp	x28, x27, [sp, #32]
  4061f4:	ldp	x29, x30, [sp, #16]
  4061f8:	add	sp, sp, #0x70
  4061fc:	ret
  406200:	ldr	w8, [x0, #28]
  406204:	cbz	w8, 40620c <feof@plt+0x456c>
  406208:	ret
  40620c:	ldr	x8, [x0, #8]
  406210:	mov	x5, x4
  406214:	mov	x4, x3
  406218:	mov	x3, x2
  40621c:	mov	x2, x1
  406220:	ldr	w1, [x0, #16]
  406224:	mov	x0, x8
  406228:	b	405df0 <feof@plt+0x4150>
  40622c:	sub	sp, sp, #0x30
  406230:	stp	x29, x30, [sp, #16]
  406234:	str	x19, [sp, #32]
  406238:	add	x29, sp, #0x10
  40623c:	bl	40b638 <feof@plt+0x9998>
  406240:	cbz	x0, 406340 <feof@plt+0x46a0>
  406244:	ldrb	w8, [x0]
  406248:	mov	x19, x0
  40624c:	cmp	w8, #0x63
  406250:	b.ne	4062e4 <feof@plt+0x4644>  // b.any
  406254:	ldrb	w8, [x19, #1]
  406258:	cmp	w8, #0x68
  40625c:	b.ne	4062e4 <feof@plt+0x4644>  // b.any
  406260:	ldrb	w8, [x19, #2]
  406264:	cmp	w8, #0x61
  406268:	b.ne	4062e4 <feof@plt+0x4644>  // b.any
  40626c:	ldrb	w8, [x19, #3]
  406270:	cmp	w8, #0x72
  406274:	b.ne	4062e4 <feof@plt+0x4644>  // b.any
  406278:	ldrb	w9, [x19, #4]
  40627c:	sub	w0, w9, #0x30
  406280:	cmp	w0, #0x9
  406284:	b.hi	4062e4 <feof@plt+0x4644>  // b.pmore
  406288:	ldrb	w8, [x19, #5]
  40628c:	cbz	w8, 406344 <feof@plt+0x46a4>
  406290:	cmp	w9, #0x31
  406294:	b.cc	4062e4 <feof@plt+0x4644>  // b.lo, b.ul, b.last
  406298:	sub	w9, w8, #0x30
  40629c:	and	w9, w9, #0xff
  4062a0:	cmp	w9, #0x9
  4062a4:	b.hi	4062e4 <feof@plt+0x4644>  // b.pmore
  4062a8:	ldrb	w9, [x19, #6]
  4062ac:	mov	w10, #0xa                   	// #10
  4062b0:	madd	w8, w0, w10, w8
  4062b4:	sub	w0, w8, #0x30
  4062b8:	cbz	w9, 406344 <feof@plt+0x46a4>
  4062bc:	sub	w8, w9, #0x30
  4062c0:	cmp	w8, #0x9
  4062c4:	b.hi	4062e4 <feof@plt+0x4644>  // b.pmore
  4062c8:	mov	w8, #0xa                   	// #10
  4062cc:	madd	w8, w0, w8, w9
  4062d0:	sub	w0, w8, #0x30
  4062d4:	cmp	w0, #0x7f
  4062d8:	b.gt	4062e4 <feof@plt+0x4644>
  4062dc:	ldrb	w8, [x19, #7]
  4062e0:	cbz	w8, 406344 <feof@plt+0x46a4>
  4062e4:	mov	x0, x19
  4062e8:	bl	40d604 <_ZdlPvm@@Base+0x1c5c>
  4062ec:	cbz	x0, 406304 <feof@plt+0x4664>
  4062f0:	add	x0, x19, #0x1
  4062f4:	add	x1, x29, #0x18
  4062f8:	mov	w2, #0x10                  	// #16
  4062fc:	bl	401950 <strtol@plt>
  406300:	b	406344 <feof@plt+0x46a4>
  406304:	mov	w8, #0x5c                  	// #92
  406308:	sturb	wzr, [x29, #-2]
  40630c:	sturh	w8, [x29, #-4]
  406310:	ldrb	w8, [x19, #1]
  406314:	cbnz	w8, 406324 <feof@plt+0x4684>
  406318:	ldrb	w8, [x19]
  40631c:	sub	x19, x29, #0x4
  406320:	sturb	w8, [x29, #-3]
  406324:	mov	x0, x19
  406328:	bl	40a7e0 <feof@plt+0x8b40>
  40632c:	cbz	x0, 406340 <feof@plt+0x46a0>
  406330:	mov	w1, #0x5f                  	// #95
  406334:	mov	x19, x0
  406338:	bl	401980 <strchr@plt>
  40633c:	cbz	x0, 406354 <feof@plt+0x46b4>
  406340:	mov	w0, #0xffffffff            	// #-1
  406344:	ldr	x19, [sp, #32]
  406348:	ldp	x29, x30, [sp, #16]
  40634c:	add	sp, sp, #0x30
  406350:	ret
  406354:	add	x1, x29, #0x18
  406358:	mov	w2, #0x10                  	// #16
  40635c:	mov	x0, x19
  406360:	b	4062fc <feof@plt+0x465c>
  406364:	stp	x29, x30, [sp, #-32]!
  406368:	stp	x20, x19, [sp, #16]
  40636c:	mov	x29, sp
  406370:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  406374:	add	x8, x8, #0x5e0
  406378:	mov	x20, x0
  40637c:	str	wzr, [x0, #8]
  406380:	str	xzr, [x0, #64]
  406384:	str	wzr, [x0, #72]
  406388:	stp	xzr, xzr, [x0, #16]
  40638c:	stp	xzr, xzr, [x0, #88]
  406390:	str	x8, [x0]
  406394:	str	xzr, [x0, #80]
  406398:	mov	x0, x1
  40639c:	mov	x19, x1
  4063a0:	bl	4018d0 <strlen@plt>
  4063a4:	add	x0, x0, #0x1
  4063a8:	bl	401840 <_Znam@plt>
  4063ac:	mov	x1, x19
  4063b0:	str	x0, [x20, #32]
  4063b4:	bl	4019e0 <strcpy@plt>
  4063b8:	stp	xzr, xzr, [x20, #40]
  4063bc:	str	wzr, [x20, #56]
  4063c0:	ldp	x20, x19, [sp, #16]
  4063c4:	ldp	x29, x30, [sp], #32
  4063c8:	ret
  4063cc:	stp	x29, x30, [sp, #-48]!
  4063d0:	stp	x20, x19, [sp, #32]
  4063d4:	ldr	w9, [x0, #88]
  4063d8:	mov	x19, x0
  4063dc:	ldr	x0, [x0, #80]
  4063e0:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  4063e4:	add	x8, x8, #0x5e0
  4063e8:	cmp	w9, #0x1
  4063ec:	str	x21, [sp, #16]
  4063f0:	mov	x29, sp
  4063f4:	str	x8, [x19]
  4063f8:	b.lt	406434 <feof@plt+0x4794>  // b.tstop
  4063fc:	mov	x20, xzr
  406400:	mov	w21, #0x20                  	// #32
  406404:	b	406418 <feof@plt+0x4778>
  406408:	add	x20, x20, #0x1
  40640c:	cmp	x20, w9, sxtw
  406410:	add	x21, x21, #0x28
  406414:	b.ge	406434 <feof@plt+0x4794>  // b.tcont
  406418:	ldr	x8, [x0, x21]
  40641c:	cbz	x8, 406408 <feof@plt+0x4768>
  406420:	mov	x0, x8
  406424:	bl	401b10 <_ZdaPv@plt>
  406428:	ldr	w9, [x19, #88]
  40642c:	ldr	x0, [x19, #80]
  406430:	b	406408 <feof@plt+0x4768>
  406434:	cbz	x0, 40643c <feof@plt+0x479c>
  406438:	bl	401b10 <_ZdaPv@plt>
  40643c:	ldr	x0, [x19, #64]
  406440:	cbz	x0, 406448 <feof@plt+0x47a8>
  406444:	bl	401b10 <_ZdaPv@plt>
  406448:	ldr	x0, [x19, #16]
  40644c:	cbz	x0, 406490 <feof@plt+0x47f0>
  406450:	mov	x20, xzr
  406454:	b	406464 <feof@plt+0x47c4>
  406458:	add	x20, x20, #0x1
  40645c:	cmp	x20, #0x1f7
  406460:	b.eq	406488 <feof@plt+0x47e8>  // b.none
  406464:	ldr	x8, [x0, x20, lsl #3]
  406468:	cbz	x8, 406458 <feof@plt+0x47b8>
  40646c:	ldr	x21, [x8, #24]
  406470:	mov	x0, x8
  406474:	bl	40b99c <_ZdlPv@@Base>
  406478:	mov	x8, x21
  40647c:	cbnz	x21, 40646c <feof@plt+0x47cc>
  406480:	ldr	x0, [x19, #16]
  406484:	b	406458 <feof@plt+0x47b8>
  406488:	cbz	x0, 406490 <feof@plt+0x47f0>
  40648c:	bl	401b10 <_ZdaPv@plt>
  406490:	ldr	x0, [x19, #32]
  406494:	cbz	x0, 40649c <feof@plt+0x47fc>
  406498:	bl	401b10 <_ZdaPv@plt>
  40649c:	ldr	x0, [x19, #40]
  4064a0:	cbz	x0, 4064b4 <feof@plt+0x4814>
  4064a4:	bl	401b10 <_ZdaPv@plt>
  4064a8:	b	4064b4 <feof@plt+0x4814>
  4064ac:	mov	x0, x20
  4064b0:	bl	40b99c <_ZdlPv@@Base>
  4064b4:	ldr	x20, [x19, #96]
  4064b8:	cbz	x20, 4064d4 <feof@plt+0x4834>
  4064bc:	ldr	x8, [x20]
  4064c0:	str	x8, [x19, #96]
  4064c4:	ldr	x0, [x20, #16]
  4064c8:	cbz	x0, 4064ac <feof@plt+0x480c>
  4064cc:	bl	401b10 <_ZdaPv@plt>
  4064d0:	b	4064ac <feof@plt+0x480c>
  4064d4:	ldp	x20, x19, [sp, #32]
  4064d8:	ldr	x21, [sp, #16]
  4064dc:	ldp	x29, x30, [sp], #48
  4064e0:	ret
  4064e4:	stp	x29, x30, [sp, #-32]!
  4064e8:	str	x19, [sp, #16]
  4064ec:	mov	x29, sp
  4064f0:	mov	x19, x0
  4064f4:	bl	4063cc <feof@plt+0x472c>
  4064f8:	mov	x0, x19
  4064fc:	ldr	x19, [sp, #16]
  406500:	ldp	x29, x30, [sp], #32
  406504:	b	40b99c <_ZdlPv@@Base>
  406508:	stp	x29, x30, [sp, #-16]!
  40650c:	mov	x29, sp
  406510:	and	w8, w1, #0xff
  406514:	sub	w8, w8, #0x50
  406518:	cmp	w8, #0x20
  40651c:	b.hi	406544 <feof@plt+0x48a4>  // b.pmore
  406520:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  406524:	add	x9, x9, #0x568
  406528:	adr	x10, 40653c <feof@plt+0x489c>
  40652c:	ldrb	w11, [x9, x8]
  406530:	add	x10, x10, x11, lsl #2
  406534:	fmov	d0, #1.000000000000000000e+00
  406538:	br	x10
  40653c:	fmov	d0, #6.000000000000000000e+00
  406540:	b	406574 <feof@plt+0x48d4>
  406544:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406548:	add	x1, x1, #0x6d2
  40654c:	mov	w0, #0x11f                 	// #287
  406550:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406554:	mov	w0, wzr
  406558:	ldp	x29, x30, [sp], #16
  40655c:	ret
  406560:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  406564:	ldr	d0, [x8, #1368]
  406568:	b	406574 <feof@plt+0x48d4>
  40656c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  406570:	fmov	d0, x8
  406574:	ldr	d1, [x0]
  406578:	fdiv	d0, d1, d0
  40657c:	str	d0, [x0]
  406580:	mov	w0, #0x1                   	// #1
  406584:	ldp	x29, x30, [sp], #16
  406588:	ret
  40658c:	str	d8, [sp, #-64]!
  406590:	stp	x29, x30, [sp, #16]
  406594:	stp	x22, x21, [sp, #32]
  406598:	stp	x20, x19, [sp, #48]
  40659c:	mov	x29, sp
  4065a0:	ldrsw	x22, [x1]
  4065a4:	mov	w19, w3
  4065a8:	mov	w21, w2
  4065ac:	mov	x20, x0
  4065b0:	tbz	w22, #31, 4065c4 <feof@plt+0x4924>
  4065b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4065b8:	add	x1, x1, #0x6d2
  4065bc:	mov	w0, #0x190                 	// #400
  4065c0:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  4065c4:	ldr	w8, [x20, #72]
  4065c8:	cmp	w22, w8
  4065cc:	b.ge	406600 <feof@plt+0x4960>  // b.tcont
  4065d0:	ldr	x8, [x20, #64]
  4065d4:	ldr	w8, [x8, x22, lsl #2]
  4065d8:	tbnz	w8, #31, 406600 <feof@plt+0x4960>
  4065dc:	ldr	x9, [x20, #80]
  4065e0:	mov	w10, #0x28                  	// #40
  4065e4:	mov	x0, x20
  4065e8:	mov	w2, w21
  4065ec:	madd	x8, x8, x10, x9
  4065f0:	ldr	w1, [x8, #12]
  4065f4:	bl	409268 <feof@plt+0x75c8>
  4065f8:	scvtf	d8, w0
  4065fc:	b	406610 <feof@plt+0x4970>
  406600:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406604:	ldr	w8, [x8, #4064]
  406608:	fmov	d8, xzr
  40660c:	cbz	w8, 406660 <feof@plt+0x49c0>
  406610:	ldr	d0, [x20, #48]
  406614:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  406618:	ldr	d1, [x8, #1376]
  40661c:	scvtf	d2, w19
  406620:	mov	x8, #0x800000000000        	// #140737488355328
  406624:	fadd	d0, d0, d2
  406628:	movk	x8, #0x4066, lsl #48
  40662c:	fmul	d0, d0, d1
  406630:	fmov	d1, x8
  406634:	fdiv	d0, d0, d1
  406638:	bl	401c20 <tan@plt>
  40663c:	ldp	x20, x19, [sp, #48]
  406640:	ldp	x22, x21, [sp, #32]
  406644:	ldp	x29, x30, [sp, #16]
  406648:	fmul	d0, d8, d0
  40664c:	fmov	d1, #5.000000000000000000e-01
  406650:	fadd	d0, d0, d1
  406654:	fcvtzs	w0, d0
  406658:	ldr	d8, [sp], #64
  40665c:	ret
  406660:	bl	401be0 <abort@plt>
  406664:	stp	x29, x30, [sp, #-48]!
  406668:	str	x21, [sp, #16]
  40666c:	stp	x20, x19, [sp, #32]
  406670:	mov	x29, sp
  406674:	ldrsw	x21, [x1]
  406678:	mov	w19, w2
  40667c:	mov	x20, x0
  406680:	tbz	w21, #31, 406694 <feof@plt+0x49f4>
  406684:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406688:	add	x1, x1, #0x6d2
  40668c:	mov	w0, #0x190                 	// #400
  406690:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406694:	ldr	w8, [x20, #72]
  406698:	cmp	w21, w8
  40669c:	b.ge	4066d4 <feof@plt+0x4a34>  // b.tcont
  4066a0:	ldr	x8, [x20, #64]
  4066a4:	ldr	w8, [x8, x21, lsl #2]
  4066a8:	tbnz	w8, #31, 4066d4 <feof@plt+0x4a34>
  4066ac:	ldr	x9, [x20, #80]
  4066b0:	mov	w10, #0x28                  	// #40
  4066b4:	mov	x0, x20
  4066b8:	mov	w2, w19
  4066bc:	madd	x8, x8, x10, x9
  4066c0:	ldr	w1, [x8, #12]
  4066c4:	ldp	x20, x19, [sp, #32]
  4066c8:	ldr	x21, [sp, #16]
  4066cc:	ldp	x29, x30, [sp], #48
  4066d0:	b	409268 <feof@plt+0x75c8>
  4066d4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4066d8:	ldr	w8, [x8, #4064]
  4066dc:	cbz	w8, 4066f4 <feof@plt+0x4a54>
  4066e0:	ldp	x20, x19, [sp, #32]
  4066e4:	ldr	x21, [sp, #16]
  4066e8:	mov	w0, wzr
  4066ec:	ldp	x29, x30, [sp], #48
  4066f0:	ret
  4066f4:	bl	401be0 <abort@plt>
  4066f8:	stp	x29, x30, [sp, #-48]!
  4066fc:	str	x21, [sp, #16]
  406700:	stp	x20, x19, [sp, #32]
  406704:	mov	x29, sp
  406708:	ldrsw	x21, [x1]
  40670c:	mov	x19, x1
  406710:	mov	x20, x0
  406714:	tbz	w21, #31, 406728 <feof@plt+0x4a88>
  406718:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40671c:	add	x1, x1, #0x6d2
  406720:	mov	w0, #0x132                 	// #306
  406724:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406728:	ldr	w8, [x20, #72]
  40672c:	cmp	w21, w8
  406730:	b.ge	406740 <feof@plt+0x4aa0>  // b.tcont
  406734:	ldr	x8, [x20, #64]
  406738:	ldr	w8, [x8, x21, lsl #2]
  40673c:	tbz	w8, #31, 406760 <feof@plt+0x4ac0>
  406740:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406744:	ldr	w8, [x8, #4064]
  406748:	cbz	w8, 406768 <feof@plt+0x4ac8>
  40674c:	mov	x0, x19
  406750:	bl	40622c <feof@plt+0x458c>
  406754:	tbz	w0, #31, 406760 <feof@plt+0x4ac0>
  406758:	ldr	w8, [x19, #4]
  40675c:	tbnz	w8, #31, 406768 <feof@plt+0x4ac8>
  406760:	mov	w0, #0x1                   	// #1
  406764:	b	40676c <feof@plt+0x4acc>
  406768:	mov	w0, wzr
  40676c:	ldp	x20, x19, [sp, #32]
  406770:	ldr	x21, [sp, #16]
  406774:	ldp	x29, x30, [sp], #48
  406778:	ret
  40677c:	ldr	w0, [x0, #28]
  406780:	ret
  406784:	stp	x29, x30, [sp, #-32]!
  406788:	stp	x20, x19, [sp, #16]
  40678c:	mov	x29, sp
  406790:	mov	w19, w2
  406794:	sxtw	x8, w19
  406798:	sbfiz	x9, x19, #2, #32
  40679c:	cmp	xzr, x8, lsr #62
  4067a0:	mov	x20, x0
  4067a4:	str	x3, [x0]
  4067a8:	str	w1, [x0, #8]
  4067ac:	csinv	x0, x9, xzr, eq  // eq = none
  4067b0:	bl	401840 <_Znam@plt>
  4067b4:	cmp	w19, #0x1
  4067b8:	str	x0, [x20, #16]
  4067bc:	b.lt	4067d0 <feof@plt+0x4b30>  // b.tstop
  4067c0:	mov	w8, w19
  4067c4:	lsl	x2, x8, #2
  4067c8:	mov	w1, #0xff                  	// #255
  4067cc:	bl	401970 <memset@plt>
  4067d0:	ldp	x20, x19, [sp, #16]
  4067d4:	ldp	x29, x30, [sp], #32
  4067d8:	ret
  4067dc:	ldr	x0, [x0, #16]
  4067e0:	cbz	x0, 4067e8 <feof@plt+0x4b48>
  4067e4:	b	401b10 <_ZdaPv@plt>
  4067e8:	ret
  4067ec:	stp	x29, x30, [sp, #-80]!
  4067f0:	str	x25, [sp, #16]
  4067f4:	stp	x24, x23, [sp, #32]
  4067f8:	stp	x22, x21, [sp, #48]
  4067fc:	stp	x20, x19, [sp, #64]
  406800:	mov	x29, sp
  406804:	ldrsw	x23, [x1]
  406808:	mov	w19, w2
  40680c:	mov	x21, x1
  406810:	mov	x20, x0
  406814:	tbz	w23, #31, 406828 <feof@plt+0x4b88>
  406818:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40681c:	add	x1, x1, #0x6d2
  406820:	mov	w0, #0x158                 	// #344
  406824:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406828:	ldr	w8, [x20, #56]
  40682c:	mov	w22, w19
  406830:	cbz	w8, 406894 <feof@plt+0x4bf4>
  406834:	mov	w9, #0xfe0b                	// #65035
  406838:	movk	w9, #0x7fff, lsl #16
  40683c:	sdiv	w9, w9, w8
  406840:	cmp	w9, w19
  406844:	b.ge	406874 <feof@plt+0x4bd4>  // b.tcont
  406848:	scvtf	d1, w8
  40684c:	mov	x8, #0x400000000000        	// #70368744177664
  406850:	scvtf	d0, w19
  406854:	movk	x8, #0x408f, lsl #48
  406858:	fmul	d0, d0, d1
  40685c:	fmov	d1, x8
  406860:	fdiv	d0, d0, d1
  406864:	fmov	d1, #5.000000000000000000e-01
  406868:	fadd	d0, d0, d1
  40686c:	fcvtzs	w22, d0
  406870:	b	406894 <feof@plt+0x4bf4>
  406874:	mul	w8, w8, w19
  406878:	mov	w9, #0x4dd3                	// #19923
  40687c:	movk	w9, #0x1062, lsl #16
  406880:	add	w8, w8, #0x1f4
  406884:	smull	x8, w8, w9
  406888:	lsr	x9, x8, #63
  40688c:	asr	x8, x8, #38
  406890:	add	w22, w8, w9
  406894:	ldr	w8, [x20, #72]
  406898:	cmp	w23, w8
  40689c:	b.ge	4068e4 <feof@plt+0x4c44>  // b.tcont
  4068a0:	ldr	x9, [x20, #64]
  4068a4:	ldr	w23, [x9, x23, lsl #2]
  4068a8:	tbnz	w23, #31, 4068e4 <feof@plt+0x4c44>
  4068ac:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4068b0:	ldr	w8, [x8, #4020]
  4068b4:	cmp	w22, w8
  4068b8:	b.eq	4069b0 <feof@plt+0x4d10>  // b.none
  4068bc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4068c0:	ldr	w8, [x8, #4056]
  4068c4:	cbnz	w8, 4069b0 <feof@plt+0x4d10>
  4068c8:	ldr	x24, [x20, #96]
  4068cc:	cbz	x24, 4069c4 <feof@plt+0x4d24>
  4068d0:	ldr	w8, [x24, #8]
  4068d4:	cmp	w8, w22
  4068d8:	b.ne	4069f4 <feof@plt+0x4d54>  // b.any
  4068dc:	mov	x21, x24
  4068e0:	b	406a6c <feof@plt+0x4dcc>
  4068e4:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4068e8:	ldr	w9, [x23, #4064]
  4068ec:	cbz	w9, 406abc <feof@plt+0x4e1c>
  4068f0:	ldrsw	x24, [x21]
  4068f4:	tbnz	w24, #31, 406904 <feof@plt+0x4c64>
  4068f8:	cmp	w24, w8
  4068fc:	b.lt	406920 <feof@plt+0x4c80>  // b.tstop
  406900:	b	406940 <feof@plt+0x4ca0>
  406904:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406908:	add	x1, x1, #0x6d2
  40690c:	mov	w0, #0x224                 	// #548
  406910:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406914:	ldr	w8, [x20, #72]
  406918:	cmp	w24, w8
  40691c:	b.ge	406940 <feof@plt+0x4ca0>  // b.tcont
  406920:	ldr	x8, [x20, #64]
  406924:	ldr	w8, [x8, x24, lsl #2]
  406928:	tbnz	w8, #31, 406940 <feof@plt+0x4ca0>
  40692c:	ldr	x9, [x20, #80]
  406930:	mov	w10, #0x28                  	// #40
  406934:	madd	x8, x8, x10, x9
  406938:	ldr	w0, [x8, #4]
  40693c:	b	40695c <feof@plt+0x4cbc>
  406940:	ldr	w8, [x23, #4064]
  406944:	cbz	w8, 406abc <feof@plt+0x4e1c>
  406948:	mov	x0, x21
  40694c:	bl	40622c <feof@plt+0x458c>
  406950:	tbz	w0, #31, 40695c <feof@plt+0x4cbc>
  406954:	ldr	w0, [x21, #4]
  406958:	tbnz	w0, #31, 406abc <feof@plt+0x4e1c>
  40695c:	bl	401b80 <wcwidth@plt>
  406960:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406964:	ldr	w9, [x9, #4020]
  406968:	add	w8, w0, w0, lsl #1
  40696c:	lsl	w8, w8, #3
  406970:	cmp	w0, #0x1
  406974:	mov	w10, #0x18                  	// #24
  406978:	csel	w1, w8, w10, gt
  40697c:	cmp	w22, w9
  406980:	b.eq	406aa0 <feof@plt+0x4e00>  // b.none
  406984:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406988:	ldr	w8, [x8, #4056]
  40698c:	cbnz	w8, 406aa0 <feof@plt+0x4e00>
  406990:	mov	x0, x20
  406994:	mov	w2, w19
  406998:	ldp	x20, x19, [sp, #64]
  40699c:	ldp	x22, x21, [sp, #48]
  4069a0:	ldp	x24, x23, [sp, #32]
  4069a4:	ldr	x25, [sp, #16]
  4069a8:	ldp	x29, x30, [sp], #80
  4069ac:	b	409268 <feof@plt+0x75c8>
  4069b0:	ldr	x8, [x20, #80]
  4069b4:	mov	w9, #0x28                  	// #40
  4069b8:	madd	x8, x23, x9, x8
  4069bc:	ldr	w1, [x8, #8]
  4069c0:	b	406aa0 <feof@plt+0x4e00>
  4069c4:	mov	w0, #0x18                  	// #24
  4069c8:	bl	40b8f8 <_Znwm@@Base>
  4069cc:	ldrsw	x24, [x20, #92]
  4069d0:	mov	x21, x0
  4069d4:	str	xzr, [x0]
  4069d8:	str	w22, [x0, #8]
  4069dc:	lsl	x8, x24, #2
  4069e0:	cmp	xzr, x24, lsr #62
  4069e4:	csinv	x0, x8, xzr, eq  // eq = none
  4069e8:	bl	401840 <_Znam@plt>
  4069ec:	and	x8, x24, #0xffffffff
  4069f0:	b	406a50 <feof@plt+0x4db0>
  4069f4:	mov	x21, x24
  4069f8:	mov	x8, x21
  4069fc:	ldr	x21, [x21]
  406a00:	cbz	x21, 406a24 <feof@plt+0x4d84>
  406a04:	ldr	w9, [x21, #8]
  406a08:	cmp	w9, w22
  406a0c:	b.ne	4069f8 <feof@plt+0x4d58>  // b.any
  406a10:	ldr	x9, [x21]
  406a14:	str	x9, [x8]
  406a18:	ldr	x8, [x20, #96]
  406a1c:	str	x8, [x21]
  406a20:	b	406a68 <feof@plt+0x4dc8>
  406a24:	mov	w0, #0x18                  	// #24
  406a28:	bl	40b8f8 <_Znwm@@Base>
  406a2c:	ldrsw	x25, [x20, #92]
  406a30:	mov	x21, x0
  406a34:	str	x24, [x0]
  406a38:	str	w22, [x0, #8]
  406a3c:	lsl	x8, x25, #2
  406a40:	cmp	xzr, x25, lsr #62
  406a44:	csinv	x0, x8, xzr, eq  // eq = none
  406a48:	bl	401840 <_Znam@plt>
  406a4c:	and	x8, x25, #0xffffffff
  406a50:	cmp	w8, #0x1
  406a54:	str	x0, [x21, #16]
  406a58:	b.lt	406a68 <feof@plt+0x4dc8>  // b.tstop
  406a5c:	lsl	x2, x8, #2
  406a60:	mov	w1, #0xff                  	// #255
  406a64:	bl	401970 <memset@plt>
  406a68:	str	x21, [x20, #96]
  406a6c:	ldr	x21, [x21, #16]
  406a70:	ldr	w1, [x21, w23, sxtw #2]
  406a74:	tbz	w1, #31, 406aa0 <feof@plt+0x4e00>
  406a78:	ldr	x8, [x20, #80]
  406a7c:	sxtw	x22, w23
  406a80:	mov	w9, #0x28                  	// #40
  406a84:	mov	x0, x20
  406a88:	madd	x8, x22, x9, x8
  406a8c:	ldr	w1, [x8, #8]
  406a90:	mov	w2, w19
  406a94:	bl	409268 <feof@plt+0x75c8>
  406a98:	mov	w1, w0
  406a9c:	str	w0, [x21, x22, lsl #2]
  406aa0:	ldp	x20, x19, [sp, #64]
  406aa4:	ldp	x22, x21, [sp, #48]
  406aa8:	ldp	x24, x23, [sp, #32]
  406aac:	ldr	x25, [sp, #16]
  406ab0:	mov	w0, w1
  406ab4:	ldp	x29, x30, [sp], #80
  406ab8:	ret
  406abc:	bl	401be0 <abort@plt>
  406ac0:	b	406ac4 <feof@plt+0x4e24>
  406ac4:	mov	x19, x0
  406ac8:	mov	x0, x21
  406acc:	bl	40b99c <_ZdlPv@@Base>
  406ad0:	mov	x0, x19
  406ad4:	bl	401c50 <_Unwind_Resume@plt>
  406ad8:	stp	x29, x30, [sp, #-48]!
  406adc:	str	x21, [sp, #16]
  406ae0:	stp	x20, x19, [sp, #32]
  406ae4:	mov	x29, sp
  406ae8:	ldrsw	x21, [x1]
  406aec:	mov	x19, x1
  406af0:	mov	x20, x0
  406af4:	tbz	w21, #31, 406b08 <feof@plt+0x4e68>
  406af8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406afc:	add	x1, x1, #0x6d2
  406b00:	mov	w0, #0x224                 	// #548
  406b04:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406b08:	ldr	w8, [x20, #72]
  406b0c:	cmp	w21, w8
  406b10:	b.ge	406b34 <feof@plt+0x4e94>  // b.tcont
  406b14:	ldr	x8, [x20, #64]
  406b18:	ldr	w8, [x8, x21, lsl #2]
  406b1c:	tbnz	w8, #31, 406b34 <feof@plt+0x4e94>
  406b20:	ldr	x9, [x20, #80]
  406b24:	mov	w10, #0x28                  	// #40
  406b28:	madd	x8, x8, x10, x9
  406b2c:	ldr	w0, [x8, #4]
  406b30:	b	406b54 <feof@plt+0x4eb4>
  406b34:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406b38:	ldr	w8, [x8, #4064]
  406b3c:	cbz	w8, 406b64 <feof@plt+0x4ec4>
  406b40:	mov	x0, x19
  406b44:	bl	40622c <feof@plt+0x458c>
  406b48:	tbz	w0, #31, 406b54 <feof@plt+0x4eb4>
  406b4c:	ldr	w0, [x19, #4]
  406b50:	tbnz	w0, #31, 406b64 <feof@plt+0x4ec4>
  406b54:	ldp	x20, x19, [sp, #32]
  406b58:	ldr	x21, [sp, #16]
  406b5c:	ldp	x29, x30, [sp], #48
  406b60:	ret
  406b64:	bl	401be0 <abort@plt>
  406b68:	stp	x29, x30, [sp, #-48]!
  406b6c:	str	x21, [sp, #16]
  406b70:	stp	x20, x19, [sp, #32]
  406b74:	mov	x29, sp
  406b78:	ldrsw	x21, [x1]
  406b7c:	mov	w19, w2
  406b80:	mov	x20, x0
  406b84:	tbz	w21, #31, 406b98 <feof@plt+0x4ef8>
  406b88:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406b8c:	add	x1, x1, #0x6d2
  406b90:	mov	w0, #0x19f                 	// #415
  406b94:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406b98:	ldr	w8, [x20, #72]
  406b9c:	cmp	w21, w8
  406ba0:	b.ge	406bd8 <feof@plt+0x4f38>  // b.tcont
  406ba4:	ldr	x8, [x20, #64]
  406ba8:	ldr	w8, [x8, x21, lsl #2]
  406bac:	tbnz	w8, #31, 406bd8 <feof@plt+0x4f38>
  406bb0:	ldr	x9, [x20, #80]
  406bb4:	mov	w10, #0x28                  	// #40
  406bb8:	mov	x0, x20
  406bbc:	mov	w2, w19
  406bc0:	madd	x8, x8, x10, x9
  406bc4:	ldr	w1, [x8, #16]
  406bc8:	ldp	x20, x19, [sp, #32]
  406bcc:	ldr	x21, [sp, #16]
  406bd0:	ldp	x29, x30, [sp], #48
  406bd4:	b	409268 <feof@plt+0x75c8>
  406bd8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406bdc:	ldr	w8, [x8, #4064]
  406be0:	cbz	w8, 406bf8 <feof@plt+0x4f58>
  406be4:	ldp	x20, x19, [sp, #32]
  406be8:	ldr	x21, [sp, #16]
  406bec:	mov	w0, wzr
  406bf0:	ldp	x29, x30, [sp], #48
  406bf4:	ret
  406bf8:	bl	401be0 <abort@plt>
  406bfc:	stp	x29, x30, [sp, #-48]!
  406c00:	str	x21, [sp, #16]
  406c04:	stp	x20, x19, [sp, #32]
  406c08:	mov	x29, sp
  406c0c:	ldrsw	x21, [x1]
  406c10:	mov	w19, w2
  406c14:	mov	x20, x0
  406c18:	tbz	w21, #31, 406c2c <feof@plt+0x4f8c>
  406c1c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406c20:	add	x1, x1, #0x6d2
  406c24:	mov	w0, #0x1ae                 	// #430
  406c28:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406c2c:	ldr	w8, [x20, #72]
  406c30:	cmp	w21, w8
  406c34:	b.ge	406c6c <feof@plt+0x4fcc>  // b.tcont
  406c38:	ldr	x8, [x20, #64]
  406c3c:	ldr	w8, [x8, x21, lsl #2]
  406c40:	tbnz	w8, #31, 406c6c <feof@plt+0x4fcc>
  406c44:	ldr	x9, [x20, #80]
  406c48:	mov	w10, #0x28                  	// #40
  406c4c:	mov	x0, x20
  406c50:	mov	w2, w19
  406c54:	madd	x8, x8, x10, x9
  406c58:	ldr	w1, [x8, #24]
  406c5c:	ldp	x20, x19, [sp, #32]
  406c60:	ldr	x21, [sp, #16]
  406c64:	ldp	x29, x30, [sp], #48
  406c68:	b	409268 <feof@plt+0x75c8>
  406c6c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c70:	ldr	w8, [x8, #4064]
  406c74:	cbz	w8, 406c8c <feof@plt+0x4fec>
  406c78:	ldp	x20, x19, [sp, #32]
  406c7c:	ldr	x21, [sp, #16]
  406c80:	mov	w0, wzr
  406c84:	ldp	x29, x30, [sp], #48
  406c88:	ret
  406c8c:	bl	401be0 <abort@plt>
  406c90:	stp	x29, x30, [sp, #-48]!
  406c94:	str	x21, [sp, #16]
  406c98:	stp	x20, x19, [sp, #32]
  406c9c:	mov	x29, sp
  406ca0:	ldrsw	x21, [x1]
  406ca4:	mov	w19, w2
  406ca8:	mov	x20, x0
  406cac:	tbz	w21, #31, 406cc0 <feof@plt+0x5020>
  406cb0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406cb4:	add	x1, x1, #0x6d2
  406cb8:	mov	w0, #0x1bd                 	// #445
  406cbc:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406cc0:	ldr	w8, [x20, #72]
  406cc4:	cmp	w21, w8
  406cc8:	b.ge	406d00 <feof@plt+0x5060>  // b.tcont
  406ccc:	ldr	x8, [x20, #64]
  406cd0:	ldr	w8, [x8, x21, lsl #2]
  406cd4:	tbnz	w8, #31, 406d00 <feof@plt+0x5060>
  406cd8:	ldr	x9, [x20, #80]
  406cdc:	mov	w10, #0x28                  	// #40
  406ce0:	mov	x0, x20
  406ce4:	mov	w2, w19
  406ce8:	madd	x8, x8, x10, x9
  406cec:	ldr	w1, [x8, #20]
  406cf0:	ldp	x20, x19, [sp, #32]
  406cf4:	ldr	x21, [sp, #16]
  406cf8:	ldp	x29, x30, [sp], #48
  406cfc:	b	409268 <feof@plt+0x75c8>
  406d00:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d04:	ldr	w8, [x8, #4064]
  406d08:	cbz	w8, 406d20 <feof@plt+0x5080>
  406d0c:	ldp	x20, x19, [sp, #32]
  406d10:	ldr	x21, [sp, #16]
  406d14:	mov	w0, wzr
  406d18:	ldp	x29, x30, [sp], #48
  406d1c:	ret
  406d20:	bl	401be0 <abort@plt>
  406d24:	stp	x29, x30, [sp, #-48]!
  406d28:	str	x21, [sp, #16]
  406d2c:	stp	x20, x19, [sp, #32]
  406d30:	mov	x29, sp
  406d34:	ldrsw	x21, [x1]
  406d38:	mov	w19, w2
  406d3c:	mov	x20, x0
  406d40:	tbz	w21, #31, 406d54 <feof@plt+0x50b4>
  406d44:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406d48:	add	x1, x1, #0x6d2
  406d4c:	mov	w0, #0x1cc                 	// #460
  406d50:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406d54:	ldr	w8, [x20, #72]
  406d58:	cmp	w21, w8
  406d5c:	b.ge	406d94 <feof@plt+0x50f4>  // b.tcont
  406d60:	ldr	x8, [x20, #64]
  406d64:	ldr	w8, [x8, x21, lsl #2]
  406d68:	tbnz	w8, #31, 406d94 <feof@plt+0x50f4>
  406d6c:	ldr	x9, [x20, #80]
  406d70:	mov	w10, #0x28                  	// #40
  406d74:	mov	x0, x20
  406d78:	mov	w2, w19
  406d7c:	madd	x8, x8, x10, x9
  406d80:	ldr	w1, [x8, #28]
  406d84:	ldp	x20, x19, [sp, #32]
  406d88:	ldr	x21, [sp, #16]
  406d8c:	ldp	x29, x30, [sp], #48
  406d90:	b	409268 <feof@plt+0x75c8>
  406d94:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d98:	ldr	w8, [x8, #4064]
  406d9c:	cbz	w8, 406db4 <feof@plt+0x5114>
  406da0:	ldp	x20, x19, [sp, #32]
  406da4:	ldr	x21, [sp, #16]
  406da8:	mov	w0, wzr
  406dac:	ldp	x29, x30, [sp], #48
  406db0:	ret
  406db4:	bl	401be0 <abort@plt>
  406db8:	stp	x29, x30, [sp, #-32]!
  406dbc:	stp	x20, x19, [sp, #16]
  406dc0:	mov	x29, sp
  406dc4:	mov	w20, w1
  406dc8:	mov	x19, x0
  406dcc:	tbz	w1, #31, 406de0 <feof@plt+0x5140>
  406dd0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406dd4:	add	x1, x1, #0x6d2
  406dd8:	mov	w0, #0x1da                 	// #474
  406ddc:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406de0:	cmp	w20, #0x3e8
  406de4:	csel	w8, wzr, w20, eq  // eq = none
  406de8:	str	w8, [x19, #56]
  406dec:	ldp	x20, x19, [sp, #16]
  406df0:	ldp	x29, x30, [sp], #32
  406df4:	ret
  406df8:	ldr	w0, [x0, #56]
  406dfc:	ret
  406e00:	ldr	w8, [x0, #24]
  406e04:	mov	w2, w1
  406e08:	mov	w1, w8
  406e0c:	b	409268 <feof@plt+0x75c8>
  406e10:	stp	x1, x2, [x0]
  406e14:	str	w3, [x0, #16]
  406e18:	str	x4, [x0, #24]
  406e1c:	ret
  406e20:	stp	x29, x30, [sp, #-64]!
  406e24:	str	x23, [sp, #16]
  406e28:	stp	x22, x21, [sp, #32]
  406e2c:	stp	x20, x19, [sp, #48]
  406e30:	mov	x29, sp
  406e34:	ldr	x22, [x0, #16]
  406e38:	mov	w19, w3
  406e3c:	mov	x20, x2
  406e40:	mov	x21, x1
  406e44:	cbnz	x22, 406e74 <feof@plt+0x51d4>
  406e48:	mov	x23, x0
  406e4c:	mov	w0, #0xfb8                 	// #4024
  406e50:	bl	401840 <_Znam@plt>
  406e54:	mov	x22, x0
  406e58:	mov	x8, xzr
  406e5c:	str	x0, [x23, #16]
  406e60:	str	xzr, [x22, x8]
  406e64:	ldr	x22, [x23, #16]
  406e68:	add	x8, x8, #0x8
  406e6c:	cmp	x8, #0xfb8
  406e70:	b.ne	406e60 <feof@plt+0x51c0>  // b.any
  406e74:	ldr	w8, [x21]
  406e78:	ldr	w9, [x20]
  406e7c:	mov	w10, #0x4e61                	// #20065
  406e80:	movk	w10, #0x824a, lsl #16
  406e84:	mov	w0, #0x20                  	// #32
  406e88:	add	w8, w9, w8, lsl #10
  406e8c:	smull	x9, w8, w10
  406e90:	lsr	x9, x9, #32
  406e94:	add	w9, w9, w8
  406e98:	asr	w10, w9, #8
  406e9c:	add	w9, w10, w9, lsr #31
  406ea0:	mov	w10, #0x1f7                 	// #503
  406ea4:	msub	w8, w9, w10, w8
  406ea8:	cmp	w8, #0x0
  406eac:	cneg	w8, w8, mi  // mi = first
  406eb0:	lsl	x23, x8, #3
  406eb4:	bl	40b8f8 <_Znwm@@Base>
  406eb8:	ldr	x8, [x22, x23]
  406ebc:	stp	x21, x20, [x0]
  406ec0:	str	w19, [x0, #16]
  406ec4:	str	x8, [x0, #24]
  406ec8:	str	x0, [x22, x23]
  406ecc:	ldp	x20, x19, [sp, #48]
  406ed0:	ldp	x22, x21, [sp, #32]
  406ed4:	ldr	x23, [sp, #16]
  406ed8:	ldp	x29, x30, [sp], #64
  406edc:	ret
  406ee0:	ldr	x8, [x0, #16]
  406ee4:	cbz	x8, 406f28 <feof@plt+0x5288>
  406ee8:	ldr	w9, [x1]
  406eec:	ldr	w10, [x2]
  406ef0:	mov	w11, #0x4e61                	// #20065
  406ef4:	movk	w11, #0x824a, lsl #16
  406ef8:	add	w9, w10, w9, lsl #10
  406efc:	smull	x10, w9, w11
  406f00:	lsr	x10, x10, #32
  406f04:	add	w10, w10, w9
  406f08:	asr	w11, w10, #8
  406f0c:	add	w10, w11, w10, lsr #31
  406f10:	mov	w11, #0x1f7                 	// #503
  406f14:	msub	w9, w10, w11, w9
  406f18:	cmp	w9, #0x0
  406f1c:	cneg	w9, w9, mi  // mi = first
  406f20:	ldr	x8, [x8, w9, uxtw #3]
  406f24:	cbnz	x8, 406f38 <feof@plt+0x5298>
  406f28:	mov	w0, wzr
  406f2c:	ret
  406f30:	ldr	x8, [x8, #24]
  406f34:	cbz	x8, 406f28 <feof@plt+0x5288>
  406f38:	ldr	x9, [x8]
  406f3c:	cmp	x9, x1
  406f40:	b.ne	406f30 <feof@plt+0x5290>  // b.any
  406f44:	ldr	x9, [x8, #8]
  406f48:	cmp	x9, x2
  406f4c:	b.ne	406f30 <feof@plt+0x5290>  // b.any
  406f50:	ldr	w1, [x8, #16]
  406f54:	mov	w2, w3
  406f58:	b	409268 <feof@plt+0x75c8>
  406f5c:	ldr	w8, [x0, #8]
  406f60:	and	w0, w8, w1
  406f64:	ret
  406f68:	stp	x29, x30, [sp, #-32]!
  406f6c:	stp	x20, x19, [sp, #16]
  406f70:	mov	x29, sp
  406f74:	ldrsw	x20, [x1]
  406f78:	mov	x19, x0
  406f7c:	tbz	w20, #31, 406f90 <feof@plt+0x52f0>
  406f80:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  406f84:	add	x1, x1, #0x6d2
  406f88:	mov	w0, #0x215                 	// #533
  406f8c:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  406f90:	ldr	w8, [x19, #72]
  406f94:	cmp	w20, w8
  406f98:	b.ge	406fbc <feof@plt+0x531c>  // b.tcont
  406f9c:	ldr	x8, [x19, #64]
  406fa0:	ldr	w8, [x8, x20, lsl #2]
  406fa4:	tbnz	w8, #31, 406fbc <feof@plt+0x531c>
  406fa8:	ldr	x9, [x19, #80]
  406fac:	mov	w10, #0x28                  	// #40
  406fb0:	mul	x8, x8, x10
  406fb4:	ldrb	w0, [x9, x8]
  406fb8:	b	406fcc <feof@plt+0x532c>
  406fbc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406fc0:	ldr	w8, [x8, #4064]
  406fc4:	cbz	w8, 406fd8 <feof@plt+0x5338>
  406fc8:	mov	w0, wzr
  406fcc:	ldp	x20, x19, [sp, #16]
  406fd0:	ldp	x29, x30, [sp], #32
  406fd4:	ret
  406fd8:	bl	401be0 <abort@plt>
  406fdc:	ldr	x0, [x0, #32]
  406fe0:	ret
  406fe4:	ldr	x0, [x0, #40]
  406fe8:	ret
  406fec:	stp	x29, x30, [sp, #-32]!
  406ff0:	stp	x20, x19, [sp, #16]
  406ff4:	mov	x29, sp
  406ff8:	ldrsw	x20, [x1]
  406ffc:	mov	x19, x0
  407000:	tbz	w20, #31, 407014 <feof@plt+0x5374>
  407004:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407008:	add	x1, x1, #0x6d2
  40700c:	mov	w0, #0x245                 	// #581
  407010:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407014:	ldr	w8, [x19, #72]
  407018:	cmp	w20, w8
  40701c:	b.ge	407040 <feof@plt+0x53a0>  // b.tcont
  407020:	ldr	x8, [x19, #64]
  407024:	ldr	w8, [x8, x20, lsl #2]
  407028:	tbnz	w8, #31, 407040 <feof@plt+0x53a0>
  40702c:	ldr	x9, [x19, #80]
  407030:	mov	w10, #0x28                  	// #40
  407034:	madd	x8, x8, x10, x9
  407038:	ldr	x0, [x8, #32]
  40703c:	b	407050 <feof@plt+0x53b0>
  407040:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407044:	ldr	w8, [x8, #4064]
  407048:	cbz	w8, 40705c <feof@plt+0x53bc>
  40704c:	mov	x0, xzr
  407050:	ldp	x20, x19, [sp, #16]
  407054:	ldp	x29, x30, [sp], #32
  407058:	ret
  40705c:	bl	401be0 <abort@plt>
  407060:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407064:	ldr	x0, [x8, #4072]
  407068:	ret
  40706c:	stp	x29, x30, [sp, #-64]!
  407070:	stp	x24, x23, [sp, #16]
  407074:	stp	x22, x21, [sp, #32]
  407078:	stp	x20, x19, [sp, #48]
  40707c:	mov	x29, sp
  407080:	ldrsw	x23, [x0, #72]
  407084:	mov	x21, x0
  407088:	cbz	w23, 407140 <feof@plt+0x54a0>
  40708c:	lsl	w8, w23, #1
  407090:	add	w9, w1, #0xa
  407094:	cmp	w8, w1
  407098:	csel	w24, w8, w9, gt
  40709c:	ldr	x19, [x21, #64]
  4070a0:	sxtw	x22, w24
  4070a4:	sbfiz	x8, x24, #2, #32
  4070a8:	cmp	xzr, x22, lsr #62
  4070ac:	csinv	x0, x8, xzr, eq  // eq = none
  4070b0:	str	w24, [x21, #72]
  4070b4:	bl	401840 <_Znam@plt>
  4070b8:	lsl	x2, x23, #2
  4070bc:	mov	x1, x19
  4070c0:	mov	x20, x0
  4070c4:	str	x0, [x21, #64]
  4070c8:	bl	401860 <memcpy@plt>
  4070cc:	cmp	w23, w24
  4070d0:	b.ge	407124 <feof@plt+0x5484>  // b.tcont
  4070d4:	sub	x8, x22, x23
  4070d8:	cmp	x8, #0x7
  4070dc:	b.ls	407110 <feof@plt+0x5470>  // b.plast
  4070e0:	and	x9, x8, #0xfffffffffffffff8
  4070e4:	add	x10, x20, x23, lsl #2
  4070e8:	add	x23, x9, x23
  4070ec:	add	x10, x10, #0x10
  4070f0:	movi	v0.2d, #0xffffffffffffffff
  4070f4:	mov	x11, x9
  4070f8:	stp	q0, q0, [x10, #-16]
  4070fc:	subs	x11, x11, #0x8
  407100:	add	x10, x10, #0x20
  407104:	b.ne	4070f8 <feof@plt+0x5458>  // b.any
  407108:	cmp	x8, x9
  40710c:	b.eq	407124 <feof@plt+0x5484>  // b.none
  407110:	mov	w8, #0xffffffff            	// #-1
  407114:	str	w8, [x20, x23, lsl #2]
  407118:	add	x23, x23, #0x1
  40711c:	cmp	x23, x22
  407120:	b.lt	407114 <feof@plt+0x5474>  // b.tstop
  407124:	cbz	x19, 4071c0 <feof@plt+0x5520>
  407128:	mov	x0, x19
  40712c:	ldp	x20, x19, [sp, #48]
  407130:	ldp	x22, x21, [sp, #32]
  407134:	ldp	x24, x23, [sp, #16]
  407138:	ldp	x29, x30, [sp], #64
  40713c:	b	401b10 <_ZdaPv@plt>
  407140:	add	w8, w1, #0xa
  407144:	cmp	w1, #0x80
  407148:	mov	w9, #0x80                  	// #128
  40714c:	csel	w20, w9, w8, lt  // lt = tstop
  407150:	sxtw	x19, w20
  407154:	sbfiz	x8, x20, #2, #32
  407158:	cmp	xzr, x19, lsr #62
  40715c:	csinv	x0, x8, xzr, eq  // eq = none
  407160:	str	w20, [x21, #72]
  407164:	bl	401840 <_Znam@plt>
  407168:	cmp	w20, #0x1
  40716c:	str	x0, [x21, #64]
  407170:	b.lt	4071c0 <feof@plt+0x5520>  // b.tstop
  407174:	cmp	w19, #0x8
  407178:	b.cs	407184 <feof@plt+0x54e4>  // b.hs, b.nlast
  40717c:	mov	x8, xzr
  407180:	b	4071ac <feof@plt+0x550c>
  407184:	and	x8, x19, #0xfffffffffffffff8
  407188:	add	x9, x0, #0x10
  40718c:	movi	v0.2d, #0xffffffffffffffff
  407190:	mov	x10, x8
  407194:	stp	q0, q0, [x9, #-16]
  407198:	subs	x10, x10, #0x8
  40719c:	add	x9, x9, #0x20
  4071a0:	b.ne	407194 <feof@plt+0x54f4>  // b.any
  4071a4:	cmp	x8, x19
  4071a8:	b.eq	4071c0 <feof@plt+0x5520>  // b.none
  4071ac:	mov	w9, #0xffffffff            	// #-1
  4071b0:	str	w9, [x0, x8, lsl #2]
  4071b4:	add	x8, x8, #0x1
  4071b8:	cmp	x8, x19
  4071bc:	b.lt	4071b0 <feof@plt+0x5510>  // b.tstop
  4071c0:	ldp	x20, x19, [sp, #48]
  4071c4:	ldp	x22, x21, [sp, #32]
  4071c8:	ldp	x24, x23, [sp, #16]
  4071cc:	ldp	x29, x30, [sp], #64
  4071d0:	ret
  4071d4:	stp	x29, x30, [sp, #-48]!
  4071d8:	str	x21, [sp, #16]
  4071dc:	stp	x20, x19, [sp, #32]
  4071e0:	mov	x29, sp
  4071e4:	ldr	x20, [x0, #80]
  4071e8:	mov	x19, x0
  4071ec:	cbz	x20, 40723c <feof@plt+0x559c>
  4071f0:	ldrsw	x8, [x19, #92]
  4071f4:	mov	w9, #0x28                  	// #40
  4071f8:	lsl	x10, x8, #1
  4071fc:	add	x21, x8, x8, lsl #2
  407200:	umulh	x8, x10, x9
  407204:	lsl	x9, x21, #4
  407208:	cmp	xzr, x8
  40720c:	csinv	x0, x9, xzr, eq  // eq = none
  407210:	str	w10, [x19, #92]
  407214:	bl	401840 <_Znam@plt>
  407218:	lsl	x2, x21, #3
  40721c:	mov	x1, x20
  407220:	str	x0, [x19, #80]
  407224:	bl	401860 <memcpy@plt>
  407228:	mov	x0, x20
  40722c:	ldp	x20, x19, [sp, #32]
  407230:	ldr	x21, [sp, #16]
  407234:	ldp	x29, x30, [sp], #48
  407238:	b	401b10 <_ZdaPv@plt>
  40723c:	mov	w8, #0x10                  	// #16
  407240:	mov	w0, #0x280                 	// #640
  407244:	str	w8, [x19, #92]
  407248:	bl	401840 <_Znam@plt>
  40724c:	str	x0, [x19, #80]
  407250:	ldp	x20, x19, [sp, #32]
  407254:	ldr	x21, [sp, #16]
  407258:	ldp	x29, x30, [sp], #48
  40725c:	ret
  407260:	stp	x29, x30, [sp, #-48]!
  407264:	stp	x22, x21, [sp, #16]
  407268:	stp	x20, x19, [sp, #32]
  40726c:	mov	x29, sp
  407270:	ldrsw	x8, [x0, #72]
  407274:	mov	x19, x0
  407278:	mov	x10, #0xffffffff00000000    	// #-4294967296
  40727c:	lsl	x12, x8, #32
  407280:	mov	x11, x8
  407284:	mov	x22, x11
  407288:	subs	x11, x11, #0x1
  40728c:	mov	x9, x12
  407290:	b.lt	4072a8 <feof@plt+0x5608>  // b.tstop
  407294:	ldr	x12, [x19, #64]
  407298:	add	x12, x12, x22, lsl #2
  40729c:	ldur	w13, [x12, #-4]
  4072a0:	add	x12, x9, x10
  4072a4:	tbnz	w13, #31, 407284 <feof@plt+0x55e4>
  4072a8:	cmp	w8, w22
  4072ac:	b.le	4072e8 <feof@plt+0x5648>
  4072b0:	ldr	x20, [x19, #64]
  4072b4:	asr	x8, x9, #32
  4072b8:	cmp	xzr, x8, lsr #62
  4072bc:	asr	x21, x9, #30
  4072c0:	csinv	x0, x21, xzr, eq  // eq = none
  4072c4:	bl	401840 <_Znam@plt>
  4072c8:	mov	x1, x20
  4072cc:	mov	x2, x21
  4072d0:	str	x0, [x19, #64]
  4072d4:	bl	401860 <memcpy@plt>
  4072d8:	cbz	x20, 4072e4 <feof@plt+0x5644>
  4072dc:	mov	x0, x20
  4072e0:	bl	401b10 <_ZdaPv@plt>
  4072e4:	str	w22, [x19, #72]
  4072e8:	ldp	w22, w8, [x19, #88]
  4072ec:	cmp	w22, w8
  4072f0:	b.ge	40733c <feof@plt+0x569c>  // b.tcont
  4072f4:	sxtw	x8, w22
  4072f8:	mov	w9, #0x28                  	// #40
  4072fc:	ldr	x20, [x19, #80]
  407300:	umulh	x9, x8, x9
  407304:	add	x8, x8, x8, lsl #2
  407308:	lsl	x21, x8, #3
  40730c:	cmp	xzr, x9
  407310:	csinv	x0, x21, xzr, eq  // eq = none
  407314:	bl	401840 <_Znam@plt>
  407318:	mov	x1, x20
  40731c:	mov	x2, x21
  407320:	str	x0, [x19, #80]
  407324:	bl	401860 <memcpy@plt>
  407328:	cbz	x20, 407338 <feof@plt+0x5698>
  40732c:	mov	x0, x20
  407330:	bl	401b10 <_ZdaPv@plt>
  407334:	ldr	w22, [x19, #88]
  407338:	str	w22, [x19, #92]
  40733c:	ldp	x20, x19, [sp, #32]
  407340:	ldp	x22, x21, [sp, #16]
  407344:	ldp	x29, x30, [sp], #48
  407348:	ret
  40734c:	stp	x29, x30, [sp, #-80]!
  407350:	str	x25, [sp, #16]
  407354:	stp	x24, x23, [sp, #32]
  407358:	stp	x22, x21, [sp, #48]
  40735c:	stp	x20, x19, [sp, #64]
  407360:	mov	x29, sp
  407364:	ldrsw	x21, [x1]
  407368:	mov	x19, x2
  40736c:	mov	x20, x0
  407370:	tbz	w21, #31, 407384 <feof@plt+0x56e4>
  407374:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407378:	add	x1, x1, #0x6d2
  40737c:	mov	w0, #0x296                 	// #662
  407380:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407384:	ldr	w8, [x20, #72]
  407388:	cmp	w21, w8
  40738c:	b.lt	4073a0 <feof@plt+0x5700>  // b.tstop
  407390:	mov	x0, x20
  407394:	mov	w1, w21
  407398:	bl	40706c <feof@plt+0x53cc>
  40739c:	ldr	w8, [x20, #72]
  4073a0:	cmp	w21, w8
  4073a4:	b.lt	4073b8 <feof@plt+0x5718>  // b.tstop
  4073a8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4073ac:	add	x1, x1, #0x6d2
  4073b0:	mov	w0, #0x299                 	// #665
  4073b4:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  4073b8:	ldp	w23, w24, [x20, #88]
  4073bc:	add	w25, w23, #0x1
  4073c0:	cmp	w25, w24
  4073c4:	b.lt	407418 <feof@plt+0x5778>  // b.tstop
  4073c8:	ldr	x22, [x20, #80]
  4073cc:	cbz	x22, 40747c <feof@plt+0x57dc>
  4073d0:	sxtw	x8, w24
  4073d4:	mov	w9, #0x28                  	// #40
  4073d8:	lsl	x10, x8, #1
  4073dc:	add	x23, x8, x8, lsl #2
  4073e0:	umulh	x8, x10, x9
  4073e4:	lsl	x9, x23, #4
  4073e8:	cmp	xzr, x8
  4073ec:	csinv	x0, x9, xzr, eq  // eq = none
  4073f0:	str	w10, [x20, #92]
  4073f4:	bl	401840 <_Znam@plt>
  4073f8:	lsl	x2, x23, #3
  4073fc:	mov	x1, x22
  407400:	str	x0, [x20, #80]
  407404:	bl	401860 <memcpy@plt>
  407408:	mov	x0, x22
  40740c:	bl	401b10 <_ZdaPv@plt>
  407410:	ldp	w23, w24, [x20, #88]
  407414:	add	w25, w23, #0x1
  407418:	cmp	w25, w24
  40741c:	b.lt	407434 <feof@plt+0x5794>  // b.tstop
  407420:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407424:	add	x1, x1, #0x6d2
  407428:	mov	w0, #0x29c                 	// #668
  40742c:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407430:	ldr	w23, [x20, #88]
  407434:	ldr	x8, [x20, #64]
  407438:	mov	w11, #0x28                  	// #40
  40743c:	str	w23, [x8, x21, lsl #2]
  407440:	ldrsw	x8, [x20, #88]
  407444:	ldr	x9, [x20, #80]
  407448:	add	w10, w8, #0x1
  40744c:	str	w10, [x20, #88]
  407450:	ldr	x10, [x19, #32]
  407454:	ldp	q0, q1, [x19]
  407458:	madd	x8, x8, x11, x9
  40745c:	str	x10, [x8, #32]
  407460:	stp	q0, q1, [x8]
  407464:	ldp	x20, x19, [sp, #64]
  407468:	ldp	x22, x21, [sp, #48]
  40746c:	ldp	x24, x23, [sp, #32]
  407470:	ldr	x25, [sp, #16]
  407474:	ldp	x29, x30, [sp], #80
  407478:	ret
  40747c:	mov	w24, #0x10                  	// #16
  407480:	mov	w0, #0x280                 	// #640
  407484:	str	w24, [x20, #92]
  407488:	bl	401840 <_Znam@plt>
  40748c:	str	x0, [x20, #80]
  407490:	cmp	w25, w24
  407494:	b.ge	407420 <feof@plt+0x5780>  // b.tcont
  407498:	b	407434 <feof@plt+0x5794>
  40749c:	stp	x29, x30, [sp, #-48]!
  4074a0:	str	x21, [sp, #16]
  4074a4:	stp	x20, x19, [sp, #32]
  4074a8:	mov	x29, sp
  4074ac:	ldrsw	x19, [x1]
  4074b0:	ldrsw	x21, [x2]
  4074b4:	mov	x20, x0
  4074b8:	orr	w8, w21, w19
  4074bc:	tbnz	w8, #31, 4074cc <feof@plt+0x582c>
  4074c0:	ldr	w8, [x20, #72]
  4074c4:	cmp	w21, w8
  4074c8:	b.lt	4074e0 <feof@plt+0x5840>  // b.tstop
  4074cc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4074d0:	add	x1, x1, #0x6d2
  4074d4:	mov	w0, #0x2a5                 	// #677
  4074d8:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  4074dc:	ldr	w8, [x20, #72]
  4074e0:	cmp	w19, w8
  4074e4:	b.lt	4074f4 <feof@plt+0x5854>  // b.tstop
  4074e8:	mov	x0, x20
  4074ec:	mov	w1, w19
  4074f0:	bl	40706c <feof@plt+0x53cc>
  4074f4:	ldr	x8, [x20, #64]
  4074f8:	ldr	w9, [x8, x21, lsl #2]
  4074fc:	ldr	x21, [sp, #16]
  407500:	str	w9, [x8, x19, lsl #2]
  407504:	ldp	x20, x19, [sp, #32]
  407508:	ldp	x29, x30, [sp], #48
  40750c:	ret
  407510:	stp	x29, x30, [sp, #-48]!
  407514:	stp	x22, x21, [sp, #16]
  407518:	stp	x20, x19, [sp, #32]
  40751c:	mov	x29, sp
  407520:	mov	x22, x0
  407524:	mov	w0, #0x68                  	// #104
  407528:	mov	w20, w2
  40752c:	mov	x21, x1
  407530:	bl	40b8f8 <_Znwm@@Base>
  407534:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  407538:	add	x8, x8, #0x5e0
  40753c:	mov	x19, x0
  407540:	str	wzr, [x0, #8]
  407544:	str	xzr, [x0, #64]
  407548:	str	wzr, [x0, #72]
  40754c:	stp	xzr, xzr, [x0, #16]
  407550:	stp	xzr, xzr, [x0, #88]
  407554:	str	x8, [x0]
  407558:	str	xzr, [x0, #80]
  40755c:	mov	x0, x22
  407560:	bl	4018d0 <strlen@plt>
  407564:	add	x0, x0, #0x1
  407568:	bl	401840 <_Znam@plt>
  40756c:	mov	x1, x22
  407570:	str	x0, [x19, #32]
  407574:	bl	4019e0 <strcpy@plt>
  407578:	mov	x0, x19
  40757c:	mov	x1, x21
  407580:	mov	w2, w20
  407584:	stp	xzr, xzr, [x19, #40]
  407588:	str	wzr, [x19, #56]
  40758c:	bl	4075d0 <feof@plt+0x5930>
  407590:	cbnz	w0, 4075a8 <feof@plt+0x5908>
  407594:	ldr	x8, [x19]
  407598:	mov	x0, x19
  40759c:	ldr	x8, [x8, #8]
  4075a0:	blr	x8
  4075a4:	mov	x19, xzr
  4075a8:	mov	x0, x19
  4075ac:	ldp	x20, x19, [sp, #32]
  4075b0:	ldp	x22, x21, [sp, #16]
  4075b4:	ldp	x29, x30, [sp], #48
  4075b8:	ret
  4075bc:	mov	x20, x0
  4075c0:	mov	x0, x19
  4075c4:	bl	40b99c <_ZdlPv@@Base>
  4075c8:	mov	x0, x20
  4075cc:	bl	401c50 <_Unwind_Resume@plt>
  4075d0:	sub	sp, sp, #0x130
  4075d4:	stp	x29, x30, [sp, #208]
  4075d8:	stp	x28, x27, [sp, #224]
  4075dc:	stp	x26, x25, [sp, #240]
  4075e0:	stp	x24, x23, [sp, #256]
  4075e4:	stp	x22, x21, [sp, #272]
  4075e8:	stp	x20, x19, [sp, #288]
  4075ec:	add	x29, sp, #0xd0
  4075f0:	ldr	x21, [x0, #32]
  4075f4:	mov	x20, x1
  4075f8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4075fc:	mov	x19, x0
  407600:	add	x1, x1, #0xc5
  407604:	mov	x0, x21
  407608:	mov	w24, w2
  40760c:	bl	401bb0 <strcmp@plt>
  407610:	cbz	w0, 407970 <feof@plt+0x5cd0>
  407614:	sub	x1, x29, #0x10
  407618:	mov	x0, x21
  40761c:	bl	4093d8 <feof@plt+0x7738>
  407620:	cbz	x0, 407990 <feof@plt+0x5cf0>
  407624:	ldur	x8, [x29, #-16]
  407628:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2658>
  40762c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  407630:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  407634:	adrp	x28, 40e000 <_ZdlPvm@@Base+0x2658>
  407638:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2658>
  40763c:	adrp	x27, 40e000 <_ZdlPvm@@Base+0x2658>
  407640:	mov	x20, #0x800000000000        	// #140737488355328
  407644:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x1158>
  407648:	mov	w9, #0x1                   	// #1
  40764c:	add	x21, x21, #0x74b
  407650:	add	x22, x22, #0x72c
  407654:	add	x23, x23, #0x750
  407658:	add	x28, x28, #0x8bc
  40765c:	add	x25, x25, #0x781
  407660:	add	x27, x27, #0x787
  407664:	movk	x20, #0xc056, lsl #48
  407668:	add	x26, x26, #0x9d4
  40766c:	stur	xzr, [x29, #-40]
  407670:	stur	xzr, [x29, #-24]
  407674:	stp	w9, w24, [x29, #-32]
  407678:	str	w24, [sp, #60]
  40767c:	stp	x0, x8, [x29, #-56]
  407680:	sub	x0, x29, #0x38
  407684:	bl	406048 <feof@plt+0x43a8>
  407688:	cbz	w0, 407e68 <feof@plt+0x61c8>
  40768c:	ldur	x0, [x29, #-24]
  407690:	mov	x1, x21
  407694:	bl	4019f0 <strtok@plt>
  407698:	mov	x1, x22
  40769c:	mov	x24, x0
  4076a0:	bl	401bb0 <strcmp@plt>
  4076a4:	cbz	w0, 407680 <feof@plt+0x59e0>
  4076a8:	mov	x0, x24
  4076ac:	mov	x1, x23
  4076b0:	bl	401bb0 <strcmp@plt>
  4076b4:	cbz	w0, 407790 <feof@plt+0x5af0>
  4076b8:	mov	x0, x24
  4076bc:	mov	x1, x25
  4076c0:	bl	401bb0 <strcmp@plt>
  4076c4:	cbz	w0, 4077c8 <feof@plt+0x5b28>
  4076c8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4076cc:	mov	x0, x24
  4076d0:	add	x1, x1, #0x7ac
  4076d4:	bl	401bb0 <strcmp@plt>
  4076d8:	cbz	w0, 407820 <feof@plt+0x5b80>
  4076dc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4076e0:	mov	x0, x24
  4076e4:	add	x1, x1, #0x7d9
  4076e8:	bl	401bb0 <strcmp@plt>
  4076ec:	cbz	w0, 4078f4 <feof@plt+0x5c54>
  4076f0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4076f4:	mov	x0, x24
  4076f8:	add	x1, x1, #0xb9d
  4076fc:	bl	401bb0 <strcmp@plt>
  407700:	cbz	w0, 407924 <feof@plt+0x5c84>
  407704:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407708:	mov	x0, x24
  40770c:	add	x1, x1, #0x80f
  407710:	bl	401bb0 <strcmp@plt>
  407714:	cbz	w0, 407a40 <feof@plt+0x5da0>
  407718:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40771c:	mov	x0, x24
  407720:	add	x1, x1, #0x819
  407724:	bl	401bb0 <strcmp@plt>
  407728:	cbz	w0, 407a40 <feof@plt+0x5da0>
  40772c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407730:	mov	x0, xzr
  407734:	add	x1, x1, #0x2f0
  407738:	mov	x20, x27
  40773c:	mov	x27, x23
  407740:	mov	x23, x25
  407744:	mov	x25, x28
  407748:	bl	4019f0 <strtok@plt>
  40774c:	cbz	x0, 407930 <feof@plt+0x5c90>
  407750:	sub	x28, x0, #0x1
  407754:	ldrb	w8, [x28, #1]!
  407758:	ldrb	w8, [x26, x8]
  40775c:	cbnz	w8, 407754 <feof@plt+0x5ab4>
  407760:	mov	x0, x28
  407764:	bl	4018d0 <strlen@plt>
  407768:	add	x9, x28, x0
  40776c:	mov	x8, x9
  407770:	cmp	x9, x28
  407774:	b.ls	407788 <feof@plt+0x5ae8>  // b.plast
  407778:	mov	x9, x8
  40777c:	ldrb	w10, [x9, #-1]!
  407780:	ldrb	w10, [x26, x10]
  407784:	cbnz	w10, 40776c <feof@plt+0x5acc>
  407788:	strb	wzr, [x8]
  40778c:	b	407934 <feof@plt+0x5c94>
  407790:	mov	x0, xzr
  407794:	mov	x1, x21
  407798:	bl	4019f0 <strtok@plt>
  40779c:	cbz	x0, 4079d4 <feof@plt+0x5d34>
  4077a0:	sub	x2, x29, #0x60
  4077a4:	mov	x1, x28
  4077a8:	bl	401ad0 <__isoc99_sscanf@plt>
  4077ac:	cmp	w0, #0x1
  4077b0:	b.ne	4079d4 <feof@plt+0x5d34>  // b.any
  4077b4:	ldur	w8, [x29, #-96]
  4077b8:	cmp	w8, #0x0
  4077bc:	b.le	4079d4 <feof@plt+0x5d34>
  4077c0:	str	w8, [x19, #24]
  4077c4:	b	407680 <feof@plt+0x59e0>
  4077c8:	mov	x0, xzr
  4077cc:	mov	x1, x21
  4077d0:	bl	4019f0 <strtok@plt>
  4077d4:	mov	x24, x0
  4077d8:	cbz	x0, 407a04 <feof@plt+0x5d64>
  4077dc:	add	x2, sp, #0x60
  4077e0:	mov	x0, x24
  4077e4:	mov	x1, x27
  4077e8:	bl	401ad0 <__isoc99_sscanf@plt>
  4077ec:	ldr	d0, [sp, #96]
  4077f0:	fmov	d1, x20
  4077f4:	fcmp	d0, d1
  4077f8:	b.ls	407a04 <feof@plt+0x5d64>  // b.plast
  4077fc:	cmp	w0, #0x1
  407800:	b.ne	407a04 <feof@plt+0x5d64>  // b.any
  407804:	mov	x8, #0x800000000000        	// #140737488355328
  407808:	movk	x8, #0x4056, lsl #48
  40780c:	fmov	d1, x8
  407810:	fcmp	d0, d1
  407814:	b.ge	407a04 <feof@plt+0x5d64>  // b.tcont
  407818:	str	d0, [x19, #48]
  40781c:	b	407680 <feof@plt+0x59e0>
  407820:	mov	x0, xzr
  407824:	mov	x1, x21
  407828:	bl	4019f0 <strtok@plt>
  40782c:	cbz	x0, 407680 <feof@plt+0x59e0>
  407830:	mov	x24, x0
  407834:	b	40785c <feof@plt+0x5bbc>
  407838:	mov	w8, #0x1                   	// #1
  40783c:	ldr	w9, [x19, #8]
  407840:	mov	x0, xzr
  407844:	mov	x1, x21
  407848:	orr	w8, w9, w8
  40784c:	str	w8, [x19, #8]
  407850:	bl	4019f0 <strtok@plt>
  407854:	mov	x24, x0
  407858:	cbz	x0, 407680 <feof@plt+0x59e0>
  40785c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  407860:	mov	x0, x24
  407864:	add	x1, x1, #0x666
  407868:	bl	401bb0 <strcmp@plt>
  40786c:	cbz	w0, 407680 <feof@plt+0x59e0>
  407870:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407874:	mov	x0, x24
  407878:	add	x1, x1, #0xb1
  40787c:	bl	401bb0 <strcmp@plt>
  407880:	cbz	w0, 407838 <feof@plt+0x5b98>
  407884:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407888:	mov	x0, x24
  40788c:	add	x1, x1, #0x7b7
  407890:	bl	401bb0 <strcmp@plt>
  407894:	cbz	w0, 4078dc <feof@plt+0x5c3c>
  407898:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40789c:	mov	x0, x24
  4078a0:	add	x1, x1, #0x7bb
  4078a4:	bl	401bb0 <strcmp@plt>
  4078a8:	cbz	w0, 4078e4 <feof@plt+0x5c44>
  4078ac:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4078b0:	mov	x0, x24
  4078b4:	add	x1, x1, #0x7b6
  4078b8:	bl	401bb0 <strcmp@plt>
  4078bc:	cbz	w0, 4078ec <feof@plt+0x5c4c>
  4078c0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4078c4:	mov	x0, x24
  4078c8:	add	x1, x1, #0x7ba
  4078cc:	bl	401bb0 <strcmp@plt>
  4078d0:	cbnz	w0, 407f78 <feof@plt+0x62d8>
  4078d4:	mov	w8, #0x10                  	// #16
  4078d8:	b	40783c <feof@plt+0x5b9c>
  4078dc:	mov	w8, #0x2                   	// #2
  4078e0:	b	40783c <feof@plt+0x5b9c>
  4078e4:	mov	w8, #0x4                   	// #4
  4078e8:	b	40783c <feof@plt+0x5b9c>
  4078ec:	mov	w8, #0x8                   	// #8
  4078f0:	b	40783c <feof@plt+0x5b9c>
  4078f4:	mov	x0, xzr
  4078f8:	mov	x1, x21
  4078fc:	bl	4019f0 <strtok@plt>
  407900:	cbz	x0, 408018 <feof@plt+0x6378>
  407904:	mov	x24, x0
  407908:	bl	4018d0 <strlen@plt>
  40790c:	add	x0, x0, #0x1
  407910:	bl	401840 <_Znam@plt>
  407914:	mov	x1, x24
  407918:	str	x0, [x19, #40]
  40791c:	bl	4019e0 <strcpy@plt>
  407920:	b	407680 <feof@plt+0x59e0>
  407924:	mov	w8, #0x1                   	// #1
  407928:	str	w8, [x19, #28]
  40792c:	b	407680 <feof@plt+0x59e0>
  407930:	mov	x28, xzr
  407934:	ldr	x8, [x19]
  407938:	ldur	x3, [x29, #-48]
  40793c:	ldur	w4, [x29, #-40]
  407940:	ldr	x8, [x8, #16]
  407944:	mov	x0, x19
  407948:	mov	x1, x24
  40794c:	mov	x2, x28
  407950:	blr	x8
  407954:	mov	x28, x25
  407958:	mov	x25, x23
  40795c:	mov	x23, x27
  407960:	mov	x27, x20
  407964:	mov	x20, #0x800000000000        	// #140737488355328
  407968:	movk	x20, #0xc056, lsl #48
  40796c:	b	407680 <feof@plt+0x59e0>
  407970:	cbnz	x20, 407994 <feof@plt+0x5cf4>
  407974:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407978:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40797c:	add	x1, x1, #0xf78
  407980:	add	x0, x0, #0x70c
  407984:	mov	x2, x1
  407988:	mov	x3, x1
  40798c:	b	4079c8 <feof@plt+0x5d28>
  407990:	cbz	x20, 4079a4 <feof@plt+0x5d04>
  407994:	mov	w19, wzr
  407998:	mov	w8, #0x1                   	// #1
  40799c:	str	w8, [x20]
  4079a0:	b	408364 <feof@plt+0x66c4>
  4079a4:	ldr	x1, [x19, #32]
  4079a8:	sub	x0, x29, #0x38
  4079ac:	bl	405b04 <feof@plt+0x3e64>
  4079b0:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4079b4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4079b8:	add	x2, x2, #0xf78
  4079bc:	add	x0, x0, #0x731
  4079c0:	sub	x1, x29, #0x38
  4079c4:	mov	x3, x2
  4079c8:	bl	405d54 <feof@plt+0x40b4>
  4079cc:	mov	w19, wzr
  4079d0:	b	408364 <feof@plt+0x66c4>
  4079d4:	ldur	w8, [x29, #-28]
  4079d8:	cbnz	w8, 408340 <feof@plt+0x66a0>
  4079dc:	ldur	x0, [x29, #-48]
  4079e0:	ldur	w1, [x29, #-40]
  4079e4:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4079e8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4079ec:	add	x3, x3, #0xf78
  4079f0:	add	x2, x2, #0x75b
  4079f4:	mov	x4, x3
  4079f8:	mov	x5, x3
  4079fc:	bl	405df0 <feof@plt+0x4150>
  407a00:	b	408340 <feof@plt+0x66a0>
  407a04:	sub	x0, x29, #0x60
  407a08:	mov	x1, x24
  407a0c:	bl	405b04 <feof@plt+0x3e64>
  407a10:	ldur	w8, [x29, #-28]
  407a14:	cbnz	w8, 408340 <feof@plt+0x66a0>
  407a18:	ldur	x0, [x29, #-48]
  407a1c:	ldur	w1, [x29, #-40]
  407a20:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407a24:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  407a28:	add	x4, x4, #0xf78
  407a2c:	add	x2, x2, #0x78b
  407a30:	sub	x3, x29, #0x60
  407a34:	mov	x5, x4
  407a38:	bl	405df0 <feof@plt+0x4150>
  407a3c:	b	408340 <feof@plt+0x66a0>
  407a40:	cbz	x24, 407e68 <feof@plt+0x61c8>
  407a44:	sub	x8, x29, #0x60
  407a48:	add	x9, x8, #0xc
  407a4c:	str	x9, [sp, #48]
  407a50:	add	x9, x8, #0x10
  407a54:	str	x9, [sp, #40]
  407a58:	add	x9, x8, #0x14
  407a5c:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  407a60:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2658>
  407a64:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2658>
  407a68:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2658>
  407a6c:	adrp	x27, 40e000 <_ZdlPvm@@Base+0x2658>
  407a70:	str	x9, [sp, #32]
  407a74:	add	x9, x8, #0x18
  407a78:	mov	w21, wzr
  407a7c:	add	x23, x23, #0x80f
  407a80:	add	x22, x22, #0x74b
  407a84:	add	x25, x25, #0x883
  407a88:	add	x26, x26, #0x6d2
  407a8c:	add	x27, x27, #0x8ad
  407a90:	str	x9, [sp, #24]
  407a94:	add	x9, x8, #0x1c
  407a98:	add	x8, x8, #0x8
  407a9c:	stur	wzr, [x29, #-32]
  407aa0:	stp	x8, x9, [sp, #8]
  407aa4:	mov	x0, x24
  407aa8:	mov	x1, x23
  407aac:	bl	401bb0 <strcmp@plt>
  407ab0:	cbz	w0, 407d14 <feof@plt+0x6074>
  407ab4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407ab8:	mov	x0, x24
  407abc:	add	x1, x1, #0x819
  407ac0:	bl	401bb0 <strcmp@plt>
  407ac4:	cbnz	w0, 408168 <feof@plt+0x64c8>
  407ac8:	ldr	w8, [sp, #60]
  407acc:	cbnz	w8, 407e88 <feof@plt+0x61e8>
  407ad0:	mov	x20, xzr
  407ad4:	b	407ae4 <feof@plt+0x5e44>
  407ad8:	ldr	x8, [x19, #64]
  407adc:	ldr	w9, [x8, x21, lsl #2]
  407ae0:	str	w9, [x8, x24, lsl #2]
  407ae4:	sub	x0, x29, #0x38
  407ae8:	bl	406048 <feof@plt+0x43a8>
  407aec:	cbz	w0, 407e2c <feof@plt+0x618c>
  407af0:	ldur	x0, [x29, #-24]
  407af4:	mov	x1, x22
  407af8:	bl	4019f0 <strtok@plt>
  407afc:	cbz	x0, 407ae4 <feof@plt+0x5e44>
  407b00:	mov	x24, x0
  407b04:	mov	x0, xzr
  407b08:	mov	x1, x22
  407b0c:	bl	4019f0 <strtok@plt>
  407b10:	cbz	x0, 407e30 <feof@plt+0x6190>
  407b14:	ldrb	w8, [x0]
  407b18:	cmp	w8, #0x22
  407b1c:	b.ne	407b80 <feof@plt+0x5ee0>  // b.any
  407b20:	cbz	x20, 40808c <feof@plt+0x63ec>
  407b24:	mov	x0, x24
  407b28:	mov	x1, x25
  407b2c:	bl	401bb0 <strcmp@plt>
  407b30:	cbz	w0, 4080bc <feof@plt+0x641c>
  407b34:	mov	x0, x24
  407b38:	bl	40b558 <feof@plt+0x98b8>
  407b3c:	ldrsw	x24, [x0]
  407b40:	ldrsw	x21, [x20]
  407b44:	orr	w8, w21, w24
  407b48:	tbnz	w8, #31, 407b58 <feof@plt+0x5eb8>
  407b4c:	ldr	w8, [x19, #72]
  407b50:	cmp	w21, w8
  407b54:	b.lt	407b68 <feof@plt+0x5ec8>  // b.tstop
  407b58:	mov	w0, #0x2a5                 	// #677
  407b5c:	mov	x1, x26
  407b60:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407b64:	ldr	w8, [x19, #72]
  407b68:	cmp	w24, w8
  407b6c:	b.lt	407ad8 <feof@plt+0x5e38>  // b.tstop
  407b70:	mov	x0, x19
  407b74:	mov	w1, w24
  407b78:	bl	40706c <feof@plt+0x53cc>
  407b7c:	b	407ad8 <feof@plt+0x5e38>
  407b80:	ldp	x4, x3, [sp, #40]
  407b84:	ldp	x2, x7, [sp, #8]
  407b88:	ldp	x5, x6, [sp, #24]
  407b8c:	mov	x1, x27
  407b90:	stp	xzr, xzr, [x3]
  407b94:	str	wzr, [x3, #16]
  407b98:	bl	401ad0 <__isoc99_sscanf@plt>
  407b9c:	cmp	w0, #0x0
  407ba0:	b.le	4081d4 <feof@plt+0x6534>
  407ba4:	mov	x0, xzr
  407ba8:	mov	x1, x22
  407bac:	bl	4019f0 <strtok@plt>
  407bb0:	cbz	x0, 408210 <feof@plt+0x6570>
  407bb4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407bb8:	add	x2, sp, #0x5c
  407bbc:	add	x1, x1, #0x8bc
  407bc0:	bl	401ad0 <__isoc99_sscanf@plt>
  407bc4:	cmp	w0, #0x1
  407bc8:	b.ne	40824c <feof@plt+0x65ac>  // b.any
  407bcc:	ldr	w1, [sp, #92]
  407bd0:	cmp	w1, #0x100
  407bd4:	b.cs	408288 <feof@plt+0x65e8>  // b.hs, b.nlast
  407bd8:	sturb	w1, [x29, #-96]
  407bdc:	mov	x0, xzr
  407be0:	mov	x1, x22
  407be4:	bl	4019f0 <strtok@plt>
  407be8:	cbz	x0, 4082c0 <feof@plt+0x6620>
  407bec:	add	x1, sp, #0x50
  407bf0:	mov	w2, wzr
  407bf4:	mov	x20, x0
  407bf8:	bl	401950 <strtol@plt>
  407bfc:	stur	w0, [x29, #-92]
  407c00:	cbnz	w0, 407c10 <feof@plt+0x5f70>
  407c04:	ldr	x8, [sp, #80]
  407c08:	cmp	x8, x20
  407c0c:	b.eq	4082fc <feof@plt+0x665c>  // b.none
  407c10:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c14:	ldr	w8, [x8, #4064]
  407c18:	cbz	w8, 407c34 <feof@plt+0x5f94>
  407c1c:	bl	401b80 <wcwidth@plt>
  407c20:	cmp	w0, #0x2
  407c24:	b.lt	407c34 <feof@plt+0x5f94>  // b.tstop
  407c28:	ldur	w8, [x29, #-88]
  407c2c:	mul	w8, w8, w0
  407c30:	stur	w8, [x29, #-88]
  407c34:	mov	x0, xzr
  407c38:	mov	x1, x22
  407c3c:	bl	4019f0 <strtok@plt>
  407c40:	cbz	x0, 407c78 <feof@plt+0x5fd8>
  407c44:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407c48:	add	x1, x1, #0x884
  407c4c:	mov	x20, x0
  407c50:	bl	401bb0 <strcmp@plt>
  407c54:	cbz	w0, 407c74 <feof@plt+0x5fd4>
  407c58:	mov	x0, x20
  407c5c:	bl	4018d0 <strlen@plt>
  407c60:	add	x0, x0, #0x1
  407c64:	bl	401840 <_Znam@plt>
  407c68:	mov	x1, x20
  407c6c:	bl	4019e0 <strcpy@plt>
  407c70:	b	407c78 <feof@plt+0x5fd8>
  407c74:	mov	x0, xzr
  407c78:	stur	x0, [x29, #-64]
  407c7c:	mov	x0, x24
  407c80:	mov	x1, x25
  407c84:	bl	401bb0 <strcmp@plt>
  407c88:	cbz	w0, 407cf4 <feof@plt+0x6054>
  407c8c:	mov	x0, x24
  407c90:	bl	40b558 <feof@plt+0x98b8>
  407c94:	mov	x20, x0
  407c98:	sub	x2, x29, #0x60
  407c9c:	mov	x0, x19
  407ca0:	mov	x1, x20
  407ca4:	bl	40734c <feof@plt+0x56ac>
  407ca8:	ldur	w0, [x29, #-92]
  407cac:	bl	40b544 <feof@plt+0x98a4>
  407cb0:	ldrsw	x24, [x0]
  407cb4:	ldrsw	x21, [x20]
  407cb8:	orr	w8, w21, w24
  407cbc:	tbnz	w8, #31, 407ccc <feof@plt+0x602c>
  407cc0:	ldr	w8, [x19, #72]
  407cc4:	cmp	w21, w8
  407cc8:	b.lt	407cdc <feof@plt+0x603c>  // b.tstop
  407ccc:	mov	w0, #0x2a5                 	// #677
  407cd0:	mov	x1, x26
  407cd4:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407cd8:	ldr	w8, [x19, #72]
  407cdc:	cmp	w24, w8
  407ce0:	b.lt	407ad8 <feof@plt+0x5e38>  // b.tstop
  407ce4:	mov	x0, x19
  407ce8:	mov	w1, w24
  407cec:	bl	40706c <feof@plt+0x53cc>
  407cf0:	b	407ad8 <feof@plt+0x5e38>
  407cf4:	ldur	w0, [x29, #-92]
  407cf8:	bl	40b544 <feof@plt+0x98a4>
  407cfc:	mov	x20, x0
  407d00:	sub	x2, x29, #0x60
  407d04:	mov	x0, x19
  407d08:	mov	x1, x20
  407d0c:	bl	40734c <feof@plt+0x56ac>
  407d10:	b	407ae4 <feof@plt+0x5e44>
  407d14:	ldr	w8, [sp, #60]
  407d18:	cbnz	w8, 407e88 <feof@plt+0x61e8>
  407d1c:	sub	x0, x29, #0x38
  407d20:	bl	406048 <feof@plt+0x43a8>
  407d24:	cbz	w0, 407e54 <feof@plt+0x61b4>
  407d28:	ldur	x0, [x29, #-24]
  407d2c:	mov	x1, x22
  407d30:	bl	4019f0 <strtok@plt>
  407d34:	cbz	x0, 407d1c <feof@plt+0x607c>
  407d38:	mov	x24, x0
  407d3c:	mov	x0, xzr
  407d40:	mov	x1, x22
  407d44:	bl	4019f0 <strtok@plt>
  407d48:	cbz	x0, 407e40 <feof@plt+0x61a0>
  407d4c:	mov	x27, x0
  407d50:	mov	x0, xzr
  407d54:	mov	x1, x22
  407d58:	bl	4019f0 <strtok@plt>
  407d5c:	cbz	x0, 4080fc <feof@plt+0x645c>
  407d60:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407d64:	add	x2, sp, #0x60
  407d68:	add	x1, x1, #0x8bc
  407d6c:	mov	x20, x0
  407d70:	bl	401ad0 <__isoc99_sscanf@plt>
  407d74:	cmp	w0, #0x1
  407d78:	b.ne	40812c <feof@plt+0x648c>  // b.any
  407d7c:	mov	x0, x24
  407d80:	mov	x26, x23
  407d84:	bl	40b558 <feof@plt+0x98b8>
  407d88:	mov	x20, x0
  407d8c:	mov	x0, x27
  407d90:	bl	40b558 <feof@plt+0x98b8>
  407d94:	ldr	x27, [x19, #16]
  407d98:	ldr	w28, [sp, #96]
  407d9c:	mov	x24, x0
  407da0:	cbnz	x27, 407dcc <feof@plt+0x612c>
  407da4:	mov	w0, #0xfb8                 	// #4024
  407da8:	bl	401840 <_Znam@plt>
  407dac:	mov	x27, x0
  407db0:	mov	x8, xzr
  407db4:	str	x0, [x19, #16]
  407db8:	str	xzr, [x27, x8]
  407dbc:	ldr	x27, [x19, #16]
  407dc0:	add	x8, x8, #0x8
  407dc4:	cmp	x8, #0xfb8
  407dc8:	b.ne	407db8 <feof@plt+0x6118>  // b.any
  407dcc:	ldr	w8, [x20]
  407dd0:	ldr	w9, [x24]
  407dd4:	add	w8, w9, w8, lsl #10
  407dd8:	mov	w9, #0x4e61                	// #20065
  407ddc:	movk	w9, #0x824a, lsl #16
  407de0:	smull	x9, w8, w9
  407de4:	lsr	x9, x9, #32
  407de8:	add	w9, w9, w8
  407dec:	asr	w10, w9, #8
  407df0:	add	w9, w10, w9, lsr #31
  407df4:	mov	w10, #0x1f7                 	// #503
  407df8:	msub	w8, w9, w10, w8
  407dfc:	cmp	w8, #0x0
  407e00:	cneg	w23, w8, mi  // mi = first
  407e04:	mov	w0, #0x20                  	// #32
  407e08:	bl	40b8f8 <_Znwm@@Base>
  407e0c:	lsl	x8, x23, #3
  407e10:	ldr	x9, [x27, x8]
  407e14:	stp	x20, x24, [x0]
  407e18:	str	w28, [x0, #16]
  407e1c:	mov	x23, x26
  407e20:	str	x9, [x0, #24]
  407e24:	str	x0, [x27, x8]
  407e28:	b	407d1c <feof@plt+0x607c>
  407e2c:	mov	x24, xzr
  407e30:	cbz	x20, 4081a4 <feof@plt+0x6504>
  407e34:	mov	w21, #0x1                   	// #1
  407e38:	cbnz	x24, 407aa4 <feof@plt+0x5e04>
  407e3c:	b	407e54 <feof@plt+0x61b4>
  407e40:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2658>
  407e44:	adrp	x27, 40e000 <_ZdlPvm@@Base+0x2658>
  407e48:	add	x26, x26, #0x6d2
  407e4c:	add	x27, x27, #0x8ad
  407e50:	cbnz	x24, 407aa4 <feof@plt+0x5e04>
  407e54:	mov	x0, x19
  407e58:	bl	407260 <feof@plt+0x55c0>
  407e5c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e60:	ldr	w8, [x8, #4064]
  407e64:	b	407e78 <feof@plt+0x61d8>
  407e68:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e6c:	ldr	w8, [x8, #4064]
  407e70:	cbz	w8, 407e90 <feof@plt+0x61f0>
  407e74:	mov	w21, wzr
  407e78:	orr	w8, w8, w21
  407e7c:	cbz	w8, 407ec0 <feof@plt+0x6220>
  407e80:	ldr	w8, [x19, #24]
  407e84:	cbz	w8, 407ef0 <feof@plt+0x6250>
  407e88:	mov	w19, #0x1                   	// #1
  407e8c:	b	408344 <feof@plt+0x66a4>
  407e90:	ldur	w8, [x29, #-28]
  407e94:	cbnz	w8, 408340 <feof@plt+0x66a0>
  407e98:	ldur	x0, [x29, #-48]
  407e9c:	ldur	w1, [x29, #-40]
  407ea0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ea4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  407ea8:	add	x3, x3, #0xf78
  407eac:	add	x2, x2, #0x821
  407eb0:	mov	x4, x3
  407eb4:	mov	x5, x3
  407eb8:	bl	405df0 <feof@plt+0x4150>
  407ebc:	b	408340 <feof@plt+0x66a0>
  407ec0:	ldur	w8, [x29, #-28]
  407ec4:	cbnz	w8, 408340 <feof@plt+0x66a0>
  407ec8:	ldur	x0, [x29, #-48]
  407ecc:	ldur	w1, [x29, #-40]
  407ed0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ed4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  407ed8:	add	x3, x3, #0xf78
  407edc:	add	x2, x2, #0x9cc
  407ee0:	mov	x4, x3
  407ee4:	mov	x5, x3
  407ee8:	bl	405df0 <feof@plt+0x4150>
  407eec:	b	408340 <feof@plt+0x66a0>
  407ef0:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  407ef4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ef8:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407efc:	ldr	w24, [x10, #624]
  407f00:	ldr	w23, [x19, #56]
  407f04:	ldr	w20, [x8, #4020]
  407f08:	ldr	w22, [x9, #4016]
  407f0c:	mov	w8, #0xd8                  	// #216
  407f10:	mul	w21, w24, w8
  407f14:	cbz	w23, 407fb4 <feof@plt+0x6314>
  407f18:	cmp	w23, #0x1
  407f1c:	b.lt	407f2c <feof@plt+0x628c>  // b.tstop
  407f20:	tbnz	w22, #31, 407f2c <feof@plt+0x628c>
  407f24:	cmp	w24, #0x0
  407f28:	b.gt	407f3c <feof@plt+0x629c>
  407f2c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407f30:	add	x1, x1, #0x6d2
  407f34:	mov	w0, #0xfc                  	// #252
  407f38:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407f3c:	cbz	w22, 408010 <feof@plt+0x6370>
  407f40:	mov	x8, #0x400000000000        	// #70368744177664
  407f44:	scvtf	d0, w20
  407f48:	scvtf	d1, w22
  407f4c:	movk	x8, #0x408f, lsl #48
  407f50:	scvtf	d2, w21
  407f54:	scvtf	d3, w23
  407f58:	fmul	d0, d0, d1
  407f5c:	fmov	d1, x8
  407f60:	fdiv	d0, d0, d2
  407f64:	fdiv	d1, d3, d1
  407f68:	fmul	d0, d1, d0
  407f6c:	tbnz	w20, #31, 408074 <feof@plt+0x63d4>
  407f70:	fmov	d1, #5.000000000000000000e-01
  407f74:	b	408078 <feof@plt+0x63d8>
  407f78:	sub	x0, x29, #0x60
  407f7c:	mov	x1, x24
  407f80:	bl	405b04 <feof@plt+0x3e64>
  407f84:	ldur	w8, [x29, #-28]
  407f88:	cbnz	w8, 408340 <feof@plt+0x66a0>
  407f8c:	ldur	x0, [x29, #-48]
  407f90:	ldur	w1, [x29, #-40]
  407f94:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f98:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  407f9c:	add	x4, x4, #0xf78
  407fa0:	add	x2, x2, #0x7be
  407fa4:	sub	x3, x29, #0x60
  407fa8:	mov	x5, x4
  407fac:	bl	405df0 <feof@plt+0x4150>
  407fb0:	b	408340 <feof@plt+0x66a0>
  407fb4:	tbnz	w22, #31, 407fc0 <feof@plt+0x6320>
  407fb8:	cmp	w24, #0x0
  407fbc:	b.gt	407fd0 <feof@plt+0x6330>
  407fc0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  407fc4:	add	x1, x1, #0x6d2
  407fc8:	mov	w0, #0xea                  	// #234
  407fcc:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  407fd0:	cbz	w22, 408010 <feof@plt+0x6370>
  407fd4:	mov	w8, #0x6c                  	// #108
  407fd8:	mul	w8, w24, w8
  407fdc:	tbnz	w20, #31, 408048 <feof@plt+0x63a8>
  407fe0:	mov	w9, #0x7fffffff            	// #2147483647
  407fe4:	sub	w9, w9, w8
  407fe8:	sdiv	w9, w9, w22
  407fec:	cmp	w9, w20
  407ff0:	b.ge	4080f0 <feof@plt+0x6450>  // b.tcont
  407ff4:	scvtf	d0, w20
  407ff8:	scvtf	d1, w22
  407ffc:	scvtf	d2, w21
  408000:	fmul	d0, d0, d1
  408004:	fdiv	d0, d0, d2
  408008:	fmov	d1, #5.000000000000000000e-01
  40800c:	b	408078 <feof@plt+0x63d8>
  408010:	mov	w8, wzr
  408014:	b	408080 <feof@plt+0x63e0>
  408018:	ldur	w8, [x29, #-28]
  40801c:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408020:	ldur	x0, [x29, #-48]
  408024:	ldur	w1, [x29, #-40]
  408028:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40802c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408030:	add	x3, x3, #0xf78
  408034:	add	x2, x2, #0x7e6
  408038:	mov	x4, x3
  40803c:	mov	x5, x3
  408040:	bl	405df0 <feof@plt+0x4150>
  408044:	b	408340 <feof@plt+0x66a0>
  408048:	mov	w10, #0x80000000            	// #-2147483648
  40804c:	sub	w10, w10, w8
  408050:	neg	w9, w20
  408054:	udiv	w10, w10, w22
  408058:	cmp	w10, w9
  40805c:	b.cs	4080ec <feof@plt+0x644c>  // b.hs, b.nlast
  408060:	scvtf	d0, w20
  408064:	scvtf	d1, w22
  408068:	scvtf	d2, w21
  40806c:	fmul	d0, d0, d1
  408070:	fdiv	d0, d0, d2
  408074:	fmov	d1, #-5.000000000000000000e-01
  408078:	fadd	d0, d0, d1
  40807c:	fcvtzs	w8, d0
  408080:	str	w8, [x19, #24]
  408084:	mov	w19, #0x1                   	// #1
  408088:	b	408344 <feof@plt+0x66a4>
  40808c:	ldur	w8, [x29, #-28]
  408090:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408094:	ldur	x0, [x29, #-48]
  408098:	ldur	w1, [x29, #-40]
  40809c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4080a0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4080a4:	add	x3, x3, #0xf78
  4080a8:	add	x2, x2, #0x862
  4080ac:	mov	x4, x3
  4080b0:	mov	x5, x3
  4080b4:	bl	405df0 <feof@plt+0x4150>
  4080b8:	b	408340 <feof@plt+0x66a0>
  4080bc:	ldur	w8, [x29, #-28]
  4080c0:	cbnz	w8, 408340 <feof@plt+0x66a0>
  4080c4:	ldur	x0, [x29, #-48]
  4080c8:	ldur	w1, [x29, #-40]
  4080cc:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4080d0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4080d4:	add	x3, x3, #0xf78
  4080d8:	add	x2, x2, #0x887
  4080dc:	mov	x4, x3
  4080e0:	mov	x5, x3
  4080e4:	bl	405df0 <feof@plt+0x4150>
  4080e8:	b	408340 <feof@plt+0x66a0>
  4080ec:	neg	w8, w8
  4080f0:	madd	w8, w22, w20, w8
  4080f4:	sdiv	w8, w8, w21
  4080f8:	b	408080 <feof@plt+0x63e0>
  4080fc:	ldur	w8, [x29, #-28]
  408100:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408104:	ldur	x0, [x29, #-48]
  408108:	ldur	w1, [x29, #-40]
  40810c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408110:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408114:	add	x3, x3, #0xf78
  408118:	add	x2, x2, #0x839
  40811c:	mov	x4, x3
  408120:	mov	x5, x3
  408124:	bl	405df0 <feof@plt+0x4150>
  408128:	b	408340 <feof@plt+0x66a0>
  40812c:	sub	x0, x29, #0x60
  408130:	mov	x1, x20
  408134:	bl	405b04 <feof@plt+0x3e64>
  408138:	ldur	w8, [x29, #-28]
  40813c:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408140:	ldur	x0, [x29, #-48]
  408144:	ldur	w1, [x29, #-40]
  408148:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40814c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408150:	add	x4, x4, #0xf78
  408154:	add	x2, x2, #0x84d
  408158:	sub	x3, x29, #0x60
  40815c:	mov	x5, x4
  408160:	bl	405df0 <feof@plt+0x4150>
  408164:	b	408340 <feof@plt+0x66a0>
  408168:	sub	x0, x29, #0x60
  40816c:	mov	x1, x24
  408170:	bl	405b04 <feof@plt+0x3e64>
  408174:	ldur	w8, [x29, #-28]
  408178:	cbnz	w8, 408340 <feof@plt+0x66a0>
  40817c:	ldur	x0, [x29, #-48]
  408180:	ldur	w1, [x29, #-40]
  408184:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408188:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  40818c:	add	x4, x4, #0xf78
  408190:	add	x2, x2, #0x98b
  408194:	sub	x3, x29, #0x60
  408198:	mov	x5, x4
  40819c:	bl	405df0 <feof@plt+0x4150>
  4081a0:	b	408340 <feof@plt+0x66a0>
  4081a4:	ldur	w8, [x29, #-28]
  4081a8:	cbnz	w8, 408340 <feof@plt+0x66a0>
  4081ac:	ldur	x0, [x29, #-48]
  4081b0:	ldur	w1, [x29, #-40]
  4081b4:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4081b8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4081bc:	add	x3, x3, #0xf78
  4081c0:	add	x2, x2, #0x966
  4081c4:	mov	x4, x3
  4081c8:	mov	x5, x3
  4081cc:	bl	405df0 <feof@plt+0x4150>
  4081d0:	b	408340 <feof@plt+0x66a0>
  4081d4:	add	x0, sp, #0x60
  4081d8:	mov	x1, x24
  4081dc:	bl	405b04 <feof@plt+0x3e64>
  4081e0:	ldur	w8, [x29, #-28]
  4081e4:	cbnz	w8, 408340 <feof@plt+0x66a0>
  4081e8:	ldur	x0, [x29, #-48]
  4081ec:	ldur	w1, [x29, #-40]
  4081f0:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4081f4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4081f8:	add	x4, x4, #0xf78
  4081fc:	add	x2, x2, #0x8bf
  408200:	add	x3, sp, #0x60
  408204:	mov	x5, x4
  408208:	bl	405df0 <feof@plt+0x4150>
  40820c:	b	408340 <feof@plt+0x66a0>
  408210:	add	x0, sp, #0x60
  408214:	mov	x1, x24
  408218:	bl	405b04 <feof@plt+0x3e64>
  40821c:	ldur	w8, [x29, #-28]
  408220:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408224:	ldur	x0, [x29, #-48]
  408228:	ldur	w1, [x29, #-40]
  40822c:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408230:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408234:	add	x4, x4, #0xf78
  408238:	add	x2, x2, #0x8d2
  40823c:	add	x3, sp, #0x60
  408240:	mov	x5, x4
  408244:	bl	405df0 <feof@plt+0x4150>
  408248:	b	408340 <feof@plt+0x66a0>
  40824c:	add	x0, sp, #0x60
  408250:	mov	x1, x24
  408254:	bl	405b04 <feof@plt+0x3e64>
  408258:	ldur	w8, [x29, #-28]
  40825c:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408260:	ldur	x0, [x29, #-48]
  408264:	ldur	w1, [x29, #-40]
  408268:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40826c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408270:	add	x4, x4, #0xf78
  408274:	add	x2, x2, #0x8f2
  408278:	add	x3, sp, #0x60
  40827c:	mov	x5, x4
  408280:	bl	405df0 <feof@plt+0x4150>
  408284:	b	408340 <feof@plt+0x66a0>
  408288:	add	x0, sp, #0x60
  40828c:	bl	405b2c <feof@plt+0x3e8c>
  408290:	ldur	w8, [x29, #-28]
  408294:	cbnz	w8, 408340 <feof@plt+0x66a0>
  408298:	ldur	x0, [x29, #-48]
  40829c:	ldur	w1, [x29, #-40]
  4082a0:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082a4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4082a8:	add	x4, x4, #0xf78
  4082ac:	add	x2, x2, #0x90e
  4082b0:	add	x3, sp, #0x60
  4082b4:	mov	x5, x4
  4082b8:	bl	405df0 <feof@plt+0x4150>
  4082bc:	b	408340 <feof@plt+0x66a0>
  4082c0:	add	x0, sp, #0x60
  4082c4:	mov	x1, x24
  4082c8:	bl	405b04 <feof@plt+0x3e64>
  4082cc:	ldur	w8, [x29, #-28]
  4082d0:	cbnz	w8, 408340 <feof@plt+0x66a0>
  4082d4:	ldur	x0, [x29, #-48]
  4082d8:	ldur	w1, [x29, #-40]
  4082dc:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082e0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4082e4:	add	x4, x4, #0xf78
  4082e8:	add	x2, x2, #0x92f
  4082ec:	add	x3, sp, #0x60
  4082f0:	mov	x5, x4
  4082f4:	bl	405df0 <feof@plt+0x4150>
  4082f8:	b	408340 <feof@plt+0x66a0>
  4082fc:	add	x0, sp, #0x60
  408300:	mov	x1, x20
  408304:	bl	405b04 <feof@plt+0x3e64>
  408308:	add	x0, sp, #0x40
  40830c:	mov	x1, x24
  408310:	bl	405b04 <feof@plt+0x3e64>
  408314:	ldur	w8, [x29, #-28]
  408318:	cbnz	w8, 408340 <feof@plt+0x66a0>
  40831c:	ldur	x0, [x29, #-48]
  408320:	ldur	w1, [x29, #-40]
  408324:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408328:	adrp	x5, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40832c:	add	x2, x2, #0x945
  408330:	add	x5, x5, #0xf78
  408334:	add	x3, sp, #0x60
  408338:	add	x4, sp, #0x40
  40833c:	bl	405df0 <feof@plt+0x4150>
  408340:	mov	w19, wzr
  408344:	ldur	x0, [x29, #-24]
  408348:	cbz	x0, 408350 <feof@plt+0x66b0>
  40834c:	bl	401b10 <_ZdaPv@plt>
  408350:	ldur	x0, [x29, #-48]
  408354:	bl	401960 <free@plt>
  408358:	ldur	x0, [x29, #-56]
  40835c:	cbz	x0, 408364 <feof@plt+0x66c4>
  408360:	bl	401920 <fclose@plt>
  408364:	mov	w0, w19
  408368:	ldp	x20, x19, [sp, #288]
  40836c:	ldp	x22, x21, [sp, #272]
  408370:	ldp	x24, x23, [sp, #256]
  408374:	ldp	x26, x25, [sp, #240]
  408378:	ldp	x28, x27, [sp, #224]
  40837c:	ldp	x29, x30, [sp, #208]
  408380:	add	sp, sp, #0x130
  408384:	ret
  408388:	b	4083f0 <feof@plt+0x6750>
  40838c:	b	4083f0 <feof@plt+0x6750>
  408390:	b	4083f0 <feof@plt+0x6750>
  408394:	b	4083f0 <feof@plt+0x6750>
  408398:	b	4083f0 <feof@plt+0x6750>
  40839c:	b	4083f0 <feof@plt+0x6750>
  4083a0:	b	4083f0 <feof@plt+0x6750>
  4083a4:	b	4083f0 <feof@plt+0x6750>
  4083a8:	b	4083f0 <feof@plt+0x6750>
  4083ac:	b	4083f0 <feof@plt+0x6750>
  4083b0:	b	4083f0 <feof@plt+0x6750>
  4083b4:	b	4083f0 <feof@plt+0x6750>
  4083b8:	b	4083f0 <feof@plt+0x6750>
  4083bc:	b	4083f0 <feof@plt+0x6750>
  4083c0:	b	4083f0 <feof@plt+0x6750>
  4083c4:	b	4083f0 <feof@plt+0x6750>
  4083c8:	b	4083f0 <feof@plt+0x6750>
  4083cc:	b	4083f0 <feof@plt+0x6750>
  4083d0:	b	4083f0 <feof@plt+0x6750>
  4083d4:	b	4083f0 <feof@plt+0x6750>
  4083d8:	b	4083f0 <feof@plt+0x6750>
  4083dc:	b	4083f0 <feof@plt+0x6750>
  4083e0:	b	4083f0 <feof@plt+0x6750>
  4083e4:	b	4083f0 <feof@plt+0x6750>
  4083e8:	b	4083f0 <feof@plt+0x6750>
  4083ec:	b	4083f0 <feof@plt+0x6750>
  4083f0:	mov	x19, x0
  4083f4:	ldur	x0, [x29, #-24]
  4083f8:	cbz	x0, 408400 <feof@plt+0x6760>
  4083fc:	bl	401b10 <_ZdaPv@plt>
  408400:	ldur	x0, [x29, #-48]
  408404:	bl	401960 <free@plt>
  408408:	ldur	x0, [x29, #-56]
  40840c:	cbz	x0, 408414 <feof@plt+0x6774>
  408410:	bl	401920 <fclose@plt>
  408414:	mov	x0, x19
  408418:	bl	401c50 <_Unwind_Resume@plt>
  40841c:	sub	sp, sp, #0x190
  408420:	stp	x29, x30, [sp, #304]
  408424:	stp	x28, x27, [sp, #320]
  408428:	stp	x26, x25, [sp, #336]
  40842c:	stp	x24, x23, [sp, #352]
  408430:	stp	x22, x21, [sp, #368]
  408434:	stp	x20, x19, [sp, #384]
  408438:	add	x29, sp, #0x130
  40843c:	ldrb	w8, [x0]
  408440:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  408444:	add	x27, x27, #0x7d4
  408448:	mov	x21, x2
  40844c:	ldrb	w8, [x27, x8]
  408450:	mov	x22, x0
  408454:	mov	x20, x1
  408458:	str	x3, [sp, #8]
  40845c:	cbz	w8, 4084e0 <feof@plt+0x6840>
  408460:	mov	x24, x22
  408464:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  408468:	add	x1, x1, #0x6ed
  40846c:	sub	x2, x29, #0x10
  408470:	sub	x3, x29, #0x1c
  408474:	sub	x4, x29, #0x18
  408478:	sub	x5, x29, #0x20
  40847c:	mov	x0, x24
  408480:	bl	401ad0 <__isoc99_sscanf@plt>
  408484:	cmp	w0, #0x4
  408488:	mov	w0, wzr
  40848c:	b.ne	408658 <feof@plt+0x69b8>  // b.any
  408490:	ldur	d2, [x29, #-16]
  408494:	fcmp	d2, #0.0
  408498:	b.le	408658 <feof@plt+0x69b8>
  40849c:	ldur	d0, [x29, #-24]
  4084a0:	fcmp	d0, #0.0
  4084a4:	b.le	408658 <feof@plt+0x69b8>
  4084a8:	ldurb	w8, [x29, #-28]
  4084ac:	sub	w8, w8, #0x50
  4084b0:	cmp	w8, #0x20
  4084b4:	b.hi	4085fc <feof@plt+0x695c>  // b.pmore
  4084b8:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  4084bc:	add	x9, x9, #0x589
  4084c0:	fmov	d1, #1.000000000000000000e+00
  4084c4:	adr	x10, 4084d8 <feof@plt+0x6838>
  4084c8:	ldrb	w11, [x9, x8]
  4084cc:	add	x10, x10, x11, lsl #2
  4084d0:	mov	v3.16b, v1.16b
  4084d4:	br	x10
  4084d8:	fmov	d3, #6.000000000000000000e+00
  4084dc:	b	4085c4 <feof@plt+0x6924>
  4084e0:	add	x8, sp, #0x10
  4084e4:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x1158>
  4084e8:	mov	w23, #0x1                   	// #1
  4084ec:	add	x26, x26, #0xb8
  4084f0:	sub	x28, x8, #0x1
  4084f4:	mov	x24, x22
  4084f8:	mov	x19, xzr
  4084fc:	ldr	x25, [x26, x19]
  408500:	mov	x1, x24
  408504:	mov	x0, x25
  408508:	bl	401c00 <strcasecmp@plt>
  40850c:	cbz	w0, 408580 <feof@plt+0x68e0>
  408510:	add	x19, x19, #0x18
  408514:	cmp	x19, #0x3d8
  408518:	b.ne	4084fc <feof@plt+0x685c>  // b.any
  40851c:	cbz	w23, 40860c <feof@plt+0x696c>
  408520:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  408524:	mov	x0, x22
  408528:	add	x1, x1, #0x59f
  40852c:	bl	401b90 <fopen@plt>
  408530:	cbz	x0, 408658 <feof@plt+0x69b8>
  408534:	mov	x24, x0
  408538:	add	x0, sp, #0x10
  40853c:	mov	w1, #0xfe                  	// #254
  408540:	mov	x2, x24
  408544:	bl	401ab0 <fgets_unlocked@plt>
  408548:	mov	x0, x24
  40854c:	bl	401920 <fclose@plt>
  408550:	add	x0, sp, #0x10
  408554:	bl	4018d0 <strlen@plt>
  408558:	ldrb	w8, [x28, x0]
  40855c:	cmp	w8, #0xa
  408560:	b.ne	408568 <feof@plt+0x68c8>  // b.any
  408564:	strb	wzr, [x28, x0]
  408568:	ldrb	w8, [sp, #16]
  40856c:	mov	w23, wzr
  408570:	add	x24, sp, #0x10
  408574:	ldrb	w8, [x27, x8]
  408578:	cbz	w8, 4084f8 <feof@plt+0x6858>
  40857c:	b	408464 <feof@plt+0x67c4>
  408580:	cbz	x21, 408590 <feof@plt+0x68f0>
  408584:	add	x8, x26, x19
  408588:	ldr	x8, [x8, #8]
  40858c:	str	x8, [x21]
  408590:	ldr	x9, [sp, #8]
  408594:	cbz	x9, 4085a4 <feof@plt+0x6904>
  408598:	add	x8, x26, x19
  40859c:	ldr	x8, [x8, #16]
  4085a0:	str	x8, [x9]
  4085a4:	cbz	x20, 408654 <feof@plt+0x69b4>
  4085a8:	str	x25, [x20]
  4085ac:	b	408654 <feof@plt+0x69b4>
  4085b0:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  4085b4:	ldr	d3, [x8, #1368]
  4085b8:	b	4085c4 <feof@plt+0x6924>
  4085bc:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4085c0:	fmov	d3, x8
  4085c4:	ldurb	w8, [x29, #-32]
  4085c8:	fdiv	d2, d2, d3
  4085cc:	stur	d2, [x29, #-16]
  4085d0:	sub	w8, w8, #0x50
  4085d4:	cmp	w8, #0x20
  4085d8:	b.hi	4085fc <feof@plt+0x695c>  // b.pmore
  4085dc:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  4085e0:	add	x9, x9, #0x5aa
  4085e4:	adr	x10, 4085f4 <feof@plt+0x6954>
  4085e8:	ldrb	w11, [x9, x8]
  4085ec:	add	x10, x10, x11, lsl #2
  4085f0:	br	x10
  4085f4:	fmov	d1, #6.000000000000000000e+00
  4085f8:	b	408628 <feof@plt+0x6988>
  4085fc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  408600:	add	x1, x1, #0x6d2
  408604:	mov	w0, #0x11f                 	// #287
  408608:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40860c:	mov	w0, wzr
  408610:	b	408658 <feof@plt+0x69b8>
  408614:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  408618:	ldr	d1, [x8, #1368]
  40861c:	b	408628 <feof@plt+0x6988>
  408620:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  408624:	fmov	d1, x8
  408628:	fdiv	d0, d0, d1
  40862c:	stur	d0, [x29, #-24]
  408630:	cbz	x21, 408638 <feof@plt+0x6998>
  408634:	str	d2, [x21]
  408638:	ldr	x8, [sp, #8]
  40863c:	cbz	x8, 408644 <feof@plt+0x69a4>
  408640:	str	d0, [x8]
  408644:	cbz	x20, 408654 <feof@plt+0x69b4>
  408648:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2658>
  40864c:	add	x8, x8, #0x705
  408650:	str	x8, [x20]
  408654:	mov	w0, #0x1                   	// #1
  408658:	ldp	x20, x19, [sp, #384]
  40865c:	ldp	x22, x21, [sp, #368]
  408660:	ldp	x24, x23, [sp, #352]
  408664:	ldp	x26, x25, [sp, #336]
  408668:	ldp	x28, x27, [sp, #320]
  40866c:	ldp	x29, x30, [sp, #304]
  408670:	add	sp, sp, #0x190
  408674:	ret
  408678:	sub	sp, sp, #0xc0
  40867c:	str	d8, [sp, #80]
  408680:	stp	x29, x30, [sp, #96]
  408684:	stp	x28, x27, [sp, #112]
  408688:	stp	x26, x25, [sp, #128]
  40868c:	stp	x24, x23, [sp, #144]
  408690:	stp	x22, x21, [sp, #160]
  408694:	stp	x20, x19, [sp, #176]
  408698:	add	x29, sp, #0x50
  40869c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4086a0:	add	x0, x0, #0xc5
  4086a4:	sub	x1, x29, #0x8
  4086a8:	str	wzr, [x29, #12]
  4086ac:	bl	4093d8 <feof@plt+0x7738>
  4086b0:	cbz	x0, 408d3c <feof@plt+0x709c>
  4086b4:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  4086b8:	ldur	x8, [x29, #-8]
  4086bc:	ldr	d0, [x9, #1360]
  4086c0:	adrp	x19, 40e000 <_ZdlPvm@@Base+0x2658>
  4086c4:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2658>
  4086c8:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4086cc:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4086d0:	add	x19, x19, #0x74b
  4086d4:	add	x23, x23, #0x5f8
  4086d8:	add	x24, x24, #0xfc0
  4086dc:	fmov	d8, #5.000000000000000000e-01
  4086e0:	adrp	x22, 424000 <stderr@@GLIBC_2.17+0x158>
  4086e4:	stp	x8, xzr, [sp, #40]
  4086e8:	str	xzr, [sp, #64]
  4086ec:	str	d0, [sp, #56]
  4086f0:	str	x0, [sp, #32]
  4086f4:	str	wzr, [x10, #4016]
  4086f8:	add	x0, sp, #0x20
  4086fc:	bl	406048 <feof@plt+0x43a8>
  408700:	cbz	w0, 408d90 <feof@plt+0x70f0>
  408704:	ldr	x0, [sp, #64]
  408708:	mov	x1, x19
  40870c:	bl	4019f0 <strtok@plt>
  408710:	mov	x27, x0
  408714:	mov	x25, xzr
  408718:	mov	w21, wzr
  40871c:	mov	x20, x23
  408720:	ldr	x0, [x20], #16
  408724:	mov	x1, x27
  408728:	bl	401bb0 <strcmp@plt>
  40872c:	cmp	w0, #0x0
  408730:	csinc	w21, w21, wzr, ne  // ne = any
  408734:	cmp	x25, #0x8
  408738:	b.hi	408744 <feof@plt+0x6aa4>  // b.pmore
  40873c:	add	x25, x25, #0x1
  408740:	cbz	w21, 408720 <feof@plt+0x6a80>
  408744:	cbz	w21, 408778 <feof@plt+0x6ad8>
  408748:	mov	x0, xzr
  40874c:	mov	x1, x19
  408750:	bl	4019f0 <strtok@plt>
  408754:	cbz	x0, 408e28 <feof@plt+0x7188>
  408758:	ldur	x2, [x20, #-8]
  40875c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  408760:	add	x1, x1, #0x8bc
  408764:	mov	x28, x0
  408768:	bl	401ad0 <__isoc99_sscanf@plt>
  40876c:	cmp	w0, #0x1
  408770:	b.eq	4086f8 <feof@plt+0x6a58>  // b.none
  408774:	b	408e64 <feof@plt+0x71c4>
  408778:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40877c:	add	x0, x0, #0xa2c
  408780:	mov	x1, x27
  408784:	bl	401bb0 <strcmp@plt>
  408788:	cbz	w0, 4088dc <feof@plt+0x6c3c>
  40878c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  408790:	add	x0, x0, #0xabc
  408794:	mov	x1, x27
  408798:	bl	401bb0 <strcmp@plt>
  40879c:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4087a0:	cbz	w0, 408910 <feof@plt+0x6c70>
  4087a4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4087a8:	add	x0, x0, #0xac2
  4087ac:	mov	x1, x27
  4087b0:	bl	401bb0 <strcmp@plt>
  4087b4:	cbz	w0, 4089e8 <feof@plt+0x6d48>
  4087b8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4087bc:	add	x0, x0, #0xb02
  4087c0:	mov	x1, x27
  4087c4:	bl	401bb0 <strcmp@plt>
  4087c8:	cbz	w0, 408a20 <feof@plt+0x6d80>
  4087cc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4087d0:	add	x0, x0, #0xb16
  4087d4:	mov	x1, x27
  4087d8:	bl	401bb0 <strcmp@plt>
  4087dc:	cbz	w0, 408a70 <feof@plt+0x6dd0>
  4087e0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4087e4:	add	x0, x0, #0xb76
  4087e8:	mov	x1, x27
  4087ec:	bl	401bb0 <strcmp@plt>
  4087f0:	cbz	w0, 408a80 <feof@plt+0x6de0>
  4087f4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  4087f8:	add	x0, x0, #0xb7c
  4087fc:	mov	x1, x27
  408800:	bl	401bb0 <strcmp@plt>
  408804:	cbz	w0, 408bb4 <feof@plt+0x6f14>
  408808:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40880c:	add	x0, x0, #0xb83
  408810:	mov	x1, x27
  408814:	bl	401bb0 <strcmp@plt>
  408818:	cbz	w0, 408cc8 <feof@plt+0x7028>
  40881c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  408820:	add	x0, x0, #0xb8c
  408824:	mov	x1, x27
  408828:	bl	401bb0 <strcmp@plt>
  40882c:	cbz	w0, 408cd8 <feof@plt+0x7038>
  408830:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  408834:	add	x0, x0, #0xba5
  408838:	mov	x1, x27
  40883c:	bl	401bb0 <strcmp@plt>
  408840:	cbz	w0, 408ce8 <feof@plt+0x7048>
  408844:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  408848:	add	x0, x0, #0xbad
  40884c:	mov	x1, x27
  408850:	bl	401bb0 <strcmp@plt>
  408854:	cbz	w0, 408cf8 <feof@plt+0x7058>
  408858:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40885c:	add	x0, x0, #0x819
  408860:	mov	x1, x27
  408864:	bl	401bb0 <strcmp@plt>
  408868:	cbz	w0, 408d90 <feof@plt+0x70f0>
  40886c:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  408870:	ldr	x8, [x8, #16]
  408874:	cbz	x8, 4086f8 <feof@plt+0x6a58>
  408878:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40887c:	mov	x0, xzr
  408880:	add	x1, x1, #0x2f0
  408884:	bl	4019f0 <strtok@plt>
  408888:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40888c:	ldr	x20, [x8, #16]
  408890:	cbz	x0, 408d20 <feof@plt+0x7080>
  408894:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  408898:	sub	x28, x0, #0x1
  40889c:	add	x21, x21, #0x9d4
  4088a0:	ldrb	w8, [x28, #1]!
  4088a4:	ldrb	w8, [x21, x8]
  4088a8:	cbnz	w8, 4088a0 <feof@plt+0x6c00>
  4088ac:	mov	x0, x28
  4088b0:	bl	4018d0 <strlen@plt>
  4088b4:	add	x9, x28, x0
  4088b8:	mov	x8, x9
  4088bc:	cmp	x9, x28
  4088c0:	b.ls	4088d4 <feof@plt+0x6c34>  // b.plast
  4088c4:	mov	x9, x8
  4088c8:	ldrb	w10, [x9, #-1]!
  4088cc:	ldrb	w10, [x21, x10]
  4088d0:	cbnz	w10, 4088b8 <feof@plt+0x6c18>
  4088d4:	strb	wzr, [x8]
  4088d8:	b	408d24 <feof@plt+0x7084>
  4088dc:	mov	x0, xzr
  4088e0:	mov	x1, x19
  4088e4:	bl	4019f0 <strtok@plt>
  4088e8:	cbz	x0, 408f9c <feof@plt+0x72fc>
  4088ec:	mov	x27, x0
  4088f0:	bl	4018d0 <strlen@plt>
  4088f4:	add	x0, x0, #0x1
  4088f8:	bl	401840 <_Znam@plt>
  4088fc:	mov	x1, x27
  408900:	bl	4019e0 <strcpy@plt>
  408904:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  408908:	str	x0, [x8]
  40890c:	b	4086f8 <feof@plt+0x6a58>
  408910:	mov	x0, xzr
  408914:	mov	x1, x19
  408918:	bl	4019f0 <strtok@plt>
  40891c:	mov	x27, x0
  408920:	cbz	x0, 408f30 <feof@plt+0x7290>
  408924:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  408928:	add	x2, x29, #0xc
  40892c:	mov	x0, x27
  408930:	add	x1, x1, #0x8bc
  408934:	bl	401ad0 <__isoc99_sscanf@plt>
  408938:	cmp	w0, #0x1
  40893c:	b.ne	408f30 <feof@plt+0x7290>  // b.any
  408940:	ldr	w8, [x29, #12]
  408944:	cmp	w8, #0x0
  408948:	b.le	408f30 <feof@plt+0x7290>
  40894c:	add	w8, w8, #0x1
  408950:	sbfiz	x0, x8, #3, #32
  408954:	bl	401840 <_Znam@plt>
  408958:	str	x0, [x25, #4080]
  40895c:	mov	x0, xzr
  408960:	mov	x1, x19
  408964:	bl	4019f0 <strtok@plt>
  408968:	mov	x27, x0
  40896c:	mov	x21, xzr
  408970:	cbnz	x27, 408994 <feof@plt+0x6cf4>
  408974:	add	x0, sp, #0x20
  408978:	bl	406048 <feof@plt+0x43a8>
  40897c:	cbz	w0, 408d60 <feof@plt+0x70c0>
  408980:	ldr	x0, [sp, #64]
  408984:	mov	x1, x19
  408988:	bl	4019f0 <strtok@plt>
  40898c:	cbz	x0, 408974 <feof@plt+0x6cd4>
  408990:	mov	x27, x0
  408994:	mov	x0, x27
  408998:	bl	4018d0 <strlen@plt>
  40899c:	add	x0, x0, #0x1
  4089a0:	bl	401840 <_Znam@plt>
  4089a4:	mov	x1, x27
  4089a8:	bl	4019e0 <strcpy@plt>
  4089ac:	ldr	x8, [x25, #4080]
  4089b0:	mov	x1, x19
  4089b4:	str	x0, [x8, x21, lsl #3]
  4089b8:	ldrsw	x20, [x29, #12]
  4089bc:	mov	x0, xzr
  4089c0:	add	x21, x21, #0x1
  4089c4:	bl	4019f0 <strtok@plt>
  4089c8:	cmp	x21, x20
  4089cc:	mov	x27, x0
  4089d0:	b.lt	408970 <feof@plt+0x6cd0>  // b.tstop
  4089d4:	cbnz	x27, 4090f8 <feof@plt+0x7458>
  4089d8:	ldr	x8, [x25, #4080]
  4089dc:	ldrsw	x9, [x29, #12]
  4089e0:	str	xzr, [x8, x9, lsl #3]
  4089e4:	b	4086f8 <feof@plt+0x6a58>
  4089e8:	mov	x0, xzr
  4089ec:	mov	x1, x19
  4089f0:	bl	4019f0 <strtok@plt>
  4089f4:	cbz	x0, 409068 <feof@plt+0x73c8>
  4089f8:	add	x2, sp, #0x8
  4089fc:	add	x3, sp, #0x10
  408a00:	mov	x1, x24
  408a04:	bl	40841c <feof@plt+0x677c>
  408a08:	cbnz	w0, 408a30 <feof@plt+0x6d90>
  408a0c:	mov	x0, xzr
  408a10:	mov	x1, x19
  408a14:	bl	4019f0 <strtok@plt>
  408a18:	cbnz	x0, 4089f8 <feof@plt+0x6d58>
  408a1c:	b	408df8 <feof@plt+0x7158>
  408a20:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a24:	mov	w9, #0x1                   	// #1
  408a28:	str	w9, [x8, #4056]
  408a2c:	b	4086f8 <feof@plt+0x6a58>
  408a30:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a34:	ldr	s0, [x8, #4016]
  408a38:	ldp	d2, d1, [sp, #8]
  408a3c:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a40:	sxtl	v0.2d, v0.2s
  408a44:	scvtf	d0, d0
  408a48:	fmul	d1, d1, d0
  408a4c:	fmul	d0, d2, d0
  408a50:	fadd	d1, d1, d8
  408a54:	fadd	d0, d0, d8
  408a58:	fcvtzs	w8, d1
  408a5c:	fcvtzs	w9, d0
  408a60:	str	w8, [x10, #4024]
  408a64:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a68:	str	w9, [x8, #4028]
  408a6c:	b	4086f8 <feof@plt+0x6a58>
  408a70:	mov	w8, #0x1                   	// #1
  408a74:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a78:	str	w8, [x9, #4052]
  408a7c:	b	4086f8 <feof@plt+0x6a58>
  408a80:	mov	w0, #0x40                  	// #64
  408a84:	bl	401840 <_Znam@plt>
  408a88:	mov	x28, xzr
  408a8c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a90:	mov	w21, #0x10                  	// #16
  408a94:	str	x0, [x8, #4088]
  408a98:	mov	x0, xzr
  408a9c:	mov	x1, x19
  408aa0:	bl	4019f0 <strtok@plt>
  408aa4:	mov	x27, x0
  408aa8:	cbnz	x0, 408acc <feof@plt+0x6e2c>
  408aac:	add	x0, sp, #0x20
  408ab0:	bl	406048 <feof@plt+0x43a8>
  408ab4:	cbz	w0, 408ed0 <feof@plt+0x7230>
  408ab8:	ldr	x0, [sp, #64]
  408abc:	mov	x1, x19
  408ac0:	bl	4019f0 <strtok@plt>
  408ac4:	cbz	x0, 408aac <feof@plt+0x6e0c>
  408ac8:	mov	x27, x0
  408acc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  408ad0:	add	x2, sp, #0x8
  408ad4:	add	x3, x29, #0x8
  408ad8:	mov	x0, x27
  408adc:	add	x1, x1, #0xb4d
  408ae0:	bl	401ad0 <__isoc99_sscanf@plt>
  408ae4:	cmp	w0, #0x1
  408ae8:	b.eq	408b00 <feof@plt+0x6e60>  // b.none
  408aec:	cmp	w0, #0x2
  408af0:	b.ne	408ffc <feof@plt+0x735c>  // b.any
  408af4:	ldr	w25, [sp, #8]
  408af8:	ldr	w8, [x29, #8]
  408afc:	b	408b0c <feof@plt+0x6e6c>
  408b00:	ldr	w8, [sp, #8]
  408b04:	mov	w25, w8
  408b08:	str	w8, [x29, #8]
  408b0c:	tbnz	w25, #31, 408ffc <feof@plt+0x735c>
  408b10:	cmp	w25, w8
  408b14:	b.gt	408ffc <feof@plt+0x735c>
  408b18:	add	x26, x28, #0x2
  408b1c:	cmp	w21, w26
  408b20:	b.ge	408b80 <feof@plt+0x6ee0>  // b.tcont
  408b24:	str	x28, [sp]
  408b28:	mov	x28, x23
  408b2c:	mov	x23, x24
  408b30:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408b34:	ldr	x27, [x24, #4088]
  408b38:	lsl	w20, w21, #1
  408b3c:	sxtw	x8, w20
  408b40:	sbfiz	x9, x20, #2, #32
  408b44:	cmp	xzr, x8, lsr #62
  408b48:	csinv	x0, x9, xzr, eq  // eq = none
  408b4c:	bl	401840 <_Znam@plt>
  408b50:	sbfiz	x2, x21, #2, #32
  408b54:	mov	x1, x27
  408b58:	str	x0, [x24, #4088]
  408b5c:	bl	401860 <memcpy@plt>
  408b60:	cbz	x27, 408b70 <feof@plt+0x6ed0>
  408b64:	mov	x0, x27
  408b68:	bl	401b10 <_ZdaPv@plt>
  408b6c:	ldr	w25, [sp, #8]
  408b70:	mov	x24, x23
  408b74:	mov	x23, x28
  408b78:	ldr	x28, [sp]
  408b7c:	b	408b84 <feof@plt+0x6ee4>
  408b80:	mov	w20, w21
  408b84:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408b88:	ldr	x8, [x8, #4088]
  408b8c:	str	w25, [x8, x28, lsl #2]
  408b90:	ldr	w9, [sp, #8]
  408b94:	cbz	w9, 408d18 <feof@plt+0x7078>
  408b98:	ldr	w9, [x29, #8]
  408b9c:	lsl	x10, x28, #2
  408ba0:	orr	x10, x10, #0x4
  408ba4:	mov	x28, x26
  408ba8:	str	w9, [x8, x10]
  408bac:	mov	w21, w20
  408bb0:	b	408a98 <feof@plt+0x6df8>
  408bb4:	mov	w0, #0x28                  	// #40
  408bb8:	bl	401840 <_Znam@plt>
  408bbc:	movi	v0.2d, #0x0
  408bc0:	str	x0, [x22, #8]
  408bc4:	str	xzr, [x0, #32]
  408bc8:	stp	q0, q0, [x0]
  408bcc:	mov	x0, xzr
  408bd0:	mov	x1, x19
  408bd4:	bl	4019f0 <strtok@plt>
  408bd8:	cbz	x0, 4086f8 <feof@plt+0x6a58>
  408bdc:	mov	x27, x0
  408be0:	mov	x21, xzr
  408be4:	mov	w26, #0x5                   	// #5
  408be8:	add	x25, x21, #0x1
  408bec:	cmp	w26, w25
  408bf0:	b.gt	408c8c <feof@plt+0x6fec>
  408bf4:	ldr	x28, [x22, #8]
  408bf8:	lsl	w26, w26, #1
  408bfc:	sxtw	x8, w26
  408c00:	sbfiz	x9, x26, #3, #32
  408c04:	cmp	xzr, x8, lsr #61
  408c08:	csinv	x0, x9, xzr, eq  // eq = none
  408c0c:	bl	401840 <_Znam@plt>
  408c10:	str	x0, [x22, #8]
  408c14:	cbz	x21, 408c58 <feof@plt+0x6fb8>
  408c18:	ldr	x8, [x28]
  408c1c:	cmp	x21, #0x1
  408c20:	str	x8, [x0]
  408c24:	b.eq	408c48 <feof@plt+0x6fa8>  // b.none
  408c28:	mov	w8, #0x1                   	// #1
  408c2c:	lsl	x10, x8, #3
  408c30:	ldr	x9, [x22, #8]
  408c34:	ldr	x11, [x28, x10]
  408c38:	add	x8, x8, #0x1
  408c3c:	cmp	x21, x8
  408c40:	str	x11, [x9, x10]
  408c44:	b.ne	408c2c <feof@plt+0x6f8c>  // b.any
  408c48:	mov	w8, w21
  408c4c:	cmp	w8, w26
  408c50:	b.lt	408c64 <feof@plt+0x6fc4>  // b.tstop
  408c54:	b	408c80 <feof@plt+0x6fe0>
  408c58:	mov	w8, wzr
  408c5c:	cmp	w8, w26
  408c60:	b.ge	408c80 <feof@plt+0x6fe0>  // b.tcont
  408c64:	mov	w8, w8
  408c68:	mov	w9, w26
  408c6c:	ldr	x10, [x22, #8]
  408c70:	str	xzr, [x10, x8, lsl #3]
  408c74:	add	x8, x8, #0x1
  408c78:	cmp	x9, x8
  408c7c:	b.ne	408c6c <feof@plt+0x6fcc>  // b.any
  408c80:	cbz	x28, 408c8c <feof@plt+0x6fec>
  408c84:	mov	x0, x28
  408c88:	bl	401b10 <_ZdaPv@plt>
  408c8c:	mov	x0, x27
  408c90:	bl	4018d0 <strlen@plt>
  408c94:	add	x0, x0, #0x1
  408c98:	bl	401840 <_Znam@plt>
  408c9c:	mov	x1, x27
  408ca0:	bl	4019e0 <strcpy@plt>
  408ca4:	ldr	x8, [x22, #8]
  408ca8:	mov	x1, x19
  408cac:	str	x0, [x8, x21, lsl #3]
  408cb0:	mov	x0, xzr
  408cb4:	bl	4019f0 <strtok@plt>
  408cb8:	mov	x27, x0
  408cbc:	mov	x21, x25
  408cc0:	cbnz	x0, 408be8 <feof@plt+0x6f48>
  408cc4:	b	4086f8 <feof@plt+0x6a58>
  408cc8:	mov	w8, #0x1                   	// #1
  408ccc:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408cd0:	str	w8, [x9, #4048]
  408cd4:	b	4086f8 <feof@plt+0x6a58>
  408cd8:	mov	w8, #0x1                   	// #1
  408cdc:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408ce0:	str	w8, [x9, #4060]
  408ce4:	b	4086f8 <feof@plt+0x6a58>
  408ce8:	mov	w8, #0x1                   	// #1
  408cec:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408cf0:	str	w8, [x9, #4064]
  408cf4:	b	4086f8 <feof@plt+0x6a58>
  408cf8:	mov	x0, xzr
  408cfc:	mov	x1, x19
  408d00:	bl	4019f0 <strtok@plt>
  408d04:	cbz	x0, 409170 <feof@plt+0x74d0>
  408d08:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  408d0c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d10:	str	x0, [x8, #4072]
  408d14:	b	4086f8 <feof@plt+0x6a58>
  408d18:	cbnz	w28, 4086f8 <feof@plt+0x6a58>
  408d1c:	b	4091a0 <feof@plt+0x7500>
  408d20:	mov	x28, xzr
  408d24:	ldr	x2, [sp, #40]
  408d28:	ldr	w3, [sp, #48]
  408d2c:	mov	x0, x27
  408d30:	mov	x1, x28
  408d34:	blr	x20
  408d38:	b	4086f8 <feof@plt+0x6a58>
  408d3c:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d40:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  408d44:	add	x1, x1, #0xf78
  408d48:	add	x0, x0, #0x9e6
  408d4c:	mov	x2, x1
  408d50:	mov	x3, x1
  408d54:	bl	405d54 <feof@plt+0x40b4>
  408d58:	mov	w19, wzr
  408d5c:	b	409148 <feof@plt+0x74a8>
  408d60:	ldr	w8, [sp, #60]
  408d64:	cbnz	w8, 409124 <feof@plt+0x7484>
  408d68:	ldr	x0, [sp, #40]
  408d6c:	ldr	w1, [sp, #48]
  408d70:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d74:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408d78:	add	x3, x3, #0xf78
  408d7c:	add	x2, x2, #0xa70
  408d80:	mov	x4, x3
  408d84:	mov	x5, x3
  408d88:	bl	405df0 <feof@plt+0x4150>
  408d8c:	b	409124 <feof@plt+0x7484>
  408d90:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d94:	ldr	w8, [x8, #4016]
  408d98:	cbz	w8, 408ea0 <feof@plt+0x7200>
  408d9c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408da0:	ldr	w8, [x8, #4020]
  408da4:	cbz	w8, 408f00 <feof@plt+0x7260>
  408da8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408dac:	ldr	x8, [x8, #4080]
  408db0:	cbz	x8, 408f6c <feof@plt+0x72cc>
  408db4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408db8:	ldr	x8, [x8, #4088]
  408dbc:	cbz	x8, 408fcc <feof@plt+0x732c>
  408dc0:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  408dc4:	ldr	w8, [x8, #624]
  408dc8:	cmp	w8, #0x0
  408dcc:	b.le	409038 <feof@plt+0x7398>
  408dd0:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  408dd4:	ldr	w8, [x8, #616]
  408dd8:	cmp	w8, #0x0
  408ddc:	b.le	409098 <feof@plt+0x73f8>
  408de0:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  408de4:	ldr	w8, [x8, #620]
  408de8:	cmp	w8, #0x0
  408dec:	b.le	4090c8 <feof@plt+0x7428>
  408df0:	mov	w19, #0x1                   	// #1
  408df4:	b	409128 <feof@plt+0x7488>
  408df8:	ldr	w8, [sp, #60]
  408dfc:	cbnz	w8, 409124 <feof@plt+0x7484>
  408e00:	ldr	x0, [sp, #40]
  408e04:	ldr	w1, [sp, #48]
  408e08:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408e0c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408e10:	add	x3, x3, #0xf78
  408e14:	add	x2, x2, #0xaf3
  408e18:	mov	x4, x3
  408e1c:	mov	x5, x3
  408e20:	bl	405df0 <feof@plt+0x4150>
  408e24:	b	409124 <feof@plt+0x7484>
  408e28:	add	x0, sp, #0x10
  408e2c:	mov	x1, x27
  408e30:	bl	405b04 <feof@plt+0x3e64>
  408e34:	ldr	w8, [sp, #60]
  408e38:	cbnz	w8, 409124 <feof@plt+0x7484>
  408e3c:	ldr	x0, [sp, #40]
  408e40:	ldr	w1, [sp, #48]
  408e44:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408e48:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408e4c:	add	x4, x4, #0xf78
  408e50:	add	x2, x2, #0x9fd
  408e54:	add	x3, sp, #0x10
  408e58:	mov	x5, x4
  408e5c:	bl	405df0 <feof@plt+0x4150>
  408e60:	b	409124 <feof@plt+0x7484>
  408e64:	add	x0, sp, #0x10
  408e68:	mov	x1, x28
  408e6c:	bl	405b04 <feof@plt+0x3e64>
  408e70:	ldr	w8, [sp, #60]
  408e74:	cbnz	w8, 409124 <feof@plt+0x7484>
  408e78:	ldr	x0, [sp, #40]
  408e7c:	ldr	w1, [sp, #48]
  408e80:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408e84:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408e88:	add	x4, x4, #0xf78
  408e8c:	add	x2, x2, #0xa1c
  408e90:	add	x3, sp, #0x10
  408e94:	mov	x5, x4
  408e98:	bl	405df0 <feof@plt+0x4150>
  408e9c:	b	409124 <feof@plt+0x7484>
  408ea0:	ldr	w8, [sp, #60]
  408ea4:	cbnz	w8, 409124 <feof@plt+0x7484>
  408ea8:	ldr	x0, [sp, #40]
  408eac:	ldr	w1, [sp, #48]
  408eb0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408eb4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408eb8:	add	x3, x3, #0xf78
  408ebc:	add	x2, x2, #0xbea
  408ec0:	mov	x4, x3
  408ec4:	mov	x5, x3
  408ec8:	bl	405df0 <feof@plt+0x4150>
  408ecc:	b	409124 <feof@plt+0x7484>
  408ed0:	ldr	w8, [sp, #60]
  408ed4:	cbnz	w8, 409124 <feof@plt+0x7484>
  408ed8:	ldr	x0, [sp, #40]
  408edc:	ldr	w1, [sp, #48]
  408ee0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408ee4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408ee8:	add	x3, x3, #0xf78
  408eec:	add	x2, x2, #0xb25
  408ef0:	mov	x4, x3
  408ef4:	mov	x5, x3
  408ef8:	bl	405df0 <feof@plt+0x4150>
  408efc:	b	409124 <feof@plt+0x7484>
  408f00:	ldr	w8, [sp, #60]
  408f04:	cbnz	w8, 409124 <feof@plt+0x7484>
  408f08:	ldr	x0, [sp, #40]
  408f0c:	ldr	w1, [sp, #48]
  408f10:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f14:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408f18:	add	x3, x3, #0xf78
  408f1c:	add	x2, x2, #0xc00
  408f20:	mov	x4, x3
  408f24:	mov	x5, x3
  408f28:	bl	405df0 <feof@plt+0x4150>
  408f2c:	b	409124 <feof@plt+0x7484>
  408f30:	add	x0, sp, #0x10
  408f34:	mov	x1, x27
  408f38:	bl	405b04 <feof@plt+0x3e64>
  408f3c:	ldr	w8, [sp, #60]
  408f40:	cbnz	w8, 409124 <feof@plt+0x7484>
  408f44:	ldr	x0, [sp, #40]
  408f48:	ldr	w1, [sp, #48]
  408f4c:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f50:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408f54:	add	x4, x4, #0xf78
  408f58:	add	x2, x2, #0xa57
  408f5c:	add	x3, sp, #0x10
  408f60:	mov	x5, x4
  408f64:	bl	405df0 <feof@plt+0x4150>
  408f68:	b	409124 <feof@plt+0x7484>
  408f6c:	ldr	w8, [sp, #60]
  408f70:	cbnz	w8, 409124 <feof@plt+0x7484>
  408f74:	ldr	x0, [sp, #40]
  408f78:	ldr	w1, [sp, #48]
  408f7c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f80:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408f84:	add	x3, x3, #0xf78
  408f88:	add	x2, x2, #0xc1c
  408f8c:	mov	x4, x3
  408f90:	mov	x5, x3
  408f94:	bl	405df0 <feof@plt+0x4150>
  408f98:	b	409124 <feof@plt+0x7484>
  408f9c:	ldr	w8, [sp, #60]
  408fa0:	cbnz	w8, 409124 <feof@plt+0x7484>
  408fa4:	ldr	x0, [sp, #40]
  408fa8:	ldr	w1, [sp, #48]
  408fac:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fb0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408fb4:	add	x3, x3, #0xf78
  408fb8:	add	x2, x2, #0xa33
  408fbc:	mov	x4, x3
  408fc0:	mov	x5, x3
  408fc4:	bl	405df0 <feof@plt+0x4150>
  408fc8:	b	409124 <feof@plt+0x7484>
  408fcc:	ldr	w8, [sp, #60]
  408fd0:	cbnz	w8, 409124 <feof@plt+0x7484>
  408fd4:	ldr	x0, [sp, #40]
  408fd8:	ldr	w1, [sp, #48]
  408fdc:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fe0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  408fe4:	add	x3, x3, #0xf78
  408fe8:	add	x2, x2, #0xc34
  408fec:	mov	x4, x3
  408ff0:	mov	x5, x3
  408ff4:	bl	405df0 <feof@plt+0x4150>
  408ff8:	b	409124 <feof@plt+0x7484>
  408ffc:	add	x0, sp, #0x10
  409000:	mov	x1, x27
  409004:	bl	405b04 <feof@plt+0x3e64>
  409008:	ldr	w8, [sp, #60]
  40900c:	cbnz	w8, 409124 <feof@plt+0x7484>
  409010:	ldr	x0, [sp, #40]
  409014:	ldr	w1, [sp, #48]
  409018:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40901c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  409020:	add	x4, x4, #0xf78
  409024:	add	x2, x2, #0xb53
  409028:	add	x3, sp, #0x10
  40902c:	mov	x5, x4
  409030:	bl	405df0 <feof@plt+0x4150>
  409034:	b	409124 <feof@plt+0x7484>
  409038:	ldr	w8, [sp, #60]
  40903c:	cbnz	w8, 409124 <feof@plt+0x7484>
  409040:	ldr	x0, [sp, #40]
  409044:	ldr	w1, [sp, #48]
  409048:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40904c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  409050:	add	x3, x3, #0xf78
  409054:	add	x2, x2, #0xc4c
  409058:	mov	x4, x3
  40905c:	mov	x5, x3
  409060:	bl	405df0 <feof@plt+0x4150>
  409064:	b	409124 <feof@plt+0x7484>
  409068:	ldr	w8, [sp, #60]
  40906c:	cbnz	w8, 409124 <feof@plt+0x7484>
  409070:	ldr	x0, [sp, #40]
  409074:	ldr	w1, [sp, #48]
  409078:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40907c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  409080:	add	x3, x3, #0xf78
  409084:	add	x2, x2, #0xacc
  409088:	mov	x4, x3
  40908c:	mov	x5, x3
  409090:	bl	405df0 <feof@plt+0x4150>
  409094:	b	409124 <feof@plt+0x7484>
  409098:	ldr	w8, [sp, #60]
  40909c:	cbnz	w8, 409124 <feof@plt+0x7484>
  4090a0:	ldr	x0, [sp, #40]
  4090a4:	ldr	w1, [sp, #48]
  4090a8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4090ac:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4090b0:	add	x3, x3, #0xf78
  4090b4:	add	x2, x2, #0xc62
  4090b8:	mov	x4, x3
  4090bc:	mov	x5, x3
  4090c0:	bl	405df0 <feof@plt+0x4150>
  4090c4:	b	409124 <feof@plt+0x7484>
  4090c8:	ldr	w8, [sp, #60]
  4090cc:	cbnz	w8, 409124 <feof@plt+0x7484>
  4090d0:	ldr	x0, [sp, #40]
  4090d4:	ldr	w1, [sp, #48]
  4090d8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4090dc:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4090e0:	add	x3, x3, #0xf78
  4090e4:	add	x2, x2, #0xc72
  4090e8:	mov	x4, x3
  4090ec:	mov	x5, x3
  4090f0:	bl	405df0 <feof@plt+0x4150>
  4090f4:	b	409124 <feof@plt+0x7484>
  4090f8:	ldr	w8, [sp, #60]
  4090fc:	cbnz	w8, 409124 <feof@plt+0x7484>
  409100:	ldr	x0, [sp, #40]
  409104:	ldr	w1, [sp, #48]
  409108:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40910c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  409110:	add	x3, x3, #0xf78
  409114:	add	x2, x2, #0xa98
  409118:	mov	x4, x3
  40911c:	mov	x5, x3
  409120:	bl	405df0 <feof@plt+0x4150>
  409124:	mov	w19, wzr
  409128:	ldr	x0, [sp, #64]
  40912c:	cbz	x0, 409134 <feof@plt+0x7494>
  409130:	bl	401b10 <_ZdaPv@plt>
  409134:	ldr	x0, [sp, #40]
  409138:	bl	401960 <free@plt>
  40913c:	ldr	x0, [sp, #32]
  409140:	cbz	x0, 409148 <feof@plt+0x74a8>
  409144:	bl	401920 <fclose@plt>
  409148:	mov	w0, w19
  40914c:	ldp	x20, x19, [sp, #176]
  409150:	ldp	x22, x21, [sp, #160]
  409154:	ldp	x24, x23, [sp, #144]
  409158:	ldp	x26, x25, [sp, #128]
  40915c:	ldp	x28, x27, [sp, #112]
  409160:	ldp	x29, x30, [sp, #96]
  409164:	ldr	d8, [sp, #80]
  409168:	add	sp, sp, #0xc0
  40916c:	ret
  409170:	ldr	w8, [sp, #60]
  409174:	cbnz	w8, 409124 <feof@plt+0x7484>
  409178:	ldr	x0, [sp, #40]
  40917c:	ldr	w1, [sp, #48]
  409180:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409184:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  409188:	add	x3, x3, #0xf78
  40918c:	add	x2, x2, #0xbbd
  409190:	mov	x4, x3
  409194:	mov	x5, x3
  409198:	bl	405df0 <feof@plt+0x4150>
  40919c:	b	409124 <feof@plt+0x7484>
  4091a0:	ldr	w8, [sp, #60]
  4091a4:	cbnz	w8, 409124 <feof@plt+0x7484>
  4091a8:	ldr	x0, [sp, #40]
  4091ac:	ldr	w1, [sp, #48]
  4091b0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4091b4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2658>
  4091b8:	add	x3, x3, #0xf78
  4091bc:	add	x2, x2, #0xb67
  4091c0:	mov	x4, x3
  4091c4:	mov	x5, x3
  4091c8:	bl	405df0 <feof@plt+0x4150>
  4091cc:	b	409124 <feof@plt+0x7484>
  4091d0:	b	409224 <feof@plt+0x7584>
  4091d4:	b	409224 <feof@plt+0x7584>
  4091d8:	b	409224 <feof@plt+0x7584>
  4091dc:	b	409224 <feof@plt+0x7584>
  4091e0:	b	409224 <feof@plt+0x7584>
  4091e4:	b	409224 <feof@plt+0x7584>
  4091e8:	b	409224 <feof@plt+0x7584>
  4091ec:	b	409224 <feof@plt+0x7584>
  4091f0:	b	409224 <feof@plt+0x7584>
  4091f4:	b	409224 <feof@plt+0x7584>
  4091f8:	b	409224 <feof@plt+0x7584>
  4091fc:	b	409224 <feof@plt+0x7584>
  409200:	b	409224 <feof@plt+0x7584>
  409204:	b	409224 <feof@plt+0x7584>
  409208:	b	409224 <feof@plt+0x7584>
  40920c:	b	409224 <feof@plt+0x7584>
  409210:	b	409224 <feof@plt+0x7584>
  409214:	b	409224 <feof@plt+0x7584>
  409218:	b	409224 <feof@plt+0x7584>
  40921c:	b	409224 <feof@plt+0x7584>
  409220:	b	409224 <feof@plt+0x7584>
  409224:	mov	x19, x0
  409228:	ldr	x0, [sp, #64]
  40922c:	cbz	x0, 409234 <feof@plt+0x7594>
  409230:	bl	401b10 <_ZdaPv@plt>
  409234:	ldr	x0, [sp, #40]
  409238:	bl	401960 <free@plt>
  40923c:	ldr	x0, [sp, #32]
  409240:	cbz	x0, 409248 <feof@plt+0x75a8>
  409244:	bl	401920 <fclose@plt>
  409248:	mov	x0, x19
  40924c:	bl	401c50 <_Unwind_Resume@plt>
  409250:	ret
  409254:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x158>
  409258:	ldr	x8, [x9, #16]
  40925c:	str	x0, [x9, #16]
  409260:	mov	x0, x8
  409264:	ret
  409268:	stp	x29, x30, [sp, #-48]!
  40926c:	stp	x22, x21, [sp, #16]
  409270:	stp	x20, x19, [sp, #32]
  409274:	mov	x29, sp
  409278:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40927c:	ldr	w22, [x0, #56]
  409280:	ldr	w21, [x8, #4020]
  409284:	mov	w20, w2
  409288:	mov	w19, w1
  40928c:	cbz	w22, 4092ac <feof@plt+0x760c>
  409290:	cmp	w22, #0x1
  409294:	b.lt	409314 <feof@plt+0x7674>  // b.tstop
  409298:	tbnz	w20, #31, 409314 <feof@plt+0x7674>
  40929c:	cmp	w21, #0x0
  4092a0:	b.le	409314 <feof@plt+0x7674>
  4092a4:	cbnz	w20, 409328 <feof@plt+0x7688>
  4092a8:	b	409360 <feof@plt+0x76c0>
  4092ac:	cmp	w21, w20
  4092b0:	b.eq	4093a0 <feof@plt+0x7700>  // b.none
  4092b4:	tbnz	w20, #31, 4092c0 <feof@plt+0x7620>
  4092b8:	cmp	w21, #0x0
  4092bc:	b.gt	4092d0 <feof@plt+0x7630>
  4092c0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4092c4:	add	x1, x1, #0x6d2
  4092c8:	mov	w0, #0xea                  	// #234
  4092cc:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  4092d0:	cmp	w21, #0x0
  4092d4:	cinc	w8, w21, lt  // lt = tstop
  4092d8:	cbz	w20, 409360 <feof@plt+0x76c0>
  4092dc:	asr	w8, w8, #1
  4092e0:	tbnz	w19, #31, 409368 <feof@plt+0x76c8>
  4092e4:	mov	w9, #0x7fffffff            	// #2147483647
  4092e8:	sub	w9, w9, w8
  4092ec:	sdiv	w9, w9, w20
  4092f0:	cmp	w9, w19
  4092f4:	b.ge	4093b8 <feof@plt+0x7718>  // b.tcont
  4092f8:	scvtf	d0, w19
  4092fc:	scvtf	d1, w20
  409300:	scvtf	d2, w21
  409304:	fmul	d0, d0, d1
  409308:	fdiv	d0, d0, d2
  40930c:	fmov	d1, #5.000000000000000000e-01
  409310:	b	409398 <feof@plt+0x76f8>
  409314:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  409318:	add	x1, x1, #0x6d2
  40931c:	mov	w0, #0xfc                  	// #252
  409320:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  409324:	cbz	w20, 409360 <feof@plt+0x76c0>
  409328:	mov	x8, #0x400000000000        	// #70368744177664
  40932c:	scvtf	d0, w19
  409330:	scvtf	d1, w20
  409334:	movk	x8, #0x408f, lsl #48
  409338:	scvtf	d2, w21
  40933c:	scvtf	d3, w22
  409340:	fmul	d0, d0, d1
  409344:	fmov	d1, x8
  409348:	fdiv	d0, d0, d2
  40934c:	fdiv	d1, d3, d1
  409350:	fmul	d0, d1, d0
  409354:	tbnz	w19, #31, 409394 <feof@plt+0x76f4>
  409358:	fmov	d1, #5.000000000000000000e-01
  40935c:	b	409398 <feof@plt+0x76f8>
  409360:	mov	w19, wzr
  409364:	b	4093a0 <feof@plt+0x7700>
  409368:	mov	w10, #0x80000000            	// #-2147483648
  40936c:	sub	w10, w10, w8
  409370:	neg	w9, w19
  409374:	udiv	w10, w10, w20
  409378:	cmp	w10, w9
  40937c:	b.cs	4093b4 <feof@plt+0x7714>  // b.hs, b.nlast
  409380:	scvtf	d0, w19
  409384:	scvtf	d1, w20
  409388:	scvtf	d2, w21
  40938c:	fmul	d0, d0, d1
  409390:	fdiv	d0, d0, d2
  409394:	fmov	d1, #-5.000000000000000000e-01
  409398:	fadd	d0, d0, d1
  40939c:	fcvtzs	w19, d0
  4093a0:	mov	w0, w19
  4093a4:	ldp	x20, x19, [sp, #32]
  4093a8:	ldp	x22, x21, [sp, #16]
  4093ac:	ldp	x29, x30, [sp], #48
  4093b0:	ret
  4093b4:	neg	w8, w8
  4093b8:	madd	w8, w20, w19, w8
  4093bc:	sdiv	w19, w8, w21
  4093c0:	b	4093a0 <feof@plt+0x7700>
  4093c4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4093c8:	add	x8, x8, #0xfa0
  4093cc:	mov	x1, x0
  4093d0:	mov	x0, x8
  4093d4:	b	40c004 <_ZdlPvm@@Base+0x65c>
  4093d8:	stp	x29, x30, [sp, #-48]!
  4093dc:	stp	x22, x21, [sp, #16]
  4093e0:	stp	x20, x19, [sp, #32]
  4093e4:	mov	x29, sp
  4093e8:	mov	x19, x1
  4093ec:	mov	x20, x0
  4093f0:	bl	4018d0 <strlen@plt>
  4093f4:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4093f8:	ldr	x21, [x8, #608]
  4093fc:	mov	x22, x0
  409400:	mov	x0, x21
  409404:	bl	4018d0 <strlen@plt>
  409408:	add	x8, x22, x0
  40940c:	add	x0, x8, #0x5
  409410:	bl	401840 <_Znam@plt>
  409414:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  409418:	add	x1, x1, #0xcd1
  40941c:	mov	x2, x21
  409420:	mov	x3, x20
  409424:	mov	x22, x0
  409428:	bl	401a00 <sprintf@plt>
  40942c:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409430:	add	x0, x0, #0xfa0
  409434:	mov	x1, x22
  409438:	mov	x2, x19
  40943c:	bl	40c10c <_ZdlPvm@@Base+0x764>
  409440:	mov	x19, x0
  409444:	mov	x0, x22
  409448:	bl	401b10 <_ZdaPv@plt>
  40944c:	mov	x0, x19
  409450:	ldp	x20, x19, [sp, #32]
  409454:	ldp	x22, x21, [sp, #16]
  409458:	ldp	x29, x30, [sp], #48
  40945c:	ret
  409460:	sub	sp, sp, #0xd0
  409464:	stp	x29, x30, [sp, #112]
  409468:	stp	x28, x27, [sp, #128]
  40946c:	stp	x26, x25, [sp, #144]
  409470:	stp	x24, x23, [sp, #160]
  409474:	stp	x22, x21, [sp, #176]
  409478:	stp	x20, x19, [sp, #192]
  40947c:	ldrb	w8, [x2]
  409480:	ldr	w9, [x7, #4]
  409484:	add	x29, sp, #0x70
  409488:	cmp	w8, #0x3a
  40948c:	csel	w26, wzr, w9, eq  // eq = none
  409490:	cmp	w0, #0x1
  409494:	b.lt	409b54 <feof@plt+0x7eb4>  // b.tstop
  409498:	ldr	w23, [x7]
  40949c:	mov	x19, x7
  4094a0:	mov	w28, w5
  4094a4:	mov	x27, x3
  4094a8:	mov	x24, x2
  4094ac:	mov	w21, w0
  4094b0:	mov	x20, x1
  4094b4:	mov	x22, x4
  4094b8:	str	xzr, [x7, #16]
  4094bc:	stur	x4, [x29, #-24]
  4094c0:	stp	w26, w5, [x29, #-12]
  4094c4:	cbz	w23, 409564 <feof@plt+0x78c4>
  4094c8:	ldr	w8, [x19, #24]
  4094cc:	cbz	w8, 40956c <feof@plt+0x78cc>
  4094d0:	mov	x22, x19
  4094d4:	ldr	x25, [x22, #32]!
  4094d8:	cbz	x25, 409670 <feof@plt+0x79d0>
  4094dc:	ldrb	w8, [x25]
  4094e0:	cbz	w8, 409670 <feof@plt+0x79d0>
  4094e4:	cbz	x27, 409c58 <feof@plt+0x7fb8>
  4094e8:	ldr	x8, [x20, w23, sxtw #3]
  4094ec:	ldrb	w9, [x8, #1]
  4094f0:	str	x8, [sp, #56]
  4094f4:	cmp	w9, #0x2d
  4094f8:	b.eq	40950c <feof@plt+0x786c>  // b.none
  4094fc:	cbz	w28, 409c58 <feof@plt+0x7fb8>
  409500:	ldr	x8, [sp, #56]
  409504:	ldrb	w8, [x8, #2]
  409508:	cbz	w8, 409c40 <feof@plt+0x7fa0>
  40950c:	sxtw	x10, w23
  409510:	mov	x26, x25
  409514:	ldrb	w8, [x26]
  409518:	cbz	w8, 409530 <feof@plt+0x7890>
  40951c:	cmp	w8, #0x3d
  409520:	b.eq	409530 <feof@plt+0x7890>  // b.none
  409524:	add	x26, x26, #0x1
  409528:	ldrb	w8, [x26]
  40952c:	cbnz	w8, 40951c <feof@plt+0x787c>
  409530:	ldr	x28, [x27]
  409534:	cbz	x28, 409bf0 <feof@plt+0x7f50>
  409538:	stp	x24, x22, [sp, #32]
  40953c:	mov	w22, wzr
  409540:	mov	x24, x27
  409544:	sub	x27, x26, x25
  409548:	mov	w8, #0xffffffff            	// #-1
  40954c:	str	x10, [sp, #16]
  409550:	str	w9, [sp, #28]
  409554:	stur	xzr, [x29, #-32]
  409558:	stp	w8, wzr, [x29, #-44]
  40955c:	str	x24, [sp, #8]
  409560:	b	409594 <feof@plt+0x78f4>
  409564:	mov	w23, #0x1                   	// #1
  409568:	str	w23, [x19]
  40956c:	stp	w23, w23, [x19, #48]
  409570:	str	xzr, [x19, #32]
  409574:	cbz	w6, 409608 <feof@plt+0x7968>
  409578:	mov	w8, #0x1                   	// #1
  40957c:	b	40961c <feof@plt+0x797c>
  409580:	mov	w8, #0x1                   	// #1
  409584:	stur	w8, [x29, #-40]
  409588:	ldr	x28, [x24, #32]!
  40958c:	add	w22, w22, #0x1
  409590:	cbz	x28, 409b7c <feof@plt+0x7edc>
  409594:	mov	x0, x28
  409598:	mov	x1, x25
  40959c:	mov	x2, x27
  4095a0:	bl	401a90 <strncmp@plt>
  4095a4:	cbnz	w0, 409588 <feof@plt+0x78e8>
  4095a8:	mov	x0, x28
  4095ac:	bl	4018d0 <strlen@plt>
  4095b0:	cmp	w27, w0
  4095b4:	b.eq	409ba4 <feof@plt+0x7f04>  // b.none
  4095b8:	ldur	x10, [x29, #-32]
  4095bc:	cbz	x10, 4095fc <feof@plt+0x795c>
  4095c0:	ldur	w8, [x29, #-8]
  4095c4:	cbnz	w8, 409580 <feof@plt+0x78e0>
  4095c8:	ldr	w8, [x10, #8]
  4095cc:	ldr	w9, [x24, #8]
  4095d0:	cmp	w8, w9
  4095d4:	b.ne	409580 <feof@plt+0x78e0>  // b.any
  4095d8:	ldr	x8, [x10, #16]
  4095dc:	ldr	x9, [x24, #16]
  4095e0:	cmp	x8, x9
  4095e4:	b.ne	409580 <feof@plt+0x78e0>  // b.any
  4095e8:	ldr	w8, [x10, #24]
  4095ec:	ldr	w9, [x24, #24]
  4095f0:	cmp	w8, w9
  4095f4:	b.ne	409580 <feof@plt+0x78e0>  // b.any
  4095f8:	b	409588 <feof@plt+0x78e8>
  4095fc:	stur	x24, [x29, #-32]
  409600:	stur	w22, [x29, #-44]
  409604:	b	409588 <feof@plt+0x78e8>
  409608:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2658>
  40960c:	add	x0, x0, #0xe62
  409610:	bl	401bf0 <getenv@plt>
  409614:	cmp	x0, #0x0
  409618:	cset	w8, ne  // ne = any
  40961c:	str	w8, [x19, #44]
  409620:	ldrb	w9, [x24]
  409624:	cmp	w9, #0x2b
  409628:	b.eq	409644 <feof@plt+0x79a4>  // b.none
  40962c:	cmp	w9, #0x2d
  409630:	b.ne	409650 <feof@plt+0x79b0>  // b.any
  409634:	mov	w8, #0x2                   	// #2
  409638:	str	w8, [x19, #40]
  40963c:	add	x24, x24, #0x1
  409640:	b	409664 <feof@plt+0x79c4>
  409644:	str	wzr, [x19, #40]
  409648:	add	x24, x24, #0x1
  40964c:	b	409664 <feof@plt+0x79c4>
  409650:	cbz	w8, 40965c <feof@plt+0x79bc>
  409654:	str	wzr, [x19, #40]
  409658:	b	409664 <feof@plt+0x79c4>
  40965c:	mov	w8, #0x1                   	// #1
  409660:	str	w8, [x19, #40]
  409664:	mov	w8, #0x1                   	// #1
  409668:	add	x22, x19, #0x20
  40966c:	str	w8, [x19, #24]
  409670:	mov	x25, x27
  409674:	ldr	w27, [x19, #52]
  409678:	cmp	w27, w23
  40967c:	b.le	409688 <feof@plt+0x79e8>
  409680:	mov	w27, w23
  409684:	str	w23, [x19, #52]
  409688:	ldr	w26, [x19, #48]
  40968c:	cmp	w26, w23
  409690:	b.le	40969c <feof@plt+0x79fc>
  409694:	mov	w26, w23
  409698:	str	w23, [x19, #48]
  40969c:	ldr	w28, [x19, #40]
  4096a0:	cmp	w28, #0x1
  4096a4:	b.ne	4098d0 <feof@plt+0x7c30>  // b.any
  4096a8:	cmp	w26, w27
  4096ac:	b.eq	409864 <feof@plt+0x7bc4>  // b.none
  4096b0:	cmp	w27, w23
  4096b4:	b.eq	409864 <feof@plt+0x7bc4>  // b.none
  4096b8:	cmp	w23, w27
  4096bc:	b.le	409878 <feof@plt+0x7bd8>
  4096c0:	cmp	w26, w27
  4096c4:	b.ge	409878 <feof@plt+0x7bd8>  // b.tcont
  4096c8:	add	x9, x20, w27, sxtw #3
  4096cc:	sxtw	x8, w27
  4096d0:	add	x10, x20, #0x10
  4096d4:	add	x11, x9, #0x10
  4096d8:	mov	w12, w26
  4096dc:	mov	w13, w23
  4096e0:	sub	w14, w13, w27
  4096e4:	sub	w15, w27, w12
  4096e8:	cmp	w14, w15
  4096ec:	b.le	40976c <feof@plt+0x7acc>
  4096f0:	cmp	w15, #0x1
  4096f4:	sub	w13, w13, w15
  4096f8:	b.lt	4097d8 <feof@plt+0x7b38>  // b.tstop
  4096fc:	sxtw	x14, w12
  409700:	sxtw	x16, w13
  409704:	cmp	w15, #0x4
  409708:	mov	w15, w15
  40970c:	b.cc	409738 <feof@plt+0x7a98>  // b.lo, b.ul, b.last
  409710:	add	x18, x16, x15
  409714:	add	x17, x20, x14, lsl #3
  409718:	add	x18, x20, x18, lsl #3
  40971c:	cmp	x17, x18
  409720:	b.cs	4097ec <feof@plt+0x7b4c>  // b.hs, b.nlast
  409724:	add	x17, x14, x15
  409728:	add	x17, x20, x17, lsl #3
  40972c:	add	x18, x20, x16, lsl #3
  409730:	cmp	x18, x17
  409734:	b.cs	4097ec <feof@plt+0x7b4c>  // b.hs, b.nlast
  409738:	mov	x17, xzr
  40973c:	add	x16, x17, x16
  409740:	add	x18, x17, x14
  409744:	add	x14, x20, x16, lsl #3
  409748:	add	x16, x20, x18, lsl #3
  40974c:	sub	x15, x15, x17
  409750:	ldr	x17, [x14]
  409754:	ldr	x18, [x16]
  409758:	subs	x15, x15, #0x1
  40975c:	str	x17, [x16], #8
  409760:	str	x18, [x14], #8
  409764:	b.ne	409750 <feof@plt+0x7ab0>  // b.any
  409768:	b	4097d8 <feof@plt+0x7b38>
  40976c:	cmp	w14, #0x1
  409770:	b.lt	4097d4 <feof@plt+0x7b34>  // b.tstop
  409774:	sxtw	x15, w12
  409778:	cmp	w14, #0x3
  40977c:	mov	w16, w14
  409780:	b.ls	4097a4 <feof@plt+0x7b04>  // b.plast
  409784:	add	x17, x20, x15, lsl #3
  409788:	add	x18, x9, x16, lsl #3
  40978c:	cmp	x17, x18
  409790:	b.cs	409828 <feof@plt+0x7b88>  // b.hs, b.nlast
  409794:	add	x17, x15, x16
  409798:	add	x17, x20, x17, lsl #3
  40979c:	cmp	x9, x17
  4097a0:	b.cs	409828 <feof@plt+0x7b88>  // b.hs, b.nlast
  4097a4:	mov	x17, xzr
  4097a8:	add	x18, x8, x17
  4097ac:	add	x0, x17, x15
  4097b0:	add	x15, x20, x18, lsl #3
  4097b4:	add	x18, x20, x0, lsl #3
  4097b8:	sub	x16, x16, x17
  4097bc:	ldr	x17, [x15]
  4097c0:	ldr	x0, [x18]
  4097c4:	subs	x16, x16, #0x1
  4097c8:	str	x17, [x18], #8
  4097cc:	str	x0, [x15], #8
  4097d0:	b.ne	4097bc <feof@plt+0x7b1c>  // b.any
  4097d4:	add	w12, w14, w12
  4097d8:	cmp	w13, w27
  4097dc:	b.le	409878 <feof@plt+0x7bd8>
  4097e0:	cmp	w27, w12
  4097e4:	b.gt	4096e0 <feof@plt+0x7a40>
  4097e8:	b	409878 <feof@plt+0x7bd8>
  4097ec:	and	x17, x15, #0xfffffffc
  4097f0:	add	x18, x10, x14, lsl #3
  4097f4:	add	x0, x10, x16, lsl #3
  4097f8:	mov	x1, x17
  4097fc:	ldp	q0, q3, [x18, #-16]
  409800:	ldp	q1, q2, [x0, #-16]
  409804:	subs	x1, x1, #0x4
  409808:	stp	q1, q2, [x18, #-16]
  40980c:	stp	q0, q3, [x0, #-16]
  409810:	add	x18, x18, #0x20
  409814:	add	x0, x0, #0x20
  409818:	b.ne	4097fc <feof@plt+0x7b5c>  // b.any
  40981c:	cmp	x17, x15
  409820:	b.eq	4097d8 <feof@plt+0x7b38>  // b.none
  409824:	b	40973c <feof@plt+0x7a9c>
  409828:	and	x17, x16, #0xfffffffc
  40982c:	add	x18, x10, x15, lsl #3
  409830:	mov	x0, x17
  409834:	mov	x1, x11
  409838:	ldp	q0, q3, [x18, #-16]
  40983c:	ldp	q1, q2, [x1, #-16]
  409840:	subs	x0, x0, #0x4
  409844:	stp	q1, q2, [x18, #-16]
  409848:	stp	q0, q3, [x1, #-16]
  40984c:	add	x18, x18, #0x20
  409850:	add	x1, x1, #0x20
  409854:	b.ne	409838 <feof@plt+0x7b98>  // b.any
  409858:	cmp	x17, x16
  40985c:	b.ne	4097a8 <feof@plt+0x7b08>  // b.any
  409860:	b	4097d4 <feof@plt+0x7b34>
  409864:	cmp	w27, w23
  409868:	b.eq	409884 <feof@plt+0x7be4>  // b.none
  40986c:	mov	w26, w23
  409870:	str	w23, [x19, #48]
  409874:	b	409884 <feof@plt+0x7be4>
  409878:	add	w8, w26, w23
  40987c:	sub	w26, w8, w27
  409880:	stp	w26, w23, [x19, #48]
  409884:	cmp	w23, w21
  409888:	b.ge	4098c8 <feof@plt+0x7c28>  // b.tcont
  40988c:	add	x8, x20, w23, sxtw #3
  409890:	b	4098a8 <feof@plt+0x7c08>
  409894:	add	w23, w23, #0x1
  409898:	cmp	w21, w23
  40989c:	add	x8, x8, #0x8
  4098a0:	str	w23, [x19]
  4098a4:	b.eq	4098c4 <feof@plt+0x7c24>  // b.none
  4098a8:	ldr	x9, [x8]
  4098ac:	ldrb	w10, [x9]
  4098b0:	cmp	w10, #0x2d
  4098b4:	b.ne	409894 <feof@plt+0x7bf4>  // b.any
  4098b8:	ldrb	w9, [x9, #1]
  4098bc:	cbz	w9, 409894 <feof@plt+0x7bf4>
  4098c0:	b	4098c8 <feof@plt+0x7c28>
  4098c4:	mov	w23, w21
  4098c8:	mov	w27, w23
  4098cc:	str	w23, [x19, #52]
  4098d0:	cmp	w23, w21
  4098d4:	b.eq	409b48 <feof@plt+0x7ea8>  // b.none
  4098d8:	ldr	x0, [x20, w23, sxtw #3]
  4098dc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  4098e0:	add	x1, x1, #0x884
  4098e4:	bl	401bb0 <strcmp@plt>
  4098e8:	cbz	w0, 409940 <feof@plt+0x7ca0>
  4098ec:	cmp	w23, w21
  4098f0:	b.eq	409b48 <feof@plt+0x7ea8>  // b.none
  4098f4:	sxtw	x8, w23
  4098f8:	ldr	x8, [x20, x8, lsl #3]
  4098fc:	ldrb	w9, [x8]
  409900:	cmp	w9, #0x2d
  409904:	b.ne	409b04 <feof@plt+0x7e64>  // b.any
  409908:	mov	x9, x8
  40990c:	ldrb	w10, [x9, #1]!
  409910:	cbz	w10, 409b04 <feof@plt+0x7e64>
  409914:	cmp	x25, #0x0
  409918:	cset	w8, ne  // ne = any
  40991c:	cmp	w10, #0x2d
  409920:	cset	w10, eq  // eq = none
  409924:	and	w8, w8, w10
  409928:	mov	x27, x25
  40992c:	add	x25, x9, x8
  409930:	str	x25, [x22]
  409934:	ldp	w26, w28, [x29, #-12]
  409938:	cbnz	x27, 4094e8 <feof@plt+0x7848>
  40993c:	b	409c58 <feof@plt+0x7fb8>
  409940:	add	w8, w23, #0x1
  409944:	cmp	w26, w27
  409948:	str	w8, [x19]
  40994c:	b.eq	409b1c <feof@plt+0x7e7c>  // b.none
  409950:	cmp	w27, w8
  409954:	b.eq	409b1c <feof@plt+0x7e7c>  // b.none
  409958:	cmp	w23, w27
  40995c:	b.lt	409b30 <feof@plt+0x7e90>  // b.tstop
  409960:	cmp	w26, w27
  409964:	b.ge	409b30 <feof@plt+0x7e90>  // b.tcont
  409968:	add	x10, x20, w27, sxtw #3
  40996c:	sxtw	x9, w27
  409970:	add	x11, x20, #0x10
  409974:	add	x12, x10, #0x10
  409978:	mov	w13, w26
  40997c:	mov	w14, w8
  409980:	sub	w15, w14, w27
  409984:	sub	w16, w27, w13
  409988:	cmp	w15, w16
  40998c:	b.le	409a0c <feof@plt+0x7d6c>
  409990:	cmp	w16, #0x1
  409994:	sub	w14, w14, w16
  409998:	b.lt	409a78 <feof@plt+0x7dd8>  // b.tstop
  40999c:	sxtw	x15, w13
  4099a0:	sxtw	x17, w14
  4099a4:	cmp	w16, #0x4
  4099a8:	mov	w16, w16
  4099ac:	b.cc	4099d8 <feof@plt+0x7d38>  // b.lo, b.ul, b.last
  4099b0:	add	x0, x17, x16
  4099b4:	add	x18, x20, x15, lsl #3
  4099b8:	add	x0, x20, x0, lsl #3
  4099bc:	cmp	x18, x0
  4099c0:	b.cs	409a8c <feof@plt+0x7dec>  // b.hs, b.nlast
  4099c4:	add	x18, x15, x16
  4099c8:	add	x18, x20, x18, lsl #3
  4099cc:	add	x0, x20, x17, lsl #3
  4099d0:	cmp	x0, x18
  4099d4:	b.cs	409a8c <feof@plt+0x7dec>  // b.hs, b.nlast
  4099d8:	mov	x18, xzr
  4099dc:	add	x17, x18, x17
  4099e0:	add	x0, x18, x15
  4099e4:	add	x15, x20, x17, lsl #3
  4099e8:	add	x17, x20, x0, lsl #3
  4099ec:	sub	x16, x16, x18
  4099f0:	ldr	x18, [x15]
  4099f4:	ldr	x0, [x17]
  4099f8:	subs	x16, x16, #0x1
  4099fc:	str	x18, [x17], #8
  409a00:	str	x0, [x15], #8
  409a04:	b.ne	4099f0 <feof@plt+0x7d50>  // b.any
  409a08:	b	409a78 <feof@plt+0x7dd8>
  409a0c:	cmp	w15, #0x1
  409a10:	b.lt	409a74 <feof@plt+0x7dd4>  // b.tstop
  409a14:	sxtw	x16, w13
  409a18:	cmp	w15, #0x3
  409a1c:	mov	w17, w15
  409a20:	b.ls	409a44 <feof@plt+0x7da4>  // b.plast
  409a24:	add	x18, x20, x16, lsl #3
  409a28:	add	x0, x10, x17, lsl #3
  409a2c:	cmp	x18, x0
  409a30:	b.cs	409ac8 <feof@plt+0x7e28>  // b.hs, b.nlast
  409a34:	add	x18, x16, x17
  409a38:	add	x18, x20, x18, lsl #3
  409a3c:	cmp	x10, x18
  409a40:	b.cs	409ac8 <feof@plt+0x7e28>  // b.hs, b.nlast
  409a44:	mov	x18, xzr
  409a48:	add	x0, x9, x18
  409a4c:	add	x1, x18, x16
  409a50:	add	x16, x20, x0, lsl #3
  409a54:	add	x0, x20, x1, lsl #3
  409a58:	sub	x17, x17, x18
  409a5c:	ldr	x18, [x16]
  409a60:	ldr	x1, [x0]
  409a64:	subs	x17, x17, #0x1
  409a68:	str	x18, [x0], #8
  409a6c:	str	x1, [x16], #8
  409a70:	b.ne	409a5c <feof@plt+0x7dbc>  // b.any
  409a74:	add	w13, w15, w13
  409a78:	cmp	w14, w27
  409a7c:	b.le	409b30 <feof@plt+0x7e90>
  409a80:	cmp	w27, w13
  409a84:	b.gt	409980 <feof@plt+0x7ce0>
  409a88:	b	409b30 <feof@plt+0x7e90>
  409a8c:	and	x18, x16, #0xfffffffc
  409a90:	add	x0, x11, x15, lsl #3
  409a94:	add	x1, x11, x17, lsl #3
  409a98:	mov	x2, x18
  409a9c:	ldp	q0, q3, [x0, #-16]
  409aa0:	ldp	q1, q2, [x1, #-16]
  409aa4:	subs	x2, x2, #0x4
  409aa8:	stp	q1, q2, [x0, #-16]
  409aac:	stp	q0, q3, [x1, #-16]
  409ab0:	add	x0, x0, #0x20
  409ab4:	add	x1, x1, #0x20
  409ab8:	b.ne	409a9c <feof@plt+0x7dfc>  // b.any
  409abc:	cmp	x18, x16
  409ac0:	b.eq	409a78 <feof@plt+0x7dd8>  // b.none
  409ac4:	b	4099dc <feof@plt+0x7d3c>
  409ac8:	and	x18, x17, #0xfffffffc
  409acc:	add	x0, x11, x16, lsl #3
  409ad0:	mov	x1, x18
  409ad4:	mov	x2, x12
  409ad8:	ldp	q0, q3, [x0, #-16]
  409adc:	ldp	q1, q2, [x2, #-16]
  409ae0:	subs	x1, x1, #0x4
  409ae4:	stp	q1, q2, [x0, #-16]
  409ae8:	stp	q0, q3, [x2, #-16]
  409aec:	add	x0, x0, #0x20
  409af0:	add	x2, x2, #0x20
  409af4:	b.ne	409ad8 <feof@plt+0x7e38>  // b.any
  409af8:	cmp	x18, x17
  409afc:	b.ne	409a48 <feof@plt+0x7da8>  // b.any
  409b00:	b	409a74 <feof@plt+0x7dd4>
  409b04:	cbz	w28, 409b54 <feof@plt+0x7eb4>
  409b08:	add	w9, w23, #0x1
  409b0c:	str	x8, [x19, #16]
  409b10:	str	w9, [x19]
  409b14:	mov	w27, #0x1                   	// #1
  409b18:	b	409b58 <feof@plt+0x7eb8>
  409b1c:	cmp	w26, w27
  409b20:	b.ne	409b3c <feof@plt+0x7e9c>  // b.any
  409b24:	mov	w26, w8
  409b28:	str	w8, [x19, #48]
  409b2c:	b	409b3c <feof@plt+0x7e9c>
  409b30:	add	w9, w26, w8
  409b34:	sub	w26, w9, w27
  409b38:	stp	w26, w8, [x19, #48]
  409b3c:	str	w21, [x19, #52]
  409b40:	str	w21, [x19]
  409b44:	mov	w27, w21
  409b48:	cmp	w26, w27
  409b4c:	b.eq	409b54 <feof@plt+0x7eb4>  // b.none
  409b50:	str	w26, [x19]
  409b54:	mov	w27, #0xffffffff            	// #-1
  409b58:	mov	w0, w27
  409b5c:	ldp	x20, x19, [sp, #192]
  409b60:	ldp	x22, x21, [sp, #176]
  409b64:	ldp	x24, x23, [sp, #160]
  409b68:	ldp	x26, x25, [sp, #144]
  409b6c:	ldp	x28, x27, [sp, #128]
  409b70:	ldp	x29, x30, [sp, #112]
  409b74:	add	sp, sp, #0xd0
  409b78:	ret
  409b7c:	ldur	w8, [x29, #-40]
  409b80:	cbz	w8, 409bb8 <feof@plt+0x7f18>
  409b84:	ldur	w8, [x29, #-12]
  409b88:	cbnz	w8, 40a020 <feof@plt+0x8380>
  409b8c:	mov	x0, x25
  409b90:	bl	4018d0 <strlen@plt>
  409b94:	add	x8, x25, x0
  409b98:	add	w9, w23, #0x1
  409b9c:	str	wzr, [x19, #8]
  409ba0:	b	409e88 <feof@plt+0x81e8>
  409ba4:	mov	x28, x24
  409ba8:	stur	w22, [x29, #-44]
  409bac:	ldp	x24, x22, [sp, #32]
  409bb0:	ldr	x8, [sp, #16]
  409bb4:	b	409bcc <feof@plt+0x7f2c>
  409bb8:	ldp	x24, x22, [sp, #32]
  409bbc:	ldp	x27, x8, [sp, #8]
  409bc0:	ldur	x28, [x29, #-32]
  409bc4:	ldr	w9, [sp, #28]
  409bc8:	cbz	x28, 409bf0 <feof@plt+0x7f50>
  409bcc:	add	x8, x8, #0x1
  409bd0:	str	w8, [x19]
  409bd4:	ldrb	w10, [x26]
  409bd8:	ldr	w9, [x28, #8]
  409bdc:	cbz	w10, 409d10 <feof@plt+0x8070>
  409be0:	cbz	w9, 409d78 <feof@plt+0x80d8>
  409be4:	add	x8, x26, #0x1
  409be8:	str	x8, [x19, #16]
  409bec:	b	409d30 <feof@plt+0x8090>
  409bf0:	ldp	w26, w8, [x29, #-12]
  409bf4:	cbz	w8, 409c18 <feof@plt+0x7f78>
  409bf8:	cmp	w9, #0x2d
  409bfc:	b.eq	409c18 <feof@plt+0x7f78>  // b.none
  409c00:	ldrb	w1, [x25]
  409c04:	mov	x0, x24
  409c08:	mov	w28, w9
  409c0c:	bl	401980 <strchr@plt>
  409c10:	mov	w9, w28
  409c14:	cbnz	x0, 409c58 <feof@plt+0x7fb8>
  409c18:	cbnz	w26, 409fd4 <feof@plt+0x8334>
  409c1c:	ldr	w8, [x19]
  409c20:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  409c24:	add	x9, x9, #0x2f1
  409c28:	str	wzr, [x19, #8]
  409c2c:	add	w8, w8, #0x1
  409c30:	str	x9, [x19, #32]
  409c34:	str	w8, [x19]
  409c38:	mov	w27, #0x3f                  	// #63
  409c3c:	b	409b58 <feof@plt+0x7eb8>
  409c40:	mov	x0, x24
  409c44:	mov	w1, w9
  409c48:	str	w9, [sp, #28]
  409c4c:	bl	401980 <strchr@plt>
  409c50:	ldr	w9, [sp, #28]
  409c54:	cbz	x0, 40950c <feof@plt+0x786c>
  409c58:	add	x28, x25, #0x1
  409c5c:	str	x28, [x22]
  409c60:	str	w21, [sp, #52]
  409c64:	mov	x21, x27
  409c68:	ldrb	w27, [x25]
  409c6c:	mov	x0, x24
  409c70:	mov	w1, w27
  409c74:	bl	401980 <strchr@plt>
  409c78:	ldrb	w8, [x25, #1]
  409c7c:	cbnz	w8, 409c88 <feof@plt+0x7fe8>
  409c80:	add	w23, w23, #0x1
  409c84:	str	w23, [x19]
  409c88:	cmp	w27, #0x3a
  409c8c:	b.eq	409cc4 <feof@plt+0x8024>  // b.none
  409c90:	cbz	x0, 409cc4 <feof@plt+0x8024>
  409c94:	ldrb	w9, [x0]
  409c98:	ldrb	w8, [x0, #1]
  409c9c:	cmp	w9, #0x57
  409ca0:	b.ne	409cd4 <feof@plt+0x8034>  // b.any
  409ca4:	cmp	w8, #0x3b
  409ca8:	b.ne	409cd4 <feof@plt+0x8034>  // b.any
  409cac:	ldrb	w8, [x28]
  409cb0:	cbz	w8, 409cf8 <feof@plt+0x8058>
  409cb4:	add	w9, w23, #0x1
  409cb8:	str	x28, [x19, #16]
  409cbc:	str	w9, [x19]
  409cc0:	b	409db4 <feof@plt+0x8114>
  409cc4:	cbnz	w26, 409ef4 <feof@plt+0x8254>
  409cc8:	str	w27, [x19, #8]
  409ccc:	mov	w27, #0x3f                  	// #63
  409cd0:	b	409b58 <feof@plt+0x7eb8>
  409cd4:	cmp	w8, #0x3a
  409cd8:	b.ne	409b58 <feof@plt+0x7eb8>  // b.any
  409cdc:	ldrb	w9, [x0, #2]
  409ce0:	ldrb	w8, [x28]
  409ce4:	cmp	w9, #0x3a
  409ce8:	b.ne	409d60 <feof@plt+0x80c0>  // b.any
  409cec:	cbnz	w8, 409d64 <feof@plt+0x80c4>
  409cf0:	str	xzr, [x19, #16]
  409cf4:	b	409d70 <feof@plt+0x80d0>
  409cf8:	ldr	w8, [sp, #52]
  409cfc:	cmp	w23, w8
  409d00:	b.ne	409da4 <feof@plt+0x8104>  // b.any
  409d04:	cbnz	w26, 40a0fc <feof@plt+0x845c>
  409d08:	str	w27, [x19, #8]
  409d0c:	b	40a08c <feof@plt+0x83ec>
  409d10:	cmp	w9, #0x1
  409d14:	b.ne	409d30 <feof@plt+0x8090>  // b.any
  409d18:	cmp	w8, w21
  409d1c:	b.ge	409fb0 <feof@plt+0x8310>  // b.tcont
  409d20:	add	w9, w23, #0x2
  409d24:	str	w9, [x19]
  409d28:	ldr	x8, [x20, x8, lsl #3]
  409d2c:	b	409be8 <feof@plt+0x7f48>
  409d30:	mov	x0, x25
  409d34:	bl	4018d0 <strlen@plt>
  409d38:	add	x8, x25, x0
  409d3c:	str	x8, [x22]
  409d40:	ldur	x8, [x29, #-24]
  409d44:	cbz	x8, 409d50 <feof@plt+0x80b0>
  409d48:	ldur	w9, [x29, #-44]
  409d4c:	str	w9, [x8]
  409d50:	ldr	x8, [x28, #16]
  409d54:	ldr	w27, [x28, #24]
  409d58:	cbnz	x8, 409fa4 <feof@plt+0x8304>
  409d5c:	b	409b58 <feof@plt+0x7eb8>
  409d60:	cbz	w8, 409f28 <feof@plt+0x8288>
  409d64:	add	w8, w23, #0x1
  409d68:	str	x28, [x19, #16]
  409d6c:	str	w8, [x19]
  409d70:	str	xzr, [x22]
  409d74:	b	409b58 <feof@plt+0x7eb8>
  409d78:	ldur	w8, [x29, #-12]
  409d7c:	cbnz	w8, 40a0cc <feof@plt+0x842c>
  409d80:	ldr	x20, [x19, #32]
  409d84:	mov	x0, x20
  409d88:	bl	4018d0 <strlen@plt>
  409d8c:	add	x8, x20, x0
  409d90:	str	x8, [x19, #32]
  409d94:	ldr	w8, [x28, #24]
  409d98:	mov	w27, #0x3f                  	// #63
  409d9c:	str	w8, [x19, #8]
  409da0:	b	409b58 <feof@plt+0x7eb8>
  409da4:	add	w9, w23, #0x1
  409da8:	str	w9, [x19]
  409dac:	ldr	x28, [x20, w23, sxtw #3]
  409db0:	str	x28, [x19, #16]
  409db4:	mov	x8, x21
  409db8:	str	x22, [sp, #40]
  409dbc:	str	x28, [x22]
  409dc0:	stur	x28, [x29, #-8]
  409dc4:	ldrb	w22, [x28]
  409dc8:	cbz	w22, 409de0 <feof@plt+0x8140>
  409dcc:	cmp	w22, #0x3d
  409dd0:	b.eq	409de0 <feof@plt+0x8140>  // b.none
  409dd4:	add	x28, x28, #0x1
  409dd8:	ldrb	w22, [x28]
  409ddc:	cbnz	w22, 409dcc <feof@plt+0x812c>
  409de0:	ldr	x27, [x8]
  409de4:	cbz	x27, 409ee4 <feof@plt+0x8244>
  409de8:	ldur	x8, [x29, #-8]
  409dec:	str	x24, [sp, #32]
  409df0:	mov	w24, wzr
  409df4:	mov	w25, wzr
  409df8:	sub	x26, x28, x8
  409dfc:	mov	x23, xzr
  409e00:	and	x8, x26, #0xffffffff
  409e04:	stur	w9, [x29, #-44]
  409e08:	stur	wzr, [x29, #-32]
  409e0c:	stur	x8, [x29, #-40]
  409e10:	b	409e20 <feof@plt+0x8180>
  409e14:	ldr	x27, [x21, #32]!
  409e18:	add	w24, w24, #0x1
  409e1c:	cbz	x27, 409e64 <feof@plt+0x81c4>
  409e20:	ldur	x1, [x29, #-8]
  409e24:	mov	x0, x27
  409e28:	mov	x2, x26
  409e2c:	bl	401a90 <strncmp@plt>
  409e30:	cbnz	w0, 409e14 <feof@plt+0x8174>
  409e34:	mov	x0, x27
  409e38:	bl	4018d0 <strlen@plt>
  409e3c:	ldur	x8, [x29, #-40]
  409e40:	cmp	x8, x0
  409e44:	b.eq	409e98 <feof@plt+0x81f8>  // b.none
  409e48:	ldur	w8, [x29, #-32]
  409e4c:	cmp	x23, #0x0
  409e50:	csel	x23, x21, x23, eq  // eq = none
  409e54:	csinc	w25, w25, wzr, eq  // eq = none
  409e58:	csel	w8, w24, w8, eq  // eq = none
  409e5c:	stur	w8, [x29, #-32]
  409e60:	b	409e14 <feof@plt+0x8174>
  409e64:	cbz	w25, 409eb0 <feof@plt+0x8210>
  409e68:	ldur	w8, [x29, #-12]
  409e6c:	cbnz	w8, 40a0a0 <feof@plt+0x8400>
  409e70:	ldur	x20, [x29, #-8]
  409e74:	ldur	w21, [x29, #-44]
  409e78:	mov	x0, x20
  409e7c:	bl	4018d0 <strlen@plt>
  409e80:	add	x8, x20, x0
  409e84:	add	w9, w21, #0x1
  409e88:	str	x8, [x19, #32]
  409e8c:	str	w9, [x19]
  409e90:	mov	w27, #0x3f                  	// #63
  409e94:	b	409b58 <feof@plt+0x7eb8>
  409e98:	mov	w25, w24
  409e9c:	ldr	x24, [sp, #32]
  409ea0:	ldur	w9, [x29, #-12]
  409ea4:	ldur	w10, [x29, #-44]
  409ea8:	mov	x23, x21
  409eac:	b	409ec4 <feof@plt+0x8224>
  409eb0:	ldr	x24, [sp, #32]
  409eb4:	ldur	w9, [x29, #-12]
  409eb8:	ldur	w10, [x29, #-44]
  409ebc:	ldur	w25, [x29, #-32]
  409ec0:	cbz	x23, 409ee4 <feof@plt+0x8244>
  409ec4:	ldr	w8, [x23, #8]
  409ec8:	cbz	w22, 409f50 <feof@plt+0x82b0>
  409ecc:	cbz	w8, 409ffc <feof@plt+0x835c>
  409ed0:	ldr	x22, [sp, #40]
  409ed4:	ldur	x21, [x29, #-8]
  409ed8:	add	x8, x28, #0x1
  409edc:	str	x8, [x19, #16]
  409ee0:	b	409f7c <feof@plt+0x82dc>
  409ee4:	ldr	x8, [sp, #40]
  409ee8:	mov	w27, #0x57                  	// #87
  409eec:	str	xzr, [x8]
  409ef0:	b	409b58 <feof@plt+0x7eb8>
  409ef4:	ldr	w8, [x19, #44]
  409ef8:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409efc:	ldr	x0, [x9, #3752]
  409f00:	ldr	x2, [x20]
  409f04:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  409f08:	adrp	x10, 40e000 <_ZdlPvm@@Base+0x2658>
  409f0c:	add	x9, x9, #0xdb8
  409f10:	add	x10, x10, #0xdd2
  409f14:	cmp	w8, #0x0
  409f18:	csel	x1, x10, x9, eq  // eq = none
  409f1c:	mov	w3, w27
  409f20:	bl	4018e0 <fprintf@plt>
  409f24:	b	409cc8 <feof@plt+0x8028>
  409f28:	ldr	w8, [sp, #52]
  409f2c:	cmp	w23, w8
  409f30:	b.ne	40a048 <feof@plt+0x83a8>  // b.any
  409f34:	cbnz	w26, 40a180 <feof@plt+0x84e0>
  409f38:	str	w27, [x19, #8]
  409f3c:	ldrb	w8, [x24]
  409f40:	mov	w9, #0x3f                  	// #63
  409f44:	cmp	w8, #0x3a
  409f48:	csel	w27, w8, w9, eq  // eq = none
  409f4c:	b	409d70 <feof@plt+0x80d0>
  409f50:	ldr	x22, [sp, #40]
  409f54:	ldur	x21, [x29, #-8]
  409f58:	cmp	w8, #0x1
  409f5c:	b.ne	409f7c <feof@plt+0x82dc>  // b.any
  409f60:	ldr	w8, [sp, #52]
  409f64:	cmp	w10, w8
  409f68:	b.ge	40a078 <feof@plt+0x83d8>  // b.tcont
  409f6c:	add	w8, w10, #0x1
  409f70:	str	w8, [x19]
  409f74:	ldr	x8, [x20, w10, sxtw #3]
  409f78:	b	409edc <feof@plt+0x823c>
  409f7c:	mov	x0, x21
  409f80:	bl	4018d0 <strlen@plt>
  409f84:	add	x8, x21, x0
  409f88:	str	x8, [x22]
  409f8c:	ldur	x8, [x29, #-24]
  409f90:	cbz	x8, 409f98 <feof@plt+0x82f8>
  409f94:	str	w25, [x8]
  409f98:	ldr	x8, [x23, #16]
  409f9c:	ldr	w27, [x23, #24]
  409fa0:	cbz	x8, 409b58 <feof@plt+0x7eb8>
  409fa4:	str	w27, [x8]
  409fa8:	mov	w27, wzr
  409fac:	b	409b58 <feof@plt+0x7eb8>
  409fb0:	ldur	w8, [x29, #-12]
  409fb4:	cbnz	w8, 40a134 <feof@plt+0x8494>
  409fb8:	mov	x0, x25
  409fbc:	bl	4018d0 <strlen@plt>
  409fc0:	add	x8, x25, x0
  409fc4:	str	x8, [x19, #32]
  409fc8:	ldr	w8, [x28, #24]
  409fcc:	str	w8, [x19, #8]
  409fd0:	b	40a08c <feof@plt+0x83ec>
  409fd4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409fd8:	ldr	x0, [x8, #3752]
  409fdc:	ldr	x2, [x20]
  409fe0:	cmp	w9, #0x2d
  409fe4:	b.ne	40a05c <feof@plt+0x83bc>  // b.any
  409fe8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  409fec:	add	x1, x1, #0xd78
  409ff0:	mov	x3, x25
  409ff4:	bl	4018e0 <fprintf@plt>
  409ff8:	b	409c1c <feof@plt+0x7f7c>
  409ffc:	ldr	x19, [sp, #40]
  40a000:	cbnz	w9, 40a158 <feof@plt+0x84b8>
  40a004:	ldur	x20, [x29, #-8]
  40a008:	mov	x0, x20
  40a00c:	bl	4018d0 <strlen@plt>
  40a010:	add	x8, x20, x0
  40a014:	str	x8, [x19]
  40a018:	mov	w27, #0x3f                  	// #63
  40a01c:	b	409b58 <feof@plt+0x7eb8>
  40a020:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a024:	ldr	x0, [x8, #3752]
  40a028:	ldr	x2, [x20]
  40a02c:	ldr	x3, [sp, #56]
  40a030:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a034:	add	x1, x1, #0xcda
  40a038:	bl	4018e0 <fprintf@plt>
  40a03c:	ldr	x25, [x19, #32]
  40a040:	ldr	w23, [x19]
  40a044:	b	409b8c <feof@plt+0x7eec>
  40a048:	add	w8, w23, #0x1
  40a04c:	str	w8, [x19]
  40a050:	ldr	x8, [x20, w23, sxtw #3]
  40a054:	str	x8, [x19, #16]
  40a058:	b	409d70 <feof@plt+0x80d0>
  40a05c:	ldr	x8, [sp, #56]
  40a060:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a064:	add	x1, x1, #0xd98
  40a068:	mov	x4, x25
  40a06c:	ldrb	w3, [x8]
  40a070:	bl	4018e0 <fprintf@plt>
  40a074:	b	409c1c <feof@plt+0x7f7c>
  40a078:	cbnz	w9, 40a1a0 <feof@plt+0x8500>
  40a07c:	mov	x0, x21
  40a080:	bl	4018d0 <strlen@plt>
  40a084:	add	x8, x21, x0
  40a088:	str	x8, [x22]
  40a08c:	ldrb	w8, [x24]
  40a090:	mov	w9, #0x3f                  	// #63
  40a094:	cmp	w8, #0x3a
  40a098:	csel	w27, w8, w9, eq  // eq = none
  40a09c:	b	409b58 <feof@plt+0x7eb8>
  40a0a0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a0a4:	ldr	x0, [x8, #3752]
  40a0a8:	ldur	w8, [x29, #-44]
  40a0ac:	ldr	x2, [x20]
  40a0b0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a0b4:	add	x1, x1, #0xe13
  40a0b8:	ldr	x3, [x20, w8, sxtw #3]
  40a0bc:	bl	4018e0 <fprintf@plt>
  40a0c0:	ldr	x20, [x19, #32]
  40a0c4:	ldr	w21, [x19]
  40a0c8:	b	409e78 <feof@plt+0x81d8>
  40a0cc:	ldr	x10, [sp, #56]
  40a0d0:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a0d4:	ldr	x0, [x9, #3752]
  40a0d8:	ldr	x2, [x20]
  40a0dc:	ldrb	w8, [x10, #1]
  40a0e0:	cmp	w8, #0x2d
  40a0e4:	b.ne	40a11c <feof@plt+0x847c>  // b.any
  40a0e8:	ldr	x3, [x28]
  40a0ec:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a0f0:	add	x1, x1, #0xcf8
  40a0f4:	bl	4018e0 <fprintf@plt>
  40a0f8:	b	409d80 <feof@plt+0x80e0>
  40a0fc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a100:	ldr	x0, [x8, #3752]
  40a104:	ldr	x2, [x20]
  40a108:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a10c:	add	x1, x1, #0xdec
  40a110:	mov	w3, w27
  40a114:	bl	4018e0 <fprintf@plt>
  40a118:	b	409d08 <feof@plt+0x8068>
  40a11c:	ldrb	w3, [x10]
  40a120:	ldr	x4, [x28]
  40a124:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a128:	add	x1, x1, #0xd25
  40a12c:	bl	4018e0 <fprintf@plt>
  40a130:	b	409d80 <feof@plt+0x80e0>
  40a134:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a138:	ldr	x0, [x8, #3752]
  40a13c:	ldr	x2, [x20]
  40a140:	ldr	x3, [sp, #56]
  40a144:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a148:	add	x1, x1, #0xd52
  40a14c:	bl	4018e0 <fprintf@plt>
  40a150:	ldr	x25, [x22]
  40a154:	b	409fb8 <feof@plt+0x8318>
  40a158:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a15c:	ldr	x2, [x20]
  40a160:	ldr	x0, [x8, #3752]
  40a164:	ldr	x3, [x23]
  40a168:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a16c:	add	x1, x1, #0xe34
  40a170:	bl	4018e0 <fprintf@plt>
  40a174:	ldr	x8, [x19]
  40a178:	stur	x8, [x29, #-8]
  40a17c:	b	40a004 <feof@plt+0x8364>
  40a180:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a184:	ldr	x0, [x8, #3752]
  40a188:	ldr	x2, [x20]
  40a18c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a190:	add	x1, x1, #0xdec
  40a194:	mov	w3, w27
  40a198:	bl	4018e0 <fprintf@plt>
  40a19c:	b	409f38 <feof@plt+0x8298>
  40a1a0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a1a4:	add	x9, x20, w10, sxtw #3
  40a1a8:	ldr	x2, [x20]
  40a1ac:	ldr	x0, [x8, #3752]
  40a1b0:	ldur	x3, [x9, #-8]
  40a1b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a1b8:	add	x1, x1, #0xd52
  40a1bc:	bl	4018e0 <fprintf@plt>
  40a1c0:	ldr	x21, [x22]
  40a1c4:	b	40a07c <feof@plt+0x83dc>
  40a1c8:	stp	x29, x30, [sp, #-32]!
  40a1cc:	stp	x20, x19, [sp, #16]
  40a1d0:	adrp	x20, 422000 <_Znam@GLIBCXX_3.4>
  40a1d4:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  40a1d8:	ldr	w9, [x20, #628]
  40a1dc:	ldr	w8, [x8, #632]
  40a1e0:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  40a1e4:	add	x19, x19, #0x18
  40a1e8:	mov	x7, x19
  40a1ec:	mov	x29, sp
  40a1f0:	stp	w9, w8, [x19]
  40a1f4:	bl	409460 <feof@plt+0x77c0>
  40a1f8:	ldr	w8, [x19]
  40a1fc:	ldr	x9, [x19, #16]
  40a200:	ldr	w11, [x19, #8]
  40a204:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x1158>
  40a208:	str	w8, [x20, #628]
  40a20c:	ldp	x20, x19, [sp, #16]
  40a210:	adrp	x12, 422000 <_Znam@GLIBCXX_3.4>
  40a214:	str	x9, [x10, #4056]
  40a218:	str	w11, [x12, #636]
  40a21c:	ldp	x29, x30, [sp], #32
  40a220:	ret
  40a224:	stp	x29, x30, [sp, #-32]!
  40a228:	stp	x20, x19, [sp, #16]
  40a22c:	adrp	x20, 422000 <_Znam@GLIBCXX_3.4>
  40a230:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  40a234:	ldr	w9, [x20, #628]
  40a238:	ldr	w8, [x8, #632]
  40a23c:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  40a240:	add	x19, x19, #0x18
  40a244:	mov	w6, #0x1                   	// #1
  40a248:	mov	x3, xzr
  40a24c:	mov	x4, xzr
  40a250:	mov	w5, wzr
  40a254:	mov	x7, x19
  40a258:	mov	x29, sp
  40a25c:	stp	w9, w8, [x19]
  40a260:	bl	409460 <feof@plt+0x77c0>
  40a264:	ldr	w8, [x19]
  40a268:	ldr	x9, [x19, #16]
  40a26c:	ldr	w11, [x19, #8]
  40a270:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x1158>
  40a274:	str	w8, [x20, #628]
  40a278:	ldp	x20, x19, [sp, #16]
  40a27c:	adrp	x12, 422000 <_Znam@GLIBCXX_3.4>
  40a280:	str	x9, [x10, #4056]
  40a284:	str	w11, [x12, #636]
  40a288:	ldp	x29, x30, [sp], #32
  40a28c:	ret
  40a290:	mov	w5, wzr
  40a294:	mov	w6, wzr
  40a298:	b	40a1c8 <feof@plt+0x8528>
  40a29c:	mov	x7, x5
  40a2a0:	mov	w5, wzr
  40a2a4:	mov	w6, wzr
  40a2a8:	b	409460 <feof@plt+0x77c0>
  40a2ac:	mov	w5, #0x1                   	// #1
  40a2b0:	mov	w6, wzr
  40a2b4:	b	40a1c8 <feof@plt+0x8528>
  40a2b8:	mov	x7, x5
  40a2bc:	mov	w5, #0x1                   	// #1
  40a2c0:	mov	w6, wzr
  40a2c4:	b	409460 <feof@plt+0x77c0>
  40a2c8:	stp	xzr, xzr, [x0]
  40a2cc:	ret
  40a2d0:	stp	x29, x30, [sp, #-32]!
  40a2d4:	str	x19, [sp, #16]
  40a2d8:	mov	x29, sp
  40a2dc:	mov	w8, #0x11                  	// #17
  40a2e0:	mov	x19, x0
  40a2e4:	str	w8, [x0, #8]
  40a2e8:	mov	w0, #0x110                 	// #272
  40a2ec:	bl	401840 <_Znam@plt>
  40a2f0:	movi	v0.2d, #0x0
  40a2f4:	stp	q0, q0, [x0]
  40a2f8:	stp	q0, q0, [x0, #32]
  40a2fc:	stp	q0, q0, [x0, #64]
  40a300:	stp	q0, q0, [x0, #96]
  40a304:	stp	q0, q0, [x0, #128]
  40a308:	stp	q0, q0, [x0, #160]
  40a30c:	stp	q0, q0, [x0, #192]
  40a310:	stp	q0, q0, [x0, #224]
  40a314:	str	q0, [x0, #256]
  40a318:	str	x0, [x19]
  40a31c:	str	wzr, [x19, #12]
  40a320:	ldr	x19, [sp, #16]
  40a324:	ldp	x29, x30, [sp], #32
  40a328:	ret
  40a32c:	stp	x29, x30, [sp, #-48]!
  40a330:	stp	x20, x19, [sp, #32]
  40a334:	mov	x19, x0
  40a338:	ldr	w8, [x0, #8]
  40a33c:	ldr	x0, [x0]
  40a340:	str	x21, [sp, #16]
  40a344:	mov	x29, sp
  40a348:	cbz	w8, 40a374 <feof@plt+0x86d4>
  40a34c:	mov	x20, xzr
  40a350:	mov	x21, xzr
  40a354:	ldr	x0, [x0, x20]
  40a358:	bl	401960 <free@plt>
  40a35c:	ldr	w8, [x19, #8]
  40a360:	ldr	x0, [x19]
  40a364:	add	x21, x21, #0x1
  40a368:	add	x20, x20, #0x10
  40a36c:	cmp	x21, x8
  40a370:	b.cc	40a354 <feof@plt+0x86b4>  // b.lo, b.ul, b.last
  40a374:	cbz	x0, 40a388 <feof@plt+0x86e8>
  40a378:	ldp	x20, x19, [sp, #32]
  40a37c:	ldr	x21, [sp, #16]
  40a380:	ldp	x29, x30, [sp], #48
  40a384:	b	401b10 <_ZdaPv@plt>
  40a388:	ldp	x20, x19, [sp, #32]
  40a38c:	ldr	x21, [sp, #16]
  40a390:	ldp	x29, x30, [sp], #48
  40a394:	ret
  40a398:	stp	x29, x30, [sp, #-96]!
  40a39c:	stp	x28, x27, [sp, #16]
  40a3a0:	stp	x26, x25, [sp, #32]
  40a3a4:	stp	x24, x23, [sp, #48]
  40a3a8:	stp	x22, x21, [sp, #64]
  40a3ac:	stp	x20, x19, [sp, #80]
  40a3b0:	mov	x29, sp
  40a3b4:	mov	x19, x2
  40a3b8:	mov	x21, x1
  40a3bc:	mov	x20, x0
  40a3c0:	cbnz	x1, 40a3d4 <feof@plt+0x8734>
  40a3c4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a3c8:	add	x1, x1, #0xe72
  40a3cc:	mov	w0, #0x1f                  	// #31
  40a3d0:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40a3d4:	mov	x0, x21
  40a3d8:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40a3dc:	ldr	w24, [x20, #8]
  40a3e0:	ldr	x22, [x20]
  40a3e4:	mov	x23, x0
  40a3e8:	udiv	x8, x0, x24
  40a3ec:	msub	x27, x8, x24, x0
  40a3f0:	lsl	x8, x27, #4
  40a3f4:	ldr	x25, [x22, x8]
  40a3f8:	cbz	x25, 40a444 <feof@plt+0x87a4>
  40a3fc:	mov	x0, x25
  40a400:	mov	x1, x21
  40a404:	bl	401bb0 <strcmp@plt>
  40a408:	cbz	w0, 40a438 <feof@plt+0x8798>
  40a40c:	cmp	w27, #0x0
  40a410:	csel	w8, w24, w27, eq  // eq = none
  40a414:	sub	w27, w8, #0x1
  40a418:	lsl	x8, x27, #4
  40a41c:	ldr	x25, [x22, x8]
  40a420:	cbz	x25, 40a444 <feof@plt+0x87a4>
  40a424:	mov	x0, x25
  40a428:	mov	x1, x21
  40a42c:	bl	401bb0 <strcmp@plt>
  40a430:	cbnz	w0, 40a40c <feof@plt+0x876c>
  40a434:	mov	w27, w27
  40a438:	add	x8, x22, x27, lsl #4
  40a43c:	str	x19, [x8, #8]
  40a440:	b	40a590 <feof@plt+0x88f0>
  40a444:	cbz	x19, 40a518 <feof@plt+0x8878>
  40a448:	ldr	w8, [x20, #12]
  40a44c:	cmp	w24, w8, lsl #2
  40a450:	b.hi	40a55c <feof@plt+0x88bc>  // b.pmore
  40a454:	mov	w0, w24
  40a458:	bl	40bdd0 <_ZdlPvm@@Base+0x428>
  40a45c:	mov	w28, w0
  40a460:	lsl	x27, x28, #4
  40a464:	mov	w25, w0
  40a468:	str	w0, [x20, #8]
  40a46c:	mov	x0, x27
  40a470:	bl	401840 <_Znam@plt>
  40a474:	mov	x26, x0
  40a478:	cbz	w25, 40a48c <feof@plt+0x87ec>
  40a47c:	mov	x0, x26
  40a480:	mov	w1, wzr
  40a484:	mov	x2, x27
  40a488:	bl	401970 <memset@plt>
  40a48c:	str	x26, [x20]
  40a490:	cbz	w24, 40a52c <feof@plt+0x888c>
  40a494:	mov	x25, xzr
  40a498:	b	40a4ac <feof@plt+0x880c>
  40a49c:	bl	401960 <free@plt>
  40a4a0:	add	x25, x25, #0x1
  40a4a4:	cmp	x25, x24
  40a4a8:	b.eq	40a520 <feof@plt+0x8880>  // b.none
  40a4ac:	add	x26, x22, x25, lsl #4
  40a4b0:	ldr	x0, [x26]
  40a4b4:	cbz	x0, 40a4a0 <feof@plt+0x8800>
  40a4b8:	mov	x27, x26
  40a4bc:	ldr	x8, [x27, #8]!
  40a4c0:	cbz	x8, 40a49c <feof@plt+0x87fc>
  40a4c4:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40a4c8:	ldr	w10, [x20, #8]
  40a4cc:	ldr	x8, [x20]
  40a4d0:	udiv	x9, x0, x10
  40a4d4:	msub	x9, x9, x10, x0
  40a4d8:	add	x11, x8, x9, lsl #4
  40a4dc:	ldr	x12, [x11]
  40a4e0:	cbz	x12, 40a500 <feof@plt+0x8860>
  40a4e4:	cmp	w9, #0x0
  40a4e8:	csel	w9, w10, w9, eq  // eq = none
  40a4ec:	sub	w9, w9, #0x1
  40a4f0:	add	x11, x8, w9, uxtw #4
  40a4f4:	ldr	x12, [x11]
  40a4f8:	cbnz	x12, 40a4e4 <feof@plt+0x8844>
  40a4fc:	mov	w9, w9
  40a500:	ldr	x10, [x26]
  40a504:	add	x8, x8, x9, lsl #4
  40a508:	str	x10, [x11]
  40a50c:	ldr	x10, [x27]
  40a510:	str	x10, [x8, #8]
  40a514:	b	40a4a0 <feof@plt+0x8800>
  40a518:	mov	x25, xzr
  40a51c:	b	40a590 <feof@plt+0x88f0>
  40a520:	ldr	w28, [x20, #8]
  40a524:	ldr	x26, [x20]
  40a528:	mov	w25, w28
  40a52c:	udiv	x8, x23, x28
  40a530:	msub	x27, x8, x28, x23
  40a534:	lsl	x8, x27, #4
  40a538:	ldr	x8, [x26, x8]
  40a53c:	cbz	x8, 40a550 <feof@plt+0x88b0>
  40a540:	cmp	w27, #0x0
  40a544:	csel	w8, w25, w27, eq  // eq = none
  40a548:	sub	w27, w8, #0x1
  40a54c:	b	40a534 <feof@plt+0x8894>
  40a550:	cbz	x22, 40a55c <feof@plt+0x88bc>
  40a554:	mov	x0, x22
  40a558:	bl	401b10 <_ZdaPv@plt>
  40a55c:	mov	x0, x21
  40a560:	bl	4018d0 <strlen@plt>
  40a564:	add	x0, x0, #0x1
  40a568:	bl	401bd0 <malloc@plt>
  40a56c:	mov	x1, x21
  40a570:	mov	x25, x0
  40a574:	bl	4019e0 <strcpy@plt>
  40a578:	ldr	x8, [x20]
  40a57c:	add	x8, x8, w27, uxtw #4
  40a580:	stp	x0, x19, [x8]
  40a584:	ldr	w8, [x20, #12]
  40a588:	add	w8, w8, #0x1
  40a58c:	str	w8, [x20, #12]
  40a590:	mov	x0, x25
  40a594:	ldp	x20, x19, [sp, #80]
  40a598:	ldp	x22, x21, [sp, #64]
  40a59c:	ldp	x24, x23, [sp, #48]
  40a5a0:	ldp	x26, x25, [sp, #32]
  40a5a4:	ldp	x28, x27, [sp, #16]
  40a5a8:	ldp	x29, x30, [sp], #96
  40a5ac:	ret
  40a5b0:	stp	x29, x30, [sp, #-48]!
  40a5b4:	stp	x22, x21, [sp, #16]
  40a5b8:	stp	x20, x19, [sp, #32]
  40a5bc:	mov	x29, sp
  40a5c0:	mov	x19, x1
  40a5c4:	mov	x20, x0
  40a5c8:	cbnz	x1, 40a5dc <feof@plt+0x893c>
  40a5cc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a5d0:	add	x1, x1, #0xe72
  40a5d4:	mov	w0, #0x1f                  	// #31
  40a5d8:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40a5dc:	mov	x0, x19
  40a5e0:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40a5e4:	ldr	w22, [x20, #8]
  40a5e8:	ldr	x20, [x20]
  40a5ec:	udiv	x8, x0, x22
  40a5f0:	msub	x21, x8, x22, x0
  40a5f4:	lsl	x8, x21, #4
  40a5f8:	ldr	x0, [x20, x8]
  40a5fc:	cbz	x0, 40a63c <feof@plt+0x899c>
  40a600:	mov	x1, x19
  40a604:	bl	401bb0 <strcmp@plt>
  40a608:	cbz	w0, 40a634 <feof@plt+0x8994>
  40a60c:	cmp	w21, #0x0
  40a610:	csel	w8, w22, w21, eq  // eq = none
  40a614:	sub	w21, w8, #0x1
  40a618:	lsl	x8, x21, #4
  40a61c:	ldr	x0, [x20, x8]
  40a620:	cbz	x0, 40a63c <feof@plt+0x899c>
  40a624:	mov	x1, x19
  40a628:	bl	401bb0 <strcmp@plt>
  40a62c:	cbnz	w0, 40a60c <feof@plt+0x896c>
  40a630:	mov	w21, w21
  40a634:	add	x8, x20, x21, lsl #4
  40a638:	ldr	x0, [x8, #8]
  40a63c:	ldp	x20, x19, [sp, #32]
  40a640:	ldp	x22, x21, [sp, #16]
  40a644:	ldp	x29, x30, [sp], #48
  40a648:	ret
  40a64c:	stp	x29, x30, [sp, #-80]!
  40a650:	str	x25, [sp, #16]
  40a654:	stp	x24, x23, [sp, #32]
  40a658:	stp	x22, x21, [sp, #48]
  40a65c:	stp	x20, x19, [sp, #64]
  40a660:	mov	x29, sp
  40a664:	ldr	x21, [x1]
  40a668:	mov	x19, x1
  40a66c:	mov	x20, x0
  40a670:	cbnz	x21, 40a684 <feof@plt+0x89e4>
  40a674:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a678:	add	x1, x1, #0xe72
  40a67c:	mov	w0, #0x1f                  	// #31
  40a680:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40a684:	mov	x0, x21
  40a688:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40a68c:	ldr	w24, [x20, #8]
  40a690:	ldr	x25, [x20]
  40a694:	udiv	x8, x0, x24
  40a698:	msub	x23, x8, x24, x0
  40a69c:	lsl	x8, x23, #4
  40a6a0:	ldr	x22, [x25, x8]
  40a6a4:	cbz	x22, 40a6f8 <feof@plt+0x8a58>
  40a6a8:	mov	x0, x22
  40a6ac:	mov	x1, x21
  40a6b0:	bl	401bb0 <strcmp@plt>
  40a6b4:	cbz	w0, 40a6e4 <feof@plt+0x8a44>
  40a6b8:	cmp	w23, #0x0
  40a6bc:	csel	w8, w24, w23, eq  // eq = none
  40a6c0:	sub	w23, w8, #0x1
  40a6c4:	lsl	x8, x23, #4
  40a6c8:	ldr	x22, [x25, x8]
  40a6cc:	cbz	x22, 40a6f8 <feof@plt+0x8a58>
  40a6d0:	mov	x0, x22
  40a6d4:	mov	x1, x21
  40a6d8:	bl	401bb0 <strcmp@plt>
  40a6dc:	cbnz	w0, 40a6b8 <feof@plt+0x8a18>
  40a6e0:	mov	w23, w23
  40a6e4:	str	x22, [x19]
  40a6e8:	ldr	x8, [x20]
  40a6ec:	add	x8, x8, x23, lsl #4
  40a6f0:	ldr	x0, [x8, #8]
  40a6f4:	b	40a6fc <feof@plt+0x8a5c>
  40a6f8:	mov	x0, xzr
  40a6fc:	ldp	x20, x19, [sp, #64]
  40a700:	ldp	x22, x21, [sp, #48]
  40a704:	ldp	x24, x23, [sp, #32]
  40a708:	ldr	x25, [sp, #16]
  40a70c:	ldp	x29, x30, [sp], #80
  40a710:	ret
  40a714:	str	x1, [x0]
  40a718:	str	wzr, [x0, #8]
  40a71c:	ret
  40a720:	ldr	x10, [x0]
  40a724:	ldr	w8, [x0, #8]
  40a728:	ldr	w9, [x10, #8]
  40a72c:	cmp	w8, w9
  40a730:	b.cs	40a758 <feof@plt+0x8ab8>  // b.hs, b.nlast
  40a734:	ldr	x10, [x10]
  40a738:	add	x11, x10, x8, lsl #4
  40a73c:	ldr	x12, [x11]
  40a740:	cbnz	x12, 40a760 <feof@plt+0x8ac0>
  40a744:	add	x8, x8, #0x1
  40a748:	cmp	w9, w8
  40a74c:	add	x11, x11, #0x10
  40a750:	str	w8, [x0, #8]
  40a754:	b.ne	40a73c <feof@plt+0x8a9c>  // b.any
  40a758:	mov	w0, wzr
  40a75c:	ret
  40a760:	str	x12, [x1]
  40a764:	add	x9, x10, w8, uxtw #4
  40a768:	ldr	x9, [x9, #8]
  40a76c:	add	w8, w8, #0x1
  40a770:	str	x9, [x2]
  40a774:	str	w8, [x0, #8]
  40a778:	mov	w0, #0x1                   	// #1
  40a77c:	ret
  40a780:	stp	x29, x30, [sp, #-48]!
  40a784:	str	x21, [sp, #16]
  40a788:	stp	x20, x19, [sp, #32]
  40a78c:	mov	x29, sp
  40a790:	adrp	x21, 422000 <_Znam@GLIBCXX_3.4>
  40a794:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  40a798:	mov	x20, #0xffffffffffffe500    	// #-6912
  40a79c:	add	x21, x21, #0x280
  40a7a0:	add	x19, x19, #0x50
  40a7a4:	mov	w0, #0x8                   	// #8
  40a7a8:	bl	401840 <_Znam@plt>
  40a7ac:	add	x8, x21, x20
  40a7b0:	ldr	x9, [x8, #6920]
  40a7b4:	ldr	x1, [x8, #6912]
  40a7b8:	mov	x2, x0
  40a7bc:	str	x9, [x0]
  40a7c0:	mov	x0, x19
  40a7c4:	bl	40a398 <feof@plt+0x86f8>
  40a7c8:	adds	x20, x20, #0x10
  40a7cc:	b.ne	40a7a4 <feof@plt+0x8b04>  // b.any
  40a7d0:	ldp	x20, x19, [sp, #32]
  40a7d4:	ldr	x21, [sp, #16]
  40a7d8:	ldp	x29, x30, [sp], #48
  40a7dc:	ret
  40a7e0:	stp	x29, x30, [sp, #-48]!
  40a7e4:	stp	x22, x21, [sp, #16]
  40a7e8:	stp	x20, x19, [sp, #32]
  40a7ec:	mov	x29, sp
  40a7f0:	mov	x19, x0
  40a7f4:	cbnz	x0, 40a808 <feof@plt+0x8b68>
  40a7f8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40a7fc:	add	x1, x1, #0xe72
  40a800:	mov	w0, #0x1f                  	// #31
  40a804:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40a808:	mov	x0, x19
  40a80c:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40a810:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40a814:	add	x8, x8, #0x50
  40a818:	ldr	w22, [x8, #8]
  40a81c:	ldr	x20, [x8]
  40a820:	udiv	x8, x0, x22
  40a824:	msub	x21, x8, x22, x0
  40a828:	lsl	x8, x21, #4
  40a82c:	ldr	x0, [x20, x8]
  40a830:	cbz	x0, 40a880 <feof@plt+0x8be0>
  40a834:	mov	x1, x19
  40a838:	bl	401bb0 <strcmp@plt>
  40a83c:	cbz	w0, 40a868 <feof@plt+0x8bc8>
  40a840:	cmp	w21, #0x0
  40a844:	csel	w8, w22, w21, eq  // eq = none
  40a848:	sub	w21, w8, #0x1
  40a84c:	lsl	x8, x21, #4
  40a850:	ldr	x0, [x20, x8]
  40a854:	cbz	x0, 40a880 <feof@plt+0x8be0>
  40a858:	mov	x1, x19
  40a85c:	bl	401bb0 <strcmp@plt>
  40a860:	cbnz	w0, 40a840 <feof@plt+0x8ba0>
  40a864:	mov	w21, w21
  40a868:	add	x8, x20, x21, lsl #4
  40a86c:	ldr	x8, [x8, #8]
  40a870:	cbz	x8, 40a87c <feof@plt+0x8bdc>
  40a874:	ldr	x0, [x8]
  40a878:	b	40a880 <feof@plt+0x8be0>
  40a87c:	mov	x0, xzr
  40a880:	ldp	x20, x19, [sp, #32]
  40a884:	ldp	x22, x21, [sp, #16]
  40a888:	ldp	x29, x30, [sp], #48
  40a88c:	ret
  40a890:	mov	w8, w0
  40a894:	tbnz	w0, #31, 40a8dc <feof@plt+0x8c3c>
  40a898:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40a89c:	mov	w9, #0x6667                	// #26215
  40a8a0:	add	x0, x0, #0x74
  40a8a4:	movk	w9, #0x6666, lsl #16
  40a8a8:	mov	w10, #0xa                   	// #10
  40a8ac:	smull	x11, w8, w9
  40a8b0:	lsr	x13, x11, #63
  40a8b4:	asr	x11, x11, #34
  40a8b8:	add	w11, w11, w13
  40a8bc:	add	w12, w8, #0x9
  40a8c0:	msub	w8, w11, w10, w8
  40a8c4:	add	w8, w8, #0x30
  40a8c8:	cmp	w12, #0x12
  40a8cc:	strb	w8, [x0, #-1]!
  40a8d0:	mov	w8, w11
  40a8d4:	b.hi	40a8ac <feof@plt+0x8c0c>  // b.pmore
  40a8d8:	ret
  40a8dc:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40a8e0:	mov	w9, #0x6667                	// #26215
  40a8e4:	add	x0, x0, #0x73
  40a8e8:	movk	w9, #0x6666, lsl #16
  40a8ec:	mov	w10, #0xa                   	// #10
  40a8f0:	smull	x11, w8, w9
  40a8f4:	lsr	x13, x11, #63
  40a8f8:	asr	x11, x11, #34
  40a8fc:	neg	w12, w8
  40a900:	add	w11, w11, w13
  40a904:	madd	w12, w11, w10, w12
  40a908:	add	w8, w8, #0x9
  40a90c:	add	w12, w12, #0x30
  40a910:	cmp	w8, #0x12
  40a914:	strb	w12, [x0], #-1
  40a918:	mov	w8, w11
  40a91c:	b.hi	40a8f0 <feof@plt+0x8c50>  // b.pmore
  40a920:	mov	w8, #0x2d                  	// #45
  40a924:	strb	w8, [x0]
  40a928:	ret
  40a92c:	mov	w8, w0
  40a930:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40a934:	mov	w9, #0xcccd                	// #52429
  40a938:	add	x0, x0, #0x89
  40a93c:	movk	w9, #0xcccc, lsl #16
  40a940:	mov	w10, #0xa                   	// #10
  40a944:	umull	x11, w8, w9
  40a948:	lsr	x11, x11, #35
  40a94c:	msub	w12, w11, w10, w8
  40a950:	orr	w12, w12, #0x30
  40a954:	cmp	w8, #0x9
  40a958:	strb	w12, [x0, #-1]!
  40a95c:	mov	w8, w11
  40a960:	b.hi	40a944 <feof@plt+0x8ca4>  // b.pmore
  40a964:	ret
  40a968:	stp	xzr, xzr, [x0]
  40a96c:	ret
  40a970:	stp	x29, x30, [sp, #-32]!
  40a974:	str	x19, [sp, #16]
  40a978:	mov	x29, sp
  40a97c:	mov	w8, #0x11                  	// #17
  40a980:	mov	x19, x0
  40a984:	str	w8, [x0, #8]
  40a988:	mov	w0, #0x110                 	// #272
  40a98c:	bl	401840 <_Znam@plt>
  40a990:	movi	v0.2d, #0x0
  40a994:	stp	q0, q0, [x0]
  40a998:	stp	q0, q0, [x0, #32]
  40a99c:	stp	q0, q0, [x0, #64]
  40a9a0:	stp	q0, q0, [x0, #96]
  40a9a4:	stp	q0, q0, [x0, #128]
  40a9a8:	stp	q0, q0, [x0, #160]
  40a9ac:	stp	q0, q0, [x0, #192]
  40a9b0:	stp	q0, q0, [x0, #224]
  40a9b4:	str	q0, [x0, #256]
  40a9b8:	str	x0, [x19]
  40a9bc:	str	wzr, [x19, #12]
  40a9c0:	ldr	x19, [sp, #16]
  40a9c4:	ldp	x29, x30, [sp], #32
  40a9c8:	ret
  40a9cc:	stp	x29, x30, [sp, #-48]!
  40a9d0:	stp	x20, x19, [sp, #32]
  40a9d4:	mov	x19, x0
  40a9d8:	ldr	w8, [x0, #8]
  40a9dc:	ldr	x0, [x0]
  40a9e0:	str	x21, [sp, #16]
  40a9e4:	mov	x29, sp
  40a9e8:	cbz	w8, 40aa14 <feof@plt+0x8d74>
  40a9ec:	mov	x20, xzr
  40a9f0:	mov	x21, xzr
  40a9f4:	ldr	x0, [x0, x20]
  40a9f8:	bl	401960 <free@plt>
  40a9fc:	ldr	w8, [x19, #8]
  40aa00:	ldr	x0, [x19]
  40aa04:	add	x21, x21, #0x1
  40aa08:	add	x20, x20, #0x10
  40aa0c:	cmp	x21, x8
  40aa10:	b.cc	40a9f4 <feof@plt+0x8d54>  // b.lo, b.ul, b.last
  40aa14:	cbz	x0, 40aa28 <feof@plt+0x8d88>
  40aa18:	ldp	x20, x19, [sp, #32]
  40aa1c:	ldr	x21, [sp, #16]
  40aa20:	ldp	x29, x30, [sp], #48
  40aa24:	b	401b10 <_ZdaPv@plt>
  40aa28:	ldp	x20, x19, [sp, #32]
  40aa2c:	ldr	x21, [sp, #16]
  40aa30:	ldp	x29, x30, [sp], #48
  40aa34:	ret
  40aa38:	stp	x29, x30, [sp, #-96]!
  40aa3c:	stp	x28, x27, [sp, #16]
  40aa40:	stp	x26, x25, [sp, #32]
  40aa44:	stp	x24, x23, [sp, #48]
  40aa48:	stp	x22, x21, [sp, #64]
  40aa4c:	stp	x20, x19, [sp, #80]
  40aa50:	mov	x29, sp
  40aa54:	mov	x19, x2
  40aa58:	mov	x21, x1
  40aa5c:	mov	x20, x0
  40aa60:	cbnz	x1, 40aa74 <feof@plt+0x8dd4>
  40aa64:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40aa68:	add	x1, x1, #0xadf
  40aa6c:	mov	w0, #0x28                  	// #40
  40aa70:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40aa74:	mov	x0, x21
  40aa78:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40aa7c:	ldr	w24, [x20, #8]
  40aa80:	ldr	x22, [x20]
  40aa84:	mov	x23, x0
  40aa88:	udiv	x8, x0, x24
  40aa8c:	msub	x27, x8, x24, x0
  40aa90:	lsl	x8, x27, #4
  40aa94:	ldr	x25, [x22, x8]
  40aa98:	cbz	x25, 40aae4 <feof@plt+0x8e44>
  40aa9c:	mov	x0, x25
  40aaa0:	mov	x1, x21
  40aaa4:	bl	401bb0 <strcmp@plt>
  40aaa8:	cbz	w0, 40aad8 <feof@plt+0x8e38>
  40aaac:	cmp	w27, #0x0
  40aab0:	csel	w8, w24, w27, eq  // eq = none
  40aab4:	sub	w27, w8, #0x1
  40aab8:	lsl	x8, x27, #4
  40aabc:	ldr	x25, [x22, x8]
  40aac0:	cbz	x25, 40aae4 <feof@plt+0x8e44>
  40aac4:	mov	x0, x25
  40aac8:	mov	x1, x21
  40aacc:	bl	401bb0 <strcmp@plt>
  40aad0:	cbnz	w0, 40aaac <feof@plt+0x8e0c>
  40aad4:	mov	w27, w27
  40aad8:	add	x8, x22, x27, lsl #4
  40aadc:	str	x19, [x8, #8]
  40aae0:	b	40ac30 <feof@plt+0x8f90>
  40aae4:	cbz	x19, 40abb8 <feof@plt+0x8f18>
  40aae8:	ldr	w8, [x20, #12]
  40aaec:	cmp	w24, w8, lsl #2
  40aaf0:	b.hi	40abfc <feof@plt+0x8f5c>  // b.pmore
  40aaf4:	mov	w0, w24
  40aaf8:	bl	40bdd0 <_ZdlPvm@@Base+0x428>
  40aafc:	mov	w28, w0
  40ab00:	lsl	x27, x28, #4
  40ab04:	mov	w25, w0
  40ab08:	str	w0, [x20, #8]
  40ab0c:	mov	x0, x27
  40ab10:	bl	401840 <_Znam@plt>
  40ab14:	mov	x26, x0
  40ab18:	cbz	w25, 40ab2c <feof@plt+0x8e8c>
  40ab1c:	mov	x0, x26
  40ab20:	mov	w1, wzr
  40ab24:	mov	x2, x27
  40ab28:	bl	401970 <memset@plt>
  40ab2c:	str	x26, [x20]
  40ab30:	cbz	w24, 40abcc <feof@plt+0x8f2c>
  40ab34:	mov	x25, xzr
  40ab38:	b	40ab4c <feof@plt+0x8eac>
  40ab3c:	bl	401960 <free@plt>
  40ab40:	add	x25, x25, #0x1
  40ab44:	cmp	x25, x24
  40ab48:	b.eq	40abc0 <feof@plt+0x8f20>  // b.none
  40ab4c:	add	x26, x22, x25, lsl #4
  40ab50:	ldr	x0, [x26]
  40ab54:	cbz	x0, 40ab40 <feof@plt+0x8ea0>
  40ab58:	mov	x27, x26
  40ab5c:	ldr	x8, [x27, #8]!
  40ab60:	cbz	x8, 40ab3c <feof@plt+0x8e9c>
  40ab64:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40ab68:	ldr	w10, [x20, #8]
  40ab6c:	ldr	x8, [x20]
  40ab70:	udiv	x9, x0, x10
  40ab74:	msub	x9, x9, x10, x0
  40ab78:	add	x11, x8, x9, lsl #4
  40ab7c:	ldr	x12, [x11]
  40ab80:	cbz	x12, 40aba0 <feof@plt+0x8f00>
  40ab84:	cmp	w9, #0x0
  40ab88:	csel	w9, w10, w9, eq  // eq = none
  40ab8c:	sub	w9, w9, #0x1
  40ab90:	add	x11, x8, w9, uxtw #4
  40ab94:	ldr	x12, [x11]
  40ab98:	cbnz	x12, 40ab84 <feof@plt+0x8ee4>
  40ab9c:	mov	w9, w9
  40aba0:	ldr	x10, [x26]
  40aba4:	add	x8, x8, x9, lsl #4
  40aba8:	str	x10, [x11]
  40abac:	ldr	x10, [x27]
  40abb0:	str	x10, [x8, #8]
  40abb4:	b	40ab40 <feof@plt+0x8ea0>
  40abb8:	mov	x25, xzr
  40abbc:	b	40ac30 <feof@plt+0x8f90>
  40abc0:	ldr	w28, [x20, #8]
  40abc4:	ldr	x26, [x20]
  40abc8:	mov	w25, w28
  40abcc:	udiv	x8, x23, x28
  40abd0:	msub	x27, x8, x28, x23
  40abd4:	lsl	x8, x27, #4
  40abd8:	ldr	x8, [x26, x8]
  40abdc:	cbz	x8, 40abf0 <feof@plt+0x8f50>
  40abe0:	cmp	w27, #0x0
  40abe4:	csel	w8, w25, w27, eq  // eq = none
  40abe8:	sub	w27, w8, #0x1
  40abec:	b	40abd4 <feof@plt+0x8f34>
  40abf0:	cbz	x22, 40abfc <feof@plt+0x8f5c>
  40abf4:	mov	x0, x22
  40abf8:	bl	401b10 <_ZdaPv@plt>
  40abfc:	mov	x0, x21
  40ac00:	bl	4018d0 <strlen@plt>
  40ac04:	add	x0, x0, #0x1
  40ac08:	bl	401bd0 <malloc@plt>
  40ac0c:	mov	x1, x21
  40ac10:	mov	x25, x0
  40ac14:	bl	4019e0 <strcpy@plt>
  40ac18:	ldr	x8, [x20]
  40ac1c:	add	x8, x8, w27, uxtw #4
  40ac20:	stp	x0, x19, [x8]
  40ac24:	ldr	w8, [x20, #12]
  40ac28:	add	w8, w8, #0x1
  40ac2c:	str	w8, [x20, #12]
  40ac30:	mov	x0, x25
  40ac34:	ldp	x20, x19, [sp, #80]
  40ac38:	ldp	x22, x21, [sp, #64]
  40ac3c:	ldp	x24, x23, [sp, #48]
  40ac40:	ldp	x26, x25, [sp, #32]
  40ac44:	ldp	x28, x27, [sp, #16]
  40ac48:	ldp	x29, x30, [sp], #96
  40ac4c:	ret
  40ac50:	stp	x29, x30, [sp, #-48]!
  40ac54:	stp	x22, x21, [sp, #16]
  40ac58:	stp	x20, x19, [sp, #32]
  40ac5c:	mov	x29, sp
  40ac60:	mov	x19, x1
  40ac64:	mov	x20, x0
  40ac68:	cbnz	x1, 40ac7c <feof@plt+0x8fdc>
  40ac6c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40ac70:	add	x1, x1, #0xadf
  40ac74:	mov	w0, #0x28                  	// #40
  40ac78:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40ac7c:	mov	x0, x19
  40ac80:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40ac84:	ldr	w22, [x20, #8]
  40ac88:	ldr	x20, [x20]
  40ac8c:	udiv	x8, x0, x22
  40ac90:	msub	x21, x8, x22, x0
  40ac94:	lsl	x8, x21, #4
  40ac98:	ldr	x0, [x20, x8]
  40ac9c:	cbz	x0, 40acdc <feof@plt+0x903c>
  40aca0:	mov	x1, x19
  40aca4:	bl	401bb0 <strcmp@plt>
  40aca8:	cbz	w0, 40acd4 <feof@plt+0x9034>
  40acac:	cmp	w21, #0x0
  40acb0:	csel	w8, w22, w21, eq  // eq = none
  40acb4:	sub	w21, w8, #0x1
  40acb8:	lsl	x8, x21, #4
  40acbc:	ldr	x0, [x20, x8]
  40acc0:	cbz	x0, 40acdc <feof@plt+0x903c>
  40acc4:	mov	x1, x19
  40acc8:	bl	401bb0 <strcmp@plt>
  40accc:	cbnz	w0, 40acac <feof@plt+0x900c>
  40acd0:	mov	w21, w21
  40acd4:	add	x8, x20, x21, lsl #4
  40acd8:	ldr	x0, [x8, #8]
  40acdc:	ldp	x20, x19, [sp, #32]
  40ace0:	ldp	x22, x21, [sp, #16]
  40ace4:	ldp	x29, x30, [sp], #48
  40ace8:	ret
  40acec:	stp	x29, x30, [sp, #-80]!
  40acf0:	str	x25, [sp, #16]
  40acf4:	stp	x24, x23, [sp, #32]
  40acf8:	stp	x22, x21, [sp, #48]
  40acfc:	stp	x20, x19, [sp, #64]
  40ad00:	mov	x29, sp
  40ad04:	ldr	x21, [x1]
  40ad08:	mov	x19, x1
  40ad0c:	mov	x20, x0
  40ad10:	cbnz	x21, 40ad24 <feof@plt+0x9084>
  40ad14:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40ad18:	add	x1, x1, #0xadf
  40ad1c:	mov	w0, #0x28                  	// #40
  40ad20:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40ad24:	mov	x0, x21
  40ad28:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40ad2c:	ldr	w24, [x20, #8]
  40ad30:	ldr	x25, [x20]
  40ad34:	udiv	x8, x0, x24
  40ad38:	msub	x23, x8, x24, x0
  40ad3c:	lsl	x8, x23, #4
  40ad40:	ldr	x22, [x25, x8]
  40ad44:	cbz	x22, 40ad98 <feof@plt+0x90f8>
  40ad48:	mov	x0, x22
  40ad4c:	mov	x1, x21
  40ad50:	bl	401bb0 <strcmp@plt>
  40ad54:	cbz	w0, 40ad84 <feof@plt+0x90e4>
  40ad58:	cmp	w23, #0x0
  40ad5c:	csel	w8, w24, w23, eq  // eq = none
  40ad60:	sub	w23, w8, #0x1
  40ad64:	lsl	x8, x23, #4
  40ad68:	ldr	x22, [x25, x8]
  40ad6c:	cbz	x22, 40ad98 <feof@plt+0x90f8>
  40ad70:	mov	x0, x22
  40ad74:	mov	x1, x21
  40ad78:	bl	401bb0 <strcmp@plt>
  40ad7c:	cbnz	w0, 40ad58 <feof@plt+0x90b8>
  40ad80:	mov	w23, w23
  40ad84:	str	x22, [x19]
  40ad88:	ldr	x8, [x20]
  40ad8c:	add	x8, x8, x23, lsl #4
  40ad90:	ldr	x0, [x8, #8]
  40ad94:	b	40ad9c <feof@plt+0x90fc>
  40ad98:	mov	x0, xzr
  40ad9c:	ldp	x20, x19, [sp, #64]
  40ada0:	ldp	x22, x21, [sp, #48]
  40ada4:	ldp	x24, x23, [sp, #32]
  40ada8:	ldr	x25, [sp, #16]
  40adac:	ldp	x29, x30, [sp], #80
  40adb0:	ret
  40adb4:	str	x1, [x0]
  40adb8:	str	wzr, [x0, #8]
  40adbc:	ret
  40adc0:	ldr	x10, [x0]
  40adc4:	ldr	w8, [x0, #8]
  40adc8:	ldr	w9, [x10, #8]
  40adcc:	cmp	w8, w9
  40add0:	b.cs	40adf8 <feof@plt+0x9158>  // b.hs, b.nlast
  40add4:	ldr	x10, [x10]
  40add8:	add	x11, x10, x8, lsl #4
  40addc:	ldr	x12, [x11]
  40ade0:	cbnz	x12, 40ae00 <feof@plt+0x9160>
  40ade4:	add	x8, x8, #0x1
  40ade8:	cmp	w9, w8
  40adec:	add	x11, x11, #0x10
  40adf0:	str	w8, [x0, #8]
  40adf4:	b.ne	40addc <feof@plt+0x913c>  // b.any
  40adf8:	mov	w0, wzr
  40adfc:	ret
  40ae00:	str	x12, [x1]
  40ae04:	add	x9, x10, w8, uxtw #4
  40ae08:	ldr	x9, [x9, #8]
  40ae0c:	add	w8, w8, #0x1
  40ae10:	str	x9, [x2]
  40ae14:	str	w8, [x0, #8]
  40ae18:	mov	w0, #0x1                   	// #1
  40ae1c:	ret
  40ae20:	mov	w8, #0xffffffff            	// #-1
  40ae24:	str	w8, [x0]
  40ae28:	str	xzr, [x0, #8]
  40ae2c:	ret
  40ae30:	stp	x29, x30, [sp, #-32]!
  40ae34:	str	x19, [sp, #16]
  40ae38:	mov	x29, sp
  40ae3c:	mov	w8, #0x11                  	// #17
  40ae40:	mov	x19, x0
  40ae44:	str	w8, [x0, #8]
  40ae48:	mov	w0, #0x110                 	// #272
  40ae4c:	bl	401840 <_Znam@plt>
  40ae50:	mov	w8, #0xffffffff            	// #-1
  40ae54:	str	xzr, [x0, #8]
  40ae58:	str	xzr, [x0, #24]
  40ae5c:	str	xzr, [x0, #40]
  40ae60:	str	xzr, [x0, #56]
  40ae64:	str	xzr, [x0, #72]
  40ae68:	str	xzr, [x0, #88]
  40ae6c:	str	xzr, [x0, #104]
  40ae70:	str	xzr, [x0, #120]
  40ae74:	str	xzr, [x0, #136]
  40ae78:	str	xzr, [x0, #152]
  40ae7c:	str	xzr, [x0, #168]
  40ae80:	str	xzr, [x0, #184]
  40ae84:	str	xzr, [x0, #200]
  40ae88:	str	xzr, [x0, #216]
  40ae8c:	str	xzr, [x0, #232]
  40ae90:	str	xzr, [x0, #248]
  40ae94:	str	xzr, [x0, #264]
  40ae98:	str	w8, [x0]
  40ae9c:	str	w8, [x0, #16]
  40aea0:	str	w8, [x0, #32]
  40aea4:	str	w8, [x0, #48]
  40aea8:	str	w8, [x0, #64]
  40aeac:	str	w8, [x0, #80]
  40aeb0:	str	w8, [x0, #96]
  40aeb4:	str	w8, [x0, #112]
  40aeb8:	str	w8, [x0, #128]
  40aebc:	str	w8, [x0, #144]
  40aec0:	str	w8, [x0, #160]
  40aec4:	str	w8, [x0, #176]
  40aec8:	str	w8, [x0, #192]
  40aecc:	str	w8, [x0, #208]
  40aed0:	str	w8, [x0, #224]
  40aed4:	str	w8, [x0, #240]
  40aed8:	str	w8, [x0, #256]
  40aedc:	str	x0, [x19]
  40aee0:	str	wzr, [x19, #12]
  40aee4:	ldr	x19, [sp, #16]
  40aee8:	ldp	x29, x30, [sp], #32
  40aeec:	ret
  40aef0:	stp	x29, x30, [sp, #-48]!
  40aef4:	stp	x20, x19, [sp, #32]
  40aef8:	mov	x19, x0
  40aefc:	ldr	w9, [x0, #8]
  40af00:	ldr	x0, [x0]
  40af04:	str	x21, [sp, #16]
  40af08:	mov	x29, sp
  40af0c:	cbz	w9, 40af48 <feof@plt+0x92a8>
  40af10:	mov	x20, xzr
  40af14:	mov	w21, #0x8                   	// #8
  40af18:	b	40af2c <feof@plt+0x928c>
  40af1c:	add	x20, x20, #0x1
  40af20:	cmp	x20, w9, uxtw
  40af24:	add	x21, x21, #0x10
  40af28:	b.cs	40af48 <feof@plt+0x92a8>  // b.hs, b.nlast
  40af2c:	ldr	x8, [x0, x21]
  40af30:	cbz	x8, 40af1c <feof@plt+0x927c>
  40af34:	mov	x0, x8
  40af38:	bl	401b10 <_ZdaPv@plt>
  40af3c:	ldr	w9, [x19, #8]
  40af40:	ldr	x0, [x19]
  40af44:	b	40af1c <feof@plt+0x927c>
  40af48:	cbz	x0, 40af5c <feof@plt+0x92bc>
  40af4c:	ldp	x20, x19, [sp, #32]
  40af50:	ldr	x21, [sp, #16]
  40af54:	ldp	x29, x30, [sp], #48
  40af58:	b	401b10 <_ZdaPv@plt>
  40af5c:	ldp	x20, x19, [sp, #32]
  40af60:	ldr	x21, [sp, #16]
  40af64:	ldp	x29, x30, [sp], #48
  40af68:	ret
  40af6c:	stp	x29, x30, [sp, #-80]!
  40af70:	stp	x26, x25, [sp, #16]
  40af74:	stp	x24, x23, [sp, #32]
  40af78:	stp	x22, x21, [sp, #48]
  40af7c:	stp	x20, x19, [sp, #64]
  40af80:	mov	x29, sp
  40af84:	mov	x19, x2
  40af88:	mov	w21, w1
  40af8c:	mov	x20, x0
  40af90:	tbz	w1, #31, 40afa4 <feof@plt+0x9304>
  40af94:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40af98:	add	x1, x1, #0xadf
  40af9c:	mov	w0, #0x2c                  	// #44
  40afa0:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40afa4:	ldr	w23, [x20, #8]
  40afa8:	ldr	x22, [x20]
  40afac:	udiv	w8, w21, w23
  40afb0:	msub	w24, w8, w23, w21
  40afb4:	lsl	x8, x24, #4
  40afb8:	ldr	w8, [x22, x8]
  40afbc:	tbnz	w8, #31, 40b00c <feof@plt+0x936c>
  40afc0:	cmp	w8, w21
  40afc4:	b.eq	40afec <feof@plt+0x934c>  // b.none
  40afc8:	cmp	w24, #0x0
  40afcc:	csel	w8, w23, w24, eq  // eq = none
  40afd0:	sub	w24, w8, #0x1
  40afd4:	lsl	x8, x24, #4
  40afd8:	ldr	w8, [x22, x8]
  40afdc:	tbnz	w8, #31, 40b00c <feof@plt+0x936c>
  40afe0:	cmp	w8, w21
  40afe4:	b.ne	40afc8 <feof@plt+0x9328>  // b.any
  40afe8:	mov	w24, w24
  40afec:	add	x8, x22, x24, lsl #4
  40aff0:	ldr	x0, [x8, #8]
  40aff4:	cbz	x0, 40b000 <feof@plt+0x9360>
  40aff8:	bl	401b10 <_ZdaPv@plt>
  40affc:	ldr	x22, [x20]
  40b000:	add	x8, x22, x24, lsl #4
  40b004:	str	x19, [x8, #8]
  40b008:	b	40b178 <feof@plt+0x94d8>
  40b00c:	cbz	x19, 40b178 <feof@plt+0x94d8>
  40b010:	ldr	w8, [x20, #12]
  40b014:	add	w8, w8, w8, lsl #1
  40b018:	cmp	w8, w23, lsl #1
  40b01c:	b.cc	40b160 <feof@plt+0x94c0>  // b.lo, b.ul, b.last
  40b020:	mov	w0, w23
  40b024:	bl	40bdd0 <_ZdlPvm@@Base+0x428>
  40b028:	mov	w26, w0
  40b02c:	lsl	x24, x26, #4
  40b030:	mov	w25, w0
  40b034:	str	w0, [x20, #8]
  40b038:	mov	x0, x24
  40b03c:	bl	401840 <_Znam@plt>
  40b040:	cbz	w25, 40b0b0 <feof@plt+0x9410>
  40b044:	subs	x8, x24, #0x10
  40b048:	b.eq	40b090 <feof@plt+0x93f0>  // b.none
  40b04c:	lsr	x8, x8, #4
  40b050:	add	x9, x8, #0x1
  40b054:	and	x10, x9, #0x1ffffffffffffffe
  40b058:	add	x11, x0, #0x10
  40b05c:	add	x8, x0, x10, lsl #4
  40b060:	mov	w12, #0xffffffff            	// #-1
  40b064:	mov	x13, x10
  40b068:	stur	w12, [x11, #-16]
  40b06c:	str	w12, [x11]
  40b070:	stur	xzr, [x11, #-8]
  40b074:	str	xzr, [x11, #8]
  40b078:	subs	x13, x13, #0x2
  40b07c:	add	x11, x11, #0x20
  40b080:	b.ne	40b068 <feof@plt+0x93c8>  // b.any
  40b084:	cmp	x9, x10
  40b088:	b.ne	40b094 <feof@plt+0x93f4>  // b.any
  40b08c:	b	40b0b0 <feof@plt+0x9410>
  40b090:	mov	x8, x0
  40b094:	add	x9, x0, x24
  40b098:	mov	w10, #0xffffffff            	// #-1
  40b09c:	str	w10, [x8]
  40b0a0:	str	xzr, [x8, #8]
  40b0a4:	add	x8, x8, #0x10
  40b0a8:	cmp	x8, x9
  40b0ac:	b.ne	40b09c <feof@plt+0x93fc>  // b.any
  40b0b0:	str	x0, [x20]
  40b0b4:	cbz	w23, 40b124 <feof@plt+0x9484>
  40b0b8:	mov	x8, xzr
  40b0bc:	b	40b0d8 <feof@plt+0x9438>
  40b0c0:	str	w9, [x12]
  40b0c4:	add	x9, x0, x11, lsl #4
  40b0c8:	str	x10, [x9, #8]
  40b0cc:	add	x8, x8, #0x1
  40b0d0:	cmp	x8, x23
  40b0d4:	b.eq	40b124 <feof@plt+0x9484>  // b.none
  40b0d8:	lsl	x9, x8, #4
  40b0dc:	ldr	w9, [x22, x9]
  40b0e0:	tbnz	w9, #31, 40b0cc <feof@plt+0x942c>
  40b0e4:	add	x10, x22, x8, lsl #4
  40b0e8:	ldr	x10, [x10, #8]
  40b0ec:	cbz	x10, 40b0cc <feof@plt+0x942c>
  40b0f0:	udiv	w11, w9, w26
  40b0f4:	msub	w11, w11, w26, w9
  40b0f8:	add	x12, x0, w11, uxtw #4
  40b0fc:	ldr	w13, [x12]
  40b100:	tbnz	w13, #31, 40b0c0 <feof@plt+0x9420>
  40b104:	cmp	w11, #0x0
  40b108:	csel	w11, w26, w11, eq  // eq = none
  40b10c:	sub	w11, w11, #0x1
  40b110:	add	x12, x0, w11, uxtw #4
  40b114:	ldr	w13, [x12]
  40b118:	tbz	w13, #31, 40b104 <feof@plt+0x9464>
  40b11c:	mov	w11, w11
  40b120:	b	40b0c0 <feof@plt+0x9420>
  40b124:	udiv	w8, w21, w26
  40b128:	msub	w24, w8, w26, w21
  40b12c:	lsl	x8, x24, #4
  40b130:	ldr	w8, [x0, x8]
  40b134:	tbnz	w8, #31, 40b148 <feof@plt+0x94a8>
  40b138:	cmp	w24, #0x0
  40b13c:	csel	w8, w26, w24, eq  // eq = none
  40b140:	sub	w24, w8, #0x1
  40b144:	b	40b12c <feof@plt+0x948c>
  40b148:	cbz	x22, 40b15c <feof@plt+0x94bc>
  40b14c:	mov	x0, x22
  40b150:	bl	401b10 <_ZdaPv@plt>
  40b154:	ldr	x22, [x20]
  40b158:	b	40b160 <feof@plt+0x94c0>
  40b15c:	mov	x22, x0
  40b160:	add	x8, x22, w24, uxtw #4
  40b164:	str	w21, [x8]
  40b168:	str	x19, [x8, #8]
  40b16c:	ldr	w8, [x20, #12]
  40b170:	add	w8, w8, #0x1
  40b174:	str	w8, [x20, #12]
  40b178:	ldp	x20, x19, [sp, #64]
  40b17c:	ldp	x22, x21, [sp, #48]
  40b180:	ldp	x24, x23, [sp, #32]
  40b184:	ldp	x26, x25, [sp, #16]
  40b188:	ldp	x29, x30, [sp], #80
  40b18c:	ret
  40b190:	stp	x29, x30, [sp, #-32]!
  40b194:	stp	x20, x19, [sp, #16]
  40b198:	mov	x29, sp
  40b19c:	mov	w19, w1
  40b1a0:	mov	x20, x0
  40b1a4:	tbz	w1, #31, 40b1b8 <feof@plt+0x9518>
  40b1a8:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40b1ac:	add	x1, x1, #0xadf
  40b1b0:	mov	w0, #0x2c                  	// #44
  40b1b4:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40b1b8:	ldr	w10, [x20, #8]
  40b1bc:	ldr	x8, [x20]
  40b1c0:	udiv	w9, w19, w10
  40b1c4:	msub	w9, w9, w10, w19
  40b1c8:	lsl	x11, x9, #4
  40b1cc:	ldr	w11, [x8, x11]
  40b1d0:	tbnz	w11, #31, 40b20c <feof@plt+0x956c>
  40b1d4:	cmp	w11, w19
  40b1d8:	b.eq	40b200 <feof@plt+0x9560>  // b.none
  40b1dc:	cmp	w9, #0x0
  40b1e0:	csel	w9, w10, w9, eq  // eq = none
  40b1e4:	sub	w9, w9, #0x1
  40b1e8:	lsl	x11, x9, #4
  40b1ec:	ldr	w11, [x8, x11]
  40b1f0:	tbnz	w11, #31, 40b20c <feof@plt+0x956c>
  40b1f4:	cmp	w11, w19
  40b1f8:	b.ne	40b1dc <feof@plt+0x953c>  // b.any
  40b1fc:	mov	w9, w9
  40b200:	add	x8, x8, x9, lsl #4
  40b204:	ldr	x0, [x8, #8]
  40b208:	b	40b210 <feof@plt+0x9570>
  40b20c:	mov	x0, xzr
  40b210:	ldp	x20, x19, [sp, #16]
  40b214:	ldp	x29, x30, [sp], #32
  40b218:	ret
  40b21c:	str	x1, [x0]
  40b220:	str	wzr, [x0, #8]
  40b224:	ret
  40b228:	ldr	x8, [x0]
  40b22c:	ldr	w10, [x0, #8]
  40b230:	ldr	w9, [x8, #8]
  40b234:	cmp	w10, w9
  40b238:	b.cs	40b260 <feof@plt+0x95c0>  // b.hs, b.nlast
  40b23c:	ldr	x8, [x8]
  40b240:	add	x11, x8, x10, lsl #4
  40b244:	ldr	w12, [x11]
  40b248:	tbz	w12, #31, 40b268 <feof@plt+0x95c8>
  40b24c:	add	w10, w10, #0x1
  40b250:	cmp	w9, w10
  40b254:	add	x11, x11, #0x10
  40b258:	str	w10, [x0, #8]
  40b25c:	b.ne	40b244 <feof@plt+0x95a4>  // b.any
  40b260:	mov	w0, wzr
  40b264:	ret
  40b268:	str	w12, [x1]
  40b26c:	ldr	w9, [x0, #8]
  40b270:	add	x8, x8, x9, lsl #4
  40b274:	ldr	x8, [x8, #8]
  40b278:	add	w9, w9, #0x1
  40b27c:	str	x8, [x2]
  40b280:	str	w9, [x0, #8]
  40b284:	mov	w0, #0x1                   	// #1
  40b288:	ret
  40b28c:	stp	x29, x30, [sp, #-64]!
  40b290:	str	x23, [sp, #16]
  40b294:	stp	x22, x21, [sp, #32]
  40b298:	stp	x20, x19, [sp, #48]
  40b29c:	mov	x29, sp
  40b2a0:	mov	w21, #0x11                  	// #17
  40b2a4:	mov	x19, x0
  40b2a8:	str	wzr, [x0]
  40b2ac:	str	w21, [x0, #16]
  40b2b0:	mov	w0, #0x110                 	// #272
  40b2b4:	bl	401840 <_Znam@plt>
  40b2b8:	mov	x20, x0
  40b2bc:	movi	v0.2d, #0x0
  40b2c0:	stp	q0, q0, [x0]
  40b2c4:	stp	q0, q0, [x0, #32]
  40b2c8:	stp	q0, q0, [x0, #64]
  40b2cc:	stp	q0, q0, [x0, #96]
  40b2d0:	stp	q0, q0, [x0, #128]
  40b2d4:	stp	q0, q0, [x0, #160]
  40b2d8:	stp	q0, q0, [x0, #192]
  40b2dc:	stp	q0, q0, [x0, #224]
  40b2e0:	str	q0, [x0, #256]
  40b2e4:	str	x0, [x19, #8]
  40b2e8:	str	wzr, [x19, #20]
  40b2ec:	str	w21, [x19, #2080]
  40b2f0:	mov	w0, #0x110                 	// #272
  40b2f4:	bl	401840 <_Znam@plt>
  40b2f8:	add	x20, x19, #0x818
  40b2fc:	mov	w8, #0xffffffff            	// #-1
  40b300:	str	xzr, [x0, #8]
  40b304:	str	xzr, [x0, #24]
  40b308:	str	xzr, [x0, #40]
  40b30c:	str	xzr, [x0, #56]
  40b310:	str	xzr, [x0, #72]
  40b314:	str	xzr, [x0, #88]
  40b318:	str	xzr, [x0, #104]
  40b31c:	str	xzr, [x0, #120]
  40b320:	str	xzr, [x0, #136]
  40b324:	str	xzr, [x0, #152]
  40b328:	str	xzr, [x0, #168]
  40b32c:	str	xzr, [x0, #184]
  40b330:	str	xzr, [x0, #200]
  40b334:	str	xzr, [x0, #216]
  40b338:	str	xzr, [x0, #232]
  40b33c:	str	xzr, [x0, #248]
  40b340:	str	xzr, [x0, #264]
  40b344:	str	w8, [x0]
  40b348:	str	w8, [x0, #16]
  40b34c:	str	w8, [x0, #32]
  40b350:	str	w8, [x0, #48]
  40b354:	str	w8, [x0, #64]
  40b358:	str	w8, [x0, #80]
  40b35c:	str	w8, [x0, #96]
  40b360:	str	w8, [x0, #112]
  40b364:	str	w8, [x0, #128]
  40b368:	str	w8, [x0, #144]
  40b36c:	str	w8, [x0, #160]
  40b370:	str	w8, [x0, #176]
  40b374:	str	w8, [x0, #192]
  40b378:	str	w8, [x0, #208]
  40b37c:	str	w8, [x0, #224]
  40b380:	str	w8, [x0, #240]
  40b384:	str	w8, [x0, #256]
  40b388:	str	x0, [x20], #12
  40b38c:	add	x0, x19, #0x18
  40b390:	mov	w2, #0x800                 	// #2048
  40b394:	mov	w1, wzr
  40b398:	bl	401970 <memset@plt>
  40b39c:	mov	w2, #0x804                 	// #2052
  40b3a0:	mov	x0, x20
  40b3a4:	mov	w1, wzr
  40b3a8:	bl	401970 <memset@plt>
  40b3ac:	ldp	x20, x19, [sp, #48]
  40b3b0:	ldp	x22, x21, [sp, #32]
  40b3b4:	ldr	x23, [sp, #16]
  40b3b8:	ldp	x29, x30, [sp], #64
  40b3bc:	ret
  40b3c0:	mov	x21, x0
  40b3c4:	mov	x22, xzr
  40b3c8:	mov	x23, xzr
  40b3cc:	ldr	x0, [x20, x22]
  40b3d0:	bl	401960 <free@plt>
  40b3d4:	ldr	w8, [x19, #16]
  40b3d8:	ldr	x20, [x19, #8]
  40b3dc:	add	x23, x23, #0x1
  40b3e0:	add	x22, x22, #0x10
  40b3e4:	cmp	x23, x8
  40b3e8:	b.cc	40b3cc <feof@plt+0x972c>  // b.lo, b.ul, b.last
  40b3ec:	cbz	x20, 40b3f8 <feof@plt+0x9758>
  40b3f0:	mov	x0, x20
  40b3f4:	bl	401b10 <_ZdaPv@plt>
  40b3f8:	mov	x0, x21
  40b3fc:	bl	401c50 <_Unwind_Resume@plt>
  40b400:	stp	x29, x30, [sp, #-48]!
  40b404:	stp	x20, x19, [sp, #32]
  40b408:	mov	x19, x0
  40b40c:	ldr	w9, [x0, #2080]
  40b410:	ldr	x0, [x0, #2072]
  40b414:	str	x21, [sp, #16]
  40b418:	mov	x29, sp
  40b41c:	cbz	w9, 40b458 <feof@plt+0x97b8>
  40b420:	mov	x20, xzr
  40b424:	mov	w21, #0x8                   	// #8
  40b428:	b	40b43c <feof@plt+0x979c>
  40b42c:	add	x20, x20, #0x1
  40b430:	cmp	x20, w9, uxtw
  40b434:	add	x21, x21, #0x10
  40b438:	b.cs	40b458 <feof@plt+0x97b8>  // b.hs, b.nlast
  40b43c:	ldr	x8, [x0, x21]
  40b440:	cbz	x8, 40b42c <feof@plt+0x978c>
  40b444:	mov	x0, x8
  40b448:	bl	401b10 <_ZdaPv@plt>
  40b44c:	ldr	w9, [x19, #2080]
  40b450:	ldr	x0, [x19, #2072]
  40b454:	b	40b42c <feof@plt+0x978c>
  40b458:	cbz	x0, 40b460 <feof@plt+0x97c0>
  40b45c:	bl	401b10 <_ZdaPv@plt>
  40b460:	ldr	w8, [x19, #16]
  40b464:	ldr	x0, [x19, #8]
  40b468:	cbz	w8, 40b494 <feof@plt+0x97f4>
  40b46c:	mov	x20, xzr
  40b470:	mov	x21, xzr
  40b474:	ldr	x0, [x0, x20]
  40b478:	bl	401960 <free@plt>
  40b47c:	ldr	w8, [x19, #16]
  40b480:	ldr	x0, [x19, #8]
  40b484:	add	x21, x21, #0x1
  40b488:	add	x20, x20, #0x10
  40b48c:	cmp	x21, x8
  40b490:	b.cc	40b474 <feof@plt+0x97d4>  // b.lo, b.ul, b.last
  40b494:	cbz	x0, 40b4a8 <feof@plt+0x9808>
  40b498:	ldp	x20, x19, [sp, #32]
  40b49c:	ldr	x21, [sp, #16]
  40b4a0:	ldp	x29, x30, [sp], #48
  40b4a4:	b	401b10 <_ZdaPv@plt>
  40b4a8:	ldp	x20, x19, [sp, #32]
  40b4ac:	ldr	x21, [sp, #16]
  40b4b0:	ldp	x29, x30, [sp], #48
  40b4b4:	ret
  40b4b8:	stp	x29, x30, [sp, #-48]!
  40b4bc:	str	x21, [sp, #16]
  40b4c0:	stp	x20, x19, [sp, #32]
  40b4c4:	mov	x29, sp
  40b4c8:	add	x21, x0, w1, uxtb #3
  40b4cc:	ldr	x20, [x21, #24]!
  40b4d0:	cbnz	x20, 40b530 <feof@plt+0x9890>
  40b4d4:	mov	w8, #0x6863                	// #26723
  40b4d8:	mov	x19, x0
  40b4dc:	movk	w8, #0x7261, lsl #16
  40b4e0:	add	x9, x29, #0x18
  40b4e4:	and	w0, w1, #0xff
  40b4e8:	str	w8, [x29, #24]
  40b4ec:	add	x20, x9, #0x4
  40b4f0:	bl	40a890 <feof@plt+0x8bf0>
  40b4f4:	mov	x1, x0
  40b4f8:	mov	x0, x20
  40b4fc:	bl	4019e0 <strcpy@plt>
  40b500:	mov	w0, #0x10                  	// #16
  40b504:	bl	40b8f8 <_Znwm@@Base>
  40b508:	ldr	w8, [x19]
  40b50c:	mov	w9, #0xffffffff            	// #-1
  40b510:	mov	x20, x0
  40b514:	add	w10, w8, #0x1
  40b518:	str	w10, [x19]
  40b51c:	stp	w8, w9, [x0]
  40b520:	add	x0, x29, #0x18
  40b524:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40b528:	str	x0, [x20, #8]
  40b52c:	str	x20, [x21]
  40b530:	mov	x0, x20
  40b534:	ldp	x20, x19, [sp, #32]
  40b538:	ldr	x21, [sp, #16]
  40b53c:	ldp	x29, x30, [sp], #48
  40b540:	ret
  40b544:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40b548:	add	x8, x8, #0x90
  40b54c:	mov	w1, w0
  40b550:	mov	x0, x8
  40b554:	b	40b640 <feof@plt+0x99a0>
  40b558:	sub	sp, sp, #0x30
  40b55c:	stp	x29, x30, [sp, #16]
  40b560:	stp	x20, x19, [sp, #32]
  40b564:	add	x29, sp, #0x10
  40b568:	mov	x19, x0
  40b56c:	cbz	x0, 40b580 <feof@plt+0x98e0>
  40b570:	ldrb	w8, [x19]
  40b574:	orr	w8, w8, #0x20
  40b578:	cmp	w8, #0x20
  40b57c:	b.ne	40b590 <feof@plt+0x98f0>  // b.any
  40b580:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40b584:	add	x1, x1, #0xadf
  40b588:	mov	w0, #0x96                  	// #150
  40b58c:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40b590:	ldrb	w8, [x19, #1]
  40b594:	cbz	w8, 40b5b4 <feof@plt+0x9914>
  40b598:	mov	x1, x19
  40b59c:	ldp	x20, x19, [sp, #32]
  40b5a0:	ldp	x29, x30, [sp, #16]
  40b5a4:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40b5a8:	add	x0, x0, #0x90
  40b5ac:	add	sp, sp, #0x30
  40b5b0:	b	40b748 <feof@plt+0x9aa8>
  40b5b4:	ldrb	w0, [x19]
  40b5b8:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40b5bc:	add	x8, x8, #0x90
  40b5c0:	add	x20, x8, x0, lsl #3
  40b5c4:	ldr	x19, [x20, #24]!
  40b5c8:	cbnz	x19, 40b624 <feof@plt+0x9984>
  40b5cc:	mov	w8, #0x6863                	// #26723
  40b5d0:	movk	w8, #0x7261, lsl #16
  40b5d4:	add	x9, sp, #0x8
  40b5d8:	str	w8, [sp, #8]
  40b5dc:	add	x19, x9, #0x4
  40b5e0:	bl	40a890 <feof@plt+0x8bf0>
  40b5e4:	mov	x1, x0
  40b5e8:	mov	x0, x19
  40b5ec:	bl	4019e0 <strcpy@plt>
  40b5f0:	mov	w0, #0x10                  	// #16
  40b5f4:	bl	40b8f8 <_Znwm@@Base>
  40b5f8:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40b5fc:	ldr	w9, [x8, #144]
  40b600:	mov	w10, #0xffffffff            	// #-1
  40b604:	mov	x19, x0
  40b608:	add	w11, w9, #0x1
  40b60c:	stp	w9, w10, [x0]
  40b610:	add	x0, sp, #0x8
  40b614:	str	w11, [x8, #144]
  40b618:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40b61c:	str	x0, [x19, #8]
  40b620:	str	x19, [x20]
  40b624:	mov	x0, x19
  40b628:	ldp	x20, x19, [sp, #32]
  40b62c:	ldp	x29, x30, [sp, #16]
  40b630:	add	sp, sp, #0x30
  40b634:	ret
  40b638:	ldr	x0, [x0, #8]
  40b63c:	ret
  40b640:	stp	x29, x30, [sp, #-48]!
  40b644:	stp	x22, x21, [sp, #16]
  40b648:	stp	x20, x19, [sp, #32]
  40b64c:	mov	x29, sp
  40b650:	mov	w19, w1
  40b654:	cmp	w1, #0xff
  40b658:	mov	x20, x0
  40b65c:	b.hi	40b698 <feof@plt+0x99f8>  // b.pmore
  40b660:	add	x8, x20, w19, uxtw #3
  40b664:	ldr	x21, [x8, #2088]
  40b668:	cbnz	x21, 40b734 <feof@plt+0x9a94>
  40b66c:	mov	w0, #0x10                  	// #16
  40b670:	add	x22, x8, #0x828
  40b674:	bl	40b8f8 <_Znwm@@Base>
  40b678:	ldr	w8, [x20]
  40b67c:	mov	x21, x0
  40b680:	add	w9, w8, #0x1
  40b684:	str	w9, [x20]
  40b688:	stp	w8, w19, [x0]
  40b68c:	str	xzr, [x0, #8]
  40b690:	str	x0, [x22]
  40b694:	b	40b734 <feof@plt+0x9a94>
  40b698:	tbz	w19, #31, 40b6ac <feof@plt+0x9a0c>
  40b69c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40b6a0:	add	x1, x1, #0xadf
  40b6a4:	mov	w0, #0x2c                  	// #44
  40b6a8:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40b6ac:	ldr	w10, [x20, #2080]
  40b6b0:	ldr	x8, [x20, #2072]
  40b6b4:	udiv	w9, w19, w10
  40b6b8:	msub	w9, w9, w10, w19
  40b6bc:	lsl	x11, x9, #4
  40b6c0:	ldr	w11, [x8, x11]
  40b6c4:	tbnz	w11, #31, 40b700 <feof@plt+0x9a60>
  40b6c8:	cmp	w11, w19
  40b6cc:	b.eq	40b6f4 <feof@plt+0x9a54>  // b.none
  40b6d0:	cmp	w9, #0x0
  40b6d4:	csel	w9, w10, w9, eq  // eq = none
  40b6d8:	sub	w9, w9, #0x1
  40b6dc:	lsl	x11, x9, #4
  40b6e0:	ldr	w11, [x8, x11]
  40b6e4:	tbnz	w11, #31, 40b700 <feof@plt+0x9a60>
  40b6e8:	cmp	w11, w19
  40b6ec:	b.ne	40b6d0 <feof@plt+0x9a30>  // b.any
  40b6f0:	mov	w9, w9
  40b6f4:	add	x8, x8, x9, lsl #4
  40b6f8:	ldr	x21, [x8, #8]
  40b6fc:	cbnz	x21, 40b734 <feof@plt+0x9a94>
  40b700:	mov	w0, #0x10                  	// #16
  40b704:	add	x22, x20, #0x818
  40b708:	bl	401840 <_Znam@plt>
  40b70c:	ldr	w8, [x20]
  40b710:	mov	x21, x0
  40b714:	mov	w1, w19
  40b718:	mov	x2, x21
  40b71c:	add	w9, w8, #0x1
  40b720:	str	w9, [x20]
  40b724:	stp	w8, w19, [x0]
  40b728:	str	xzr, [x0, #8]
  40b72c:	mov	x0, x22
  40b730:	bl	40af6c <feof@plt+0x92cc>
  40b734:	mov	x0, x21
  40b738:	ldp	x20, x19, [sp, #32]
  40b73c:	ldp	x22, x21, [sp, #16]
  40b740:	ldp	x29, x30, [sp], #48
  40b744:	ret
  40b748:	sub	sp, sp, #0x60
  40b74c:	stp	x29, x30, [sp, #16]
  40b750:	str	x25, [sp, #32]
  40b754:	stp	x24, x23, [sp, #48]
  40b758:	stp	x22, x21, [sp, #64]
  40b75c:	stp	x20, x19, [sp, #80]
  40b760:	add	x29, sp, #0x10
  40b764:	ldrb	w8, [x1]
  40b768:	mov	x20, x1
  40b76c:	mov	x19, x0
  40b770:	cmp	w8, #0x63
  40b774:	b.ne	40b830 <feof@plt+0x9b90>  // b.any
  40b778:	ldrb	w8, [x20, #1]
  40b77c:	cmp	w8, #0x68
  40b780:	b.ne	40b830 <feof@plt+0x9b90>  // b.any
  40b784:	ldrb	w8, [x20, #2]
  40b788:	cmp	w8, #0x61
  40b78c:	b.ne	40b830 <feof@plt+0x9b90>  // b.any
  40b790:	ldrb	w8, [x20, #3]
  40b794:	cmp	w8, #0x72
  40b798:	b.ne	40b830 <feof@plt+0x9b90>  // b.any
  40b79c:	add	x21, x20, #0x4
  40b7a0:	add	x1, sp, #0x8
  40b7a4:	mov	w2, #0xa                   	// #10
  40b7a8:	mov	x0, x21
  40b7ac:	bl	401950 <strtol@plt>
  40b7b0:	ldr	x8, [sp, #8]
  40b7b4:	cmp	x8, x21
  40b7b8:	b.eq	40b830 <feof@plt+0x9b90>  // b.none
  40b7bc:	cmp	x0, #0xff
  40b7c0:	b.hi	40b830 <feof@plt+0x9b90>  // b.pmore
  40b7c4:	ldrb	w8, [x8]
  40b7c8:	cbnz	w8, 40b830 <feof@plt+0x9b90>
  40b7cc:	add	x21, x19, x0, lsl #3
  40b7d0:	ldr	x22, [x21, #24]!
  40b7d4:	cbnz	x22, 40b8d8 <feof@plt+0x9c38>
  40b7d8:	mov	w8, #0x6863                	// #26723
  40b7dc:	movk	w8, #0x7261, lsl #16
  40b7e0:	add	x9, x29, #0x18
  40b7e4:	str	w8, [x29, #24]
  40b7e8:	add	x20, x9, #0x4
  40b7ec:	bl	40a890 <feof@plt+0x8bf0>
  40b7f0:	mov	x1, x0
  40b7f4:	mov	x0, x20
  40b7f8:	bl	4019e0 <strcpy@plt>
  40b7fc:	mov	w0, #0x10                  	// #16
  40b800:	bl	40b8f8 <_Znwm@@Base>
  40b804:	ldr	w8, [x19]
  40b808:	mov	w9, #0xffffffff            	// #-1
  40b80c:	mov	x22, x0
  40b810:	add	w10, w8, #0x1
  40b814:	str	w10, [x19]
  40b818:	stp	w8, w9, [x0]
  40b81c:	add	x0, x29, #0x18
  40b820:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40b824:	str	x0, [x22, #8]
  40b828:	str	x22, [x21]
  40b82c:	b	40b8d8 <feof@plt+0x9c38>
  40b830:	mov	x0, x20
  40b834:	bl	40bd5c <_ZdlPvm@@Base+0x3b4>
  40b838:	mov	x21, x19
  40b83c:	ldr	x22, [x21, #8]!
  40b840:	ldr	w25, [x21, #8]
  40b844:	udiv	x8, x0, x25
  40b848:	msub	x24, x8, x25, x0
  40b84c:	lsl	x8, x24, #4
  40b850:	ldr	x23, [x22, x8]
  40b854:	cbz	x23, 40b8a4 <feof@plt+0x9c04>
  40b858:	mov	x0, x23
  40b85c:	mov	x1, x20
  40b860:	bl	401bb0 <strcmp@plt>
  40b864:	cbz	w0, 40b894 <feof@plt+0x9bf4>
  40b868:	cmp	w24, #0x0
  40b86c:	csel	w8, w25, w24, eq  // eq = none
  40b870:	sub	w24, w8, #0x1
  40b874:	lsl	x8, x24, #4
  40b878:	ldr	x23, [x22, x8]
  40b87c:	cbz	x23, 40b8a4 <feof@plt+0x9c04>
  40b880:	mov	x0, x23
  40b884:	mov	x1, x20
  40b888:	bl	401bb0 <strcmp@plt>
  40b88c:	cbnz	w0, 40b868 <feof@plt+0x9bc8>
  40b890:	mov	w24, w24
  40b894:	add	x8, x22, x24, lsl #4
  40b898:	ldr	x22, [x8, #8]
  40b89c:	mov	x20, x23
  40b8a0:	cbnz	x22, 40b8d8 <feof@plt+0x9c38>
  40b8a4:	mov	w0, #0x10                  	// #16
  40b8a8:	bl	401840 <_Znam@plt>
  40b8ac:	ldr	w8, [x19]
  40b8b0:	mov	x22, x0
  40b8b4:	mov	w9, #0xffffffff            	// #-1
  40b8b8:	mov	x1, x20
  40b8bc:	add	w10, w8, #0x1
  40b8c0:	str	w10, [x19]
  40b8c4:	stp	w8, w9, [x0]
  40b8c8:	mov	x0, x21
  40b8cc:	mov	x2, x22
  40b8d0:	bl	40aa38 <feof@plt+0x8d98>
  40b8d4:	str	x0, [x22, #8]
  40b8d8:	mov	x0, x22
  40b8dc:	ldp	x20, x19, [sp, #80]
  40b8e0:	ldp	x22, x21, [sp, #64]
  40b8e4:	ldp	x24, x23, [sp, #48]
  40b8e8:	ldr	x25, [sp, #32]
  40b8ec:	ldp	x29, x30, [sp, #16]
  40b8f0:	add	sp, sp, #0x60
  40b8f4:	ret

000000000040b8f8 <_Znwm@@Base>:
  40b8f8:	stp	x29, x30, [sp, #-32]!
  40b8fc:	str	x19, [sp, #16]
  40b900:	mov	x29, sp
  40b904:	and	x8, x0, #0xffffffff
  40b908:	cmp	x0, #0x0
  40b90c:	csinc	x0, x8, xzr, ne  // ne = any
  40b910:	bl	401bd0 <malloc@plt>
  40b914:	cbz	x0, 40b924 <_Znwm@@Base+0x2c>
  40b918:	ldr	x19, [sp, #16]
  40b91c:	ldp	x29, x30, [sp], #32
  40b920:	ret
  40b924:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40b928:	ldr	x19, [x8, #1176]
  40b92c:	cbz	x19, 40b95c <_Znwm@@Base+0x64>
  40b930:	mov	x0, x19
  40b934:	bl	4018d0 <strlen@plt>
  40b938:	mov	x2, x0
  40b93c:	mov	w0, #0x2                   	// #2
  40b940:	mov	x1, x19
  40b944:	bl	401bc0 <write@plt>
  40b948:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40b94c:	add	x1, x1, #0xd1a
  40b950:	mov	w0, #0x2                   	// #2
  40b954:	mov	w2, #0x2                   	// #2
  40b958:	bl	401bc0 <write@plt>
  40b95c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  40b960:	add	x0, x0, #0xb01
  40b964:	bl	40b970 <_Znwm@@Base+0x78>
  40b968:	mov	w0, #0xffffffff            	// #-1
  40b96c:	bl	4019b0 <_exit@plt>
  40b970:	stp	x29, x30, [sp, #-32]!
  40b974:	str	x19, [sp, #16]
  40b978:	mov	x29, sp
  40b97c:	mov	x19, x0
  40b980:	bl	4018d0 <strlen@plt>
  40b984:	mov	x1, x19
  40b988:	ldr	x19, [sp, #16]
  40b98c:	mov	x2, x0
  40b990:	mov	w0, #0x2                   	// #2
  40b994:	ldp	x29, x30, [sp], #32
  40b998:	b	401bc0 <write@plt>

000000000040b99c <_ZdlPv@@Base>:
  40b99c:	cbz	x0, 40b9a4 <_ZdlPv@@Base+0x8>
  40b9a0:	b	401960 <free@plt>
  40b9a4:	ret

000000000040b9a8 <_ZdlPvm@@Base>:
  40b9a8:	cbz	x0, 40b9b0 <_ZdlPvm@@Base+0x8>
  40b9ac:	b	401960 <free@plt>
  40b9b0:	ret
  40b9b4:	stp	x29, x30, [sp, #-64]!
  40b9b8:	stp	x24, x23, [sp, #16]
  40b9bc:	stp	x22, x21, [sp, #32]
  40b9c0:	stp	x20, x19, [sp, #48]
  40b9c4:	mov	x29, sp
  40b9c8:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40b9cc:	ldr	w9, [x8, #1168]
  40b9d0:	cbnz	w9, 40bd48 <_ZdlPvm@@Base+0x3a0>
  40b9d4:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40b9d8:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40b9dc:	mov	x19, xzr
  40b9e0:	mov	w9, #0x1                   	// #1
  40b9e4:	mov	w20, #0x349                 	// #841
  40b9e8:	mov	w22, #0x4a5                 	// #1189
  40b9ec:	add	x21, x21, #0xc8
  40b9f0:	mov	w23, #0x61                  	// #97
  40b9f4:	movk	x24, #0x4039, lsl #48
  40b9f8:	str	w9, [x8, #1168]
  40b9fc:	mov	w0, #0x3                   	// #3
  40ba00:	bl	401840 <_Znam@plt>
  40ba04:	scvtf	d0, w22
  40ba08:	fmov	d1, x24
  40ba0c:	scvtf	d2, w20
  40ba10:	add	w8, w19, #0x30
  40ba14:	cmp	w22, #0x0
  40ba18:	fdiv	d0, d0, d1
  40ba1c:	fdiv	d1, d2, d1
  40ba20:	add	x19, x19, #0x1
  40ba24:	strb	w8, [x0, #1]
  40ba28:	cinc	w8, w22, lt  // lt = tstop
  40ba2c:	stur	x0, [x21, #-16]
  40ba30:	mov	w22, w20
  40ba34:	stp	d0, d1, [x21, #-8]
  40ba38:	asr	w20, w8, #1
  40ba3c:	cmp	x19, #0x8
  40ba40:	add	x21, x21, #0x18
  40ba44:	strb	w23, [x0]
  40ba48:	strb	wzr, [x0, #2]
  40ba4c:	b.ne	40b9fc <_ZdlPvm@@Base+0x54>  // b.any
  40ba50:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40ba54:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40ba58:	mov	x19, xzr
  40ba5c:	mov	w20, #0x3e8                 	// #1000
  40ba60:	mov	w22, #0x586                 	// #1414
  40ba64:	add	x21, x21, #0x188
  40ba68:	mov	w23, #0x62                  	// #98
  40ba6c:	movk	x24, #0x4039, lsl #48
  40ba70:	mov	w0, #0x3                   	// #3
  40ba74:	bl	401840 <_Znam@plt>
  40ba78:	scvtf	d0, w22
  40ba7c:	fmov	d1, x24
  40ba80:	scvtf	d2, w20
  40ba84:	add	w8, w19, #0x30
  40ba88:	cmp	w22, #0x0
  40ba8c:	fdiv	d0, d0, d1
  40ba90:	fdiv	d1, d2, d1
  40ba94:	add	x19, x19, #0x1
  40ba98:	strb	w8, [x0, #1]
  40ba9c:	cinc	w8, w22, lt  // lt = tstop
  40baa0:	stur	x0, [x21, #-16]
  40baa4:	mov	w22, w20
  40baa8:	stp	d0, d1, [x21, #-8]
  40baac:	asr	w20, w8, #1
  40bab0:	cmp	x19, #0x8
  40bab4:	add	x21, x21, #0x18
  40bab8:	strb	w23, [x0]
  40babc:	strb	wzr, [x0, #2]
  40bac0:	b.ne	40ba70 <_ZdlPvm@@Base+0xc8>  // b.any
  40bac4:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40bac8:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40bacc:	mov	x19, xzr
  40bad0:	mov	w20, #0x395                 	// #917
  40bad4:	mov	w22, #0x511                 	// #1297
  40bad8:	add	x21, x21, #0x248
  40badc:	mov	w23, #0x63                  	// #99
  40bae0:	movk	x24, #0x4039, lsl #48
  40bae4:	mov	w0, #0x3                   	// #3
  40bae8:	bl	401840 <_Znam@plt>
  40baec:	scvtf	d0, w22
  40baf0:	fmov	d1, x24
  40baf4:	scvtf	d2, w20
  40baf8:	add	w8, w19, #0x30
  40bafc:	cmp	w22, #0x0
  40bb00:	fdiv	d0, d0, d1
  40bb04:	fdiv	d1, d2, d1
  40bb08:	add	x19, x19, #0x1
  40bb0c:	strb	w8, [x0, #1]
  40bb10:	cinc	w8, w22, lt  // lt = tstop
  40bb14:	stur	x0, [x21, #-16]
  40bb18:	mov	w22, w20
  40bb1c:	stp	d0, d1, [x21, #-8]
  40bb20:	asr	w20, w8, #1
  40bb24:	cmp	x19, #0x8
  40bb28:	add	x21, x21, #0x18
  40bb2c:	strb	w23, [x0]
  40bb30:	strb	wzr, [x0, #2]
  40bb34:	b.ne	40bae4 <_ZdlPvm@@Base+0x13c>  // b.any
  40bb38:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40bb3c:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40bb40:	mov	x19, xzr
  40bb44:	mov	w20, #0x303                 	// #771
  40bb48:	mov	w22, #0x442                 	// #1090
  40bb4c:	add	x21, x21, #0x308
  40bb50:	mov	w23, #0x64                  	// #100
  40bb54:	movk	x24, #0x4039, lsl #48
  40bb58:	mov	w0, #0x3                   	// #3
  40bb5c:	bl	401840 <_Znam@plt>
  40bb60:	scvtf	d0, w22
  40bb64:	fmov	d1, x24
  40bb68:	scvtf	d2, w20
  40bb6c:	add	w8, w19, #0x30
  40bb70:	cmp	w22, #0x0
  40bb74:	fdiv	d0, d0, d1
  40bb78:	fdiv	d1, d2, d1
  40bb7c:	add	x19, x19, #0x1
  40bb80:	strb	w8, [x0, #1]
  40bb84:	cinc	w8, w22, lt  // lt = tstop
  40bb88:	stur	x0, [x21, #-16]
  40bb8c:	mov	w22, w20
  40bb90:	stp	d0, d1, [x21, #-8]
  40bb94:	asr	w20, w8, #1
  40bb98:	cmp	x19, #0x8
  40bb9c:	add	x21, x21, #0x18
  40bba0:	strb	w23, [x0]
  40bba4:	strb	wzr, [x0, #2]
  40bba8:	b.ne	40bb58 <_ZdlPvm@@Base+0x1b0>  // b.any
  40bbac:	mov	w0, #0x7                   	// #7
  40bbb0:	bl	401840 <_Znam@plt>
  40bbb4:	adrp	x10, 40f000 <_ZdlPvm@@Base+0x3658>
  40bbb8:	ldr	q0, [x10, #2832]
  40bbbc:	mov	w8, #0x656c                	// #25964
  40bbc0:	mov	w9, #0x6574                	// #25972
  40bbc4:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x1158>
  40bbc8:	movk	w8, #0x7474, lsl #16
  40bbcc:	movk	w9, #0x72, lsl #16
  40bbd0:	add	x19, x19, #0x3b8
  40bbd4:	str	w8, [x0]
  40bbd8:	stur	w9, [x0, #3]
  40bbdc:	str	x0, [x19]
  40bbe0:	mov	w0, #0x6                   	// #6
  40bbe4:	stur	q0, [x19, #8]
  40bbe8:	bl	401840 <_Znam@plt>
  40bbec:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3658>
  40bbf0:	mov	w8, #0x656c                	// #25964
  40bbf4:	ldr	q0, [x9, #2848]
  40bbf8:	movk	w8, #0x6167, lsl #16
  40bbfc:	str	w8, [x0]
  40bc00:	mov	w8, #0x6c                  	// #108
  40bc04:	strh	w8, [x0, #4]
  40bc08:	str	x0, [x19, #24]
  40bc0c:	mov	w0, #0x8                   	// #8
  40bc10:	str	q0, [x19, #32]
  40bc14:	bl	401840 <_Znam@plt>
  40bc18:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3658>
  40bc1c:	ldr	q0, [x8, #2864]
  40bc20:	mov	x8, #0x6174                	// #24948
  40bc24:	movk	x8, #0x6c62, lsl #16
  40bc28:	movk	x8, #0x696f, lsl #32
  40bc2c:	movk	x8, #0x64, lsl #48
  40bc30:	str	x8, [x0]
  40bc34:	str	x0, [x19, #48]
  40bc38:	mov	w0, #0x7                   	// #7
  40bc3c:	stur	q0, [x19, #56]
  40bc40:	bl	401840 <_Znam@plt>
  40bc44:	mov	w8, #0x656c                	// #25964
  40bc48:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3658>
  40bc4c:	movk	w8, #0x6764, lsl #16
  40bc50:	ldr	q0, [x9, #2880]
  40bc54:	str	w8, [x0]
  40bc58:	mov	w8, #0x6567                	// #25959
  40bc5c:	movk	w8, #0x72, lsl #16
  40bc60:	stur	w8, [x0, #3]
  40bc64:	str	x0, [x19, #72]
  40bc68:	mov	w0, #0xa                   	// #10
  40bc6c:	str	q0, [x19, #80]
  40bc70:	bl	401840 <_Znam@plt>
  40bc74:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3658>
  40bc78:	add	x9, x9, #0xbad
  40bc7c:	adrp	x10, 40f000 <_ZdlPvm@@Base+0x3658>
  40bc80:	ldr	x9, [x9]
  40bc84:	ldr	q0, [x10, #2896]
  40bc88:	mov	w8, #0x74                  	// #116
  40bc8c:	str	x0, [x19, #96]
  40bc90:	strh	w8, [x0, #8]
  40bc94:	str	x9, [x0]
  40bc98:	mov	w0, #0xa                   	// #10
  40bc9c:	stur	q0, [x19, #104]
  40bca0:	bl	401840 <_Znam@plt>
  40bca4:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3658>
  40bca8:	add	x9, x9, #0xbb7
  40bcac:	adrp	x10, 40f000 <_ZdlPvm@@Base+0x3658>
  40bcb0:	ldr	x9, [x9]
  40bcb4:	ldr	q0, [x10, #2912]
  40bcb8:	mov	w8, #0x65                  	// #101
  40bcbc:	str	x0, [x19, #120]
  40bcc0:	strh	w8, [x0, #8]
  40bcc4:	str	x9, [x0]
  40bcc8:	mov	w0, #0x6                   	// #6
  40bccc:	str	q0, [x19, #128]
  40bcd0:	bl	401840 <_Znam@plt>
  40bcd4:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3658>
  40bcd8:	mov	w8, #0x6f63                	// #28515
  40bcdc:	ldr	q0, [x9, #2928]
  40bce0:	movk	w8, #0x316d, lsl #16
  40bce4:	str	w8, [x0]
  40bce8:	mov	w8, #0x30                  	// #48
  40bcec:	strh	w8, [x0, #4]
  40bcf0:	str	x0, [x19, #144]
  40bcf4:	mov	w0, #0x8                   	// #8
  40bcf8:	stur	q0, [x19, #152]
  40bcfc:	bl	401840 <_Znam@plt>
  40bd00:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3658>
  40bd04:	ldr	q0, [x8, #2944]
  40bd08:	mov	x8, #0x6f6d                	// #28525
  40bd0c:	movk	x8, #0x616e, lsl #16
  40bd10:	movk	x8, #0x6372, lsl #32
  40bd14:	movk	x8, #0x68, lsl #48
  40bd18:	str	x8, [x0]
  40bd1c:	str	x0, [x19, #168]
  40bd20:	mov	w0, #0x3                   	// #3
  40bd24:	str	q0, [x19, #176]
  40bd28:	bl	401840 <_Znam@plt>
  40bd2c:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3658>
  40bd30:	ldr	q0, [x9, #2960]
  40bd34:	mov	w8, #0x6c64                	// #27748
  40bd38:	strh	w8, [x0]
  40bd3c:	strb	wzr, [x0, #2]
  40bd40:	str	x0, [x19, #192]
  40bd44:	stur	q0, [x19, #200]
  40bd48:	ldp	x20, x19, [sp, #48]
  40bd4c:	ldp	x22, x21, [sp, #32]
  40bd50:	ldp	x24, x23, [sp, #16]
  40bd54:	ldp	x29, x30, [sp], #64
  40bd58:	ret
  40bd5c:	stp	x29, x30, [sp, #-32]!
  40bd60:	str	x19, [sp, #16]
  40bd64:	mov	x29, sp
  40bd68:	mov	x19, x0
  40bd6c:	cbz	x0, 40bda8 <_ZdlPvm@@Base+0x400>
  40bd70:	ldrb	w9, [x19]
  40bd74:	cbz	w9, 40bdc0 <_ZdlPvm@@Base+0x418>
  40bd78:	mov	x0, xzr
  40bd7c:	add	x8, x19, #0x1
  40bd80:	lsl	x10, x0, #4
  40bd84:	add	x10, x10, w9, uxtb
  40bd88:	ldrb	w9, [x8], #1
  40bd8c:	and	x11, x10, #0xf0000000
  40bd90:	and	x12, x10, #0xffffffff0fffffff
  40bd94:	eor	x11, x12, x11, lsr #24
  40bd98:	tst	x10, #0xf0000000
  40bd9c:	csel	x0, x10, x11, eq  // eq = none
  40bda0:	cbnz	w9, 40bd80 <_ZdlPvm@@Base+0x3d8>
  40bda4:	b	40bdc4 <_ZdlPvm@@Base+0x41c>
  40bda8:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40bdac:	add	x1, x1, #0xbca
  40bdb0:	mov	w0, #0x1b                  	// #27
  40bdb4:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40bdb8:	ldrb	w9, [x19]
  40bdbc:	cbnz	w9, 40bd78 <_ZdlPvm@@Base+0x3d0>
  40bdc0:	mov	x0, xzr
  40bdc4:	ldr	x19, [sp, #16]
  40bdc8:	ldp	x29, x30, [sp], #32
  40bdcc:	ret
  40bdd0:	stp	x29, x30, [sp, #-48]!
  40bdd4:	stp	x22, x21, [sp, #16]
  40bdd8:	stp	x20, x19, [sp, #32]
  40bddc:	mov	x29, sp
  40bde0:	cmp	w0, #0x65
  40bde4:	b.cs	40bdfc <_ZdlPvm@@Base+0x454>  // b.hs, b.nlast
  40bde8:	mov	w0, #0x65                  	// #101
  40bdec:	ldp	x20, x19, [sp, #32]
  40bdf0:	ldp	x22, x21, [sp, #16]
  40bdf4:	ldp	x29, x30, [sp], #48
  40bdf8:	ret
  40bdfc:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x3658>
  40be00:	adrp	x20, 40f000 <_ZdlPvm@@Base+0x3658>
  40be04:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40be08:	mov	w19, w0
  40be0c:	mov	w0, #0x65                  	// #101
  40be10:	add	x22, x22, #0xc00
  40be14:	add	x20, x20, #0xbe7
  40be18:	add	x21, x21, #0xf78
  40be1c:	b	40be2c <_ZdlPvm@@Base+0x484>
  40be20:	ldr	w0, [x22], #4
  40be24:	cmp	w0, w19
  40be28:	b.hi	40bdec <_ZdlPvm@@Base+0x444>  // b.pmore
  40be2c:	cbnz	w0, 40be20 <_ZdlPvm@@Base+0x478>
  40be30:	mov	x0, x20
  40be34:	mov	x1, x21
  40be38:	mov	x2, x21
  40be3c:	mov	x3, x21
  40be40:	bl	405dbc <feof@plt+0x411c>
  40be44:	b	40be20 <_ZdlPvm@@Base+0x478>
  40be48:	stp	x29, x30, [sp, #-80]!
  40be4c:	stp	x26, x25, [sp, #16]
  40be50:	stp	x24, x23, [sp, #32]
  40be54:	stp	x22, x21, [sp, #48]
  40be58:	stp	x20, x19, [sp, #64]
  40be5c:	mov	x29, sp
  40be60:	mov	w22, w4
  40be64:	mov	x20, x2
  40be68:	mov	x23, x1
  40be6c:	mov	x19, x0
  40be70:	cbz	w3, 40be8c <_ZdlPvm@@Base+0x4e4>
  40be74:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  40be78:	add	x0, x0, #0xc54
  40be7c:	bl	401bf0 <getenv@plt>
  40be80:	mov	x21, x0
  40be84:	cbnz	x23, 40be94 <_ZdlPvm@@Base+0x4ec>
  40be88:	b	40bebc <_ZdlPvm@@Base+0x514>
  40be8c:	mov	x21, xzr
  40be90:	cbz	x23, 40bebc <_ZdlPvm@@Base+0x514>
  40be94:	mov	x0, x23
  40be98:	bl	401bf0 <getenv@plt>
  40be9c:	mov	x23, x0
  40bea0:	cbz	x0, 40bebc <_ZdlPvm@@Base+0x514>
  40bea4:	ldrb	w8, [x23]
  40bea8:	cbz	w8, 40becc <_ZdlPvm@@Base+0x524>
  40beac:	mov	x0, x23
  40beb0:	bl	4018d0 <strlen@plt>
  40beb4:	add	x25, x0, #0x1
  40beb8:	b	40bed0 <_ZdlPvm@@Base+0x528>
  40bebc:	mov	w24, wzr
  40bec0:	mov	x25, xzr
  40bec4:	cbnz	x21, 40bed8 <_ZdlPvm@@Base+0x530>
  40bec8:	b	40bef4 <_ZdlPvm@@Base+0x54c>
  40becc:	mov	x25, xzr
  40bed0:	mov	w24, #0x1                   	// #1
  40bed4:	cbz	x21, 40bef4 <_ZdlPvm@@Base+0x54c>
  40bed8:	ldrb	w8, [x21]
  40bedc:	cbz	w8, 40bef4 <_ZdlPvm@@Base+0x54c>
  40bee0:	mov	x0, x21
  40bee4:	bl	4018d0 <strlen@plt>
  40bee8:	add	x26, x0, #0x1
  40beec:	cbnz	x20, 40befc <_ZdlPvm@@Base+0x554>
  40bef0:	b	40bf10 <_ZdlPvm@@Base+0x568>
  40bef4:	mov	x26, xzr
  40bef8:	cbz	x20, 40bf10 <_ZdlPvm@@Base+0x568>
  40befc:	ldrb	w8, [x20]
  40bf00:	cbz	w8, 40bf10 <_ZdlPvm@@Base+0x568>
  40bf04:	mov	x0, x20
  40bf08:	bl	4018d0 <strlen@plt>
  40bf0c:	b	40bf14 <_ZdlPvm@@Base+0x56c>
  40bf10:	mov	x0, xzr
  40bf14:	cmp	w22, #0x0
  40bf18:	mov	w8, #0x3                   	// #3
  40bf1c:	csinc	x8, x8, xzr, ne  // ne = any
  40bf20:	add	x8, x8, x25
  40bf24:	add	x8, x8, x26
  40bf28:	add	x0, x8, x0
  40bf2c:	bl	401840 <_Znam@plt>
  40bf30:	str	x0, [x19]
  40bf34:	strb	wzr, [x0]
  40bf38:	cbz	w24, 40bf60 <_ZdlPvm@@Base+0x5b8>
  40bf3c:	ldrb	w8, [x23]
  40bf40:	cbz	w8, 40bf60 <_ZdlPvm@@Base+0x5b8>
  40bf44:	mov	x1, x23
  40bf48:	bl	401c80 <strcat@plt>
  40bf4c:	ldr	x23, [x19]
  40bf50:	mov	x0, x23
  40bf54:	bl	4018d0 <strlen@plt>
  40bf58:	mov	w8, #0x3a                  	// #58
  40bf5c:	strh	w8, [x23, x0]
  40bf60:	cbz	w22, 40bf8c <_ZdlPvm@@Base+0x5e4>
  40bf64:	ldr	x22, [x19]
  40bf68:	mov	x0, x22
  40bf6c:	bl	4018d0 <strlen@plt>
  40bf70:	mov	w8, #0x2e                  	// #46
  40bf74:	strh	w8, [x22, x0]
  40bf78:	ldr	x22, [x19]
  40bf7c:	mov	x0, x22
  40bf80:	bl	4018d0 <strlen@plt>
  40bf84:	mov	w8, #0x3a                  	// #58
  40bf88:	strh	w8, [x22, x0]
  40bf8c:	cbz	x21, 40bfb8 <_ZdlPvm@@Base+0x610>
  40bf90:	ldrb	w8, [x21]
  40bf94:	cbz	w8, 40bfb8 <_ZdlPvm@@Base+0x610>
  40bf98:	ldr	x0, [x19]
  40bf9c:	mov	x1, x21
  40bfa0:	bl	401c80 <strcat@plt>
  40bfa4:	ldr	x21, [x19]
  40bfa8:	mov	x0, x21
  40bfac:	bl	4018d0 <strlen@plt>
  40bfb0:	mov	w8, #0x3a                  	// #58
  40bfb4:	strh	w8, [x21, x0]
  40bfb8:	cbz	x20, 40bfd0 <_ZdlPvm@@Base+0x628>
  40bfbc:	ldrb	w8, [x20]
  40bfc0:	cbz	w8, 40bfd0 <_ZdlPvm@@Base+0x628>
  40bfc4:	ldr	x0, [x19]
  40bfc8:	mov	x1, x20
  40bfcc:	bl	401c80 <strcat@plt>
  40bfd0:	ldr	x0, [x19]
  40bfd4:	bl	4018d0 <strlen@plt>
  40bfd8:	str	w0, [x19, #8]
  40bfdc:	ldp	x20, x19, [sp, #64]
  40bfe0:	ldp	x22, x21, [sp, #48]
  40bfe4:	ldp	x24, x23, [sp, #32]
  40bfe8:	ldp	x26, x25, [sp, #16]
  40bfec:	ldp	x29, x30, [sp], #80
  40bff0:	ret
  40bff4:	ldr	x0, [x0]
  40bff8:	cbz	x0, 40c000 <_ZdlPvm@@Base+0x658>
  40bffc:	b	401b10 <_ZdaPv@plt>
  40c000:	ret
  40c004:	stp	x29, x30, [sp, #-80]!
  40c008:	str	x25, [sp, #16]
  40c00c:	stp	x24, x23, [sp, #32]
  40c010:	stp	x22, x21, [sp, #48]
  40c014:	stp	x20, x19, [sp, #64]
  40c018:	mov	x29, sp
  40c01c:	ldr	x19, [x0]
  40c020:	mov	x24, x0
  40c024:	mov	x20, x1
  40c028:	mov	x0, x19
  40c02c:	bl	4018d0 <strlen@plt>
  40c030:	mov	x21, x0
  40c034:	mov	x0, x20
  40c038:	bl	4018d0 <strlen@plt>
  40c03c:	mov	x23, x0
  40c040:	add	w8, w21, w23
  40c044:	add	w0, w8, #0x2
  40c048:	bl	401840 <_Znam@plt>
  40c04c:	ldr	w22, [x24, #8]
  40c050:	str	x0, [x24]
  40c054:	mov	x1, x19
  40c058:	mov	x25, x0
  40c05c:	sub	w24, w21, w22
  40c060:	mov	x2, x24
  40c064:	bl	401860 <memcpy@plt>
  40c068:	add	x24, x25, x24
  40c06c:	cbz	w22, 40c0cc <_ZdlPvm@@Base+0x724>
  40c070:	and	x23, x23, #0xffffffff
  40c074:	mov	x0, x24
  40c078:	mov	x1, x20
  40c07c:	mov	x2, x23
  40c080:	bl	401860 <memcpy@plt>
  40c084:	add	x20, x24, x23
  40c088:	mov	w8, #0x3a                  	// #58
  40c08c:	add	x9, x19, w21, uxtw
  40c090:	strb	w8, [x20], #1
  40c094:	sub	x1, x9, x22
  40c098:	mov	x0, x20
  40c09c:	mov	x2, x22
  40c0a0:	bl	401860 <memcpy@plt>
  40c0a4:	add	x8, x20, x22
  40c0a8:	strb	wzr, [x8]
  40c0ac:	cbz	x19, 40c0f4 <_ZdlPvm@@Base+0x74c>
  40c0b0:	mov	x0, x19
  40c0b4:	ldp	x20, x19, [sp, #64]
  40c0b8:	ldp	x22, x21, [sp, #48]
  40c0bc:	ldp	x24, x23, [sp, #32]
  40c0c0:	ldr	x25, [sp, #16]
  40c0c4:	ldp	x29, x30, [sp], #80
  40c0c8:	b	401b10 <_ZdaPv@plt>
  40c0cc:	mov	w8, #0x3a                  	// #58
  40c0d0:	strb	w8, [x24], #1
  40c0d4:	and	x21, x23, #0xffffffff
  40c0d8:	mov	x0, x24
  40c0dc:	mov	x1, x20
  40c0e0:	mov	x2, x21
  40c0e4:	bl	401860 <memcpy@plt>
  40c0e8:	add	x8, x24, x21
  40c0ec:	strb	wzr, [x8]
  40c0f0:	cbnz	x19, 40c0b0 <_ZdlPvm@@Base+0x708>
  40c0f4:	ldp	x20, x19, [sp, #64]
  40c0f8:	ldp	x22, x21, [sp, #48]
  40c0fc:	ldp	x24, x23, [sp, #32]
  40c100:	ldr	x25, [sp, #16]
  40c104:	ldp	x29, x30, [sp], #80
  40c108:	ret
  40c10c:	sub	sp, sp, #0x70
  40c110:	stp	x29, x30, [sp, #16]
  40c114:	stp	x28, x27, [sp, #32]
  40c118:	stp	x26, x25, [sp, #48]
  40c11c:	stp	x24, x23, [sp, #64]
  40c120:	stp	x22, x21, [sp, #80]
  40c124:	stp	x20, x19, [sp, #96]
  40c128:	add	x29, sp, #0x10
  40c12c:	mov	x19, x2
  40c130:	mov	x20, x1
  40c134:	mov	x21, x0
  40c138:	cbnz	x1, 40c14c <_ZdlPvm@@Base+0x7a4>
  40c13c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40c140:	add	x1, x1, #0xc59
  40c144:	mov	w0, #0x61                  	// #97
  40c148:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40c14c:	ldrb	w8, [x20]
  40c150:	cmp	w8, #0x2f
  40c154:	b.eq	40c258 <_ZdlPvm@@Base+0x8b0>  // b.none
  40c158:	ldr	x23, [x21]
  40c15c:	ldrb	w8, [x23]
  40c160:	cbz	w8, 40c258 <_ZdlPvm@@Base+0x8b0>
  40c164:	mov	x0, x20
  40c168:	str	x19, [sp, #8]
  40c16c:	bl	4018d0 <strlen@plt>
  40c170:	and	x8, x0, #0xffffffff
  40c174:	mov	x27, #0x1                   	// #1
  40c178:	adrp	x21, 40f000 <_ZdlPvm@@Base+0x3658>
  40c17c:	movk	x27, #0x8000, lsl #32
  40c180:	mov	w28, #0x2f                  	// #47
  40c184:	add	x19, x8, #0x1
  40c188:	add	x21, x21, #0x59f
  40c18c:	mov	w1, #0x3a                  	// #58
  40c190:	mov	x0, x23
  40c194:	bl	401980 <strchr@plt>
  40c198:	mov	x22, x0
  40c19c:	cbz	x0, 40c1cc <_ZdlPvm@@Base+0x824>
  40c1a0:	subs	x24, x22, x23
  40c1a4:	b.ls	40c1e0 <_ZdlPvm@@Base+0x838>  // b.plast
  40c1a8:	ldurb	w8, [x22, #-1]
  40c1ac:	mov	w9, #0x1                   	// #1
  40c1b0:	cmp	x8, #0x3f
  40c1b4:	lsl	x8, x9, x8
  40c1b8:	cset	w9, hi  // hi = pmore
  40c1bc:	tst	x8, x27
  40c1c0:	cset	w8, eq  // eq = none
  40c1c4:	orr	w26, w9, w8
  40c1c8:	b	40c1e4 <_ZdlPvm@@Base+0x83c>
  40c1cc:	mov	x0, x23
  40c1d0:	bl	4018d0 <strlen@plt>
  40c1d4:	add	x22, x23, x0
  40c1d8:	subs	x24, x22, x23
  40c1dc:	b.hi	40c1a8 <_ZdlPvm@@Base+0x800>  // b.pmore
  40c1e0:	mov	w26, wzr
  40c1e4:	add	x8, x19, x24
  40c1e8:	add	x0, x8, x26
  40c1ec:	bl	401840 <_Znam@plt>
  40c1f0:	mov	x1, x23
  40c1f4:	mov	x2, x24
  40c1f8:	mov	x25, x0
  40c1fc:	bl	401860 <memcpy@plt>
  40c200:	cbz	w26, 40c208 <_ZdlPvm@@Base+0x860>
  40c204:	strb	w28, [x25, x24]
  40c208:	add	x8, x25, x24
  40c20c:	add	x0, x8, x26
  40c210:	mov	x1, x20
  40c214:	bl	4019e0 <strcpy@plt>
  40c218:	mov	x0, x25
  40c21c:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40c220:	mov	x24, x0
  40c224:	mov	x0, x25
  40c228:	bl	401b10 <_ZdaPv@plt>
  40c22c:	mov	x0, x24
  40c230:	mov	x1, x21
  40c234:	bl	401b90 <fopen@plt>
  40c238:	cbnz	x0, 40c284 <_ZdlPvm@@Base+0x8dc>
  40c23c:	mov	x0, x24
  40c240:	bl	401960 <free@plt>
  40c244:	ldrb	w8, [x22], #1
  40c248:	mov	x23, x22
  40c24c:	cbnz	w8, 40c18c <_ZdlPvm@@Base+0x7e4>
  40c250:	mov	x23, xzr
  40c254:	b	40c2a0 <_ZdlPvm@@Base+0x8f8>
  40c258:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40c25c:	add	x1, x1, #0x59f
  40c260:	mov	x0, x20
  40c264:	bl	401b90 <fopen@plt>
  40c268:	mov	x23, x0
  40c26c:	cbz	x0, 40c2a0 <_ZdlPvm@@Base+0x8f8>
  40c270:	cbz	x19, 40c2a0 <_ZdlPvm@@Base+0x8f8>
  40c274:	mov	x0, x20
  40c278:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40c27c:	str	x0, [x19]
  40c280:	b	40c2a0 <_ZdlPvm@@Base+0x8f8>
  40c284:	ldr	x8, [sp, #8]
  40c288:	mov	x23, x0
  40c28c:	cbz	x8, 40c298 <_ZdlPvm@@Base+0x8f0>
  40c290:	str	x24, [x8]
  40c294:	b	40c2a0 <_ZdlPvm@@Base+0x8f8>
  40c298:	mov	x0, x24
  40c29c:	bl	401960 <free@plt>
  40c2a0:	mov	x0, x23
  40c2a4:	ldp	x20, x19, [sp, #96]
  40c2a8:	ldp	x22, x21, [sp, #80]
  40c2ac:	ldp	x24, x23, [sp, #64]
  40c2b0:	ldp	x26, x25, [sp, #48]
  40c2b4:	ldp	x28, x27, [sp, #32]
  40c2b8:	ldp	x29, x30, [sp, #16]
  40c2bc:	add	sp, sp, #0x70
  40c2c0:	ret
  40c2c4:	stp	x29, x30, [sp, #-96]!
  40c2c8:	stp	x28, x27, [sp, #16]
  40c2cc:	stp	x26, x25, [sp, #32]
  40c2d0:	stp	x24, x23, [sp, #48]
  40c2d4:	stp	x22, x21, [sp, #64]
  40c2d8:	stp	x20, x19, [sp, #80]
  40c2dc:	mov	x29, sp
  40c2e0:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3658>
  40c2e4:	add	x8, x8, #0x59f
  40c2e8:	cmp	x3, #0x0
  40c2ec:	csel	x21, x8, x3, eq  // eq = none
  40c2f0:	mov	x20, x1
  40c2f4:	mov	x22, x0
  40c2f8:	mov	w1, #0x72                  	// #114
  40c2fc:	mov	x0, x21
  40c300:	mov	x19, x2
  40c304:	bl	401980 <strchr@plt>
  40c308:	mov	x23, x0
  40c30c:	cbz	x20, 40c444 <_ZdlPvm@@Base+0xa9c>
  40c310:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40c314:	add	x1, x1, #0x14c
  40c318:	mov	x0, x20
  40c31c:	bl	401bb0 <strcmp@plt>
  40c320:	cbz	w0, 40c444 <_ZdlPvm@@Base+0xa9c>
  40c324:	cbz	x23, 40c4a4 <_ZdlPvm@@Base+0xafc>
  40c328:	ldrb	w8, [x20]
  40c32c:	cmp	w8, #0x2f
  40c330:	b.eq	40c4a4 <_ZdlPvm@@Base+0xafc>  // b.none
  40c334:	ldr	x23, [x22]
  40c338:	ldrb	w8, [x23]
  40c33c:	cbz	w8, 40c4a4 <_ZdlPvm@@Base+0xafc>
  40c340:	mov	x0, x20
  40c344:	bl	4018d0 <strlen@plt>
  40c348:	and	x8, x0, #0xffffffff
  40c34c:	add	x28, x8, #0x1
  40c350:	mov	w26, #0x2f                  	// #47
  40c354:	mov	w1, #0x3a                  	// #58
  40c358:	mov	x0, x23
  40c35c:	bl	401980 <strchr@plt>
  40c360:	mov	x22, x0
  40c364:	cbz	x0, 40c39c <_ZdlPvm@@Base+0x9f4>
  40c368:	subs	x24, x22, x23
  40c36c:	b.ls	40c3b0 <_ZdlPvm@@Base+0xa08>  // b.plast
  40c370:	ldurb	w8, [x22, #-1]
  40c374:	mov	w9, #0x1                   	// #1
  40c378:	mov	x10, #0x1                   	// #1
  40c37c:	movk	x10, #0x8000, lsl #32
  40c380:	cmp	x8, #0x3f
  40c384:	lsl	x8, x9, x8
  40c388:	cset	w9, hi  // hi = pmore
  40c38c:	tst	x8, x10
  40c390:	cset	w8, eq  // eq = none
  40c394:	orr	w27, w9, w8
  40c398:	b	40c3b4 <_ZdlPvm@@Base+0xa0c>
  40c39c:	mov	x0, x23
  40c3a0:	bl	4018d0 <strlen@plt>
  40c3a4:	add	x22, x23, x0
  40c3a8:	subs	x24, x22, x23
  40c3ac:	b.hi	40c370 <_ZdlPvm@@Base+0x9c8>  // b.pmore
  40c3b0:	mov	w27, wzr
  40c3b4:	add	x8, x28, x24
  40c3b8:	add	x0, x8, x27
  40c3bc:	bl	401840 <_Znam@plt>
  40c3c0:	mov	x1, x23
  40c3c4:	mov	x2, x24
  40c3c8:	mov	x25, x0
  40c3cc:	bl	401860 <memcpy@plt>
  40c3d0:	cbz	w27, 40c3d8 <_ZdlPvm@@Base+0xa30>
  40c3d4:	strb	w26, [x25, x24]
  40c3d8:	add	x8, x25, x24
  40c3dc:	add	x0, x8, x27
  40c3e0:	mov	x1, x20
  40c3e4:	bl	4019e0 <strcpy@plt>
  40c3e8:	mov	x0, x25
  40c3ec:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40c3f0:	mov	x24, x0
  40c3f4:	mov	x0, x25
  40c3f8:	bl	401b10 <_ZdaPv@plt>
  40c3fc:	mov	x0, x24
  40c400:	mov	x1, x21
  40c404:	bl	401b90 <fopen@plt>
  40c408:	cbnz	x0, 40c4cc <_ZdlPvm@@Base+0xb24>
  40c40c:	bl	401b20 <__errno_location@plt>
  40c410:	ldr	w27, [x0]
  40c414:	mov	x25, x0
  40c418:	mov	x0, x24
  40c41c:	bl	401960 <free@plt>
  40c420:	cmp	w27, #0x2
  40c424:	b.ne	40c4dc <_ZdlPvm@@Base+0xb34>  // b.any
  40c428:	ldrb	w8, [x22], #1
  40c42c:	mov	x23, x22
  40c430:	cbnz	w8, 40c354 <_ZdlPvm@@Base+0x9ac>
  40c434:	mov	x23, xzr
  40c438:	mov	w8, #0x2                   	// #2
  40c43c:	str	w8, [x25]
  40c440:	b	40c484 <_ZdlPvm@@Base+0xadc>
  40c444:	cbz	x19, 40c468 <_ZdlPvm@@Base+0xac0>
  40c448:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3658>
  40c44c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2658>
  40c450:	add	x8, x8, #0xc7a
  40c454:	add	x9, x9, #0x43e
  40c458:	cmp	x23, #0x0
  40c45c:	csel	x0, x9, x8, ne  // ne = any
  40c460:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40c464:	str	x0, [x19]
  40c468:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c46c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c470:	add	x8, x8, #0xe98
  40c474:	add	x9, x9, #0xea0
  40c478:	cmp	x23, #0x0
  40c47c:	csel	x8, x8, x9, ne  // ne = any
  40c480:	ldr	x23, [x8]
  40c484:	mov	x0, x23
  40c488:	ldp	x20, x19, [sp, #80]
  40c48c:	ldp	x22, x21, [sp, #64]
  40c490:	ldp	x24, x23, [sp, #48]
  40c494:	ldp	x26, x25, [sp, #32]
  40c498:	ldp	x28, x27, [sp, #16]
  40c49c:	ldp	x29, x30, [sp], #96
  40c4a0:	ret
  40c4a4:	mov	x0, x20
  40c4a8:	mov	x1, x21
  40c4ac:	bl	401b90 <fopen@plt>
  40c4b0:	mov	x23, x0
  40c4b4:	cbz	x0, 40c484 <_ZdlPvm@@Base+0xadc>
  40c4b8:	cbz	x19, 40c484 <_ZdlPvm@@Base+0xadc>
  40c4bc:	mov	x0, x20
  40c4c0:	bl	40d194 <_ZdlPvm@@Base+0x17ec>
  40c4c4:	str	x0, [x19]
  40c4c8:	b	40c484 <_ZdlPvm@@Base+0xadc>
  40c4cc:	mov	x23, x0
  40c4d0:	cbz	x19, 40c4e8 <_ZdlPvm@@Base+0xb40>
  40c4d4:	str	x24, [x19]
  40c4d8:	b	40c484 <_ZdlPvm@@Base+0xadc>
  40c4dc:	mov	x23, xzr
  40c4e0:	str	w27, [x25]
  40c4e4:	b	40c484 <_ZdlPvm@@Base+0xadc>
  40c4e8:	mov	x0, x24
  40c4ec:	bl	401960 <free@plt>
  40c4f0:	b	40c484 <_ZdlPvm@@Base+0xadc>
  40c4f4:	stp	xzr, xzr, [x0]
  40c4f8:	ret
  40c4fc:	stp	x29, x30, [sp, #-48]!
  40c500:	str	x21, [sp, #16]
  40c504:	stp	x20, x19, [sp, #32]
  40c508:	mov	x29, sp
  40c50c:	mov	w21, w2
  40c510:	mov	x20, x1
  40c514:	mov	x19, x0
  40c518:	str	w2, [x0, #8]
  40c51c:	tbnz	w2, #31, 40c53c <_ZdlPvm@@Base+0xb94>
  40c520:	cbnz	w21, 40c54c <_ZdlPvm@@Base+0xba4>
  40c524:	str	wzr, [x19, #12]
  40c528:	str	xzr, [x19]
  40c52c:	ldp	x20, x19, [sp, #32]
  40c530:	ldr	x21, [sp, #16]
  40c534:	ldp	x29, x30, [sp], #48
  40c538:	ret
  40c53c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40c540:	add	x1, x1, #0xc90
  40c544:	mov	w0, #0x57                  	// #87
  40c548:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40c54c:	lsl	w8, w21, #1
  40c550:	sxtw	x0, w8
  40c554:	str	w8, [x19, #12]
  40c558:	bl	401840 <_Znam@plt>
  40c55c:	str	x0, [x19]
  40c560:	sxtw	x2, w21
  40c564:	mov	x1, x20
  40c568:	ldp	x20, x19, [sp, #32]
  40c56c:	ldr	x21, [sp, #16]
  40c570:	ldp	x29, x30, [sp], #48
  40c574:	b	401860 <memcpy@plt>
  40c578:	stp	x29, x30, [sp, #-48]!
  40c57c:	str	x21, [sp, #16]
  40c580:	stp	x20, x19, [sp, #32]
  40c584:	mov	x29, sp
  40c588:	mov	x19, x0
  40c58c:	cbz	x1, 40c5d4 <_ZdlPvm@@Base+0xc2c>
  40c590:	mov	x0, x1
  40c594:	mov	x20, x1
  40c598:	bl	4018d0 <strlen@plt>
  40c59c:	mov	x21, x0
  40c5a0:	str	w21, [x19, #8]
  40c5a4:	cbz	w21, 40c5dc <_ZdlPvm@@Base+0xc34>
  40c5a8:	lsl	w8, w21, #1
  40c5ac:	sxtw	x0, w8
  40c5b0:	str	w8, [x19, #12]
  40c5b4:	bl	401840 <_Znam@plt>
  40c5b8:	str	x0, [x19]
  40c5bc:	sxtw	x2, w21
  40c5c0:	mov	x1, x20
  40c5c4:	ldp	x20, x19, [sp, #32]
  40c5c8:	ldr	x21, [sp, #16]
  40c5cc:	ldp	x29, x30, [sp], #48
  40c5d0:	b	401860 <memcpy@plt>
  40c5d4:	str	xzr, [x19, #8]
  40c5d8:	b	40c5e0 <_ZdlPvm@@Base+0xc38>
  40c5dc:	str	wzr, [x19, #12]
  40c5e0:	str	xzr, [x19]
  40c5e4:	ldp	x20, x19, [sp, #32]
  40c5e8:	ldr	x21, [sp, #16]
  40c5ec:	ldp	x29, x30, [sp], #48
  40c5f0:	ret
  40c5f4:	stp	x29, x30, [sp, #-32]!
  40c5f8:	stp	x20, x19, [sp, #16]
  40c5fc:	mov	x29, sp
  40c600:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3658>
  40c604:	ldr	d0, [x8, #3208]
  40c608:	mov	x20, x0
  40c60c:	mov	w19, w1
  40c610:	str	d0, [x0, #8]
  40c614:	mov	w0, #0x2                   	// #2
  40c618:	bl	401840 <_Znam@plt>
  40c61c:	str	x0, [x20]
  40c620:	strb	w19, [x0]
  40c624:	ldp	x20, x19, [sp, #16]
  40c628:	ldp	x29, x30, [sp], #32
  40c62c:	ret
  40c630:	stp	x29, x30, [sp, #-48]!
  40c634:	str	x21, [sp, #16]
  40c638:	stp	x20, x19, [sp, #32]
  40c63c:	mov	x29, sp
  40c640:	ldrsw	x19, [x1, #8]
  40c644:	mov	x20, x0
  40c648:	str	w19, [x0, #8]
  40c64c:	cbz	w19, 40c67c <_ZdlPvm@@Base+0xcd4>
  40c650:	lsl	x0, x19, #1
  40c654:	mov	x21, x1
  40c658:	str	w0, [x20, #12]
  40c65c:	bl	401840 <_Znam@plt>
  40c660:	str	x0, [x20]
  40c664:	ldr	x1, [x21]
  40c668:	mov	x2, x19
  40c66c:	ldp	x20, x19, [sp, #32]
  40c670:	ldr	x21, [sp, #16]
  40c674:	ldp	x29, x30, [sp], #48
  40c678:	b	401860 <memcpy@plt>
  40c67c:	str	wzr, [x20, #12]
  40c680:	str	xzr, [x20]
  40c684:	ldp	x20, x19, [sp, #32]
  40c688:	ldr	x21, [sp, #16]
  40c68c:	ldp	x29, x30, [sp], #48
  40c690:	ret
  40c694:	ldr	x0, [x0]
  40c698:	cbz	x0, 40c6a0 <_ZdlPvm@@Base+0xcf8>
  40c69c:	b	401b10 <_ZdaPv@plt>
  40c6a0:	ret
  40c6a4:	stp	x29, x30, [sp, #-48]!
  40c6a8:	str	x21, [sp, #16]
  40c6ac:	stp	x20, x19, [sp, #32]
  40c6b0:	mov	x29, sp
  40c6b4:	ldr	w8, [x0, #12]
  40c6b8:	ldrsw	x21, [x1, #8]
  40c6bc:	mov	x19, x0
  40c6c0:	ldr	x0, [x0]
  40c6c4:	mov	x20, x1
  40c6c8:	cmp	w8, w21
  40c6cc:	b.ge	40c6f4 <_ZdlPvm@@Base+0xd4c>  // b.tcont
  40c6d0:	cbz	x0, 40c6d8 <_ZdlPvm@@Base+0xd30>
  40c6d4:	bl	401b10 <_ZdaPv@plt>
  40c6d8:	cbz	w21, 40c6ec <_ZdlPvm@@Base+0xd44>
  40c6dc:	lsl	x0, x21, #1
  40c6e0:	str	w0, [x19, #12]
  40c6e4:	bl	401840 <_Znam@plt>
  40c6e8:	b	40c6f4 <_ZdlPvm@@Base+0xd4c>
  40c6ec:	mov	x0, xzr
  40c6f0:	str	wzr, [x19, #12]
  40c6f4:	str	x0, [x19]
  40c6f8:	ldrsw	x2, [x20, #8]
  40c6fc:	str	w2, [x19, #8]
  40c700:	cbz	w2, 40c70c <_ZdlPvm@@Base+0xd64>
  40c704:	ldr	x1, [x20]
  40c708:	bl	401860 <memcpy@plt>
  40c70c:	mov	x0, x19
  40c710:	ldp	x20, x19, [sp, #32]
  40c714:	ldr	x21, [sp, #16]
  40c718:	ldp	x29, x30, [sp], #48
  40c71c:	ret
  40c720:	stp	x29, x30, [sp, #-48]!
  40c724:	str	x21, [sp, #16]
  40c728:	stp	x20, x19, [sp, #32]
  40c72c:	mov	x29, sp
  40c730:	mov	x19, x0
  40c734:	cbz	x1, 40c79c <_ZdlPvm@@Base+0xdf4>
  40c738:	mov	x0, x1
  40c73c:	mov	x20, x1
  40c740:	bl	4018d0 <strlen@plt>
  40c744:	ldr	w9, [x19, #12]
  40c748:	ldr	x8, [x19]
  40c74c:	mov	x21, x0
  40c750:	cmp	w9, w21
  40c754:	b.ge	40c77c <_ZdlPvm@@Base+0xdd4>  // b.tcont
  40c758:	cbz	x8, 40c764 <_ZdlPvm@@Base+0xdbc>
  40c75c:	mov	x0, x8
  40c760:	bl	401b10 <_ZdaPv@plt>
  40c764:	cbz	w21, 40c7a8 <_ZdlPvm@@Base+0xe00>
  40c768:	lsl	w8, w21, #1
  40c76c:	sxtw	x0, w8
  40c770:	str	w8, [x19, #12]
  40c774:	bl	401840 <_Znam@plt>
  40c778:	mov	x8, x0
  40c77c:	str	x8, [x19]
  40c780:	str	w21, [x19, #8]
  40c784:	cbz	w21, 40c7ac <_ZdlPvm@@Base+0xe04>
  40c788:	sxtw	x2, w21
  40c78c:	mov	x0, x8
  40c790:	mov	x1, x20
  40c794:	bl	401860 <memcpy@plt>
  40c798:	b	40c7ac <_ZdlPvm@@Base+0xe04>
  40c79c:	ldr	x0, [x19]
  40c7a0:	cbz	x0, 40c7a8 <_ZdlPvm@@Base+0xe00>
  40c7a4:	bl	401b10 <_ZdaPv@plt>
  40c7a8:	stp	xzr, xzr, [x19]
  40c7ac:	mov	x0, x19
  40c7b0:	ldp	x20, x19, [sp, #32]
  40c7b4:	ldr	x21, [sp, #16]
  40c7b8:	ldp	x29, x30, [sp], #48
  40c7bc:	ret
  40c7c0:	stp	x29, x30, [sp, #-32]!
  40c7c4:	stp	x20, x19, [sp, #16]
  40c7c8:	mov	x29, sp
  40c7cc:	ldr	w8, [x0, #12]
  40c7d0:	mov	x19, x0
  40c7d4:	ldr	x0, [x0]
  40c7d8:	mov	w20, w1
  40c7dc:	cmp	w8, #0x0
  40c7e0:	b.gt	40c7fc <_ZdlPvm@@Base+0xe54>
  40c7e4:	cbz	x0, 40c7ec <_ZdlPvm@@Base+0xe44>
  40c7e8:	bl	401b10 <_ZdaPv@plt>
  40c7ec:	mov	w8, #0x2                   	// #2
  40c7f0:	mov	w0, #0x2                   	// #2
  40c7f4:	str	w8, [x19, #12]
  40c7f8:	bl	401840 <_Znam@plt>
  40c7fc:	mov	w8, #0x1                   	// #1
  40c800:	str	x0, [x19]
  40c804:	str	w8, [x19, #8]
  40c808:	strb	w20, [x0]
  40c80c:	mov	x0, x19
  40c810:	ldp	x20, x19, [sp, #16]
  40c814:	ldp	x29, x30, [sp], #32
  40c818:	ret
  40c81c:	stp	x29, x30, [sp, #-32]!
  40c820:	stp	x20, x19, [sp, #16]
  40c824:	mov	x20, x0
  40c828:	ldr	x0, [x0]
  40c82c:	mov	x19, x1
  40c830:	mov	x29, sp
  40c834:	cbz	x0, 40c83c <_ZdlPvm@@Base+0xe94>
  40c838:	bl	401b10 <_ZdaPv@plt>
  40c83c:	ldr	x8, [x19]
  40c840:	str	x8, [x20]
  40c844:	ldr	x8, [x19, #8]
  40c848:	str	x8, [x20, #8]
  40c84c:	stp	xzr, xzr, [x19]
  40c850:	ldp	x20, x19, [sp, #16]
  40c854:	ldp	x29, x30, [sp], #32
  40c858:	ret
  40c85c:	stp	x29, x30, [sp, #-48]!
  40c860:	stp	x22, x21, [sp, #16]
  40c864:	stp	x20, x19, [sp, #32]
  40c868:	mov	x29, sp
  40c86c:	ldp	w22, w8, [x0, #8]
  40c870:	ldr	x20, [x0]
  40c874:	mov	x19, x0
  40c878:	sxtw	x22, w22
  40c87c:	cmp	w8, w22
  40c880:	b.le	40c88c <_ZdlPvm@@Base+0xee4>
  40c884:	mov	x21, x20
  40c888:	b	40c8e0 <_ZdlPvm@@Base+0xf38>
  40c88c:	add	w8, w22, #0x1
  40c890:	cbz	w8, 40c8cc <_ZdlPvm@@Base+0xf24>
  40c894:	lsl	w8, w8, #1
  40c898:	sxtw	x0, w8
  40c89c:	str	w8, [x19, #12]
  40c8a0:	bl	401840 <_Znam@plt>
  40c8a4:	mov	x21, x0
  40c8a8:	cbz	w22, 40c8bc <_ZdlPvm@@Base+0xf14>
  40c8ac:	mov	x0, x21
  40c8b0:	mov	x1, x20
  40c8b4:	mov	x2, x22
  40c8b8:	bl	401860 <memcpy@plt>
  40c8bc:	cbz	x20, 40c8e0 <_ZdlPvm@@Base+0xf38>
  40c8c0:	mov	x0, x20
  40c8c4:	bl	401b10 <_ZdaPv@plt>
  40c8c8:	b	40c8e0 <_ZdlPvm@@Base+0xf38>
  40c8cc:	cbz	x20, 40c8d8 <_ZdlPvm@@Base+0xf30>
  40c8d0:	mov	x0, x20
  40c8d4:	bl	401b10 <_ZdaPv@plt>
  40c8d8:	mov	x21, xzr
  40c8dc:	str	wzr, [x19, #12]
  40c8e0:	str	x21, [x19]
  40c8e4:	ldp	x20, x19, [sp, #32]
  40c8e8:	ldp	x22, x21, [sp, #16]
  40c8ec:	ldp	x29, x30, [sp], #48
  40c8f0:	ret
  40c8f4:	stp	x29, x30, [sp, #-80]!
  40c8f8:	str	x25, [sp, #16]
  40c8fc:	stp	x24, x23, [sp, #32]
  40c900:	stp	x22, x21, [sp, #48]
  40c904:	stp	x20, x19, [sp, #64]
  40c908:	mov	x29, sp
  40c90c:	mov	x19, x0
  40c910:	cbz	x1, 40c9b0 <_ZdlPvm@@Base+0x1008>
  40c914:	mov	x0, x1
  40c918:	mov	x20, x1
  40c91c:	bl	4018d0 <strlen@plt>
  40c920:	ldp	w25, w8, [x19, #8]
  40c924:	ldr	x22, [x19]
  40c928:	mov	x21, x0
  40c92c:	add	w24, w25, w21
  40c930:	cmp	w24, w8
  40c934:	b.le	40c99c <_ZdlPvm@@Base+0xff4>
  40c938:	cbz	w24, 40c97c <_ZdlPvm@@Base+0xfd4>
  40c93c:	lsl	w8, w24, #1
  40c940:	sxtw	x0, w8
  40c944:	str	w8, [x19, #12]
  40c948:	bl	401840 <_Znam@plt>
  40c94c:	mov	x23, x0
  40c950:	cbz	w25, 40c96c <_ZdlPvm@@Base+0xfc4>
  40c954:	cmp	w21, #0x1
  40c958:	b.lt	40c96c <_ZdlPvm@@Base+0xfc4>  // b.tstop
  40c95c:	sxtw	x2, w25
  40c960:	mov	x0, x23
  40c964:	mov	x1, x22
  40c968:	bl	401860 <memcpy@plt>
  40c96c:	cbz	x22, 40c990 <_ZdlPvm@@Base+0xfe8>
  40c970:	mov	x0, x22
  40c974:	bl	401b10 <_ZdaPv@plt>
  40c978:	b	40c990 <_ZdlPvm@@Base+0xfe8>
  40c97c:	cbz	x22, 40c988 <_ZdlPvm@@Base+0xfe0>
  40c980:	mov	x0, x22
  40c984:	bl	401b10 <_ZdaPv@plt>
  40c988:	mov	x23, xzr
  40c98c:	str	wzr, [x19, #12]
  40c990:	ldr	w25, [x19, #8]
  40c994:	mov	x22, x23
  40c998:	str	x23, [x19]
  40c99c:	add	x0, x22, w25, sxtw
  40c9a0:	sxtw	x2, w21
  40c9a4:	mov	x1, x20
  40c9a8:	bl	401860 <memcpy@plt>
  40c9ac:	str	w24, [x19, #8]
  40c9b0:	mov	x0, x19
  40c9b4:	ldp	x20, x19, [sp, #64]
  40c9b8:	ldp	x22, x21, [sp, #48]
  40c9bc:	ldp	x24, x23, [sp, #32]
  40c9c0:	ldr	x25, [sp, #16]
  40c9c4:	ldp	x29, x30, [sp], #80
  40c9c8:	ret
  40c9cc:	stp	x29, x30, [sp, #-80]!
  40c9d0:	str	x25, [sp, #16]
  40c9d4:	stp	x24, x23, [sp, #32]
  40c9d8:	stp	x22, x21, [sp, #48]
  40c9dc:	stp	x20, x19, [sp, #64]
  40c9e0:	mov	x29, sp
  40c9e4:	ldr	w25, [x1, #8]
  40c9e8:	mov	x19, x0
  40c9ec:	cbz	w25, 40ca84 <_ZdlPvm@@Base+0x10dc>
  40c9f0:	ldp	w24, w8, [x19, #8]
  40c9f4:	ldr	x21, [x19]
  40c9f8:	mov	x20, x1
  40c9fc:	add	w23, w24, w25
  40ca00:	cmp	w23, w8
  40ca04:	b.le	40ca70 <_ZdlPvm@@Base+0x10c8>
  40ca08:	cbz	w23, 40ca4c <_ZdlPvm@@Base+0x10a4>
  40ca0c:	lsl	w8, w23, #1
  40ca10:	sxtw	x0, w8
  40ca14:	str	w8, [x19, #12]
  40ca18:	bl	401840 <_Znam@plt>
  40ca1c:	cmp	w25, #0x1
  40ca20:	mov	x22, x0
  40ca24:	b.lt	40ca3c <_ZdlPvm@@Base+0x1094>  // b.tstop
  40ca28:	cbz	w24, 40ca3c <_ZdlPvm@@Base+0x1094>
  40ca2c:	sxtw	x2, w24
  40ca30:	mov	x0, x22
  40ca34:	mov	x1, x21
  40ca38:	bl	401860 <memcpy@plt>
  40ca3c:	cbz	x21, 40ca60 <_ZdlPvm@@Base+0x10b8>
  40ca40:	mov	x0, x21
  40ca44:	bl	401b10 <_ZdaPv@plt>
  40ca48:	b	40ca60 <_ZdlPvm@@Base+0x10b8>
  40ca4c:	cbz	x21, 40ca58 <_ZdlPvm@@Base+0x10b0>
  40ca50:	mov	x0, x21
  40ca54:	bl	401b10 <_ZdaPv@plt>
  40ca58:	mov	x22, xzr
  40ca5c:	str	wzr, [x19, #12]
  40ca60:	str	x22, [x19]
  40ca64:	ldr	w24, [x19, #8]
  40ca68:	ldr	w25, [x20, #8]
  40ca6c:	mov	x21, x22
  40ca70:	ldr	x1, [x20]
  40ca74:	add	x0, x21, w24, sxtw
  40ca78:	sxtw	x2, w25
  40ca7c:	bl	401860 <memcpy@plt>
  40ca80:	str	w23, [x19, #8]
  40ca84:	mov	x0, x19
  40ca88:	ldp	x20, x19, [sp, #64]
  40ca8c:	ldp	x22, x21, [sp, #48]
  40ca90:	ldp	x24, x23, [sp, #32]
  40ca94:	ldr	x25, [sp, #16]
  40ca98:	ldp	x29, x30, [sp], #80
  40ca9c:	ret
  40caa0:	cmp	w2, #0x1
  40caa4:	b.lt	40cb64 <_ZdlPvm@@Base+0x11bc>  // b.tstop
  40caa8:	stp	x29, x30, [sp, #-80]!
  40caac:	str	x25, [sp, #16]
  40cab0:	stp	x24, x23, [sp, #32]
  40cab4:	stp	x22, x21, [sp, #48]
  40cab8:	stp	x20, x19, [sp, #64]
  40cabc:	mov	x29, sp
  40cac0:	ldp	w25, w8, [x0, #8]
  40cac4:	ldr	x22, [x0]
  40cac8:	mov	w21, w2
  40cacc:	mov	x20, x1
  40cad0:	add	w24, w25, w2
  40cad4:	mov	x19, x0
  40cad8:	cmp	w24, w8
  40cadc:	b.le	40cb3c <_ZdlPvm@@Base+0x1194>
  40cae0:	cbz	w24, 40cb1c <_ZdlPvm@@Base+0x1174>
  40cae4:	lsl	w8, w24, #1
  40cae8:	sxtw	x0, w8
  40caec:	str	w8, [x19, #12]
  40caf0:	bl	401840 <_Znam@plt>
  40caf4:	mov	x23, x0
  40caf8:	cbz	w25, 40cb0c <_ZdlPvm@@Base+0x1164>
  40cafc:	sxtw	x2, w25
  40cb00:	mov	x0, x23
  40cb04:	mov	x1, x22
  40cb08:	bl	401860 <memcpy@plt>
  40cb0c:	cbz	x22, 40cb30 <_ZdlPvm@@Base+0x1188>
  40cb10:	mov	x0, x22
  40cb14:	bl	401b10 <_ZdaPv@plt>
  40cb18:	b	40cb30 <_ZdlPvm@@Base+0x1188>
  40cb1c:	cbz	x22, 40cb28 <_ZdlPvm@@Base+0x1180>
  40cb20:	mov	x0, x22
  40cb24:	bl	401b10 <_ZdaPv@plt>
  40cb28:	mov	x23, xzr
  40cb2c:	str	wzr, [x19, #12]
  40cb30:	ldr	w25, [x19, #8]
  40cb34:	mov	x22, x23
  40cb38:	str	x23, [x19]
  40cb3c:	add	x0, x22, w25, sxtw
  40cb40:	mov	w2, w21
  40cb44:	mov	x1, x20
  40cb48:	bl	401860 <memcpy@plt>
  40cb4c:	str	w24, [x19, #8]
  40cb50:	ldp	x20, x19, [sp, #64]
  40cb54:	ldp	x22, x21, [sp, #48]
  40cb58:	ldp	x24, x23, [sp, #32]
  40cb5c:	ldr	x25, [sp, #16]
  40cb60:	ldp	x29, x30, [sp], #80
  40cb64:	ret
  40cb68:	stp	x29, x30, [sp, #-64]!
  40cb6c:	stp	x24, x23, [sp, #16]
  40cb70:	stp	x22, x21, [sp, #32]
  40cb74:	stp	x20, x19, [sp, #48]
  40cb78:	mov	x29, sp
  40cb7c:	mov	w20, w4
  40cb80:	mov	x19, x3
  40cb84:	mov	w22, w2
  40cb88:	mov	x21, x1
  40cb8c:	orr	w8, w4, w2
  40cb90:	mov	x23, x0
  40cb94:	tbz	w8, #31, 40cba8 <_ZdlPvm@@Base+0x1200>
  40cb98:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40cb9c:	add	x1, x1, #0xc90
  40cba0:	mov	w0, #0xd7                  	// #215
  40cba4:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40cba8:	adds	w8, w20, w22
  40cbac:	str	w8, [x23, #8]
  40cbb0:	b.eq	40cbf4 <_ZdlPvm@@Base+0x124c>  // b.none
  40cbb4:	lsl	w8, w8, #1
  40cbb8:	sxtw	x0, w8
  40cbbc:	str	w8, [x23, #12]
  40cbc0:	bl	401840 <_Znam@plt>
  40cbc4:	mov	x24, x0
  40cbc8:	str	x0, [x23]
  40cbcc:	cbz	w22, 40cc10 <_ZdlPvm@@Base+0x1268>
  40cbd0:	sxtw	x22, w22
  40cbd4:	mov	x0, x24
  40cbd8:	mov	x1, x21
  40cbdc:	mov	x2, x22
  40cbe0:	bl	401860 <memcpy@plt>
  40cbe4:	cbz	w20, 40cbfc <_ZdlPvm@@Base+0x1254>
  40cbe8:	add	x0, x24, x22
  40cbec:	sxtw	x2, w20
  40cbf0:	b	40cc18 <_ZdlPvm@@Base+0x1270>
  40cbf4:	str	wzr, [x23, #12]
  40cbf8:	str	xzr, [x23]
  40cbfc:	ldp	x20, x19, [sp, #48]
  40cc00:	ldp	x22, x21, [sp, #32]
  40cc04:	ldp	x24, x23, [sp, #16]
  40cc08:	ldp	x29, x30, [sp], #64
  40cc0c:	ret
  40cc10:	sxtw	x2, w20
  40cc14:	mov	x0, x24
  40cc18:	mov	x1, x19
  40cc1c:	ldp	x20, x19, [sp, #48]
  40cc20:	ldp	x22, x21, [sp, #32]
  40cc24:	ldp	x24, x23, [sp, #16]
  40cc28:	ldp	x29, x30, [sp], #64
  40cc2c:	b	401860 <memcpy@plt>
  40cc30:	stp	x29, x30, [sp, #-16]!
  40cc34:	ldrsw	x2, [x0, #8]
  40cc38:	ldrsw	x8, [x1, #8]
  40cc3c:	mov	x29, sp
  40cc40:	cmp	w2, w8
  40cc44:	b.le	40cc68 <_ZdlPvm@@Base+0x12c0>
  40cc48:	cbz	w8, 40cc88 <_ZdlPvm@@Base+0x12e0>
  40cc4c:	ldr	x0, [x0]
  40cc50:	ldr	x1, [x1]
  40cc54:	mov	x2, x8
  40cc58:	bl	401940 <memcmp@plt>
  40cc5c:	lsr	w0, w0, #31
  40cc60:	ldp	x29, x30, [sp], #16
  40cc64:	ret
  40cc68:	cbz	w2, 40cc94 <_ZdlPvm@@Base+0x12ec>
  40cc6c:	ldr	x0, [x0]
  40cc70:	ldr	x1, [x1]
  40cc74:	bl	401940 <memcmp@plt>
  40cc78:	cmp	w0, #0x1
  40cc7c:	cset	w0, lt  // lt = tstop
  40cc80:	ldp	x29, x30, [sp], #16
  40cc84:	ret
  40cc88:	mov	w0, wzr
  40cc8c:	ldp	x29, x30, [sp], #16
  40cc90:	ret
  40cc94:	mov	w0, #0x1                   	// #1
  40cc98:	ldp	x29, x30, [sp], #16
  40cc9c:	ret
  40cca0:	stp	x29, x30, [sp, #-16]!
  40cca4:	ldrsw	x2, [x0, #8]
  40cca8:	ldrsw	x8, [x1, #8]
  40ccac:	mov	x29, sp
  40ccb0:	cmp	w2, w8
  40ccb4:	b.ge	40ccd8 <_ZdlPvm@@Base+0x1330>  // b.tcont
  40ccb8:	cbz	w2, 40ccf8 <_ZdlPvm@@Base+0x1350>
  40ccbc:	ldr	x0, [x0]
  40ccc0:	ldr	x1, [x1]
  40ccc4:	bl	401940 <memcmp@plt>
  40ccc8:	cmp	w0, #0x1
  40cccc:	cset	w0, lt  // lt = tstop
  40ccd0:	ldp	x29, x30, [sp], #16
  40ccd4:	ret
  40ccd8:	cbz	w8, 40cd04 <_ZdlPvm@@Base+0x135c>
  40ccdc:	ldr	x0, [x0]
  40cce0:	ldr	x1, [x1]
  40cce4:	mov	x2, x8
  40cce8:	bl	401940 <memcmp@plt>
  40ccec:	lsr	w0, w0, #31
  40ccf0:	ldp	x29, x30, [sp], #16
  40ccf4:	ret
  40ccf8:	mov	w0, #0x1                   	// #1
  40ccfc:	ldp	x29, x30, [sp], #16
  40cd00:	ret
  40cd04:	mov	w0, wzr
  40cd08:	ldp	x29, x30, [sp], #16
  40cd0c:	ret
  40cd10:	stp	x29, x30, [sp, #-16]!
  40cd14:	ldrsw	x2, [x0, #8]
  40cd18:	ldrsw	x8, [x1, #8]
  40cd1c:	mov	x29, sp
  40cd20:	cmp	w2, w8
  40cd24:	b.ge	40cd48 <_ZdlPvm@@Base+0x13a0>  // b.tcont
  40cd28:	cbz	w2, 40cd6c <_ZdlPvm@@Base+0x13c4>
  40cd2c:	ldr	x0, [x0]
  40cd30:	ldr	x1, [x1]
  40cd34:	bl	401940 <memcmp@plt>
  40cd38:	cmp	w0, #0x0
  40cd3c:	cset	w0, gt
  40cd40:	ldp	x29, x30, [sp], #16
  40cd44:	ret
  40cd48:	cbz	w8, 40cd78 <_ZdlPvm@@Base+0x13d0>
  40cd4c:	ldr	x0, [x0]
  40cd50:	ldr	x1, [x1]
  40cd54:	mov	x2, x8
  40cd58:	bl	401940 <memcmp@plt>
  40cd5c:	mvn	w8, w0
  40cd60:	lsr	w0, w8, #31
  40cd64:	ldp	x29, x30, [sp], #16
  40cd68:	ret
  40cd6c:	mov	w0, wzr
  40cd70:	ldp	x29, x30, [sp], #16
  40cd74:	ret
  40cd78:	mov	w0, #0x1                   	// #1
  40cd7c:	ldp	x29, x30, [sp], #16
  40cd80:	ret
  40cd84:	stp	x29, x30, [sp, #-16]!
  40cd88:	ldrsw	x2, [x0, #8]
  40cd8c:	ldrsw	x8, [x1, #8]
  40cd90:	mov	x29, sp
  40cd94:	cmp	w2, w8
  40cd98:	b.le	40cdc0 <_ZdlPvm@@Base+0x1418>
  40cd9c:	cbz	w8, 40cde0 <_ZdlPvm@@Base+0x1438>
  40cda0:	ldr	x0, [x0]
  40cda4:	ldr	x1, [x1]
  40cda8:	mov	x2, x8
  40cdac:	bl	401940 <memcmp@plt>
  40cdb0:	mvn	w8, w0
  40cdb4:	lsr	w0, w8, #31
  40cdb8:	ldp	x29, x30, [sp], #16
  40cdbc:	ret
  40cdc0:	cbz	w2, 40cdec <_ZdlPvm@@Base+0x1444>
  40cdc4:	ldr	x0, [x0]
  40cdc8:	ldr	x1, [x1]
  40cdcc:	bl	401940 <memcmp@plt>
  40cdd0:	cmp	w0, #0x0
  40cdd4:	cset	w0, gt
  40cdd8:	ldp	x29, x30, [sp], #16
  40cddc:	ret
  40cde0:	mov	w0, #0x1                   	// #1
  40cde4:	ldp	x29, x30, [sp], #16
  40cde8:	ret
  40cdec:	mov	w0, wzr
  40cdf0:	ldp	x29, x30, [sp], #16
  40cdf4:	ret
  40cdf8:	stp	x29, x30, [sp, #-64]!
  40cdfc:	str	x23, [sp, #16]
  40ce00:	stp	x22, x21, [sp, #32]
  40ce04:	stp	x20, x19, [sp, #48]
  40ce08:	mov	x29, sp
  40ce0c:	mov	w19, w1
  40ce10:	mov	x20, x0
  40ce14:	tbz	w1, #31, 40ce28 <_ZdlPvm@@Base+0x1480>
  40ce18:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40ce1c:	add	x1, x1, #0xc90
  40ce20:	mov	w0, #0x107                 	// #263
  40ce24:	bl	40d6cc <_ZdlPvm@@Base+0x1d24>
  40ce28:	ldr	w8, [x20, #12]
  40ce2c:	cmp	w8, w19
  40ce30:	b.ge	40ce98 <_ZdlPvm@@Base+0x14f0>  // b.tcont
  40ce34:	ldr	x21, [x20]
  40ce38:	cbz	w19, 40ce80 <_ZdlPvm@@Base+0x14d8>
  40ce3c:	ldrsw	x23, [x20, #8]
  40ce40:	lsl	w8, w19, #1
  40ce44:	sxtw	x0, w8
  40ce48:	str	w8, [x20, #12]
  40ce4c:	bl	401840 <_Znam@plt>
  40ce50:	mov	x22, x0
  40ce54:	cbz	w23, 40ce70 <_ZdlPvm@@Base+0x14c8>
  40ce58:	cmp	w23, w19
  40ce5c:	b.ge	40ce70 <_ZdlPvm@@Base+0x14c8>  // b.tcont
  40ce60:	mov	x0, x22
  40ce64:	mov	x1, x21
  40ce68:	mov	x2, x23
  40ce6c:	bl	401860 <memcpy@plt>
  40ce70:	cbz	x21, 40ce94 <_ZdlPvm@@Base+0x14ec>
  40ce74:	mov	x0, x21
  40ce78:	bl	401b10 <_ZdaPv@plt>
  40ce7c:	b	40ce94 <_ZdlPvm@@Base+0x14ec>
  40ce80:	cbz	x21, 40ce8c <_ZdlPvm@@Base+0x14e4>
  40ce84:	mov	x0, x21
  40ce88:	bl	401b10 <_ZdaPv@plt>
  40ce8c:	mov	x22, xzr
  40ce90:	str	wzr, [x20, #12]
  40ce94:	str	x22, [x20]
  40ce98:	str	w19, [x20, #8]
  40ce9c:	ldp	x20, x19, [sp, #48]
  40cea0:	ldp	x22, x21, [sp, #32]
  40cea4:	ldr	x23, [sp, #16]
  40cea8:	ldp	x29, x30, [sp], #64
  40ceac:	ret
  40ceb0:	str	wzr, [x0, #8]
  40ceb4:	ret
  40ceb8:	stp	x29, x30, [sp, #-32]!
  40cebc:	str	x19, [sp, #16]
  40cec0:	ldr	x19, [x0]
  40cec4:	mov	x29, sp
  40cec8:	cbz	x19, 40cee8 <_ZdlPvm@@Base+0x1540>
  40cecc:	ldrsw	x2, [x0, #8]
  40ced0:	and	w1, w1, #0xff
  40ced4:	mov	x0, x19
  40ced8:	bl	401a50 <memchr@plt>
  40cedc:	cbz	x0, 40cee8 <_ZdlPvm@@Base+0x1540>
  40cee0:	sub	w0, w0, w19
  40cee4:	b	40ceec <_ZdlPvm@@Base+0x1544>
  40cee8:	mov	w0, #0xffffffff            	// #-1
  40ceec:	ldr	x19, [sp, #16]
  40cef0:	ldp	x29, x30, [sp], #32
  40cef4:	ret
  40cef8:	stp	x29, x30, [sp, #-32]!
  40cefc:	stp	x20, x19, [sp, #16]
  40cf00:	ldr	w19, [x0, #8]
  40cf04:	ldr	x20, [x0]
  40cf08:	mov	x29, sp
  40cf0c:	cmp	w19, #0x1
  40cf10:	b.lt	40cf28 <_ZdlPvm@@Base+0x1580>  // b.tstop
  40cf14:	cmp	w19, #0x1
  40cf18:	b.ne	40cf30 <_ZdlPvm@@Base+0x1588>  // b.any
  40cf1c:	mov	x8, xzr
  40cf20:	mov	w9, wzr
  40cf24:	b	40cf70 <_ZdlPvm@@Base+0x15c8>
  40cf28:	mov	w9, wzr
  40cf2c:	b	40cf8c <_ZdlPvm@@Base+0x15e4>
  40cf30:	and	x8, x19, #0xfffffffe
  40cf34:	mov	w9, wzr
  40cf38:	mov	w10, wzr
  40cf3c:	add	x11, x20, #0x1
  40cf40:	mov	x12, x8
  40cf44:	ldurb	w13, [x11, #-1]
  40cf48:	ldrb	w14, [x11], #2
  40cf4c:	cmp	w13, #0x0
  40cf50:	cinc	w9, w9, eq  // eq = none
  40cf54:	cmp	w14, #0x0
  40cf58:	cinc	w10, w10, eq  // eq = none
  40cf5c:	subs	x12, x12, #0x2
  40cf60:	b.ne	40cf44 <_ZdlPvm@@Base+0x159c>  // b.any
  40cf64:	cmp	x8, x19
  40cf68:	add	w9, w10, w9
  40cf6c:	b.eq	40cf8c <_ZdlPvm@@Base+0x15e4>  // b.none
  40cf70:	add	x10, x20, x8
  40cf74:	sub	x8, x19, x8
  40cf78:	ldrb	w11, [x10], #1
  40cf7c:	cmp	w11, #0x0
  40cf80:	cinc	w9, w9, eq  // eq = none
  40cf84:	subs	x8, x8, #0x1
  40cf88:	b.ne	40cf78 <_ZdlPvm@@Base+0x15d0>  // b.any
  40cf8c:	sub	w8, w19, w9
  40cf90:	add	w8, w8, #0x1
  40cf94:	sxtw	x0, w8
  40cf98:	bl	401bd0 <malloc@plt>
  40cf9c:	cmp	w19, #0x1
  40cfa0:	mov	x8, x0
  40cfa4:	b.lt	40cfcc <_ZdlPvm@@Base+0x1624>  // b.tstop
  40cfa8:	mov	x8, x0
  40cfac:	b	40cfbc <_ZdlPvm@@Base+0x1614>
  40cfb0:	subs	x19, x19, #0x1
  40cfb4:	add	x20, x20, #0x1
  40cfb8:	b.eq	40cfcc <_ZdlPvm@@Base+0x1624>  // b.none
  40cfbc:	ldrb	w9, [x20]
  40cfc0:	cbz	w9, 40cfb0 <_ZdlPvm@@Base+0x1608>
  40cfc4:	strb	w9, [x8], #1
  40cfc8:	b	40cfb0 <_ZdlPvm@@Base+0x1608>
  40cfcc:	ldp	x20, x19, [sp, #16]
  40cfd0:	strb	wzr, [x8]
  40cfd4:	ldp	x29, x30, [sp], #32
  40cfd8:	ret
  40cfdc:	stp	x29, x30, [sp, #-64]!
  40cfe0:	str	x23, [sp, #16]
  40cfe4:	stp	x22, x21, [sp, #32]
  40cfe8:	stp	x20, x19, [sp, #48]
  40cfec:	mov	x29, sp
  40cff0:	ldrsw	x9, [x0, #8]
  40cff4:	ldr	x20, [x0]
  40cff8:	mov	x19, x0
  40cffc:	mov	x10, x9
  40d000:	subs	x8, x10, #0x1
  40d004:	b.lt	40d04c <_ZdlPvm@@Base+0x16a4>  // b.tstop
  40d008:	add	x10, x20, x10
  40d00c:	ldurb	w10, [x10, #-1]
  40d010:	cmp	w10, #0x20
  40d014:	mov	x10, x8
  40d018:	b.eq	40d000 <_ZdlPvm@@Base+0x1658>  // b.none
  40d01c:	add	w10, w8, #0x1
  40d020:	cmp	w10, #0x2
  40d024:	b.lt	40d050 <_ZdlPvm@@Base+0x16a8>  // b.tstop
  40d028:	ldrb	w10, [x20]
  40d02c:	cmp	w10, #0x20
  40d030:	b.ne	40d050 <_ZdlPvm@@Base+0x16a8>  // b.any
  40d034:	mov	x21, x20
  40d038:	ldrb	w10, [x21, #1]!
  40d03c:	sub	w8, w8, #0x1
  40d040:	cmp	w10, #0x20
  40d044:	b.eq	40d038 <_ZdlPvm@@Base+0x1690>  // b.none
  40d048:	b	40d054 <_ZdlPvm@@Base+0x16ac>
  40d04c:	sub	w8, w10, #0x1
  40d050:	mov	x21, x20
  40d054:	sub	w9, w9, #0x1
  40d058:	cmp	w9, w8
  40d05c:	b.eq	40d0b0 <_ZdlPvm@@Base+0x1708>  // b.none
  40d060:	tbnz	w8, #31, 40d098 <_ZdlPvm@@Base+0x16f0>
  40d064:	ldrsw	x0, [x19, #12]
  40d068:	add	w23, w8, #0x1
  40d06c:	str	w23, [x19, #8]
  40d070:	bl	401840 <_Znam@plt>
  40d074:	sxtw	x2, w23
  40d078:	mov	x1, x21
  40d07c:	mov	x22, x0
  40d080:	bl	401860 <memcpy@plt>
  40d084:	cbz	x20, 40d090 <_ZdlPvm@@Base+0x16e8>
  40d088:	mov	x0, x20
  40d08c:	bl	401b10 <_ZdaPv@plt>
  40d090:	str	x22, [x19]
  40d094:	b	40d0b0 <_ZdlPvm@@Base+0x1708>
  40d098:	str	wzr, [x19, #8]
  40d09c:	cbz	x20, 40d0b0 <_ZdlPvm@@Base+0x1708>
  40d0a0:	mov	x0, x20
  40d0a4:	bl	401b10 <_ZdaPv@plt>
  40d0a8:	str	xzr, [x19]
  40d0ac:	str	wzr, [x19, #12]
  40d0b0:	ldp	x20, x19, [sp, #48]
  40d0b4:	ldp	x22, x21, [sp, #32]
  40d0b8:	ldr	x23, [sp, #16]
  40d0bc:	ldp	x29, x30, [sp], #64
  40d0c0:	ret
  40d0c4:	stp	x29, x30, [sp, #-48]!
  40d0c8:	stp	x20, x19, [sp, #32]
  40d0cc:	ldr	w20, [x0, #8]
  40d0d0:	str	x21, [sp, #16]
  40d0d4:	mov	x29, sp
  40d0d8:	cmp	w20, #0x1
  40d0dc:	b.lt	40d0fc <_ZdlPvm@@Base+0x1754>  // b.tstop
  40d0e0:	ldr	x21, [x0]
  40d0e4:	mov	x19, x1
  40d0e8:	ldrb	w0, [x21], #1
  40d0ec:	mov	x1, x19
  40d0f0:	bl	401900 <putc@plt>
  40d0f4:	subs	x20, x20, #0x1
  40d0f8:	b.ne	40d0e8 <_ZdlPvm@@Base+0x1740>  // b.any
  40d0fc:	ldp	x20, x19, [sp, #32]
  40d100:	ldr	x21, [sp, #16]
  40d104:	ldp	x29, x30, [sp], #48
  40d108:	ret
  40d10c:	stp	x29, x30, [sp, #-48]!
  40d110:	str	x21, [sp, #16]
  40d114:	stp	x20, x19, [sp, #32]
  40d118:	mov	x29, sp
  40d11c:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d120:	add	x20, x20, #0x4a0
  40d124:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2658>
  40d128:	mov	w2, w0
  40d12c:	add	x1, x1, #0x8bc
  40d130:	mov	x0, x20
  40d134:	mov	x19, x8
  40d138:	bl	401a00 <sprintf@plt>
  40d13c:	mov	x0, x20
  40d140:	bl	4018d0 <strlen@plt>
  40d144:	mov	x21, x0
  40d148:	str	w21, [x19, #8]
  40d14c:	cbz	w21, 40d178 <_ZdlPvm@@Base+0x17d0>
  40d150:	lsl	w8, w21, #1
  40d154:	sxtw	x0, w8
  40d158:	str	w8, [x19, #12]
  40d15c:	bl	401840 <_Znam@plt>
  40d160:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d164:	sxtw	x2, w21
  40d168:	add	x1, x1, #0x4a0
  40d16c:	mov	x20, x0
  40d170:	bl	401860 <memcpy@plt>
  40d174:	b	40d180 <_ZdlPvm@@Base+0x17d8>
  40d178:	mov	x20, xzr
  40d17c:	str	wzr, [x19, #12]
  40d180:	str	x20, [x19]
  40d184:	ldp	x20, x19, [sp, #32]
  40d188:	ldr	x21, [sp, #16]
  40d18c:	ldp	x29, x30, [sp], #48
  40d190:	ret
  40d194:	cbz	x0, 40d1c4 <_ZdlPvm@@Base+0x181c>
  40d198:	stp	x29, x30, [sp, #-32]!
  40d19c:	str	x19, [sp, #16]
  40d1a0:	mov	x29, sp
  40d1a4:	mov	x19, x0
  40d1a8:	bl	4018d0 <strlen@plt>
  40d1ac:	add	x0, x0, #0x1
  40d1b0:	bl	401bd0 <malloc@plt>
  40d1b4:	mov	x1, x19
  40d1b8:	bl	4019e0 <strcpy@plt>
  40d1bc:	ldr	x19, [sp, #16]
  40d1c0:	ldp	x29, x30, [sp], #32
  40d1c4:	ret
  40d1c8:	stp	x29, x30, [sp, #-48]!
  40d1cc:	stp	x22, x21, [sp, #16]
  40d1d0:	stp	x20, x19, [sp, #32]
  40d1d4:	mov	x29, sp
  40d1d8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  40d1dc:	add	x0, x0, #0xcad
  40d1e0:	bl	401bf0 <getenv@plt>
  40d1e4:	mov	x20, x0
  40d1e8:	cbnz	x0, 40d208 <_ZdlPvm@@Base+0x1860>
  40d1ec:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  40d1f0:	add	x0, x0, #0xcb3
  40d1f4:	bl	401bf0 <getenv@plt>
  40d1f8:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3658>
  40d1fc:	add	x8, x8, #0xcba
  40d200:	cmp	x0, #0x0
  40d204:	csel	x20, x8, x0, eq  // eq = none
  40d208:	mov	x0, x20
  40d20c:	bl	4018d0 <strlen@plt>
  40d210:	add	x8, x20, x0
  40d214:	ldurb	w8, [x8, #-1]
  40d218:	mov	w9, #0x1                   	// #1
  40d21c:	mov	x10, #0x1                   	// #1
  40d220:	movk	x10, #0x8000, lsl #32
  40d224:	cmp	x8, #0x3f
  40d228:	lsl	x8, x9, x8
  40d22c:	cset	w9, hi  // hi = pmore
  40d230:	tst	x8, x10
  40d234:	cset	w8, eq  // eq = none
  40d238:	orr	w22, w9, w8
  40d23c:	add	x21, x0, x22
  40d240:	add	x0, x21, #0x1
  40d244:	bl	401840 <_Znam@plt>
  40d248:	mov	x1, x20
  40d24c:	mov	x19, x0
  40d250:	bl	4019e0 <strcpy@plt>
  40d254:	cmp	w22, #0x1
  40d258:	b.ne	40d26c <_ZdlPvm@@Base+0x18c4>  // b.any
  40d25c:	mov	x0, x19
  40d260:	bl	4018d0 <strlen@plt>
  40d264:	mov	w8, #0x2f                  	// #47
  40d268:	strh	w8, [x19, x0]
  40d26c:	mov	x0, x19
  40d270:	bl	40daf0 <_ZdlPvm@@Base+0x2148>
  40d274:	cmp	x0, #0xe
  40d278:	b.hi	40d294 <_ZdlPvm@@Base+0x18ec>  // b.pmore
  40d27c:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2658>
  40d280:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d284:	mov	w9, #0x1                   	// #1
  40d288:	add	x20, x20, #0x2f1
  40d28c:	str	w9, [x8, #1216]
  40d290:	b	40d29c <_ZdlPvm@@Base+0x18f4>
  40d294:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2658>
  40d298:	add	x20, x20, #0xae
  40d29c:	mov	x0, x20
  40d2a0:	bl	4018d0 <strlen@plt>
  40d2a4:	add	x8, x0, x21
  40d2a8:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d2ac:	add	x0, x8, #0x1
  40d2b0:	str	x8, [x9, #1208]
  40d2b4:	bl	401840 <_Znam@plt>
  40d2b8:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d2bc:	mov	x1, x19
  40d2c0:	str	x0, [x21, #1200]
  40d2c4:	bl	4019e0 <strcpy@plt>
  40d2c8:	ldr	x0, [x21, #1200]
  40d2cc:	mov	x1, x20
  40d2d0:	bl	401c80 <strcat@plt>
  40d2d4:	mov	x0, x19
  40d2d8:	ldp	x20, x19, [sp, #32]
  40d2dc:	ldp	x22, x21, [sp, #16]
  40d2e0:	ldp	x29, x30, [sp], #48
  40d2e4:	b	401b10 <_ZdaPv@plt>
  40d2e8:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d2ec:	ldr	x0, [x8, #1200]
  40d2f0:	cbz	x0, 40d2f8 <_ZdlPvm@@Base+0x1950>
  40d2f4:	b	401b10 <_ZdaPv@plt>
  40d2f8:	ret
  40d2fc:	stp	x29, x30, [sp, #-48]!
  40d300:	str	x21, [sp, #16]
  40d304:	stp	x20, x19, [sp, #32]
  40d308:	mov	x29, sp
  40d30c:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d310:	ldr	w8, [x8, #1216]
  40d314:	cmp	w8, #0x0
  40d318:	csel	x19, x0, x1, eq  // eq = none
  40d31c:	cbz	x19, 40d330 <_ZdlPvm@@Base+0x1988>
  40d320:	mov	x0, x19
  40d324:	bl	4018d0 <strlen@plt>
  40d328:	mov	x21, x0
  40d32c:	b	40d334 <_ZdlPvm@@Base+0x198c>
  40d330:	mov	w21, wzr
  40d334:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d338:	ldr	x8, [x8, #1208]
  40d33c:	add	x8, x8, w21, sxtw
  40d340:	add	x0, x8, #0x7
  40d344:	bl	401840 <_Znam@plt>
  40d348:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d34c:	ldr	x1, [x8, #1200]
  40d350:	mov	x20, x0
  40d354:	bl	4019e0 <strcpy@plt>
  40d358:	cmp	w21, #0x1
  40d35c:	b.lt	40d36c <_ZdlPvm@@Base+0x19c4>  // b.tstop
  40d360:	mov	x0, x20
  40d364:	mov	x1, x19
  40d368:	bl	401c80 <strcat@plt>
  40d36c:	mov	x0, x20
  40d370:	bl	4018d0 <strlen@plt>
  40d374:	add	x8, x20, x0
  40d378:	mov	x0, x20
  40d37c:	ldp	x20, x19, [sp, #32]
  40d380:	ldr	x21, [sp, #16]
  40d384:	mov	w9, #0x5858                	// #22616
  40d388:	mov	w10, #0x5858                	// #22616
  40d38c:	movk	w9, #0x5858, lsl #16
  40d390:	movk	w10, #0x58, lsl #16
  40d394:	str	w9, [x8]
  40d398:	stur	w10, [x8, #3]
  40d39c:	ldp	x29, x30, [sp], #48
  40d3a0:	ret
  40d3a4:	sub	sp, sp, #0x50
  40d3a8:	stp	x29, x30, [sp, #32]
  40d3ac:	stp	x22, x21, [sp, #48]
  40d3b0:	stp	x20, x19, [sp, #64]
  40d3b4:	add	x29, sp, #0x20
  40d3b8:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d3bc:	ldr	x19, [x8, #1224]
  40d3c0:	cbz	x19, 40d43c <_ZdlPvm@@Base+0x1a94>
  40d3c4:	adrp	x20, 40f000 <_ZdlPvm@@Base+0x3658>
  40d3c8:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d3cc:	add	x20, x20, #0xcc6
  40d3d0:	add	x21, x21, #0xf78
  40d3d4:	b	40d3e8 <_ZdlPvm@@Base+0x1a40>
  40d3d8:	mov	x0, x19
  40d3dc:	bl	40b99c <_ZdlPv@@Base>
  40d3e0:	mov	x19, x22
  40d3e4:	cbz	x22, 40d43c <_ZdlPvm@@Base+0x1a94>
  40d3e8:	ldr	x0, [x19]
  40d3ec:	bl	401a20 <unlink@plt>
  40d3f0:	tbz	w0, #31, 40d42c <_ZdlPvm@@Base+0x1a84>
  40d3f4:	ldr	x1, [x19]
  40d3f8:	add	x0, sp, #0x10
  40d3fc:	bl	405b04 <feof@plt+0x3e64>
  40d400:	bl	401b20 <__errno_location@plt>
  40d404:	ldr	w0, [x0]
  40d408:	bl	4019d0 <strerror@plt>
  40d40c:	mov	x1, x0
  40d410:	mov	x0, sp
  40d414:	bl	405b04 <feof@plt+0x3e64>
  40d418:	add	x1, sp, #0x10
  40d41c:	mov	x2, sp
  40d420:	mov	x0, x20
  40d424:	mov	x3, x21
  40d428:	bl	405d54 <feof@plt+0x40b4>
  40d42c:	ldp	x0, x22, [x19]
  40d430:	cbz	x0, 40d3d8 <_ZdlPvm@@Base+0x1a30>
  40d434:	bl	401b10 <_ZdaPv@plt>
  40d438:	b	40d3d8 <_ZdlPvm@@Base+0x1a30>
  40d43c:	ldp	x20, x19, [sp, #64]
  40d440:	ldp	x22, x21, [sp, #48]
  40d444:	ldp	x29, x30, [sp, #32]
  40d448:	add	sp, sp, #0x50
  40d44c:	ret
  40d450:	bl	405ad0 <feof@plt+0x3e30>
  40d454:	bl	405ad0 <feof@plt+0x3e30>
  40d458:	sub	sp, sp, #0x50
  40d45c:	stp	x29, x30, [sp, #16]
  40d460:	str	x23, [sp, #32]
  40d464:	stp	x22, x21, [sp, #48]
  40d468:	stp	x20, x19, [sp, #64]
  40d46c:	add	x29, sp, #0x10
  40d470:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d474:	ldr	w8, [x8, #1216]
  40d478:	mov	w21, w3
  40d47c:	mov	x19, x0
  40d480:	cmp	w8, #0x0
  40d484:	csel	x22, x1, x2, eq  // eq = none
  40d488:	cbz	x22, 40d49c <_ZdlPvm@@Base+0x1af4>
  40d48c:	mov	x0, x22
  40d490:	bl	4018d0 <strlen@plt>
  40d494:	mov	x23, x0
  40d498:	b	40d4a0 <_ZdlPvm@@Base+0x1af8>
  40d49c:	mov	w23, wzr
  40d4a0:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d4a4:	ldr	x8, [x8, #1208]
  40d4a8:	add	x8, x8, w23, sxtw
  40d4ac:	add	x0, x8, #0x7
  40d4b0:	bl	401840 <_Znam@plt>
  40d4b4:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d4b8:	ldr	x1, [x8, #1200]
  40d4bc:	mov	x20, x0
  40d4c0:	bl	4019e0 <strcpy@plt>
  40d4c4:	cmp	w23, #0x1
  40d4c8:	b.lt	40d4d8 <_ZdlPvm@@Base+0x1b30>  // b.tstop
  40d4cc:	mov	x0, x20
  40d4d0:	mov	x1, x22
  40d4d4:	bl	401c80 <strcat@plt>
  40d4d8:	mov	x0, x20
  40d4dc:	bl	4018d0 <strlen@plt>
  40d4e0:	mov	w9, #0x5858                	// #22616
  40d4e4:	mov	w10, #0x5858                	// #22616
  40d4e8:	add	x8, x20, x0
  40d4ec:	movk	w9, #0x5858, lsl #16
  40d4f0:	movk	w10, #0x58, lsl #16
  40d4f4:	str	w9, [x8]
  40d4f8:	stur	w10, [x8, #3]
  40d4fc:	bl	401b20 <__errno_location@plt>
  40d500:	mov	x23, x0
  40d504:	str	wzr, [x0]
  40d508:	mov	x0, x20
  40d50c:	bl	401a60 <mkstemp@plt>
  40d510:	mov	w22, w0
  40d514:	tbz	w0, #31, 40d548 <_ZdlPvm@@Base+0x1ba0>
  40d518:	ldr	w0, [x23]
  40d51c:	bl	4019d0 <strerror@plt>
  40d520:	mov	x1, x0
  40d524:	mov	x0, sp
  40d528:	bl	405b04 <feof@plt+0x3e64>
  40d52c:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d530:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  40d534:	add	x2, x2, #0xf78
  40d538:	add	x0, x0, #0xcdd
  40d53c:	mov	x1, sp
  40d540:	mov	x3, x2
  40d544:	bl	405dbc <feof@plt+0x411c>
  40d548:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40d54c:	add	x1, x1, #0xcfe
  40d550:	mov	w0, w22
  40d554:	str	wzr, [x23]
  40d558:	bl	401c60 <fdopen@plt>
  40d55c:	mov	x22, x0
  40d560:	cbz	x0, 40d5a8 <_ZdlPvm@@Base+0x1c00>
  40d564:	cbz	w21, 40d59c <_ZdlPvm@@Base+0x1bf4>
  40d568:	mov	x0, x20
  40d56c:	bl	4018d0 <strlen@plt>
  40d570:	add	x0, x0, #0x1
  40d574:	bl	401840 <_Znam@plt>
  40d578:	mov	x1, x20
  40d57c:	mov	x21, x0
  40d580:	bl	4019e0 <strcpy@plt>
  40d584:	mov	w0, #0x10                  	// #16
  40d588:	bl	40b8f8 <_Znwm@@Base>
  40d58c:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d590:	ldr	x9, [x8, #1224]
  40d594:	str	x0, [x8, #1224]
  40d598:	stp	x21, x9, [x0]
  40d59c:	cbz	x19, 40d5e0 <_ZdlPvm@@Base+0x1c38>
  40d5a0:	str	x20, [x19]
  40d5a4:	b	40d5e8 <_ZdlPvm@@Base+0x1c40>
  40d5a8:	ldr	w0, [x23]
  40d5ac:	bl	4019d0 <strerror@plt>
  40d5b0:	mov	x1, x0
  40d5b4:	mov	x0, sp
  40d5b8:	bl	405b04 <feof@plt+0x3e64>
  40d5bc:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d5c0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3658>
  40d5c4:	add	x2, x2, #0xf78
  40d5c8:	add	x0, x0, #0xd01
  40d5cc:	mov	x1, sp
  40d5d0:	mov	x3, x2
  40d5d4:	bl	405dbc <feof@plt+0x411c>
  40d5d8:	cbnz	w21, 40d568 <_ZdlPvm@@Base+0x1bc0>
  40d5dc:	b	40d59c <_ZdlPvm@@Base+0x1bf4>
  40d5e0:	mov	x0, x20
  40d5e4:	bl	401b10 <_ZdaPv@plt>
  40d5e8:	mov	x0, x22
  40d5ec:	ldp	x20, x19, [sp, #64]
  40d5f0:	ldp	x22, x21, [sp, #48]
  40d5f4:	ldr	x23, [sp, #32]
  40d5f8:	ldp	x29, x30, [sp, #16]
  40d5fc:	add	sp, sp, #0x50
  40d600:	ret
  40d604:	ldrb	w8, [x0]
  40d608:	cmp	w8, #0x75
  40d60c:	b.ne	40d6c4 <_ZdlPvm@@Base+0x1d1c>  // b.any
  40d610:	add	x0, x0, #0x1
  40d614:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d618:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d61c:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d620:	add	x8, x8, #0x8d4
  40d624:	add	x9, x9, #0x7d4
  40d628:	add	x10, x10, #0x5d4
  40d62c:	mov	x11, x0
  40d630:	mov	x12, x11
  40d634:	ldrb	w13, [x11], #1
  40d638:	mov	w14, wzr
  40d63c:	mov	w15, w13
  40d640:	and	x15, x15, #0xff
  40d644:	ldrb	w16, [x8, x15]
  40d648:	cbz	w16, 40d6c4 <_ZdlPvm@@Base+0x1d1c>
  40d64c:	ldrb	w16, [x9, x15]
  40d650:	cbz	w16, 40d65c <_ZdlPvm@@Base+0x1cb4>
  40d654:	mov	w16, #0xffffffd0            	// #-48
  40d658:	b	40d668 <_ZdlPvm@@Base+0x1cc0>
  40d65c:	ldrb	w16, [x10, x15]
  40d660:	cbz	w16, 40d6c4 <_ZdlPvm@@Base+0x1d1c>
  40d664:	mov	w16, #0xffffffc9            	// #-55
  40d668:	add	w14, w16, w14, lsl #4
  40d66c:	add	w14, w14, w15
  40d670:	cmp	w14, #0x110, lsl #12
  40d674:	b.ge	40d6c4 <_ZdlPvm@@Base+0x1d1c>  // b.tcont
  40d678:	ldrb	w15, [x11], #1
  40d67c:	cmp	w15, #0x5f
  40d680:	b.eq	40d688 <_ZdlPvm@@Base+0x1ce0>  // b.none
  40d684:	cbnz	w15, 40d640 <_ZdlPvm@@Base+0x1c98>
  40d688:	orr	w16, w14, #0x400
  40d68c:	lsr	w16, w16, #10
  40d690:	cmp	w16, #0x37
  40d694:	b.eq	40d6c4 <_ZdlPvm@@Base+0x1d1c>  // b.none
  40d698:	cmp	w14, #0x10, lsl #12
  40d69c:	b.lt	40d6ac <_ZdlPvm@@Base+0x1d04>  // b.tstop
  40d6a0:	cmp	w13, #0x30
  40d6a4:	b.ne	40d6bc <_ZdlPvm@@Base+0x1d14>  // b.any
  40d6a8:	b	40d6c4 <_ZdlPvm@@Base+0x1d1c>
  40d6ac:	sub	x13, x11, #0x1
  40d6b0:	sub	x12, x13, x12
  40d6b4:	cmp	x12, #0x4
  40d6b8:	b.ne	40d6c4 <_ZdlPvm@@Base+0x1d1c>  // b.any
  40d6bc:	cbnz	w15, 40d630 <_ZdlPvm@@Base+0x1c88>
  40d6c0:	ret
  40d6c4:	mov	x0, xzr
  40d6c8:	ret
  40d6cc:	stp	x29, x30, [sp, #-48]!
  40d6d0:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d6d4:	ldr	x2, [x8, #1176]
  40d6d8:	str	x21, [sp, #16]
  40d6dc:	stp	x20, x19, [sp, #32]
  40d6e0:	mov	x19, x1
  40d6e4:	mov	w20, w0
  40d6e8:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d6ec:	mov	x29, sp
  40d6f0:	cbz	x2, 40d704 <_ZdlPvm@@Base+0x1d5c>
  40d6f4:	ldr	x0, [x21, #3752]
  40d6f8:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40d6fc:	add	x1, x1, #0xd18
  40d700:	bl	4018e0 <fprintf@plt>
  40d704:	ldr	x0, [x21, #3752]
  40d708:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3658>
  40d70c:	add	x1, x1, #0xd1d
  40d710:	mov	w2, w20
  40d714:	mov	x3, x19
  40d718:	bl	4018e0 <fprintf@plt>
  40d71c:	ldr	x0, [x21, #3752]
  40d720:	bl	401af0 <fflush@plt>
  40d724:	bl	401be0 <abort@plt>
  40d728:	movi	v0.2d, #0x0
  40d72c:	stp	q0, q0, [x0, #224]
  40d730:	stp	q0, q0, [x0, #192]
  40d734:	stp	q0, q0, [x0, #160]
  40d738:	stp	q0, q0, [x0, #128]
  40d73c:	stp	q0, q0, [x0, #96]
  40d740:	stp	q0, q0, [x0, #64]
  40d744:	stp	q0, q0, [x0, #32]
  40d748:	stp	q0, q0, [x0]
  40d74c:	ret
  40d750:	movi	v0.2d, #0x0
  40d754:	stp	q0, q0, [x0, #224]
  40d758:	stp	q0, q0, [x0, #192]
  40d75c:	stp	q0, q0, [x0, #160]
  40d760:	stp	q0, q0, [x0, #128]
  40d764:	stp	q0, q0, [x0, #96]
  40d768:	stp	q0, q0, [x0, #64]
  40d76c:	stp	q0, q0, [x0, #32]
  40d770:	stp	q0, q0, [x0]
  40d774:	ret
  40d778:	movi	v0.2d, #0x0
  40d77c:	stp	q0, q0, [x0, #224]
  40d780:	stp	q0, q0, [x0, #192]
  40d784:	stp	q0, q0, [x0, #160]
  40d788:	stp	q0, q0, [x0, #128]
  40d78c:	stp	q0, q0, [x0, #96]
  40d790:	stp	q0, q0, [x0, #64]
  40d794:	stp	q0, q0, [x0, #32]
  40d798:	stp	q0, q0, [x0]
  40d79c:	ldrb	w8, [x1]
  40d7a0:	cbz	w8, 40d7bc <_ZdlPvm@@Base+0x1e14>
  40d7a4:	add	x9, x1, #0x1
  40d7a8:	mov	w10, #0x1                   	// #1
  40d7ac:	and	x8, x8, #0xff
  40d7b0:	strb	w10, [x0, x8]
  40d7b4:	ldrb	w8, [x9], #1
  40d7b8:	cbnz	w8, 40d7ac <_ZdlPvm@@Base+0x1e04>
  40d7bc:	ret
  40d7c0:	movi	v0.2d, #0x0
  40d7c4:	stp	q0, q0, [x0, #224]
  40d7c8:	stp	q0, q0, [x0, #192]
  40d7cc:	stp	q0, q0, [x0, #160]
  40d7d0:	stp	q0, q0, [x0, #128]
  40d7d4:	stp	q0, q0, [x0, #96]
  40d7d8:	stp	q0, q0, [x0, #64]
  40d7dc:	stp	q0, q0, [x0, #32]
  40d7e0:	stp	q0, q0, [x0]
  40d7e4:	ldrb	w8, [x1]
  40d7e8:	cbz	w8, 40d804 <_ZdlPvm@@Base+0x1e5c>
  40d7ec:	add	x9, x1, #0x1
  40d7f0:	mov	w10, #0x1                   	// #1
  40d7f4:	and	x8, x8, #0xff
  40d7f8:	strb	w10, [x0, x8]
  40d7fc:	ldrb	w8, [x9], #1
  40d800:	cbnz	w8, 40d7f4 <_ZdlPvm@@Base+0x1e4c>
  40d804:	ret
  40d808:	ret
  40d80c:	add	x8, x1, #0x100
  40d810:	cmp	x0, x8
  40d814:	b.cs	40d84c <_ZdlPvm@@Base+0x1ea4>  // b.hs, b.nlast
  40d818:	add	x8, x0, #0x100
  40d81c:	cmp	x1, x8
  40d820:	b.cs	40d84c <_ZdlPvm@@Base+0x1ea4>  // b.hs, b.nlast
  40d824:	mov	x8, xzr
  40d828:	mov	w9, #0x1                   	// #1
  40d82c:	b	40d83c <_ZdlPvm@@Base+0x1e94>
  40d830:	add	x8, x8, #0x1
  40d834:	cmp	x8, #0x100
  40d838:	b.eq	40d930 <_ZdlPvm@@Base+0x1f88>  // b.none
  40d83c:	ldrb	w10, [x1, x8]
  40d840:	cbz	w10, 40d830 <_ZdlPvm@@Base+0x1e88>
  40d844:	strb	w9, [x0, x8]
  40d848:	b	40d830 <_ZdlPvm@@Base+0x1e88>
  40d84c:	mov	x8, xzr
  40d850:	add	x9, x0, #0x7
  40d854:	mov	w10, #0x1                   	// #1
  40d858:	b	40d868 <_ZdlPvm@@Base+0x1ec0>
  40d85c:	add	x8, x8, #0x8
  40d860:	cmp	x8, #0x100
  40d864:	b.eq	40d930 <_ZdlPvm@@Base+0x1f88>  // b.none
  40d868:	ldr	d0, [x1, x8]
  40d86c:	cmeq	v0.8b, v0.8b, #0
  40d870:	mvn	v0.8b, v0.8b
  40d874:	umov	w11, v0.b[0]
  40d878:	tbnz	w11, #0, 40d8b8 <_ZdlPvm@@Base+0x1f10>
  40d87c:	umov	w11, v0.b[1]
  40d880:	tbnz	w11, #0, 40d8c8 <_ZdlPvm@@Base+0x1f20>
  40d884:	umov	w11, v0.b[2]
  40d888:	tbnz	w11, #0, 40d8d8 <_ZdlPvm@@Base+0x1f30>
  40d88c:	umov	w11, v0.b[3]
  40d890:	tbnz	w11, #0, 40d8e8 <_ZdlPvm@@Base+0x1f40>
  40d894:	umov	w11, v0.b[4]
  40d898:	tbnz	w11, #0, 40d8f8 <_ZdlPvm@@Base+0x1f50>
  40d89c:	umov	w11, v0.b[5]
  40d8a0:	tbnz	w11, #0, 40d908 <_ZdlPvm@@Base+0x1f60>
  40d8a4:	umov	w11, v0.b[6]
  40d8a8:	tbnz	w11, #0, 40d918 <_ZdlPvm@@Base+0x1f70>
  40d8ac:	umov	w11, v0.b[7]
  40d8b0:	tbz	w11, #0, 40d85c <_ZdlPvm@@Base+0x1eb4>
  40d8b4:	b	40d928 <_ZdlPvm@@Base+0x1f80>
  40d8b8:	add	x11, x9, x8
  40d8bc:	sturb	w10, [x11, #-7]
  40d8c0:	umov	w11, v0.b[1]
  40d8c4:	tbz	w11, #0, 40d884 <_ZdlPvm@@Base+0x1edc>
  40d8c8:	add	x11, x9, x8
  40d8cc:	sturb	w10, [x11, #-6]
  40d8d0:	umov	w11, v0.b[2]
  40d8d4:	tbz	w11, #0, 40d88c <_ZdlPvm@@Base+0x1ee4>
  40d8d8:	add	x11, x9, x8
  40d8dc:	sturb	w10, [x11, #-5]
  40d8e0:	umov	w11, v0.b[3]
  40d8e4:	tbz	w11, #0, 40d894 <_ZdlPvm@@Base+0x1eec>
  40d8e8:	add	x11, x9, x8
  40d8ec:	sturb	w10, [x11, #-4]
  40d8f0:	umov	w11, v0.b[4]
  40d8f4:	tbz	w11, #0, 40d89c <_ZdlPvm@@Base+0x1ef4>
  40d8f8:	add	x11, x9, x8
  40d8fc:	sturb	w10, [x11, #-3]
  40d900:	umov	w11, v0.b[5]
  40d904:	tbz	w11, #0, 40d8a4 <_ZdlPvm@@Base+0x1efc>
  40d908:	add	x11, x9, x8
  40d90c:	sturb	w10, [x11, #-2]
  40d910:	umov	w11, v0.b[6]
  40d914:	tbz	w11, #0, 40d8ac <_ZdlPvm@@Base+0x1f04>
  40d918:	add	x11, x9, x8
  40d91c:	sturb	w10, [x11, #-1]
  40d920:	umov	w11, v0.b[7]
  40d924:	tbz	w11, #0, 40d85c <_ZdlPvm@@Base+0x1eb4>
  40d928:	strb	w10, [x9, x8]
  40d92c:	b	40d85c <_ZdlPvm@@Base+0x1eb4>
  40d930:	ret
  40d934:	stp	x29, x30, [sp, #-96]!
  40d938:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d93c:	ldr	w9, [x8, #4052]
  40d940:	stp	x28, x27, [sp, #16]
  40d944:	stp	x26, x25, [sp, #32]
  40d948:	stp	x24, x23, [sp, #48]
  40d94c:	stp	x22, x21, [sp, #64]
  40d950:	stp	x20, x19, [sp, #80]
  40d954:	mov	x29, sp
  40d958:	cbz	w9, 40d978 <_ZdlPvm@@Base+0x1fd0>
  40d95c:	ldp	x20, x19, [sp, #80]
  40d960:	ldp	x22, x21, [sp, #64]
  40d964:	ldp	x24, x23, [sp, #48]
  40d968:	ldp	x26, x25, [sp, #32]
  40d96c:	ldp	x28, x27, [sp, #16]
  40d970:	ldp	x29, x30, [sp], #96
  40d974:	ret
  40d978:	mov	w9, #0x1                   	// #1
  40d97c:	adrp	x22, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d980:	adrp	x23, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d984:	adrp	x24, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d988:	adrp	x25, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d98c:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d990:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d994:	adrp	x28, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d998:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d99c:	adrp	x18, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d9a0:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d9a4:	str	w9, [x8, #4052]
  40d9a8:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d9ac:	mov	x19, xzr
  40d9b0:	add	x22, x22, #0x4d4
  40d9b4:	add	x23, x23, #0x5d4
  40d9b8:	add	x24, x24, #0x6d4
  40d9bc:	add	x25, x25, #0x7d4
  40d9c0:	add	x26, x26, #0x8d4
  40d9c4:	add	x27, x27, #0x9d4
  40d9c8:	add	x28, x28, #0xad4
  40d9cc:	add	x20, x20, #0xbd4
  40d9d0:	add	x18, x18, #0xcd4
  40d9d4:	add	x21, x21, #0xdd4
  40d9d8:	add	x9, x9, #0xed4
  40d9dc:	b	40da1c <_ZdlPvm@@Base+0x2074>
  40d9e0:	mov	w8, wzr
  40d9e4:	strb	wzr, [x22, x19]
  40d9e8:	strb	wzr, [x23, x19]
  40d9ec:	strb	wzr, [x24, x19]
  40d9f0:	strb	wzr, [x25, x19]
  40d9f4:	strb	wzr, [x26, x19]
  40d9f8:	strb	wzr, [x27, x19]
  40d9fc:	strb	wzr, [x28, x19]
  40da00:	strb	wzr, [x20, x19]
  40da04:	strb	wzr, [x18, x19]
  40da08:	strb	wzr, [x21, x19]
  40da0c:	strb	w8, [x9, x19]
  40da10:	add	x19, x19, #0x1
  40da14:	cmp	x19, #0x100
  40da18:	b.eq	40d95c <_ZdlPvm@@Base+0x1fb4>  // b.none
  40da1c:	tst	x19, #0x7fffff80
  40da20:	b.ne	40d9e0 <_ZdlPvm@@Base+0x2038>  // b.any
  40da24:	bl	401ac0 <__ctype_b_loc@plt>
  40da28:	ldr	x8, [x0]
  40da2c:	lsl	x9, x19, #1
  40da30:	adrp	x18, 425000 <stderr@@GLIBC_2.17+0x1158>
  40da34:	add	x18, x18, #0xcd4
  40da38:	ldrh	w8, [x8, x9]
  40da3c:	ubfx	w8, w8, #10, #1
  40da40:	strb	w8, [x22, x19]
  40da44:	ldr	x8, [x0]
  40da48:	add	x8, x8, x9
  40da4c:	ldrb	w8, [x8, #1]
  40da50:	and	w8, w8, #0x1
  40da54:	strb	w8, [x23, x19]
  40da58:	ldr	x8, [x0]
  40da5c:	ldrh	w8, [x8, x9]
  40da60:	ubfx	w8, w8, #9, #1
  40da64:	strb	w8, [x24, x19]
  40da68:	ldr	x8, [x0]
  40da6c:	ldrh	w8, [x8, x9]
  40da70:	ubfx	w8, w8, #11, #1
  40da74:	strb	w8, [x25, x19]
  40da78:	ldr	x8, [x0]
  40da7c:	ldrh	w8, [x8, x9]
  40da80:	ubfx	w8, w8, #12, #1
  40da84:	strb	w8, [x26, x19]
  40da88:	ldr	x8, [x0]
  40da8c:	ldrh	w8, [x8, x9]
  40da90:	ubfx	w8, w8, #13, #1
  40da94:	strb	w8, [x27, x19]
  40da98:	ldr	x8, [x0]
  40da9c:	ldrb	w8, [x8, x9]
  40daa0:	ubfx	w8, w8, #2, #1
  40daa4:	strb	w8, [x28, x19]
  40daa8:	ldr	x8, [x0]
  40daac:	ldrb	w8, [x8, x9]
  40dab0:	ubfx	w8, w8, #3, #1
  40dab4:	strb	w8, [x20, x19]
  40dab8:	ldr	x8, [x0]
  40dabc:	ldrh	w8, [x8, x9]
  40dac0:	ubfx	w8, w8, #14, #1
  40dac4:	strb	w8, [x18, x19]
  40dac8:	ldr	x8, [x0]
  40dacc:	ldrh	w8, [x8, x9]
  40dad0:	lsr	w8, w8, #15
  40dad4:	strb	w8, [x21, x19]
  40dad8:	ldr	x8, [x0]
  40dadc:	ldrb	w8, [x8, x9]
  40dae0:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40dae4:	add	x9, x9, #0xed4
  40dae8:	ubfx	w8, w8, #1, #1
  40daec:	b	40da0c <_ZdlPvm@@Base+0x2064>
  40daf0:	mov	w1, #0x3                   	// #3
  40daf4:	b	401b00 <pathconf@plt>
  40daf8:	stp	x29, x30, [sp, #-64]!
  40dafc:	mov	x29, sp
  40db00:	stp	x19, x20, [sp, #16]
  40db04:	adrp	x20, 421000 <_ZdlPvm@@Base+0x15658>
  40db08:	add	x20, x20, #0xd68
  40db0c:	stp	x21, x22, [sp, #32]
  40db10:	adrp	x21, 421000 <_ZdlPvm@@Base+0x15658>
  40db14:	add	x21, x21, #0xd10
  40db18:	sub	x20, x20, x21
  40db1c:	mov	w22, w0
  40db20:	stp	x23, x24, [sp, #48]
  40db24:	mov	x23, x1
  40db28:	mov	x24, x2
  40db2c:	bl	401800 <_Znam@plt-0x40>
  40db30:	cmp	xzr, x20, asr #3
  40db34:	b.eq	40db60 <_ZdlPvm@@Base+0x21b8>  // b.none
  40db38:	asr	x20, x20, #3
  40db3c:	mov	x19, #0x0                   	// #0
  40db40:	ldr	x3, [x21, x19, lsl #3]
  40db44:	mov	x2, x24
  40db48:	add	x19, x19, #0x1
  40db4c:	mov	x1, x23
  40db50:	mov	w0, w22
  40db54:	blr	x3
  40db58:	cmp	x20, x19
  40db5c:	b.ne	40db40 <_ZdlPvm@@Base+0x2198>  // b.any
  40db60:	ldp	x19, x20, [sp, #16]
  40db64:	ldp	x21, x22, [sp, #32]
  40db68:	ldp	x23, x24, [sp, #48]
  40db6c:	ldp	x29, x30, [sp], #64
  40db70:	ret
  40db74:	nop
  40db78:	ret

Disassembly of section .fini:

000000000040db7c <.fini>:
  40db7c:	stp	x29, x30, [sp, #-16]!
  40db80:	mov	x29, sp
  40db84:	ldp	x29, x30, [sp], #16
  40db88:	ret
