// Clarifying Question: Should the counter update on the rising edge of the clock signal?

module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output reg [3:0] q);

    always @(posedge clk) begin
        if (reset)
            q <= 4'd0;
        else
            q <= q + 4'd1;
    end

endmodule