set ::env(PROJECT_NAME) UDP_integration_example
set ::env(DESIGN_TOP) UDP_integration_example
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/udp_ip_stack/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/udp_ip_stack/rtl/UDP_integration_example.vhd
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) Communication
