#ifndef _HAL_MT9F002_REGISTER_DEFINITION_H_
#define _HAL_MT9F002_REGISTER_DEFINITION_H_

/*
 * MT9F002 register list
 */
#include <stdint.h>

typedef struct regDef_t_
{
  uint32_t addr;
  uint32_t regSize;
} regDef_t;

typedef union pixelGain_t_ {
  struct {
    unsigned    analog_gain2     :7;
    unsigned    analog_gain3     :3;
    unsigned    colamp_gain      :2;
    unsigned    digital_gain     :4;
  };
  uint32_t val;
} pixelGain_t;

#define REG_DEF(name,addr,regSize) static regDef_t name = {addr,regSize};

REG_DEF  (RESET_REGISTER                                    ,0x301A, 2)
REG_DEF  (GLOBAL_GAIN                                       ,0x305E, 2)
REG_DEF  (DAC_LD_14_15                                      ,0x3EDA, 2)
REG_DEF  (CTX_CONTROL_REG                                   ,0x30E8, 2)
REG_DEF  (CTX_WR_DATA_REG                                   ,0x30EA, 2)
REG_DEF  (ANALOG_CONTROL4                                   ,0x3176, 2)
REG_DEF  (DATA_PEDESTAL_                                    ,0x301E, 2)
REG_DEF  (SERIAL_FORMAT                                     ,0x31AE, 2)
REG_DEF  (SMIA_TEST                                         ,0x3064, 2)
REG_DEF  (DATAPATH_SELECT                                   ,0x306E, 2)
REG_DEF  (SCALING_MODE                                      ,0x0400, 2)
REG_DEF  (VT_PIX_CLK_DIV                                    ,0x0300, 2)
REG_DEF  (VT_SYS_CLK_DIV                                    ,0x0302, 2)
REG_DEF  (PRE_PLL_CLK_DIV                                   ,0x0304, 2)
REG_DEF  (PLL_MULTIPLIER                                    ,0x0306, 2)
REG_DEF  (OP_PIX_CLK_DIV                                    ,0x0308, 2)
REG_DEF  (OP_SYS_CLK_DIV                                    ,0x030A, 2)
REG_DEF  (CCP_DATA_FORMAT                                   ,0x0112, 2)
REG_DEF  (READ_MODE                                         ,0x3040, 2)
REG_DEF  (ROW_SPEED                                         ,0x3016, 2)
REG_DEF  (ANALOG_CONTROL5                                   ,0x3178, 2)
REG_DEF  (DAC_LD_28_29                                      ,0x3EE8, 2)
REG_DEF  (SCALE_M                                           ,0x0404, 2)
REG_DEF  (COLUMN_CORRECTION                                 ,0x30D4, 2)
REG_DEF  (DARK_CONTROL3                                     ,0x30EE, 2)
REG_DEF  (DAC_LD_24_25                                      ,0x3EE4, 2)
REG_DEF  (ANALOG_CONTROL7                                   ,0x317C, 2)
REG_DEF  (DAC_LD_30_31                                      ,0x3EEA, 2)
REG_DEF  (COARSE_INTEGRATION_TIME                           ,0x0202, 2)
REG_DEF  (DIGITAL_TEST                                      ,0x30B0, 2)
REG_DEF  (X_ADDR_START                                      ,0x0344, 2)
REG_DEF  (X_ADDR_END                                        ,0x0348, 2)
REG_DEF  (X_ODD_INC                                         ,0x0382, 2)
REG_DEF  (X_OUTPUT_SIZE                                     ,0x034C, 2)
REG_DEF  (Y_ADDR_START                                      ,0x0346, 2)
REG_DEF  (Y_ADDR_END                                        ,0x034A, 2)
REG_DEF  (Y_ODD_INC                                         ,0x0386, 2)
REG_DEF  (Y_OUTPUT_SIZE                                     ,0x034E, 2)
REG_DEF  (LINE_LENGTH_PCK                                   ,0x0342, 2)
REG_DEF  (FRAME_LENGTH_LINES                                ,0x0340, 2)
//REG_DEF  (IMAGE_ORIENTATION                                 ,0x0101, 2)
REG_DEF  (MIN_LINE_BLANKING_PCK                             ,0x1148, 2)
REG_DEF  (MIN_FRAME_BLANKING_LINES                          ,0x114A, 2)
REG_DEF  (FINE_INTEGRATION_TIME                             ,0x3014, 2)
//REG_DEF  (DATAPATH_STATUS                                   ,0x306A, 2)
REG_DEF  (MIN_LINE_LENGTH_PCK                               ,0x1144, 2)
REG_DEF  (FINE_INTEGRATION_TIME_MIN                         ,0x1008, 2)
REG_DEF  (FINE_INTEGRATION_TIME_MAX_MARGIN                  ,0x100A, 2)
REG_DEF  (COARSE_INTEGRATION_TIME_MIN                       ,0x1004, 2)
REG_DEF  (COARSE_INTEGRATION_TIME_MAX_MARGIN                ,0x1006, 2)
REG_DEF  (GREEN1_GAIN                                       ,0x3056, 2)
REG_DEF  (BLUE_GAIN                                         ,0x3058, 2)
REG_DEF  (RED_GAIN                                          ,0x305A, 2)
REG_DEF  (GREEN2_GAIN                                       ,0x305C, 2)
//REG_DEF  (TEST_PATTERN                                      ,0x3070, 2)
REG_DEF  (TEST_DATA_RED                                     ,0x3072, 2)
REG_DEF  (TEST_DATA_GREENR                                  ,0x3074, 2)
REG_DEF  (TEST_DATA_BLUE                                    ,0x3076, 2)
REG_DEF  (TEST_DATA_GREENB                                  ,0x3078, 2)
REG_DEF  (EXTRA_DELAY                                       ,0x3018, 2)
REG_DEF  (RESERVED_MFR_3D00                                 ,0x3D00, 2)
REG_DEF  (RESERVED_MFR_3D02                                 ,0x3D02, 2)
REG_DEF  (RESERVED_MFR_3D04                                 ,0x3D04, 2)
REG_DEF  (RESERVED_MFR_3D06                                 ,0x3D06, 2)
REG_DEF  (RESERVED_MFR_3D08                                 ,0x3D08, 2)
REG_DEF  (RESERVED_MFR_3D0A                                 ,0x3D0A, 2)
REG_DEF  (RESERVED_MFR_3D0C                                 ,0x3D0C, 2)
REG_DEF  (RESERVED_MFR_3D0E                                 ,0x3D0E, 2)
REG_DEF  (RESERVED_MFR_3D10                                 ,0x3D10, 2)
REG_DEF  (RESERVED_MFR_3D12                                 ,0x3D12, 2)
REG_DEF  (RESERVED_MFR_3D14                                 ,0x3D14, 2)
REG_DEF  (RESERVED_MFR_3D16                                 ,0x3D16, 2)
REG_DEF  (RESERVED_MFR_3D18                                 ,0x3D18, 2)
REG_DEF  (RESERVED_MFR_3D1A                                 ,0x3D1A, 2)
REG_DEF  (RESERVED_MFR_3D1C                                 ,0x3D1C, 2)
REG_DEF  (RESERVED_MFR_3D1E                                 ,0x3D1E, 2)
REG_DEF  (RESERVED_MFR_3D20                                 ,0x3D20, 2)
REG_DEF  (RESERVED_MFR_3D22                                 ,0x3D22, 2)
REG_DEF  (RESERVED_MFR_3D24                                 ,0x3D24, 2)
REG_DEF  (RESERVED_MFR_3D26                                 ,0x3D26, 2)
REG_DEF  (RESERVED_MFR_3D28                                 ,0x3D28, 2)
REG_DEF  (RESERVED_MFR_3D2A                                 ,0x3D2A, 2)
REG_DEF  (RESERVED_MFR_3D2C                                 ,0x3D2C, 2)
REG_DEF  (RESERVED_MFR_3D2E                                 ,0x3D2E, 2)
REG_DEF  (RESERVED_MFR_3D30                                 ,0x3D30, 2)
REG_DEF  (RESERVED_MFR_3D32                                 ,0x3D32, 2)
REG_DEF  (RESERVED_MFR_3D34                                 ,0x3D34, 2)
REG_DEF  (RESERVED_MFR_3D36                                 ,0x3D36, 2)
REG_DEF  (RESERVED_MFR_3D38                                 ,0x3D38, 2)
REG_DEF  (RESERVED_MFR_3D3A                                 ,0x3D3A, 2)
REG_DEF  (RESERVED_MFR_3D3C                                 ,0x3D3C, 2)
REG_DEF  (RESERVED_MFR_3D3E                                 ,0x3D3E, 2)
REG_DEF  (RESERVED_MFR_3D40                                 ,0x3D40, 2)
REG_DEF  (RESERVED_MFR_3D42                                 ,0x3D42, 2)
REG_DEF  (RESERVED_MFR_3D44                                 ,0x3D44, 2)
REG_DEF  (RESERVED_MFR_3D46                                 ,0x3D46, 2)
REG_DEF  (RESERVED_MFR_3D48                                 ,0x3D48, 2)
REG_DEF  (RESERVED_MFR_3D4A                                 ,0x3D4A, 2)
REG_DEF  (RESERVED_MFR_3D4C                                 ,0x3D4C, 2)
REG_DEF  (RESERVED_MFR_3D4E                                 ,0x3D4E, 2)
REG_DEF  (RESERVED_MFR_3D50                                 ,0x3D50, 2)
REG_DEF  (RESERVED_MFR_3D52                                 ,0x3D52, 2)
REG_DEF  (RESERVED_MFR_3D54                                 ,0x3D54, 2)
REG_DEF  (RESERVED_MFR_3D56                                 ,0x3D56, 2)
REG_DEF  (RESERVED_MFR_3D58                                 ,0x3D58, 2)
REG_DEF  (RESERVED_MFR_3D5A                                 ,0x3D5A, 2)
REG_DEF  (RESERVED_MFR_3D5C                                 ,0x3D5C, 2)
REG_DEF  (RESERVED_MFR_3D5E                                 ,0x3D5E, 2)
REG_DEF  (RESERVED_MFR_3D60                                 ,0x3D60, 2)
REG_DEF  (RESERVED_MFR_3D62                                 ,0x3D62, 2)
REG_DEF  (RESERVED_MFR_3D64                                 ,0x3D64, 2)
REG_DEF  (RESERVED_MFR_3D66                                 ,0x3D66, 2)
REG_DEF  (RESERVED_MFR_3D68                                 ,0x3D68, 2)
REG_DEF  (RESERVED_MFR_3D6A                                 ,0x3D6A, 2)
REG_DEF  (RESERVED_MFR_3D6C                                 ,0x3D6C, 2)
REG_DEF  (RESERVED_MFR_3D6E                                 ,0x3D6E, 2)
REG_DEF  (RESERVED_MFR_3D70                                 ,0x3D70, 2)
REG_DEF  (RESERVED_MFR_3D72                                 ,0x3D72, 2)
REG_DEF  (RESERVED_MFR_3D74                                 ,0x3D74, 2)
REG_DEF  (RESERVED_MFR_3D76                                 ,0x3D76, 2)
REG_DEF  (RESERVED_MFR_3D78                                 ,0x3D78, 2)
REG_DEF  (RESERVED_MFR_3D7A                                 ,0x3D7A, 2)
REG_DEF  (RESERVED_MFR_3D7C                                 ,0x3D7C, 2)
REG_DEF  (RESERVED_MFR_3D7E                                 ,0x3D7E, 2)
REG_DEF  (RESERVED_MFR_3D80                                 ,0x3D80, 2)
REG_DEF  (RESERVED_MFR_3D82                                 ,0x3D82, 2)
REG_DEF  (RESERVED_MFR_3D84                                 ,0x3D84, 2)
REG_DEF  (RESERVED_MFR_3D86                                 ,0x3D86, 2)
REG_DEF  (RESERVED_MFR_3D88                                 ,0x3D88, 2)
REG_DEF  (RESERVED_MFR_3D8A                                 ,0x3D8A, 2)
REG_DEF  (RESERVED_MFR_3D8C                                 ,0x3D8C, 2)
REG_DEF  (RESERVED_MFR_3D8E                                 ,0x3D8E, 2)
REG_DEF  (RESERVED_MFR_3D90                                 ,0x3D90, 2)
REG_DEF  (RESERVED_MFR_3D92                                 ,0x3D92, 2)
REG_DEF  (RESERVED_MFR_3D94                                 ,0x3D94, 2)
REG_DEF  (RESERVED_MFR_3D96                                 ,0x3D96, 2)
REG_DEF  (RESERVED_MFR_3D98                                 ,0x3D98, 2)
REG_DEF  (RESERVED_MFR_3D9A                                 ,0x3D9A, 2)
REG_DEF  (RESERVED_MFR_3D9C                                 ,0x3D9C, 2)
REG_DEF  (RESERVED_MFR_3D9E                                 ,0x3D9E, 2)
REG_DEF  (RESERVED_MFR_3DA0                                 ,0x3DA0, 2)
REG_DEF  (RESERVED_MFR_3DA2                                 ,0x3DA2, 2)
REG_DEF  (RESERVED_MFR_3DA4                                 ,0x3DA4, 2)
REG_DEF  (RESERVED_MFR_3DA6                                 ,0x3DA6, 2)
REG_DEF  (RESERVED_MFR_3DA8                                 ,0x3DA8, 2)
REG_DEF  (RESERVED_MFR_3DAA                                 ,0x3DAA, 2)
REG_DEF  (RESERVED_MFR_3DAC                                 ,0x3DAC, 2)
REG_DEF  (RESERVED_MFR_3DAE                                 ,0x3DAE, 2)
REG_DEF  (RESERVED_MFR_3DB0                                 ,0x3DB0, 2)
REG_DEF  (RESERVED_MFR_3DB2                                 ,0x3DB2, 2)
REG_DEF  (RESERVED_MFR_3DB4                                 ,0x3DB4, 2)
REG_DEF  (RESERVED_MFR_3DB6                                 ,0x3DB6, 2)
REG_DEF  (RESERVED_MFR_3DB8                                 ,0x3DB8, 2)
REG_DEF  (RESERVED_MFR_3DBA                                 ,0x3DBA, 2)
REG_DEF  (RESERVED_MFR_3DBC                                 ,0x3DBC, 2)
REG_DEF  (RESERVED_MFR_3DBE                                 ,0x3DBE, 2)
REG_DEF  (RESERVED_MFR_3DC0                                 ,0x3DC0, 2)
REG_DEF  (RESERVED_MFR_3DC2                                 ,0x3DC2, 2)
REG_DEF  (RESERVED_MFR_3DC4                                 ,0x3DC4, 2)
REG_DEF  (RESERVED_MFR_3DC6                                 ,0x3DC6, 2)
REG_DEF  (RESERVED_MFR_3DC8                                 ,0x3DC8, 2)
REG_DEF  (RESERVED_MFR_3DCA                                 ,0x3DCA, 2)
REG_DEF  (RESERVED_MFR_3DCC                                 ,0x3DCC, 2)
REG_DEF  (RESERVED_MFR_3DCE                                 ,0x3DCE, 2)
REG_DEF  (RESERVED_MFR_3DD0                                 ,0x3DD0, 2)
REG_DEF  (RESERVED_MFR_3DD2                                 ,0x3DD2, 2)
REG_DEF  (RESERVED_MFR_3DD4                                 ,0x3DD4, 2)
REG_DEF  (RESERVED_MFR_3DD6                                 ,0x3DD6, 2)
REG_DEF  (RESERVED_MFR_3DD8                                 ,0x3DD8, 2)
REG_DEF  (RESERVED_MFR_3DDA                                 ,0x3DDA, 2)
REG_DEF  (RESERVED_MFR_3DDC                                 ,0x3DDC, 2)
REG_DEF  (RESERVED_MFR_3DDE                                 ,0x3DDE, 2)
REG_DEF  (RESERVED_MFR_3DE0                                 ,0x3DE0, 2)
REG_DEF  (RESERVED_MFR_3DE2                                 ,0x3DE2, 2)
REG_DEF  (RESERVED_MFR_3DE4                                 ,0x3DE4, 2)
REG_DEF  (RESERVED_MFR_3DE6                                 ,0x3DE6, 2)
REG_DEF  (RESERVED_MFR_3DE8                                 ,0x3DE8, 2)
REG_DEF  (RESERVED_MFR_3DEA                                 ,0x3DEA, 2)
REG_DEF  (RESERVED_MFR_3DEC                                 ,0x3DEC, 2)
REG_DEF  (RESERVED_MFR_3DEE                                 ,0x3DEE, 2)
REG_DEF  (RESERVED_MFR_3DF0                                 ,0x3DF0, 2)
REG_DEF  (RESERVED_MFR_3DF2                                 ,0x3DF2, 2)
REG_DEF  (RESERVED_MFR_3DF4                                 ,0x3DF4, 2)
REG_DEF  (RESERVED_MFR_3DF6                                 ,0x3DF6, 2)
REG_DEF  (RESERVED_MFR_3DF8                                 ,0x3DF8, 2)
REG_DEF  (RESERVED_MFR_3DFA                                 ,0x3DFA, 2)
REG_DEF  (RESERVED_MFR_3DFC                                 ,0x3DFC, 2)
REG_DEF  (RESERVED_MFR_3DFE                                 ,0x3DFE, 2)
REG_DEF  (RESERVED_MFR_3E00                                 ,0x3E00, 2)
REG_DEF  (RESERVED_MFR_3E02                                 ,0x3E02, 2)
REG_DEF  (RESERVED_MFR_3E04                                 ,0x3E04, 2)
REG_DEF  (RESERVED_MFR_3E06                                 ,0x3E06, 2)
REG_DEF  (RESERVED_MFR_3E08                                 ,0x3E08, 2)
REG_DEF  (RESERVED_MFR_3E0A                                 ,0x3E0A, 2)
REG_DEF  (RESERVED_MFR_3E0C                                 ,0x3E0C, 2)
REG_DEF  (RESERVED_MFR_3E0E                                 ,0x3E0E, 2)
REG_DEF  (RESERVED_MFR_3E10                                 ,0x3E10, 2)
REG_DEF  (RESERVED_MFR_3E12                                 ,0x3E12, 2)
REG_DEF  (RESERVED_MFR_3E14                                 ,0x3E14, 2)
REG_DEF  (RESERVED_MFR_3E16                                 ,0x3E16, 2)
REG_DEF  (RESERVED_MFR_3E18                                 ,0x3E18, 2)
REG_DEF  (RESERVED_MFR_3E1A                                 ,0x3E1A, 2)
REG_DEF  (RESERVED_MFR_3E1C                                 ,0x3E1C, 2)
REG_DEF  (RESERVED_MFR_3E1E                                 ,0x3E1E, 2)
REG_DEF  (RESERVED_MFR_3E20                                 ,0x3E20, 2)
REG_DEF  (RESERVED_MFR_3E22                                 ,0x3E22, 2)
REG_DEF  (RESERVED_MFR_3E24                                 ,0x3E24, 2)
REG_DEF  (RESERVED_MFR_3E26                                 ,0x3E26, 2)
REG_DEF  (RESERVED_MFR_3E28                                 ,0x3E28, 2)
REG_DEF  (RESERVED_MFR_3E2A                                 ,0x3E2A, 2)
REG_DEF  (RESERVED_MFR_3E2C                                 ,0x3E2C, 2)
REG_DEF  (RESERVED_MFR_3E2E                                 ,0x3E2E, 2)
REG_DEF  (RESERVED_MFR_3E30                                 ,0x3E30, 2)
REG_DEF  (RESERVED_MFR_3E32                                 ,0x3E32, 2)
REG_DEF  (RESERVED_MFR_3E34                                 ,0x3E34, 2)
REG_DEF  (RESERVED_MFR_3E36                                 ,0x3E36, 2)
REG_DEF  (RESERVED_MFR_3E38                                 ,0x3E38, 2)
REG_DEF  (RESERVED_MFR_3E3A                                 ,0x3E3A, 2)
REG_DEF  (RESERVED_MFR_3E3C                                 ,0x3E3C, 2)
REG_DEF  (RESERVED_MFR_3E3E                                 ,0x3E3E, 2)
REG_DEF  (RESERVED_MFR_3E40                                 ,0x3E40, 2)
REG_DEF  (RESERVED_MFR_3E42                                 ,0x3E42, 2)
REG_DEF  (RESERVED_MFR_3E44                                 ,0x3E44, 2)
REG_DEF  (RESERVED_MFR_3E46                                 ,0x3E46, 2)
REG_DEF  (RESERVED_MFR_3E48                                 ,0x3E48, 2)
REG_DEF  (RESERVED_MFR_3E4A                                 ,0x3E4A, 2)
REG_DEF  (RESERVED_MFR_3E4C                                 ,0x3E4C, 2)
REG_DEF  (RESERVED_MFR_3E4E                                 ,0x3E4E, 2)
REG_DEF  (RESERVED_MFR_3E50                                 ,0x3E50, 2)
REG_DEF  (RESERVED_MFR_3E52                                 ,0x3E52, 2)
REG_DEF  (RESERVED_MFR_3E54                                 ,0x3E54, 2)
REG_DEF  (RESERVED_MFR_3E56                                 ,0x3E56, 2)
REG_DEF  (RESERVED_MFR_3E58                                 ,0x3E58, 2)
REG_DEF  (RESERVED_MFR_3E5A                                 ,0x3E5A, 2)
REG_DEF  (RESERVED_MFR_3E5C                                 ,0x3E5C, 2)
REG_DEF  (RESERVED_MFR_3E5E                                 ,0x3E5E, 2)
REG_DEF  (RESERVED_MFR_3E60                                 ,0x3E60, 2)
REG_DEF  (RESERVED_MFR_3E62                                 ,0x3E62, 2)
REG_DEF  (RESERVED_MFR_3E64                                 ,0x3E64, 2)
REG_DEF  (RESERVED_MFR_3E66                                 ,0x3E66, 2)
REG_DEF  (RESERVED_MFR_3E68                                 ,0x3E68, 2)
REG_DEF  (RESERVED_MFR_3E6A                                 ,0x3E6A, 2)
REG_DEF  (RESERVED_MFR_3E6C                                 ,0x3E6C, 2)
REG_DEF  (RESERVED_MFR_3E6E                                 ,0x3E6E, 2)
REG_DEF  (RESERVED_MFR_3E70                                 ,0x3E70, 2)
REG_DEF  (RESERVED_MFR_3E72                                 ,0x3E72, 2)
REG_DEF  (RESERVED_MFR_3E74                                 ,0x3E74, 2)
REG_DEF  (RESERVED_MFR_3E76                                 ,0x3E76, 2)
REG_DEF  (RESERVED_MFR_3E78                                 ,0x3E78, 2)
REG_DEF  (RESERVED_MFR_3E7A                                 ,0x3E7A, 2)
REG_DEF  (RESERVED_MFR_3E7C                                 ,0x3E7C, 2)
REG_DEF  (RESERVED_MFR_3E7E                                 ,0x3E7E, 2)
REG_DEF  (RESERVED_MFR_3E80                                 ,0x3E80, 2)
REG_DEF  (RESERVED_MFR_3E82                                 ,0x3E82, 2)
REG_DEF  (RESERVED_MFR_3E84                                 ,0x3E84, 2)
REG_DEF  (RESERVED_MFR_3E86                                 ,0x3E86, 2)
REG_DEF  (RESERVED_MFR_3E88                                 ,0x3E88, 2)
REG_DEF  (RESERVED_MFR_3E8A                                 ,0x3E8A, 2)
REG_DEF  (RESERVED_MFR_3E8C                                 ,0x3E8C, 2)
REG_DEF  (RESERVED_MFR_3E8E                                 ,0x3E8E, 2)
REG_DEF  (RESERVED_MFR_3E90                                 ,0x3E90, 2)
REG_DEF  (RESERVED_MFR_3E92                                 ,0x3E92, 2)
REG_DEF  (RESERVED_MFR_3E94                                 ,0x3E94, 2)
REG_DEF  (RESERVED_MFR_3E96                                 ,0x3E96, 2)
REG_DEF  (RESERVED_MFR_3E98                                 ,0x3E98, 2)
REG_DEF  (RESERVED_MFR_3E9A                                 ,0x3E9A, 2)
REG_DEF  (RESERVED_MFR_3E9C                                 ,0x3E9C, 2)
REG_DEF  (RESERVED_MFR_3E9E                                 ,0x3E9E, 2)
REG_DEF  (RESERVED_MFR_3EA0                                 ,0x3EA0, 2)
REG_DEF  (RESERVED_MFR_3EA2                                 ,0x3EA2, 2)
REG_DEF  (RESERVED_MFR_3EA4                                 ,0x3EA4, 2)
REG_DEF  (RESERVED_MFR_3EA6                                 ,0x3EA6, 2)
REG_DEF  (RESERVED_MFR_3EA8                                 ,0x3EA8, 2)
REG_DEF  (RESERVED_MFR_3EAA                                 ,0x3EAA, 2)
REG_DEF  (RESERVED_MFR_3EAC                                 ,0x3EAC, 2)
REG_DEF  (RESERVED_MFR_3EAE                                 ,0x3EAE, 2)
REG_DEF  (RESERVED_MFR_3EB0                                 ,0x3EB0, 2)
REG_DEF  (RESERVED_MFR_3EB2                                 ,0x3EB2, 2)
REG_DEF  (RESERVED_MFR_3EB4                                 ,0x3EB4, 2)
REG_DEF  (RESERVED_MFR_3EB6                                 ,0x3EB6, 2)
REG_DEF  (RESERVED_MFR_3EB8                                 ,0x3EB8, 2)
REG_DEF  (RESERVED_MFR_3EBA                                 ,0x3EBA, 2)
REG_DEF  (RESERVED_MFR_3EBC                                 ,0x3EBC, 2)
REG_DEF  (RESERVED_MFR_3EBE                                 ,0x3EBE, 2)
REG_DEF  (RESERVED_MFR_3EC0                                 ,0x3EC0, 2)
REG_DEF  (RESERVED_MFR_3EC2                                 ,0x3EC2, 2)
REG_DEF  (RESERVED_MFR_3EC4                                 ,0x3EC4, 2)
REG_DEF  (RESERVED_MFR_3EC6                                 ,0x3EC6, 2)
REG_DEF  (RESERVED_MFR_3EC8                                 ,0x3EC8, 2)
REG_DEF  (RESERVED_MFR_3ECA                                 ,0x3ECA, 2)
REG_DEF  (RESERVED_MFR_3176                                 ,0x3176, 2)
REG_DEF  (RESERVED_MFR_317C                                 ,0x317C, 2)
REG_DEF  (RESERVED_MFR_3EE6                                 ,0x3EE6, 2)
REG_DEF  (RESERVED_MFR_3ED8                                 ,0x3ED8, 2)
REG_DEF  (RESERVED_MFR_3EDC                                 ,0x3EDC, 2)
REG_DEF  (RESERVED_MFR_3EE2                                 ,0x3EE2, 2)
REG_DEF  (RESERVED_MFR_3EE8                                 ,0x3EE8, 2)
REG_DEF  (RESERVED_MFR_3064                                 ,0x3064, 2)

REG_DEF  (MODE_SELECT                                       ,0x0100, 1)
REG_DEF  (SOFTWARE_RESET                                    ,0x0103, 1)
REG_DEF  (GROUPED_PARAMETER_HOLD                            ,0x0104, 1)

REG_DEF  (TEST_PATTERN_MODE                                 ,0x0600, 2)
REG_DEF  (HISPI_CONTROL_STATUS                              ,0x31C6, 2)

REG_DEF  (MASK_CORRUPTED_FRAME                              ,0x0105, 1)
#endif
