// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module div_gen_xlslice_0_0 (
  Din,
  Dout
);

  (* X_INTERFACE_IGNORE = "true" *)
  input [55:0]Din;
  (* X_INTERFACE_IGNORE = "true" *)
  output [31:0]Dout;

  // stub module has no contents

endmodule
