// Seed: 2719160360
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    output tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply0 id_9
    , id_17,
    input wire id_10,
    input wor id_11,
    input tri0 id_12,
    output tri module_0,
    input tri id_14,
    output tri id_15
);
  id_18(
      .id_0(id_13),
      .id_1(),
      .id_2(id_6),
      .id_3(id_13),
      .id_4(id_13),
      .id_5(1'b0),
      .id_6(1),
      .id_7(1'b0)
  );
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  uwire id_4
);
  assign id_2 = id_1;
  module_0(
      id_3, id_3, id_4, id_2, id_2, id_2, id_2, id_4, id_3, id_2, id_4, id_1, id_3, id_2, id_3, id_2
  );
endmodule
