#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55558774ab60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55558774ee30 .scope module, "tb_spi_master_core" "tb_spi_master_core" 3 3;
 .timescale 0 0;
L_0x7c8984b545b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55558779aad0_0 .net/2u *"_ivl_0", 0 0, L_0x7c8984b545b8;  1 drivers
v0x55558779abd0_0 .net "busy", 0 0, L_0x5555877527f0;  1 drivers
v0x55558779acc0_0 .var "clk", 0 0;
v0x55558779ad90_0 .var "clk_div", 7 0;
v0x55558779ae60_0 .var "cpha", 0 0;
v0x55558779af50_0 .var "cpol", 0 0;
v0x55558779b020_0 .net "done_intr", 0 0, v0x555587798ac0_0;  1 drivers
v0x55558779b0f0_0 .var "enable", 0 0;
v0x55558779b1c0_0 .var "loopback", 0 0;
v0x55558779b290_0 .var "lsb_first", 0 0;
v0x55558779b360_0 .net "miso", 0 0, L_0x5555877adfe0;  1 drivers
v0x55558779b430_0 .net "mosi", 0 0, L_0x5555877539a0;  1 drivers
v0x55558779b500_0 .var "rst_n", 0 0;
v0x55558779b5a0_0 .net "rx_data", 31 0, L_0x55558775d650;  1 drivers
v0x55558779b640_0 .net "rx_empty", 0 0, L_0x5555877ad770;  1 drivers
v0x55558779b730_0 .var "rx_pop", 0 0;
v0x55558779b820_0 .net "sclk", 0 0, L_0x55558779c040;  1 drivers
v0x55558779b8c0_0 .var "tx_data", 31 0;
v0x55558779b9b0_0 .net "tx_full", 0 0, L_0x5555877ac7b0;  1 drivers
v0x55558779baa0_0 .var "tx_push", 0 0;
v0x55558779bb90_0 .var "word_len", 5 0;
L_0x5555877adfe0 .functor MUXZ 1, L_0x7c8984b545b8, L_0x5555877539a0, v0x55558779b1c0_0, C4<>;
S_0x5555877502a0 .scope module, "dut" "spi_master_core" 3 24, 4 7 0, S_0x55558774ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /INPUT 32 "tx_data";
    .port_info 6 /INPUT 1 "tx_push";
    .port_info 7 /OUTPUT 1 "tx_full";
    .port_info 8 /OUTPUT 1 "tx_almost_full";
    .port_info 9 /OUTPUT 32 "rx_data";
    .port_info 10 /INPUT 1 "rx_pop";
    .port_info 11 /OUTPUT 1 "rx_empty";
    .port_info 12 /OUTPUT 1 "rx_almost_empty";
    .port_info 13 /INPUT 1 "cpol";
    .port_info 14 /INPUT 1 "cpha";
    .port_info 15 /INPUT 8 "clk_div";
    .port_info 16 /INPUT 6 "word_len";
    .port_info 17 /INPUT 1 "lsb_first";
    .port_info 18 /INPUT 1 "loopback";
    .port_info 19 /INPUT 1 "enable";
    .port_info 20 /OUTPUT 1 "busy";
    .port_info 21 /OUTPUT 1 "done_intr";
P_0x55558774b670 .param/l "FIFO_DEPTH" 0 4 8, +C4<00000000000000000000000000000100>;
enum0x5555876f64e0 .enum4 (2)
   "IDLE" 2'b00,
   "LOAD" 2'b01,
   "TRANSFER" 2'b10,
   "DONE" 2'b11
 ;
L_0x5555877527f0 .functor OR 1, L_0x55558779bc30, L_0x55558779bd20, C4<0>, C4<0>;
L_0x5555877539a0 .functor BUFZ 1, v0x555587799050_0, C4<0>, C4<0>, C4<0>;
L_0x7c8984b54018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555587798050_0 .net/2u *"_ivl_0", 1 0, L_0x7c8984b54018;  1 drivers
v0x555587798150_0 .net *"_ivl_10", 0 0, L_0x55558779bf00;  1 drivers
v0x555587798210_0 .net *"_ivl_2", 0 0, L_0x55558779bc30;  1 drivers
v0x5555877982e0_0 .net *"_ivl_5", 0 0, L_0x55558779bd20;  1 drivers
L_0x7c8984b54060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555877983a0_0 .net/2u *"_ivl_8", 1 0, L_0x7c8984b54060;  1 drivers
v0x555587798480_0 .net "active_miso", 0 0, L_0x55558779c250;  1 drivers
v0x555587798540_0 .var "bit_cnt", 5 0;
v0x555587798620_0 .net "busy", 0 0, L_0x5555877527f0;  alias, 1 drivers
v0x5555877986e0_0 .net "clk", 0 0, v0x55558779acc0_0;  1 drivers
v0x555587798780_0 .var "clk_cnt", 7 0;
v0x555587798860_0 .net "clk_div", 7 0, v0x55558779ad90_0;  1 drivers
v0x555587798940_0 .net "cpha", 0 0, v0x55558779ae60_0;  1 drivers
v0x555587798a00_0 .net "cpol", 0 0, v0x55558779af50_0;  1 drivers
v0x555587798ac0_0 .var "done_intr", 0 0;
v0x555587798b80_0 .net "enable", 0 0, v0x55558779b0f0_0;  1 drivers
v0x555587798c40_0 .net "loopback", 0 0, v0x55558779b1c0_0;  1 drivers
v0x555587798d00_0 .net "lsb_first", 0 0, v0x55558779b290_0;  1 drivers
v0x555587798ed0_0 .net "miso", 0 0, L_0x5555877adfe0;  alias, 1 drivers
v0x555587798f90_0 .net "mosi", 0 0, L_0x5555877539a0;  alias, 1 drivers
v0x555587799050_0 .var "mosi_reg", 0 0;
v0x555587799110_0 .net "rst_n", 0 0, v0x55558779b500_0;  1 drivers
v0x555587799200_0 .net "rx_almost_empty", 0 0, L_0x5555877add60;  1 drivers
v0x5555877992a0_0 .net "rx_data", 31 0, L_0x55558775d650;  alias, 1 drivers
v0x555587799340_0 .net "rx_empty", 0 0, L_0x5555877ad770;  alias, 1 drivers
v0x5555877993e0_0 .var "rx_fifo_in", 31 0;
v0x5555877994b0_0 .var "rx_fifo_push", 0 0;
v0x555587799580_0 .net "rx_pop", 0 0, v0x55558779b730_0;  1 drivers
v0x555587799650_0 .net "sclk", 0 0, L_0x55558779c040;  alias, 1 drivers
v0x5555877996f0_0 .var "sclk_reg", 0 0;
v0x555587799790_0 .var "shift_reg", 31 0;
v0x555587799830_0 .var "state", 1 0;
v0x555587799910_0 .net "tx_almost_full", 0 0, L_0x5555877acca0;  1 drivers
v0x5555877999e0_0 .net "tx_data", 31 0, v0x55558779b8c0_0;  1 drivers
v0x555587799cc0_0 .net "tx_fifo_empty", 0 0, L_0x5555877aca30;  1 drivers
v0x555587799d90_0 .net "tx_fifo_out", 31 0, L_0x5555877555e0;  1 drivers
v0x555587799e60_0 .var "tx_fifo_pop", 0 0;
v0x555587799f30_0 .net "tx_full", 0 0, L_0x5555877ac7b0;  alias, 1 drivers
v0x55558779a000_0 .net "tx_push", 0 0, v0x55558779baa0_0;  1 drivers
v0x55558779a0d0_0 .net "word_len", 5 0, v0x55558779bb90_0;  1 drivers
L_0x55558779bc30 .cmp/ne 2, v0x555587799830_0, L_0x7c8984b54018;
L_0x55558779bd20 .reduce/nor L_0x5555877aca30;
L_0x55558779bf00 .cmp/eq 2, v0x555587799830_0, L_0x7c8984b54060;
L_0x55558779c040 .functor MUXZ 1, v0x55558779af50_0, v0x5555877996f0_0, L_0x55558779bf00, C4<>;
L_0x55558779c250 .functor MUXZ 1, L_0x5555877adfe0, v0x555587799050_0, v0x55558779b1c0_0, C4<>;
L_0x5555877ad0a0 .reduce/nor v0x55558779b0f0_0;
L_0x5555877adf40 .reduce/nor v0x55558779b0f0_0;
S_0x555587751330 .scope module, "rx_fifo_inst" "sync_fifo" 4 100, 5 9 0, S_0x5555877502a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x55558774ddb0 .param/l "ALMOST_EMPTY_THRESH" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x55558774ddf0 .param/l "ALMOST_FULL_THRESH" 0 5 13, +C4<00000000000000000000000000000011>;
P_0x55558774de30 .param/l "DEPTH" 0 5 11, +C4<00000000000000000000000000000100>;
P_0x55558774de70 .param/l "FWFT_MODE" 0 5 12, C4<1>;
P_0x55558774deb0 .param/l "PTR_MAX" 1 5 46, C4<11>;
P_0x55558774def0 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x55558771f8f0 .functor BUFZ 3, v0x555587784730_0, C4<000>, C4<000>, C4<000>;
v0x55558775c5f0_0 .net *"_ivl_0", 31 0, L_0x5555877ad400;  1 drivers
L_0x7c8984b54408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55558775c690_0 .net *"_ivl_11", 28 0, L_0x7c8984b54408;  1 drivers
L_0x7c8984b54450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55558775d7a0_0 .net/2u *"_ivl_12", 31 0, L_0x7c8984b54450;  1 drivers
v0x55558775d870_0 .net *"_ivl_18", 31 0, L_0x5555877ad8b0;  1 drivers
L_0x7c8984b54498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555587783da0_0 .net *"_ivl_21", 28 0, L_0x7c8984b54498;  1 drivers
L_0x7c8984b544e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555587783ed0_0 .net/2u *"_ivl_22", 31 0, L_0x7c8984b544e0;  1 drivers
v0x555587783fb0_0 .net *"_ivl_26", 31 0, L_0x5555877adc70;  1 drivers
L_0x7c8984b54528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555587784090_0 .net *"_ivl_29", 28 0, L_0x7c8984b54528;  1 drivers
L_0x7c8984b54378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555587784170_0 .net *"_ivl_3", 28 0, L_0x7c8984b54378;  1 drivers
L_0x7c8984b54570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555587784250_0 .net/2u *"_ivl_30", 31 0, L_0x7c8984b54570;  1 drivers
L_0x7c8984b543c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555587784330_0 .net/2u *"_ivl_4", 31 0, L_0x7c8984b543c0;  1 drivers
v0x555587784410_0 .net *"_ivl_8", 31 0, L_0x5555877ad630;  1 drivers
v0x5555877844f0_0 .net "almost_empty", 0 0, L_0x5555877add60;  alias, 1 drivers
v0x5555877845b0_0 .net "almost_full", 0 0, L_0x5555877adaf0;  1 drivers
v0x555587784670_0 .net "clk", 0 0, v0x55558779acc0_0;  alias, 1 drivers
v0x555587784730_0 .var "count", 2 0;
v0x555587784810_0 .net "data_in", 31 0, v0x5555877993e0_0;  1 drivers
v0x5555877848f0_0 .net "data_out", 31 0, L_0x55558775d650;  alias, 1 drivers
v0x5555877849d0_0 .net "empty", 0 0, L_0x5555877ad770;  alias, 1 drivers
v0x555587784a90_0 .net "flush", 0 0, L_0x5555877adf40;  1 drivers
v0x555587784b50_0 .net "full", 0 0, L_0x5555877ad4f0;  1 drivers
v0x555587784c10_0 .net "level", 2 0, L_0x55558771f8f0;  1 drivers
v0x555587784cf0_0 .var "max_level", 2 0;
v0x555587784dd0 .array "mem", 0 3, 31 0;
v0x555587794f70_0 .var "next_count", 2 0;
v0x555587795050_0 .var "overflow", 0 0;
v0x555587795110_0 .net "pop", 0 0, v0x55558779b730_0;  alias, 1 drivers
v0x5555877951d0_0 .net "push", 0 0, v0x5555877994b0_0;  1 drivers
v0x555587795290_0 .var "rd_ptr", 1 0;
v0x555587795370_0 .net "rst_n", 0 0, v0x55558779b500_0;  alias, 1 drivers
v0x555587795430_0 .var "underflow", 0 0;
v0x5555877954f0_0 .var "wr_ptr", 1 0;
E_0x55558771f8b0/0 .event negedge, v0x555587795370_0;
E_0x55558771f8b0/1 .event posedge, v0x555587784670_0;
E_0x55558771f8b0 .event/or E_0x55558771f8b0/0, E_0x55558771f8b0/1;
E_0x55558771f870/0 .event anyedge, v0x555587784730_0, v0x5555877951d0_0, v0x555587784b50_0, v0x555587795110_0;
E_0x55558771f870/1 .event anyedge, v0x5555877849d0_0;
E_0x55558771f870 .event/or E_0x55558771f870/0, E_0x55558771f870/1;
L_0x5555877ad400 .concat [ 3 29 0 0], v0x555587784730_0, L_0x7c8984b54378;
L_0x5555877ad4f0 .cmp/eq 32, L_0x5555877ad400, L_0x7c8984b543c0;
L_0x5555877ad630 .concat [ 3 29 0 0], v0x555587784730_0, L_0x7c8984b54408;
L_0x5555877ad770 .cmp/eq 32, L_0x5555877ad630, L_0x7c8984b54450;
L_0x5555877ad8b0 .concat [ 3 29 0 0], v0x555587784730_0, L_0x7c8984b54498;
L_0x5555877adaf0 .cmp/ge 32, L_0x5555877ad8b0, L_0x7c8984b544e0;
L_0x5555877adc70 .concat [ 3 29 0 0], v0x555587784730_0, L_0x7c8984b54528;
L_0x5555877add60 .cmp/ge 32, L_0x7c8984b54570, L_0x5555877adc70;
S_0x55558772f470 .scope generate, "gen_fwft" "gen_fwft" 5 98, 5 98 0, S_0x555587751330;
 .timescale 0 0;
L_0x55558775d650 .functor BUFZ 32, L_0x5555877ad1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555587753bc0_0 .net *"_ivl_0", 31 0, L_0x5555877ad1d0;  1 drivers
v0x5555877556f0_0 .net *"_ivl_2", 3 0, L_0x5555877ad270;  1 drivers
L_0x7c8984b54330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555587755790_0 .net *"_ivl_5", 1 0, L_0x7c8984b54330;  1 drivers
L_0x5555877ad1d0 .array/port v0x555587784dd0, L_0x5555877ad270;
L_0x5555877ad270 .concat [ 2 2 0 0], v0x555587795290_0, L_0x7c8984b54330;
S_0x5555877957b0 .scope module, "tx_fifo_inst" "sync_fifo" 4 77, 5 9 0, S_0x5555877502a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x555587795960 .param/l "ALMOST_EMPTY_THRESH" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x5555877959a0 .param/l "ALMOST_FULL_THRESH" 0 5 13, +C4<00000000000000000000000000000011>;
P_0x5555877959e0 .param/l "DEPTH" 0 5 11, +C4<00000000000000000000000000000100>;
P_0x555587795a20 .param/l "FWFT_MODE" 0 5 12, C4<1>;
P_0x555587795a60 .param/l "PTR_MAX" 1 5 46, C4<11>;
P_0x555587795aa0 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x55558775c4a0 .functor BUFZ 3, v0x5555877970c0_0, C4<000>, C4<000>, C4<000>;
v0x5555877963d0_0 .net *"_ivl_0", 31 0, L_0x55558779c660;  1 drivers
L_0x7c8984b54180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555877964d0_0 .net *"_ivl_11", 28 0, L_0x7c8984b54180;  1 drivers
L_0x7c8984b541c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555877965b0_0 .net/2u *"_ivl_12", 31 0, L_0x7c8984b541c8;  1 drivers
v0x555587796670_0 .net *"_ivl_18", 31 0, L_0x5555877acb70;  1 drivers
L_0x7c8984b54210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555587796750_0 .net *"_ivl_21", 28 0, L_0x7c8984b54210;  1 drivers
L_0x7c8984b54258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555587796880_0 .net/2u *"_ivl_22", 31 0, L_0x7c8984b54258;  1 drivers
v0x555587796960_0 .net *"_ivl_26", 31 0, L_0x5555877ace20;  1 drivers
L_0x7c8984b542a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555587796a40_0 .net *"_ivl_29", 28 0, L_0x7c8984b542a0;  1 drivers
L_0x7c8984b540f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555587796b20_0 .net *"_ivl_3", 28 0, L_0x7c8984b540f0;  1 drivers
L_0x7c8984b542e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555587796c00_0 .net/2u *"_ivl_30", 31 0, L_0x7c8984b542e8;  1 drivers
L_0x7c8984b54138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555587796ce0_0 .net/2u *"_ivl_4", 31 0, L_0x7c8984b54138;  1 drivers
v0x555587796dc0_0 .net *"_ivl_8", 31 0, L_0x5555877ac8f0;  1 drivers
v0x555587796ea0_0 .net "almost_empty", 0 0, L_0x5555877acf10;  1 drivers
v0x555587796f60_0 .net "almost_full", 0 0, L_0x5555877acca0;  alias, 1 drivers
v0x555587797020_0 .net "clk", 0 0, v0x55558779acc0_0;  alias, 1 drivers
v0x5555877970c0_0 .var "count", 2 0;
v0x555587797180_0 .net "data_in", 31 0, v0x55558779b8c0_0;  alias, 1 drivers
v0x555587797260_0 .net "data_out", 31 0, L_0x5555877555e0;  alias, 1 drivers
v0x555587797340_0 .net "empty", 0 0, L_0x5555877aca30;  alias, 1 drivers
v0x555587797400_0 .net "flush", 0 0, L_0x5555877ad0a0;  1 drivers
v0x5555877974c0_0 .net "full", 0 0, L_0x5555877ac7b0;  alias, 1 drivers
v0x555587797580_0 .net "level", 2 0, L_0x55558775c4a0;  1 drivers
v0x555587797660_0 .var "max_level", 2 0;
v0x555587797740 .array "mem", 0 3, 31 0;
v0x555587797820_0 .var "next_count", 2 0;
v0x555587797900_0 .var "overflow", 0 0;
v0x5555877979c0_0 .net "pop", 0 0, v0x555587799e60_0;  1 drivers
v0x555587797a80_0 .net "push", 0 0, v0x55558779baa0_0;  alias, 1 drivers
v0x555587797b40_0 .var "rd_ptr", 1 0;
v0x555587797c20_0 .net "rst_n", 0 0, v0x55558779b500_0;  alias, 1 drivers
v0x555587797cf0_0 .var "underflow", 0 0;
v0x555587797d90_0 .var "wr_ptr", 1 0;
E_0x55558771f830/0 .event anyedge, v0x5555877970c0_0, v0x555587797a80_0, v0x5555877974c0_0, v0x5555877979c0_0;
E_0x55558771f830/1 .event anyedge, v0x555587797340_0;
E_0x55558771f830 .event/or E_0x55558771f830/0, E_0x55558771f830/1;
L_0x55558779c660 .concat [ 3 29 0 0], v0x5555877970c0_0, L_0x7c8984b540f0;
L_0x5555877ac7b0 .cmp/eq 32, L_0x55558779c660, L_0x7c8984b54138;
L_0x5555877ac8f0 .concat [ 3 29 0 0], v0x5555877970c0_0, L_0x7c8984b54180;
L_0x5555877aca30 .cmp/eq 32, L_0x5555877ac8f0, L_0x7c8984b541c8;
L_0x5555877acb70 .concat [ 3 29 0 0], v0x5555877970c0_0, L_0x7c8984b54210;
L_0x5555877acca0 .cmp/ge 32, L_0x5555877acb70, L_0x7c8984b54258;
L_0x5555877ace20 .concat [ 3 29 0 0], v0x5555877970c0_0, L_0x7c8984b542a0;
L_0x5555877acf10 .cmp/ge 32, L_0x7c8984b542e8, L_0x5555877ace20;
S_0x555587795f30 .scope generate, "gen_fwft" "gen_fwft" 5 98, 5 98 0, S_0x5555877957b0;
 .timescale 0 0;
L_0x5555877555e0 .functor BUFZ 32, L_0x55558779c3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555587796130_0 .net *"_ivl_0", 31 0, L_0x55558779c3e0;  1 drivers
v0x555587796230_0 .net *"_ivl_2", 3 0, L_0x55558779c480;  1 drivers
L_0x7c8984b540a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555587796310_0 .net *"_ivl_5", 1 0, L_0x7c8984b540a8;  1 drivers
L_0x55558779c3e0 .array/port v0x555587797740, L_0x55558779c480;
L_0x55558779c480 .concat [ 2 2 0 0], v0x555587797b40_0, L_0x7c8984b540a8;
S_0x55558779a3d0 .scope task, "reset_dut" "reset_dut" 3 39, 3 39 0, S_0x55558774ee30;
 .timescale 0 0;
TD_tb_spi_master_core.reset_dut ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779ae60_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55558779ad90_0, 0, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55558779bb90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558779b1c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558779b500_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558779b0f0_0, 0, 1;
    %delay 20, 0;
    %end;
S_0x55558779a5d0 .scope task, "test_transfer" "test_transfer" 3 56, 3 56 0, S_0x55558774ee30;
 .timescale 0 0;
v0x55558779a840_0 .var "data", 31 0;
v0x55558779a920_0 .var "len", 5 0;
v0x55558779aa00_0 .var "lsb", 0 0;
E_0x55558771f7d0 .event posedge, v0x555587784670_0;
E_0x5555876f40d0 .event anyedge, v0x5555877849d0_0;
E_0x555587767620 .event anyedge, v0x555587798ac0_0;
TD_tb_spi_master_core.test_transfer ;
    %vpi_call/w 3 57 "$display", "--- Starting transfer: len=%0d, lsb=%b, data=%h ---", v0x55558779a920_0, v0x55558779aa00_0, v0x55558779a840_0 {0 0 0};
    %load/vec4 v0x55558779a920_0;
    %store/vec4 v0x55558779bb90_0, 0, 6;
    %load/vec4 v0x55558779aa00_0;
    %store/vec4 v0x55558779b290_0, 0, 1;
    %load/vec4 v0x55558779a840_0;
    %store/vec4 v0x55558779b8c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55558779baa0_0, 0;
    %wait E_0x55558771f7d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55558779baa0_0, 0;
T_1.0 ;
    %load/vec4 v0x55558779b020_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.1, 6;
    %wait E_0x555587767620;
    %jmp T_1.0;
T_1.1 ;
T_1.2 ;
    %load/vec4 v0x55558779b640_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x5555876f40d0;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x55558771f7d0;
    %delay 1, 0;
    %vpi_call/w 3 74 "$display", "Test Result: sent=%h, received=%h", v0x55558779a840_0, v0x55558779b5a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55558779b730_0, 0;
    %wait E_0x55558771f7d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55558779b730_0, 0;
    %wait E_0x55558771f7d0;
    %end;
    .scope S_0x5555877957b0;
T_2 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587797c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587797d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587797900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555587797400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587797d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587797900_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x555587797a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x5555877974c0_0;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587797900_0, 0;
T_2.4 ;
    %load/vec4 v0x555587797a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x5555877974c0_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x555587797180_0;
    %load/vec4 v0x555587797d90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555587797740, 0, 4;
    %load/vec4 v0x555587797d90_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587797d90_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x555587797d90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555587797d90_0, 0;
T_2.11 ;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555877957b0;
T_3 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587797c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587797b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587797cf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555587797400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587797b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587797cf0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5555877979c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x555587797340_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587797cf0_0, 0;
T_3.4 ;
    %load/vec4 v0x5555877979c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x555587797340_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x555587797b40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587797b40_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x555587797b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555587797b40_0, 0;
T_3.11 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555877957b0;
T_4 ;
Ewait_0 .event/or E_0x55558771f830, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5555877970c0_0;
    %store/vec4 v0x555587797820_0, 0, 3;
    %load/vec4 v0x555587797a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x5555877974c0_0;
    %nor/r;
    %and;
T_4.4;
    %load/vec4 v0x5555877979c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.5, 8;
    %load/vec4 v0x555587797340_0;
    %nor/r;
    %and;
T_4.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x5555877970c0_0;
    %store/vec4 v0x555587797820_0, 0, 3;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5555877970c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555587797820_0, 0, 3;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5555877970c0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x555587797820_0, 0, 3;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555877957b0;
T_5 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587797c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555877970c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555587797660_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555587797400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555877970c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555587797660_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555587797820_0;
    %assign/vec4 v0x5555877970c0_0, 0;
    %load/vec4 v0x555587797660_0;
    %load/vec4 v0x555587797820_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x555587797820_0;
    %assign/vec4 v0x555587797660_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555877957b0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x555587751330;
T_7 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587795370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555877954f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587795050_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555587784a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555877954f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587795050_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5555877951d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x555587784b50_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587795050_0, 0;
T_7.4 ;
    %load/vec4 v0x5555877951d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x555587784b50_0;
    %nor/r;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x555587784810_0;
    %load/vec4 v0x5555877954f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555587784dd0, 0, 4;
    %load/vec4 v0x5555877954f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555877954f0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5555877954f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555877954f0_0, 0;
T_7.11 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555587751330;
T_8 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587795370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587795290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587795430_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555587784a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587795290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587795430_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555587795110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x5555877849d0_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587795430_0, 0;
T_8.4 ;
    %load/vec4 v0x555587795110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v0x5555877849d0_0;
    %nor/r;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x555587795290_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587795290_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x555587795290_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555587795290_0, 0;
T_8.11 ;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555587751330;
T_9 ;
Ewait_1 .event/or E_0x55558771f870, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555587784730_0;
    %store/vec4 v0x555587794f70_0, 0, 3;
    %load/vec4 v0x5555877951d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x555587784b50_0;
    %nor/r;
    %and;
T_9.4;
    %load/vec4 v0x555587795110_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.5, 8;
    %load/vec4 v0x5555877849d0_0;
    %nor/r;
    %and;
T_9.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0x555587784730_0;
    %store/vec4 v0x555587794f70_0, 0, 3;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x555587784730_0;
    %addi 1, 0, 3;
    %store/vec4 v0x555587794f70_0, 0, 3;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x555587784730_0;
    %subi 1, 0, 3;
    %store/vec4 v0x555587794f70_0, 0, 3;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555587751330;
T_10 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587795370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555587784730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555587784cf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555587784a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555587784730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555587784cf0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555587794f70_0;
    %assign/vec4 v0x555587784730_0, 0;
    %load/vec4 v0x555587784cf0_0;
    %load/vec4 v0x555587794f70_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x555587794f70_0;
    %assign/vec4 v0x555587784cf0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555587751330;
T_11 ;
    %end;
    .thread T_11;
    .scope S_0x5555877502a0;
T_12 ;
    %wait E_0x55558771f8b0;
    %load/vec4 v0x555587799110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587799830_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555587798540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555587798780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555877996f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587799050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555587799790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587799e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555877994b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555877993e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587798ac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587799e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555877994b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555587798ac0_0, 0;
    %load/vec4 v0x555587799830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x555587798b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0x555587799cc0_0;
    %nor/r;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555587799830_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587799050_0, 0;
    %load/vec4 v0x555587798a00_0;
    %assign/vec4 v0x5555877996f0_0, 0;
T_12.8 ;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555587799830_0, 0;
    %load/vec4 v0x555587799d90_0;
    %assign/vec4 v0x555587799790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587799e60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555587798540_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x555587798780_0, 0;
    %load/vec4 v0x555587798a00_0;
    %assign/vec4 v0x5555877996f0_0, 0;
    %load/vec4 v0x555587798d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x555587799d90_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555587799050_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x555587799d90_0;
    %load/vec4 v0x55558779a0d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x555587799050_0, 0;
T_12.11 ;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x555587798860_0;
    %load/vec4 v0x555587798780_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.12, 5;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x555587798780_0, 0;
    %load/vec4 v0x5555877996f0_0;
    %inv;
    %assign/vec4 v0x5555877996f0_0, 0;
    %load/vec4 v0x5555877996f0_0;
    %load/vec4 v0x555587798a00_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x555587798940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x555587798d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x555587798480_0;
    %load/vec4 v0x555587799790_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555587799790_0, 0;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x555587799790_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x555587798480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555587799790_0, 0;
T_12.19 ;
T_12.16 ;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x555587798540_0;
    %pad/u 32;
    %load/vec4 v0x55558779a0d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555587799830_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0x555587798540_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555587798540_0, 0;
    %load/vec4 v0x555587798940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.22, 4;
    %load/vec4 v0x555587798d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %load/vec4 v0x555587799790_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555587799050_0, 0;
    %jmp T_12.25;
T_12.24 ;
    %load/vec4 v0x555587799790_0;
    %load/vec4 v0x55558779a0d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x555587799050_0, 0;
T_12.25 ;
T_12.22 ;
T_12.21 ;
T_12.15 ;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x555587798780_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555587798780_0, 0;
T_12.13 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x555587798d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %load/vec4 v0x555587799790_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55558779a0d0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x55558779a0d0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x5555877993e0_0, 0;
    %jmp T_12.27;
T_12.26 ;
    %load/vec4 v0x555587799790_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x55558779a0d0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x5555877993e0_0, 0;
T_12.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555877994b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587798ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555587799050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555587799830_0, 0;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55558774ee30;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779acc0_0, 0, 1;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x55558779acc0_0;
    %inv;
    %store/vec4 v0x55558779acc0_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x55558774ee30;
T_14 ;
    %fork TD_tb_spi_master_core.reset_dut, S_0x55558779a3d0;
    %join;
    %pushi/vec4 165, 0, 32;
    %store/vec4 v0x55558779a840_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55558779a920_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779aa00_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x55558779a5d0;
    %join;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x55558779a840_0, 0, 32;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55558779a920_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779aa00_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x55558779a5d0;
    %join;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55558779a840_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55558779a920_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55558779aa00_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x55558779a5d0;
    %join;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x55558779a840_0, 0, 32;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x55558779a920_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55558779aa00_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x55558779a5d0;
    %join;
    %vpi_call/w 3 96 "$display", "Enhanced SPI Core Test Complete" {0 0 0};
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/tb/tb_spi_master_core.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv";
