`timescale 1ns / 1ps

module full_adder_tb;

    reg  a;
    reg  b;
    reg  cin;
    wire sum;
    wire cout;

    // Instantiate the Unit Under Test (UUT)
    full_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    initial begin
        $display("Time\t a b cin | sum cout");
        $monitor("%0t\t %b %b %b   | %b    %b", $time, a, b, cin, sum, cout);

        a = 0; b = 0; cin = 0;
        #10;

        a = 0; b = 0; cin = 1;
        #10;

        a = 0; b = 1; cin = 0;
        #10;

        a = 0; b = 1; cin = 1;
        #10;

        a = 1; b = 0; cin = 0;
        #10;

        a = 1; b = 0; cin = 1;
        #10;

        a = 1; b = 1; cin = 0;
        #10;

        a = 1; b = 1; cin = 1;
        #10;

        $finish;
    end

endmodule
