
*** Running vivado
    with args -log lab10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab10.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Dec  3 18:59:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lab10.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 494.074 ; gain = 213.480
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/utils_1/imports/synth_1/lab10.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/utils_1/imports/synth_1/lab10.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab10 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1180.070 ; gain = 494.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab10' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/lab10.v:8]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/new/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/new/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 76800 - type: integer 
	Parameter MEM_FILE bound to: background.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'background.mem' is read successfully [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/sram.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RAM_SIZE bound to: 1200 - type: integer 
	Parameter MEM_FILE bound to: skin.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'skin.mem' is read successfully [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/sram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/sram.v:8]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/vga_sync.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/vga_sync.v:19]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/clk_divider.v:21]
	Parameter divider bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/clk_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/new/uart.v:31]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/new/uart.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/lab10.v:277]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/new/lcd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/new/lcd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lab10' (0#1) [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/sources_1/lab10.v:8]
WARNING: [Synth 8-3917] design lab10 has port uart_tx driven by constant 1
WARNING: [Synth 8-7129] Port addr[17] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module sram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_sw[3] in module lab10 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1376.145 ; gain = 690.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1376.145 ; gain = 690.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1376.145 ; gain = 690.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1376.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/constrs_1/lab10.xdc]
Finished Parsing XDC File [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/constrs_1/lab10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.srcs/constrs_1/lab10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1445.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1445.535 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.535 ; gain = 759.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.535 ; gain = 759.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1445.535 ; gain = 759.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg' in module 'lab10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                              001 |                               00
           STATE_PLAYING |                              010 |                               01
          STATE_GAMEOVER |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg' using encoding 'one-hot' in module 'lab10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1445.535 ; gain = 759.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 202   
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---RAMs : 
	             900K Bit	(76800 X 12 bit)          RAMs := 1     
	              14K Bit	(1200 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 518   
	   4 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab10 has port uart_tx driven by constant 1
WARNING: [Synth 8-7129] Port usr_sw[3] in module lab10 is either unconnected or has no load
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "lab10/ram_bg/RAM_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "lab10/ram_bg/RAM_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "lab10/ram_skin/RAM_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "lab10/ram_skin/RAM_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1456.059 ; gain = 770.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+------------------------------------------------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives                                                 | 
+------------+------------------+-----------+----------------------+------------------------------------------------------------+
|lab10       | ram_bg/RAM_reg   | Implied   | 128 K x 12           | RAM256X1S x 3600                                           | 
|lab10       | ram_skin/RAM_reg | Implied   | 2 K x 12             | RAM16X1S x 12 RAM32X1S x 12 RAM128X1S x 12 RAM256X1S x 48  | 
+------------+------------------+-----------+----------------------+------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1539.055 ; gain = 853.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1747.785 ; gain = 1061.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------+-----------+----------------------+------------------------------------------------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives                                                 | 
+------------+------------------+-----------+----------------------+------------------------------------------------------------+
|lab10       | ram_bg/RAM_reg   | Implied   | 128 K x 12           | RAM256X1S x 3600                                           | 
|lab10       | ram_skin/RAM_reg | Implied   | 2 K x 12             | RAM16X1S x 12 RAM32X1S x 12 RAM128X1S x 12 RAM256X1S x 48  | 
+------------+------------------+-----------+----------------------+------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1764.250 ; gain = 1078.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    82|
|3     |LUT1      |    22|
|4     |LUT2      |   127|
|5     |LUT3      |   137|
|6     |LUT4      |   112|
|7     |LUT5      |   117|
|8     |LUT6      |   670|
|9     |MUXF7     |   196|
|10    |MUXF8     |    80|
|11    |RAM128X1S |    11|
|12    |RAM16X1S  |    11|
|13    |RAM256X1S |  1542|
|14    |RAM32X1S  |    11|
|15    |FDRE      |   646|
|16    |FDSE      |    21|
|17    |IBUF      |    10|
|18    |OBUF      |    26|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1893.863 ; gain = 1207.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 1893.863 ; gain = 1138.441
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1893.863 ; gain = 1207.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1902.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1933 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1906.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1575 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 11 instances
  RAM16X1S => RAM32X1S (RAMS32): 11 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1542 instances
  RAM32X1S => RAM32X1S (RAMS32): 11 instances

Synth Design complete | Checksum: 287ef045
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1906.695 ; gain = 1407.340
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1906.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Judy/Desktop/NYCU 114/Dlab/final_project/Lab10/lab10/lab10.runs/synth_1/lab10.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab10_utilization_synth.rpt -pb lab10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 19:01:16 2025...
