#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fe836505a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe836505b90 .scope module, "Inverter_8B_t" "Inverter_8B_t" 3 1;
 .timescale 0 0;
v0x7fe836708850_0 .var "i", 2 0;
v0x7fe8367088e0_0 .var "input_a", 7 0;
v0x7fe836708970_0 .var "input_enable", 0 0;
v0x7fe836708a20_0 .net "output_z", 7 0, L_0x7fe836709900;  1 drivers
S_0x7fe836505d00 .scope module, "in" "Inverter_8B" 3 6, 4 1 0, S_0x7fe836505b90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "z";
L_0x7fe836708ad0 .functor XOR 1, L_0x7fe836708be0, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe836708d00 .functor XOR 1, L_0x7fe836708d70, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe836708e50 .functor XOR 1, L_0x7fe836708fa0, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe8367090c0 .functor XOR 1, L_0x7fe836709150, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe836709230 .functor XOR 1, L_0x7fe836709310, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe836709420 .functor XOR 1, L_0x7fe836709490, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe836709570 .functor XOR 1, L_0x7fe836709760, v0x7fe836708970_0, C4<0>, C4<0>;
L_0x7fe8367092a0 .functor XOR 1, L_0x7fe836709ba0, v0x7fe836708970_0, C4<0>, C4<0>;
v0x7fe8370070d0_0 .net *"_ivl_0", 0 0, L_0x7fe836708ad0;  1 drivers
v0x7fe8367045a0_0 .net *"_ivl_11", 0 0, L_0x7fe836708fa0;  1 drivers
v0x7fe836707750_0 .net *"_ivl_12", 0 0, L_0x7fe8367090c0;  1 drivers
v0x7fe8367077e0_0 .net *"_ivl_15", 0 0, L_0x7fe836709150;  1 drivers
v0x7fe8367079d0_0 .net *"_ivl_16", 0 0, L_0x7fe836709230;  1 drivers
v0x7fe836707a60_0 .net *"_ivl_19", 0 0, L_0x7fe836709310;  1 drivers
v0x7fe836707af0_0 .net *"_ivl_20", 0 0, L_0x7fe836709420;  1 drivers
v0x7fe836707b90_0 .net *"_ivl_23", 0 0, L_0x7fe836709490;  1 drivers
v0x7fe836707c40_0 .net *"_ivl_24", 0 0, L_0x7fe836709570;  1 drivers
v0x7fe836707d50_0 .net *"_ivl_27", 0 0, L_0x7fe836709760;  1 drivers
v0x7fe836707e00_0 .net *"_ivl_28", 0 0, L_0x7fe8367092a0;  1 drivers
v0x7fe836707eb0_0 .net *"_ivl_3", 0 0, L_0x7fe836708be0;  1 drivers
v0x7fe836707f60_0 .net *"_ivl_32", 0 0, L_0x7fe836709ba0;  1 drivers
v0x7fe836708010_0 .net *"_ivl_4", 0 0, L_0x7fe836708d00;  1 drivers
v0x7fe8367080c0_0 .net *"_ivl_7", 0 0, L_0x7fe836708d70;  1 drivers
v0x7fe836708170_0 .net *"_ivl_8", 0 0, L_0x7fe836708e50;  1 drivers
v0x7fe836708220_0 .net "a", 7 0, v0x7fe8367088e0_0;  1 drivers
v0x7fe8367083b0_0 .net "enable", 0 0, v0x7fe836708970_0;  1 drivers
v0x7fe836708440_0 .net "z", 7 0, L_0x7fe836709900;  alias, 1 drivers
L_0x7fe836708be0 .part v0x7fe8367088e0_0, 0, 1;
L_0x7fe836708d70 .part v0x7fe8367088e0_0, 1, 1;
L_0x7fe836708fa0 .part v0x7fe8367088e0_0, 2, 1;
L_0x7fe836709150 .part v0x7fe8367088e0_0, 3, 1;
L_0x7fe836709310 .part v0x7fe8367088e0_0, 4, 1;
L_0x7fe836709490 .part v0x7fe8367088e0_0, 5, 1;
L_0x7fe836709760 .part v0x7fe8367088e0_0, 6, 1;
LS_0x7fe836709900_0_0 .concat8 [ 1 1 1 1], L_0x7fe836708ad0, L_0x7fe836708d00, L_0x7fe836708e50, L_0x7fe8367090c0;
LS_0x7fe836709900_0_4 .concat8 [ 1 1 1 1], L_0x7fe836709230, L_0x7fe836709420, L_0x7fe836709570, L_0x7fe8367092a0;
L_0x7fe836709900 .concat8 [ 4 4 0 0], LS_0x7fe836709900_0_0, LS_0x7fe836709900_0_4;
L_0x7fe836709ba0 .part v0x7fe8367088e0_0, 7, 1;
S_0x7fe836708530 .scope task, "test" "test" 3 8, 3 8 0, S_0x7fe836505b90;
 .timescale 0 0;
v0x7fe836708700_0 .var "A", 0 0;
v0x7fe8367087b0_0 .var "E", 0 0;
TD_Inverter_8B_t.test ;
    %load/vec4 v0x7fe836708700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8367088e0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fe8367088e0_0, 0, 8;
T_0.1 ;
    %load/vec4 v0x7fe8367087b0_0;
    %store/vec4 v0x7fe836708970_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7fe836505b90;
T_1 ;
    %vpi_call/w 3 20 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe836708850_0, 0, 3;
T_1.0 ;
    %load/vec4 v0x7fe836708850_0;
    %cmpi/u 4, 0, 3;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fe836708850_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fe836708700_0, 0, 1;
    %load/vec4 v0x7fe836708850_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fe8367087b0_0, 0, 1;
    %fork TD_Inverter_8B_t.test, S_0x7fe836708530;
    %join;
    %load/vec4 v0x7fe836708850_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fe836708850_0, 0, 3;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Inverter_8B_t.v";
    "Inverter_8B.v";
