[Inputs]
clk
reset
interrupt
[Outputs]
t_lock
=addr[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel mips

