{"vcs1":{"timestamp_begin":1760942725.931973729, "rt":1.77, "ut":1.16, "st":0.17}}
{"vcselab":{"timestamp_begin":1760942727.751441883, "rt":0.63, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1760942728.425945470, "rt":0.22, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760942725.592148750}
{"VCS_COMP_START_TIME": 1760942725.592148750}
{"VCS_COMP_END_TIME": 1760942730.920412687}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog4 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 374424}}
{"vcselab": {"peak_mem": 247088}}
