Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_test_behav xil_defaultlib.main_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 11 for port hcounter [C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/main.v:94]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 11 for port vcounter [C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/main.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_test_behav
