{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429570553471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429570553471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 15:55:53 2015 " "Processing started: Mon Apr 20 15:55:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429570553471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429570553471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429570553471 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429570554854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muladd.v 1 1 " "Found 1 design units, including 1 entities, in source file muladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MulAdd " "Found entity 1: MulAdd" {  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MulAdd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570554901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570554901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonPro.v(59) " "Verilog HDL information at MonPro.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1429570554901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro " "Found entity 1: MonPro" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570554901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570554901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro_tb " "Found entity 1: MonPro_tb" {  } { { "MonPro_tb.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570554917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570554917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570554917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MonPro " "Elaborating entity \"MonPro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1429570554948 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 0 MonPro.v(30) " "Verilog HDL warning at MonPro.v(30): number of words (32) in memory file does not match the number of elements in the address range \[0:0\]" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429570554948 "|MonPro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.data_a 0 MonPro.v(19) " "Net \"n.data_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429570555887 "|MonPro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.waddr_a 0 MonPro.v(19) " "Net \"n.waddr_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429570555887 "|MonPro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.we_a 0 MonPro.v(19) " "Net \"n.we_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429570555887 "|MonPro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAdd MulAdd:MulAdd0 " "Elaborating entity \"MulAdd\" for hierarchy \"MulAdd:MulAdd0\"" {  } { { "MonPro.v" "MulAdd0" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429570583115 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "n " "RAM logic \"n\" is uninferred due to asynchronous read logic" {  } { { "MonPro.v" "n" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429570615090 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1429570615090 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MulAdd:MulAdd0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MulAdd:MulAdd0\|Mult0\"" {  } { { "MulAdd.v" "Mult0" { Text "E:/ms project/!Clean Folder/MonPro/MulAdd.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1429570653297 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1429570653297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MulAdd:MulAdd0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MulAdd:MulAdd0\|lpm_mult:Mult0\"" {  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MulAdd.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429570653359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MulAdd:MulAdd0\|lpm_mult:Mult0 " "Instantiated megafunction \"MulAdd:MulAdd0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 128 " "Parameter \"LPM_WIDTHA\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 128 " "Parameter \"LPM_WIDTHB\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 256 " "Parameter \"LPM_WIDTHP\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 256 " "Parameter \"LPM_WIDTHR\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429570653359 ""}  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MulAdd.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429570653359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kdt " "Found entity 1: mult_kdt" {  } { { "db/mult_kdt.tdf" "" { Text "E:/ms project/!Clean Folder/MonPro/db/mult_kdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429570653500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429570653500 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5634 " "Ignored 5634 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5634 " "Ignored 5634 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1429570658827 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1429570658827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[4\] GND " "Pin \"state\[4\]\" is stuck at GND" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/MonPro/MonPro.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1429570669924 "|MonPro|state[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1429570669924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ms project/!Clean Folder/MonPro/output_files/MonPro.map.smsg " "Generated suppressed messages file E:/ms project/!Clean Folder/MonPro/output_files/MonPro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1429570693966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1429570695753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1429570695753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30069 " "Implemented 30069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1429570697891 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1429570697891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29678 " "Implemented 29678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1429570697891 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "127 " "Implemented 127 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1429570697891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1429570697891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429570697954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 15:58:17 2015 " "Processing ended: Mon Apr 20 15:58:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429570697954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429570697954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429570697954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429570697954 ""}
