
*** Running vivado
    with args -log TOP_BLOCK_DisplayDriver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_BLOCK_DisplayDriver_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Derek/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source TOP_BLOCK_DisplayDriver_0_0.tcl -notrace
Command: synth_design -top TOP_BLOCK_DisplayDriver_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.652 ; gain = 96.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_BLOCK_DisplayDriver_0_0' [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_DisplayDriver_0_0/synth/TOP_BLOCK_DisplayDriver_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'DisplayDriver_v1_0' [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DisplayDriver_v1_0_S00_AXI' [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0_S00_AXI.v:1247]
INFO: [Synth 8-226] default block is never used [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0_S00_AXI.v:5452]
INFO: [Synth 8-6155] done synthesizing module 'DisplayDriver_v1_0_S00_AXI' (1#1) [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-3848] Net out_wire_thing in module/entity DisplayDriver_v1_0 does not have driver. [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0.v:18]
INFO: [Synth 8-6155] done synthesizing module 'DisplayDriver_v1_0' (2#1) [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ipshared/9269/hdl/DisplayDriver_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TOP_BLOCK_DisplayDriver_0_0' (3#1) [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_DisplayDriver_0_0/synth/TOP_BLOCK_DisplayDriver_0_0.v:57]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design DisplayDriver_v1_0 has unconnected port out_wire_thing
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2645.730 ; gain = 2322.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2645.730 ; gain = 2322.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2645.730 ; gain = 2322.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 4227.930 ; gain = 1.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:40 ; elapsed = 00:03:43 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |DisplayDriver_v1_0_S00_AXI__GB0  |           1|     30144|
|2     |DisplayDriver_v1_0_S00_AXI__GB1  |           1|      8007|
|3     |DisplayDriver_v1_0_S00_AXI__GB2  |           1|     10193|
|4     |DisplayDriver_v1_0_S00_AXI__GB3  |           1|     12750|
|5     |DisplayDriver_v1_0_S00_AXI__GB4  |           1|     15653|
|6     |DisplayDriver_v1_0_S00_AXI__GB5  |           1|     19644|
|7     |DisplayDriver_v1_0_S00_AXI__GB6  |           1|     24769|
|8     |DisplayDriver_v1_0_S00_AXI__GB7  |           1|     21141|
|9     |DisplayDriver_v1_0_S00_AXI__GB8  |           1|     19677|
|10    |DisplayDriver_v1_0_S00_AXI__GB9  |           1|     20445|
|11    |DisplayDriver_v1_0_S00_AXI__GB10 |           1|     20385|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 513   
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 512   
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DisplayDriver_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 513   
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 512   
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port out_wire_thing
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design TOP_BLOCK_DisplayDriver_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:30 ; elapsed = 00:04:47 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |DisplayDriver_v1_0_S00_AXI__GB0  |           1|     17780|
|2     |DisplayDriver_v1_0_S00_AXI__GB1  |           1|       858|
|3     |DisplayDriver_v1_0_S00_AXI__GB2  |           1|      1082|
|4     |DisplayDriver_v1_0_S00_AXI__GB3  |           1|      1347|
|5     |DisplayDriver_v1_0_S00_AXI__GB4  |           1|      1639|
|6     |DisplayDriver_v1_0_S00_AXI__GB5  |           1|      2019|
|7     |DisplayDriver_v1_0_S00_AXI__GB6  |           1|      2558|
|8     |DisplayDriver_v1_0_S00_AXI__GB7  |           1|      2214|
|9     |DisplayDriver_v1_0_S00_AXI__GB8  |           1|      2009|
|10    |DisplayDriver_v1_0_S00_AXI__GB9  |           1|      2210|
|11    |DisplayDriver_v1_0_S00_AXI__GB10 |           1|      2141|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:37 ; elapsed = 00:04:55 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:04:56 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |DisplayDriver_v1_0_S00_AXI__GB0  |           1|     17780|
|2     |DisplayDriver_v1_0_S00_AXI__GB1  |           1|       858|
|3     |DisplayDriver_v1_0_S00_AXI__GB2  |           1|      1082|
|4     |DisplayDriver_v1_0_S00_AXI__GB3  |           1|      1347|
|5     |DisplayDriver_v1_0_S00_AXI__GB4  |           1|      1639|
|6     |DisplayDriver_v1_0_S00_AXI__GB5  |           1|      2019|
|7     |DisplayDriver_v1_0_S00_AXI__GB6  |           1|      2558|
|8     |DisplayDriver_v1_0_S00_AXI__GB7  |           1|      2214|
|9     |DisplayDriver_v1_0_S00_AXI__GB8  |           1|      2009|
|10    |DisplayDriver_v1_0_S00_AXI__GB9  |           1|      2210|
|11    |DisplayDriver_v1_0_S00_AXI__GB10 |           1|      2141|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:40 ; elapsed = 00:05:06 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |DisplayDriver_v1_0_S00_AXI__GB0  |           1|      8969|
|2     |DisplayDriver_v1_0_S00_AXI__GB1  |           1|       806|
|3     |DisplayDriver_v1_0_S00_AXI__GB2  |           1|      1021|
|4     |DisplayDriver_v1_0_S00_AXI__GB3  |           1|      1278|
|5     |DisplayDriver_v1_0_S00_AXI__GB4  |           1|      1579|
|6     |DisplayDriver_v1_0_S00_AXI__GB5  |           1|      1966|
|7     |DisplayDriver_v1_0_S00_AXI__GB6  |           1|      2482|
|8     |DisplayDriver_v1_0_S00_AXI__GB7  |           1|      2123|
|9     |DisplayDriver_v1_0_S00_AXI__GB8  |           1|      1950|
|10    |DisplayDriver_v1_0_S00_AXI__GB9  |           1|      2114|
|11    |DisplayDriver_v1_0_S00_AXI__GB10 |           1|      2048|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:44 ; elapsed = 00:05:10 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:44 ; elapsed = 00:05:10 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:45 ; elapsed = 00:05:10 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:45 ; elapsed = 00:05:11 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:45 ; elapsed = 00:05:11 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:45 ; elapsed = 00:05:11 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    49|
|3     |LUT3  |    95|
|4     |LUT4  |   102|
|5     |LUT5  |   692|
|6     |LUT6  |  5733|
|7     |MUXF7 |  2176|
|8     |MUXF8 |  1024|
|9     |FDRE  | 16600|
|10    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           | 26473|
|2     |  inst                              |DisplayDriver_v1_0         | 26473|
|3     |    DisplayDriver_v1_0_S00_AXI_inst |DisplayDriver_v1_0_S00_AXI | 26473|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:45 ; elapsed = 00:05:11 . Memory (MB): peak = 4227.930 ; gain = 3905.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:03:35 . Memory (MB): peak = 4227.930 ; gain = 2322.969
Synthesis Optimization Complete : Time (s): cpu = 00:04:45 ; elapsed = 00:05:11 . Memory (MB): peak = 4227.930 ; gain = 3905.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TOP_BLOCK_DisplayDriver_0_0' is not ideal for floorplanning, since the cellview 'DisplayDriver_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:49 ; elapsed = 00:05:16 . Memory (MB): peak = 4227.930 ; gain = 3916.641
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/TOP_BLOCK_DisplayDriver_0_0_synth_1/TOP_BLOCK_DisplayDriver_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_DisplayDriver_0_0/TOP_BLOCK_DisplayDriver_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/TOP_BLOCK_DisplayDriver_0_0_synth_1/TOP_BLOCK_DisplayDriver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_BLOCK_DisplayDriver_0_0_utilization_synth.rpt -pb TOP_BLOCK_DisplayDriver_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 4227.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 17:23:50 2018...
