// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2024-08-02)
 * ... from this input file:
 *       overlay.rdl
 * ... using this as the target address space:
 *       tt_global_cmd_buf_cfg
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

#ifndef TT_GLOBAL_CMD_BUF_CFG_REG_H
#define TT_GLOBAL_CMD_BUF_CFG_REG_H

#include <stdint.h>

//==============================================================================
// Addresses for Address Map: tt_global_cmd_buf_cfg
//==============================================================================

#define TT_GLOBAL_CMD_BUF_CFG_REG_MAP_BASE_ADDR (0x03001000)
#define TT_GLOBAL_CMD_BUF_CFG_REG_MAP_SIZE (0x0000003C)

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_REG_OFFSET (0x00000000)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_REG_ADDR (0x03001000)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_REG_OFFSET (0x00000008)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_REG_ADDR (0x03001008)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_REG_OFFSET (0x00000010)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_REG_ADDR (0x03001010)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_REG_OFFSET (0x00000018)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_REG_ADDR (0x03001018)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_REG_OFFSET (0x00000020)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_REG_ADDR (0x03001020)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_REG_OFFSET (0x00000024)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_REG_ADDR (0x03001024)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_REG_OFFSET (0x00000028)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_REG_ADDR (0x03001028)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_REG_OFFSET (0x0000002C)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_REG_ADDR (0x0300102C)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_REG_OFFSET (0x00000030)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_REG_ADDR (0x03001030)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_REG_OFFSET (0x00000034)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_REG_ADDR (0x03001034)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_REG_OFFSET (0x00000038)
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_REG_ADDR (0x03001038)

//==============================================================================
// Structs for Address Map: tt_global_cmd_buf_cfg
//==============================================================================

typedef struct {
    uint64_t data : 64;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_reg_t;

typedef union {
    uint64_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint64_t data : 64;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_reg_t;

typedef union {
    uint64_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t src_x : 6;
    uint32_t src_y : 6;
    uint32_t rsvd_0 : 4;
    uint32_t dest_x : 6;
    uint32_t dest_y : 6;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 6;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 6;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 4;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wr_req : 1;
    uint32_t rd_req : 1;
    uint32_t non_posted_write_sent : 1;
    uint32_t req_head_flit_vld : 1;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t posted : 1;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_reg_t;

typedef union {
    uint32_t val;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_reg_t f;
} TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_reg_u;

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_REG_DEFAULT (0x00000000)

typedef struct {
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_reg_u global_cmd_buf_read_data;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_reg_u global_cmd_buf_write_data;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_reg_u global_cmd_buf_src_addr;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_reg_u global_cmd_buf_dest_addr;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_reg_u global_cmd_buf_coord;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_reg_u global_cmd_buf_len_bytes;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_reg_u global_cmd_buf_req_vc;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_reg_u global_cmd_buf_resp_vc;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_reg_u global_cmd_buf_tr_id;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_reg_u global_cmd_buf_debug;
    TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_reg_u global_cmd_buf_misc;
} tt_global_cmd_buf_cfg_regmap_t;

//==============================================================================
// Bit Fields for Address Map: tt_global_cmd_buf_cfg
//==============================================================================

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_READ_DATA_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_WRITE_DATA_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_SRC_X_MASK 0x3F
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_SRC_X_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_SRC_Y_MASK 0xFC0
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_SRC_Y_SHIFT 6

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_DEST_X_MASK 0x3F0000
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_DEST_X_SHIFT 16

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_DEST_Y_MASK 0xFC00000
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_COORD_DEST_Y_SHIFT 22

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFF
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_WR_REQ_MASK 0x1
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_WR_REQ_SHIFT 0

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_RD_REQ_MASK 0x2
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_RD_REQ_SHIFT 1

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_NON_POSTED_WRITE_SENT_MASK 0x4
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_NON_POSTED_WRITE_SENT_SHIFT 2

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_REQ_HEAD_FLIT_VLD_MASK 0x8
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_DEBUG_REQ_HEAD_FLIT_VLD_SHIFT 3

#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_POSTED_MASK 0x1
#define TT_GLOBAL_CMD_BUF_CFG_GLOBAL_CMD_BUF_MISC_POSTED_SHIFT 0

#endif
