#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  9 12:39:38 2023
# Process ID: 48772
# Current directory: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46252 D:\GitRepo\pipelined_CPU\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem_1/instruction_mem.xci]
export_ip_user_files -of_objects [get_files D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem_1/instruction_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem_1/instruction_mem.xci] -directory D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/testbench_behav.wcfg
source tb_top.tcl
run 8 ms
close_sim
