{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722306492141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722306492141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 21:28:12 2024 " "Processing started: Mon Jul 29 21:28:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722306492141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306492141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Segmentos -c Segmentos " "Command: quartus_map --read_settings_files=on --write_settings_files=off Segmentos -c Segmentos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306492141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722306492375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722306492375 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Segmentos.v(43) " "Verilog HDL information at Segmentos.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722306497340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segmentos " "Found entity 1: Segmentos" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722306497341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306497341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Sumador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722306497342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306497342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador4segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador4Segmentos " "Found entity 1: Sumador4Segmentos" {  } { { "Sumador4Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Sumador4Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722306497344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306497344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor1 Sumador.v(9) " "Verilog HDL Implicit Net warning at Sumador.v(9): created implicit net for \"xor1\"" {  } { { "Sumador.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Sumador.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722306497344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 Sumador.v(10) " "Verilog HDL Implicit Net warning at Sumador.v(10): created implicit net for \"and1\"" {  } { { "Sumador.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Sumador.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722306497344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Sumador.v(11) " "Verilog HDL Implicit Net warning at Sumador.v(11): created implicit net for \"and2\"" {  } { { "Sumador.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Sumador.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722306497344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Segmentos " "Elaborating entity \"Segmentos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722306497364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Segmentos.v(31) " "Verilog HDL assignment warning at Segmentos.v(31): truncated value with size 32 to match size of target (26)" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722306497365 "|Segmentos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clock Segmentos.v(29) " "Verilog HDL Always Construct warning at Segmentos.v(29): inferring latch(es) for variable \"clock\", which holds its previous value in one or more paths through the always construct" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722306497365 "|Segmentos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S Segmentos.v(46) " "Verilog HDL Always Construct warning at Segmentos.v(46): variable \"S\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722306497365 "|Segmentos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S Segmentos.v(71) " "Verilog HDL Always Construct warning at Segmentos.v(71): variable \"S\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722306497365 "|Segmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock Segmentos.v(29) " "Inferred latch for \"clock\" at Segmentos.v(29)" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306497366 "|Segmentos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:sum0 " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:sum0\"" {  } { { "Segmentos.v" "sum0" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722306497370 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722306497608 "|Segmentos|an[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[3\] VCC " "Pin \"an\[3\]\" is stuck at VCC" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722306497608 "|Segmentos|an[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722306497608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722306497658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/output_files/Segmentos.map.smsg " "Generated suppressed messages file C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/output_files/Segmentos.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306497907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722306497968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722306497968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MHZ " "No output dependent on input pin \"MHZ\"" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722306497986 "|Segmentos|MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ci " "No output dependent on input pin \"Ci\"" {  } { { "Segmentos.v" "" { Text "C:/Users/valde/Documents/GitHub/Electronica-Digital-G2-E1/lab3/Segmentos/Segmentos.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722306497986 "|Segmentos|Ci"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1722306497986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722306497986 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722306497986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722306497986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722306497986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722306498001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 21:28:18 2024 " "Processing ended: Mon Jul 29 21:28:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722306498001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722306498001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722306498001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722306498001 ""}
