

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Jul 14 18:56:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  104534|  104534|  104534|  104534|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|     28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|     28|    no    |
        |- DENSE_LOOP_FLAT_LOOP  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        |- DENSE_LOOP_FLAT_LOOP  |   4508|   4508|        12|          3|          1|   1500|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12
  * Pipeline-1: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 2
  Pipeline-0 : II = 3, D = 12, States = { 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-1 : II = 3, D = 12, States = { 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 26 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 14 
26 --> 27 
27 --> 39 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 27 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_1_input = alloca [784 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:18]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 51 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 53 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 55 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %tmp_51 to i11" [cnn/cnn.cpp:27]   --->   Operation 57 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 58 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_52 to i11" [cnn/cnn.cpp:27]   --->   Operation 59 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 60 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 62 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]" [cnn/cnn.cpp:28]   --->   Operation 63 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 64 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 67 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 70 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 71 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 76 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 77 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 78 'getelementptr' 'conv_1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/1] (1.76ns)   --->   "br label %4" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 12.2>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %meminst.preheader ], [ %add_ln9, %ifFalse ]" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 91 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %select_ln14_2, %ifFalse ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 92 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %meminst.preheader ], [ %sum, %ifFalse ]"   --->   Operation 93 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %meminst.preheader ], [ %j, %ifFalse ]"   --->   Operation 94 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (2.31ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten, -12768" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 95 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.94ns)   --->   "%add_ln9 = add i15 %indvar_flatten, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 96 'add' 'add_ln9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader.preheader, label %FLAT_LOOP" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 98 'add' 'i_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 99 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.96ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i9 0, i9 %j_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 100 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i6 %i_1, i6 %i_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 101 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln14_2 to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 102 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %select_ln14_1 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 103 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %select_ln14_1 to i15" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 104 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.36ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i15 %zext_ln14_8, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 105 'mul' 'mul_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14 = add i15 %mul_ln14, %zext_ln13" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 106 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 107 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_9" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 108 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 109 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 110 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 111 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 112 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 15.6>
ST_15 : Operation 113 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 113 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_15 : Operation 114 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 114 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_15 : Operation 115 [2/2] (12.3ns)   --->   "%tmp_i_47 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 115 'fmul' 'tmp_i_47' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 12.3>
ST_16 : Operation 116 [1/2] (12.3ns)   --->   "%tmp_i_47 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 116 'fmul' 'tmp_i_47' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln14_1, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 117 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 11.2>
ST_17 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 118 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 119 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_47" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 119 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (1.66ns)   --->   "%icmp_ln13_1 = icmp eq i9 %j, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 120 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 121 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 21.7>
ST_18 : Operation 122 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_47" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 122 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 21.7>
ST_19 : Operation 123 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_47" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 123 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 21.7>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_2 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 124 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 125 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_47" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 125 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 126 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 127 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 21 <SV = 18> <Delay = 13.7>
ST_21 : Operation 128 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 128 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_21 : Operation 129 [4/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 129 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 10.5>
ST_22 : Operation 130 [3/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 130 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 10.5>
ST_23 : Operation 131 [2/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 131 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 15.9>
ST_24 : Operation 132 [1/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 132 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 133 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 9.66>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20000, i64 20000, i64 20000) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_46' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 137 'specregionbegin' 'tmp_19_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str221) nounwind" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str120, i32 %tmp_19_i) nounwind" [cnn/dense_1.cpp:15->cnn/cnn.cpp:58]   --->   Operation 139 'specregionend' 'empty_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 140 'getelementptr' 'dense_1_out_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 141 'bitcast' 'bitcast_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 142 'partselect' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 143 'trunc' 'trunc_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 144 'icmp' 'icmp_ln19' <Predicate = (icmp_ln13_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 145 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln13_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 146 'or' 'or_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 147 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 148 'and' 'and_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 149 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 150 'store' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 151 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 26 <SV = 12> <Delay = 1.76>
ST_26 : Operation 152 [1/1] (1.76ns)   --->   "br label %dense_1.exit.preheader" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 13> <Delay = 11.2>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i11 [ %add_ln9_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 153 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%i_0_i3 = phi i5 [ %select_ln14_5, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 154 'phi' 'i_0_i3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%sum_0_i6 = phi float [ %sum_1, %ifFalse4 ], [ 0.000000e+00, %dense_1.exit.preheader.preheader ]"   --->   Operation 155 'phi' 'sum_0_i6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%j_0_i7 = phi i6 [ %j_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]"   --->   Operation 156 'phi' 'j_0_i7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln9_1 = icmp eq i11 %indvar_flatten11, -548" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 157 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (1.63ns)   --->   "%add_ln9_2 = add i11 %indvar_flatten11, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 158 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %FLAT_LOOP1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i3, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 160 'add' 'i_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (1.42ns)   --->   "%icmp_ln13_2 = icmp eq i6 %j_0_i7, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 161 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (1.18ns)   --->   "%select_ln14_4 = select i1 %icmp_ln13_2, i6 0, i6 %j_0_i7" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 162 'select' 'select_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (1.21ns)   --->   "%select_ln14_5 = select i1 %icmp_ln13_2, i5 %i_2, i5 %i_0_i3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 163 'select' 'select_ln14_5' <Predicate = (!icmp_ln9_1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %select_ln14_5 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 164 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %select_ln14_4 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 165 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_53 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_4, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 166 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i11 %tmp_53 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 167 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_54 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_4, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 168 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %tmp_54 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 169 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_10, %zext_ln14_11" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 170 'sub' 'sub_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 171 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 171 'add' 'add_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 172 'sext' 'sext_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 173 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 174 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 175 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 175 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_27 : Operation 176 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 176 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "br label %dense_1.exit.preheader"   --->   Operation 177 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 15.6>
ST_28 : Operation 178 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 178 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 179 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 179 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_28 : Operation 180 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 180 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 12.3>
ST_29 : Operation 181 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 181 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (1.82ns)   --->   "%j_2 = add i6 %select_ln14_4, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 182 'add' 'j_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 11.2>
ST_30 : Operation 183 [1/1] (0.69ns)   --->   "%select_ln14_3 = select i1 %icmp_ln13_2, float 0.000000e+00, float %sum_0_i6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 183 'select' 'select_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 184 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 184 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (1.42ns)   --->   "%icmp_ln13_3 = icmp eq i6 %j_2, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 185 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %ifTrue3, label %ifFalse4" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 186 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 31 <SV = 17> <Delay = 21.7>
ST_31 : Operation 187 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 187 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 21.7>
ST_32 : Operation 188 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 188 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 21.7>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i5 %select_ln14_5 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 189 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_33 : Operation 190 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 190 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 191 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_33 : Operation 192 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 192 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 34 <SV = 20> <Delay = 13.7>
ST_34 : Operation 193 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 193 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_34 : Operation 194 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 194 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 10.5>
ST_35 : Operation 195 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 195 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 10.5>
ST_36 : Operation 196 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 196 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 15.9>
ST_37 : Operation 197 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 197 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_47 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 198 'fcmp' 'tmp_47' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 8.73>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_49' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str125) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str125) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 202 'specregionbegin' 'tmp_17_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str226) nounwind" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 203 'specpipeline' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str125, i32 %tmp_17_i) nounwind" [cnn/dense_2.cpp:15->cnn/cnn.cpp:63]   --->   Operation 204 'specregionend' 'empty_50' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 205 'getelementptr' 'dense_2_out_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 206 'bitcast' 'bitcast_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 207 'partselect' 'tmp_46' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 208 'trunc' 'trunc_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_46, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 209 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln13_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 210 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 210 'icmp' 'icmp_ln19_3' <Predicate = (icmp_ln13_3)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 211 'or' 'or_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [1/2] (5.43ns)   --->   "%tmp_47 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 212 'fcmp' 'tmp_47' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_47" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 213 'and' 'and_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 214 'select' 'select_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 215 'store' <Predicate = (icmp_ln13_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "br label %ifFalse4"   --->   Operation 216 'br' <Predicate = (icmp_ln13_3)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 0.00>
ST_39 : Operation 217 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn/cnn.cpp:28) [25]  (1.77 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln23', cnn/cnn.cpp:23) [27]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn/cnn.cpp:28) with incoming values : ('ix_in', cnn/cnn.cpp:28) ('add_ln28', cnn/cnn.cpp:28) [40]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn/cnn.cpp:27) [48]  (0 ns)
	'load' operation ('cnn_input_load', cnn/cnn.cpp:27) on array 'cnn_input' [49]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('cnn_input_load', cnn/cnn.cpp:27) on array 'cnn_input' [49]  (3.25 ns)
	'store' operation ('store_ln27', cnn/cnn.cpp:27) of variable 'cnn_input_load', cnn/cnn.cpp:27 on array 'conv_1_input', cnn/cnn.cpp:19 [54]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn/dense_1.cpp:9->cnn/cnn.cpp:58) with incoming values : ('add_ln9', cnn/dense_1.cpp:9->cnn/cnn.cpp:58) [67]  (1.77 ns)

 <State 14>: 12.3ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn/dense_1.cpp:13->cnn/cnn.cpp:58) [70]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn/dense_1.cpp:13->cnn/cnn.cpp:58) [78]  (1.66 ns)
	'select' operation ('select_ln14_1', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [80]  (0.968 ns)
	'mul' operation of DSP[90] ('mul_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [89]  (3.36 ns)
	'add' operation of DSP[90] ('add_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [90]  (3.02 ns)
	'getelementptr' operation ('dense_1_weights_addr', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [92]  (0 ns)
	'load' operation ('dense_1_weights_load', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) on array 'dense_1_weights' [95]  (3.25 ns)

 <State 15>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) on array 'flat_array' [94]  (3.25 ns)
	'fmul' operation ('tmp_i_47', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [96]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_47', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [96]  (12.4 ns)

 <State 17>: 11.2ns
The critical path consists of the following:
	'select' operation ('select_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [79]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)

 <State 18>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [69]  (0 ns)
	'select' operation ('select_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [79]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)

 <State 19>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [69]  (0 ns)
	'select' operation ('select_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [79]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)

 <State 20>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [69]  (0 ns)
	'select' operation ('select_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [79]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [97]  (10.5 ns)

 <State 21>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_1_bias_load', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) on array 'dense_1_bias' [104]  (3.25 ns)
	'fadd' operation ('tmp_i', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [105]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [105]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [105]  (10.5 ns)

 <State 24>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [105]  (10.5 ns)
	'fcmp' operation ('tmp_s', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [113]  (5.43 ns)

 <State 25>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [113]  (5.43 ns)
	'and' operation ('and_ln19', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [114]  (0 ns)
	'select' operation ('select_ln19', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [115]  (0.978 ns)
	'store' operation ('store_ln17', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) of variable 'select_ln19', cnn/dense_1.cpp:19->cnn/cnn.cpp:58 on array 'dense_1_out' [116]  (3.25 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', cnn/dense_2.cpp:9->cnn/cnn.cpp:63) with incoming values : ('add_ln9_2', cnn/dense_2.cpp:9->cnn/cnn.cpp:63) [123]  (1.77 ns)

 <State 27>: 11.2ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [125]  (0 ns)
	'select' operation ('select_ln14_3', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [135]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)

 <State 28>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_1_out_load', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) on array 'dense_1_out' [153]  (3.25 ns)
	'fmul' operation ('tmp_7_i', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [155]  (12.4 ns)

 <State 29>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [155]  (12.4 ns)

 <State 30>: 11.2ns
The critical path consists of the following:
	'select' operation ('select_ln14_3', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [135]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)

 <State 31>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [125]  (0 ns)
	'select' operation ('select_ln14_3', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [135]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)

 <State 32>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [125]  (0 ns)
	'select' operation ('select_ln14_3', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [135]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)

 <State 33>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)
	'phi' operation ('sum') with incoming values : ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [125]  (0 ns)
	'select' operation ('select_ln14_3', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [135]  (0.698 ns)
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [156]  (10.5 ns)

 <State 34>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_2_bias_load', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) on array 'dense_2_bias' [163]  (3.25 ns)
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [164]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [164]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [164]  (10.5 ns)

 <State 37>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [164]  (10.5 ns)
	'fcmp' operation ('tmp_47', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [172]  (5.43 ns)

 <State 38>: 8.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_47', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [172]  (5.43 ns)
	'and' operation ('and_ln19_1', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [173]  (0 ns)
	'select' operation ('select_ln19_1', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [174]  (0.978 ns)
	'store' operation ('store_ln17', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) of variable 'select_ln19_1', cnn/dense_2.cpp:19->cnn/cnn.cpp:63 on array 'dense_2_out' [175]  (2.32 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
