-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity handle_header is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pulse_metadata_V_TDATA : IN STD_LOGIC_VECTOR (951 downto 0);
    pulse_metadata_V_TVALID : IN STD_LOGIC;
    pulse_metadata_V_TREADY : OUT STD_LOGIC;
    data_word_keep_V : IN STD_LOGIC_VECTOR (7 downto 0);
    data_word_strb_V : IN STD_LOGIC_VECTOR (7 downto 0);
    data_word_user_V : IN STD_LOGIC_VECTOR (127 downto 0);
    data_word_last_V : IN STD_LOGIC_VECTOR (0 downto 0);
    data_word_id_V : IN STD_LOGIC_VECTOR (0 downto 0);
    data_word_dest_V : IN STD_LOGIC_VECTOR (0 downto 0);
    in_a_pulse_read : IN STD_LOGIC;
    in_a_xfer_bundle_rea : IN STD_LOGIC;
    break_after_pulse_re : IN STD_LOGIC;
    num_samples_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sample_counter_read : IN STD_LOGIC_VECTOR (31 downto 0);
    decimation_value_rea : IN STD_LOGIC_VECTOR (7 downto 0);
    decimation_counter_r : IN STD_LOGIC_VECTOR (7 downto 0);
    pulse_sequence_count : IN STD_LOGIC_VECTOR (63 downto 0);
    use_mag_phase_read : IN STD_LOGIC;
    o_data_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_data_TVALID : OUT STD_LOGIC;
    o_data_TREADY : IN STD_LOGIC;
    o_data_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    o_data_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    o_data_TUSER : OUT STD_LOGIC_VECTOR (127 downto 0);
    o_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    o_data_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    o_data_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    pos_enc_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pos_enc_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    flags : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of handle_header is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_BA5EBA11 : STD_LOGIC_VECTOR (31 downto 0) := "10111010010111101011101000010001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_3B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110101";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_3B2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110010";
    constant ap_const_lv32_3B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110011";
    constant ap_const_lv32_368 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101101000";
    constant ap_const_lv32_387 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110000111";
    constant ap_const_lv32_388 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110001000";
    constant ap_const_lv32_38F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110001111";
    constant ap_const_lv32_3B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110100";
    constant ap_const_lv32_3B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110000";
    constant ap_const_lv32_360 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101100000";
    constant ap_const_lv32_367 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101100111";
    constant ap_const_lv32_390 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110010000";
    constant ap_const_lv32_3AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3B23D70A : STD_LOGIC_VECTOR (31 downto 0) := "00111011001000111101011100001010";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_42700000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010011100000000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal pulse_metadata_V_TDATA_blk_n : STD_LOGIC;
    signal o_data_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Repl2_s_fu_546_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln228_reg_971 : STD_LOGIC_VECTOR (0 downto 0);
    signal x1_0_reg_350 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal pulse_metadata_V_rea_reg_872 : STD_LOGIC_VECTOR (951 downto 0);
    signal tmp_fu_508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_keep_V_fu_516_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_keep_V_reg_889 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_strb_V_fu_520_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_strb_V_reg_894 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Repl2_1_reg_910 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_io : BOOLEAN;
    signal header_5_reg_915 : STD_LOGIC_VECTOR (31 downto 0);
    signal decimation_value_0_n_reg_921 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_2_fu_598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_2_reg_926 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_54_fu_621_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_54_reg_931 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_4_fu_634_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_4_reg_936 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_6_fu_638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_6_reg_941 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_7_reg_946 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_8_fu_650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_8_reg_951 : STD_LOGIC_VECTOR (31 downto 0);
    signal header_9_reg_956 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln220_fu_662_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln220_reg_961 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln221_fu_670_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln221_reg_966 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln228_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal x_1_fu_684_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal trunc_ln232_fu_690_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln241_fu_705_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal x_0_reg_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter0_tmp_data_V_reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln244_reg_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal pulse_sequence_count_2_reg_417 : STD_LOGIC_VECTOR (63 downto 0);
    signal previous_gate_bit_wr_reg_426 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln244_1_reg_439 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln244_2_reg_448 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln244_3_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln244_4_reg_466 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln244_5_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0154_reg_486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal p_Result_51_fu_529_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_53_fu_562_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_56_fu_694_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_499_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_52_fu_553_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_30_fu_605_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_31_fu_614_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_sequence_index_l_fu_625_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln244_fu_710_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal or_ln244_1_fu_715_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln244_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln244_1_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_0_preg <= p_0154_reg_486;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_10_preg <= phi_ln244_5_reg_475;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_1_preg <= or_ln244_fu_710_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_2_preg <= or_ln244_1_fu_715_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_3_preg <= phi_ln244_4_reg_466;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_4_preg <= phi_ln244_1_reg_439;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_5_preg <= phi_ln244_reg_406;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_6_preg <= pulse_sequence_count_2_reg_417;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_7_preg <= previous_gate_bit_wr_reg_426;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_8_preg <= phi_ln244_2_reg_448;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_return_9_preg <= phi_ln244_3_reg_457;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_tmp_data_V_reg_361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln232_fu_690_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0)) or ((trunc_ln232_fu_690_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0)) or ((trunc_ln232_fu_690_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0)) or ((trunc_ln232_fu_690_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= ap_const_lv32_0;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= ap_const_lv32_BA5EBA11;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= select_ln221_reg_966;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= select_ln220_reg_961;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_9_reg_956;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_8_reg_951;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_7_reg_946;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_6_reg_941;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_5_reg_915;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= header_4_reg_936;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= pos_enc_1;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= pos_enc_0;
            elsif (((trunc_ln232_fu_690_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= p_Result_54_reg_931;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ap_phi_reg_pp1_iter1_tmp_data_V_reg_361 <= ap_phi_reg_pp1_iter0_tmp_data_V_reg_361;
            end if; 
        end if;
    end process;

    p_0154_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_0154_reg_486 <= ap_const_lv1_0;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0154_reg_486 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    phi_ln244_1_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_ln244_1_reg_439 <= decimation_value_0_n_reg_921;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln244_1_reg_439 <= decimation_value_rea;
            end if; 
        end if;
    end process;

    phi_ln244_2_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_ln244_2_reg_448 <= p_Repl2_2_reg_926;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln244_2_reg_448 <= (0=>use_mag_phase_read, others=>'-');
            end if; 
        end if;
    end process;

    phi_ln244_3_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_ln244_3_reg_457 <= header_5_reg_915;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln244_3_reg_457 <= num_samples_read;
            end if; 
        end if;
    end process;

    phi_ln244_4_reg_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_ln244_4_reg_466 <= p_Repl2_1_reg_910;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln244_4_reg_466 <= (0=>break_after_pulse_re, others=>'-');
            end if; 
        end if;
    end process;

    phi_ln244_5_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_ln244_5_reg_475 <= ap_const_lv32_1;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln244_5_reg_475 <= sample_counter_read;
            end if; 
        end if;
    end process;

    phi_ln244_reg_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                phi_ln244_reg_406 <= ap_const_lv8_1;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln244_reg_406 <= decimation_counter_r;
            end if; 
        end if;
    end process;

    previous_gate_bit_wr_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                previous_gate_bit_wr_reg_426 <= ap_const_lv1_1;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                previous_gate_bit_wr_reg_426 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    pulse_sequence_count_2_reg_417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                pulse_sequence_count_2_reg_417 <= add_ln241_fu_705_p2;
            elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                pulse_sequence_count_2_reg_417 <= pulse_sequence_count;
            end if; 
        end if;
    end process;

    x1_0_reg_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_fu_678_p2 = ap_const_lv1_0))) then 
                x1_0_reg_350 <= x_1_fu_684_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io))) then 
                x1_0_reg_350 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    x_0_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_508_p3 = ap_const_lv1_0))) then 
                x_0_reg_340 <= sample_counter_read;
            elsif (((o_data_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                x_0_reg_340 <= x_fu_540_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io))) then
                decimation_value_0_n_reg_921 <= pulse_metadata_V_rea_reg_872(911 downto 904);
                    header_4_reg_936(7 downto 0) <= header_4_fu_634_p1(7 downto 0);
                header_5_reg_915 <= pulse_metadata_V_rea_reg_872(903 downto 872);
                header_6_reg_941 <= header_6_fu_638_p1;
                header_7_reg_946 <= pulse_metadata_V_rea_reg_872(943 downto 912);
                header_8_reg_951 <= header_8_fu_650_p1;
                header_9_reg_956 <= pulse_sequence_count(63 downto 32);
                p_Repl2_1_reg_910 <= pulse_metadata_V_rea_reg_872(947 downto 947);
                p_Repl2_2_reg_926 <= pulse_metadata_V_rea_reg_872(948 downto 948);
                    p_Result_54_reg_931(20 downto 0) <= p_Result_54_fu_621_p1(20 downto 0);
                    select_ln220_reg_961(1) <= select_ln220_fu_662_p3(1);    select_ln220_reg_961(3) <= select_ln220_fu_662_p3(3);    select_ln220_reg_961(10 downto 8) <= select_ln220_fu_662_p3(10 downto 8);    select_ln220_reg_961(12) <= select_ln220_fu_662_p3(12);    select_ln220_reg_961(17 downto 14) <= select_ln220_fu_662_p3(17 downto 14);    select_ln220_reg_961(21) <= select_ln220_fu_662_p3(21);    select_ln220_reg_961(23) <= select_ln220_fu_662_p3(23);    select_ln220_reg_961(26) <= select_ln220_fu_662_p3(26);
                    select_ln221_reg_966(22 downto 20) <= select_ln221_fu_670_p3(22 downto 20);    select_ln221_reg_966(25) <= select_ln221_fu_670_p3(25);    select_ln221_reg_966(30) <= select_ln221_fu_670_p3(30);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln228_reg_971 <= icmp_ln228_fu_678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                pulse_metadata_V_rea_reg_872 <= pulse_metadata_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_508_p3 = ap_const_lv1_0))) then
                tmp_keep_V_reg_889 <= tmp_keep_V_fu_516_p1;
                tmp_strb_V_reg_894 <= tmp_strb_V_fu_520_p1;
            end if;
        end if;
    end process;
    p_Result_54_reg_931(31 downto 21) <= "00000000000";
    header_4_reg_936(31 downto 8) <= "000000000000000000000000";
    select_ln220_reg_961(0) <= '0';
    select_ln220_reg_961(2 downto 2) <= "0";
    select_ln220_reg_961(7 downto 4) <= "0000";
    select_ln220_reg_961(11 downto 11) <= "0";
    select_ln220_reg_961(13 downto 13) <= "0";
    select_ln220_reg_961(20 downto 18) <= "000";
    select_ln220_reg_961(22 downto 22) <= "0";
    select_ln220_reg_961(25 downto 24) <= "11";
    select_ln220_reg_961(31 downto 27) <= "00111";
    select_ln221_reg_966(19 downto 0) <= "00000000000000000000";
    select_ln221_reg_966(24 downto 23) <= "00";
    select_ln221_reg_966(29 downto 26) <= "0000";
    select_ln221_reg_966(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, pulse_metadata_V_TVALID, o_data_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, tmp_fu_508_p3, ap_block_state4_io, icmp_ln228_fu_678_p2, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_subdone, ap_CS_fsm_state2, icmp_ln163_fu_524_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_508_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (tmp_fu_508_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln163_fu_524_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state3 => 
                if (((o_data_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((icmp_ln228_fu_678_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((icmp_ln228_fu_678_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln241_fu_705_p2 <= std_logic_vector(unsigned(pulse_sequence_count) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, ap_block_state6_io)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, ap_block_state6_io)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io));
    end process;


    ap_block_state1_assign_proc : process(ap_start, pulse_metadata_V_TVALID)
    begin
                ap_block_state1 <= ((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state4_io_assign_proc : process(o_data_TREADY, p_Repl2_s_fu_546_p3)
    begin
                ap_block_state4_io <= ((p_Repl2_s_fu_546_p3 = ap_const_lv1_1) and (o_data_TREADY = ap_const_logic_0));
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(o_data_TREADY, icmp_ln228_reg_971)
    begin
                ap_block_state6_io <= ((o_data_TREADY = ap_const_logic_0) and (icmp_ln228_reg_971 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln228_fu_678_p2)
    begin
        if ((icmp_ln228_fu_678_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_tmp_data_V_reg_361 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(p_0154_reg_486, ap_CS_fsm_state8, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_0 <= p_0154_reg_486;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state8, or_ln244_fu_710_p2, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_1 <= or_ln244_fu_710_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_10_assign_proc : process(phi_ln244_5_reg_475, ap_CS_fsm_state8, ap_return_10_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_10 <= phi_ln244_5_reg_475;
        else 
            ap_return_10 <= ap_return_10_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state8, or_ln244_1_fu_715_p2, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_2 <= or_ln244_1_fu_715_p2;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(phi_ln244_4_reg_466, ap_CS_fsm_state8, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_3 <= phi_ln244_4_reg_466;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(phi_ln244_1_reg_439, ap_CS_fsm_state8, ap_return_4_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_4 <= phi_ln244_1_reg_439;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(phi_ln244_reg_406, ap_CS_fsm_state8, ap_return_5_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_5 <= phi_ln244_reg_406;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(pulse_sequence_count_2_reg_417, ap_CS_fsm_state8, ap_return_6_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_6 <= pulse_sequence_count_2_reg_417;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(previous_gate_bit_wr_reg_426, ap_CS_fsm_state8, ap_return_7_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_7 <= previous_gate_bit_wr_reg_426;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(phi_ln244_2_reg_448, ap_CS_fsm_state8, ap_return_8_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_8 <= phi_ln244_2_reg_448;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(phi_ln244_3_reg_457, ap_CS_fsm_state8, ap_return_9_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_return_9 <= phi_ln244_3_reg_457;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;

    
    grp_fu_499_p4_proc : process(data_word_user_V)
    begin
        grp_fu_499_p4 <= data_word_user_V;
        grp_fu_499_p4(64) <= ap_const_lv1_1(0);
    end process;

    header_4_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sequence_index_l_fu_625_p4),32));
    header_6_fu_638_p1 <= pulse_metadata_V_rea_reg_872(32 - 1 downto 0);
    header_8_fu_650_p1 <= pulse_sequence_count(32 - 1 downto 0);
    icmp_ln163_fu_524_p2 <= "1" when (unsigned(x_0_reg_340) < unsigned(num_samples_read)) else "0";
    icmp_ln228_fu_678_p2 <= "1" when (x1_0_reg_350 = ap_const_lv5_10) else "0";

    o_data_TDATA_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, p_Repl2_s_fu_546_p3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln228_reg_971, ap_phi_reg_pp1_iter1_tmp_data_V_reg_361, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln228_reg_971 = ap_const_lv1_0))) then 
            o_data_TDATA <= ap_phi_reg_pp1_iter1_tmp_data_V_reg_361;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((p_Repl2_s_fu_546_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            o_data_TDATA <= ap_const_lv32_0;
        else 
            o_data_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    o_data_TDATA_blk_n_assign_proc : process(o_data_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, p_Repl2_s_fu_546_p3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln228_reg_971)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln228_reg_971 = ap_const_lv1_0)) or ((p_Repl2_s_fu_546_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            o_data_TDATA_blk_n <= o_data_TREADY;
        else 
            o_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    o_data_TDEST <= data_word_dest_V;
    o_data_TID <= data_word_id_V;
    o_data_TKEEP <= tmp_keep_V_reg_889;
    o_data_TLAST <= data_word_last_V;
    o_data_TSTRB <= tmp_strb_V_reg_894;

    o_data_TUSER_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, p_Repl2_s_fu_546_p3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln228_reg_971, ap_block_pp1_stage0_01001, p_Result_51_fu_529_p4, p_Result_53_fu_562_p4, p_Result_56_fu_694_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln228_reg_971 = ap_const_lv1_0))) then 
            o_data_TUSER <= p_Result_56_fu_694_p4;
        elsif (((p_Repl2_s_fu_546_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            o_data_TUSER <= p_Result_53_fu_562_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            o_data_TUSER <= p_Result_51_fu_529_p4;
        else 
            o_data_TUSER <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    o_data_TVALID_assign_proc : process(o_data_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, p_Repl2_s_fu_546_p3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln228_reg_971, ap_block_state4_io, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln228_reg_971 = ap_const_lv1_0)) or ((p_Repl2_s_fu_546_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_io)) or ((o_data_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            o_data_TVALID <= ap_const_logic_1;
        else 
            o_data_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln244_1_fu_715_p1 <= (0=>in_a_xfer_bundle_rea, others=>'-');
    or_ln244_1_fu_715_p2 <= (previous_gate_bit_wr_reg_426 or or_ln244_1_fu_715_p1);
    or_ln244_fu_710_p1 <= (0=>in_a_pulse_read, others=>'-');
    or_ln244_fu_710_p2 <= (previous_gate_bit_wr_reg_426 or or_ln244_fu_710_p1);
    p_Repl2_2_fu_598_p3 <= pulse_metadata_V_rea_reg_872(948 downto 948);
    p_Repl2_s_fu_546_p3 <= pulse_metadata_V_rea_reg_872(946 downto 946);
    
    p_Result_51_fu_529_p4_proc : process(grp_fu_499_p4)
    begin
        p_Result_51_fu_529_p4 <= grp_fu_499_p4;
        p_Result_51_fu_529_p4(72) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_52_fu_553_p4_proc : process(data_word_user_V)
    begin
        p_Result_52_fu_553_p4 <= data_word_user_V;
        p_Result_52_fu_553_p4(64) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_53_fu_562_p4_proc : process(p_Result_52_fu_553_p4)
    begin
        p_Result_53_fu_562_p4 <= p_Result_52_fu_553_p4;
        p_Result_53_fu_562_p4(72) <= ap_const_lv1_0(0);
    end process;

    p_Result_54_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_614_p3),32));
    
    p_Result_56_fu_694_p4_proc : process(grp_fu_499_p4)
    begin
        p_Result_56_fu_694_p4 <= grp_fu_499_p4;
        p_Result_56_fu_694_p4(72) <= ap_const_lv1_1(0);
    end process;


    pulse_metadata_V_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, pulse_metadata_V_TVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            pulse_metadata_V_TDATA_blk_n <= pulse_metadata_V_TVALID;
        else 
            pulse_metadata_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pulse_metadata_V_TREADY_assign_proc : process(ap_start, ap_CS_fsm_state1, pulse_metadata_V_TVALID)
    begin
        if ((not(((pulse_metadata_V_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            pulse_metadata_V_TREADY <= ap_const_logic_1;
        else 
            pulse_metadata_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln220_fu_662_p3 <= 
        ap_const_lv32_3B23D70A when (p_Repl2_2_fu_598_p3(0) = '1') else 
        ap_const_lv32_3F800000;
    select_ln221_fu_670_p3 <= 
        ap_const_lv32_42700000 when (p_Repl2_2_fu_598_p3(0) = '1') else 
        ap_const_lv32_0;
    tmp_30_fu_605_p4 <= pulse_metadata_V_rea_reg_872(948 downto 944);
    tmp_31_fu_614_p3 <= (tmp_30_fu_605_p4 & flags);
    tmp_fu_508_p3 <= pulse_metadata_V_TDATA(949 downto 949);
    tmp_keep_V_fu_516_p1 <= data_word_keep_V(4 - 1 downto 0);
    tmp_sequence_index_l_fu_625_p4 <= pulse_metadata_V_rea_reg_872(871 downto 864);
    tmp_strb_V_fu_520_p1 <= data_word_strb_V(4 - 1 downto 0);
    trunc_ln232_fu_690_p1 <= x1_0_reg_350(4 - 1 downto 0);
    x_1_fu_684_p2 <= std_logic_vector(unsigned(x1_0_reg_350) + unsigned(ap_const_lv5_1));
    x_fu_540_p2 <= std_logic_vector(unsigned(x_0_reg_340) + unsigned(ap_const_lv32_1));
end behav;
