// This file was generated by rust_hls. Please do not edit it manually.
// rust_hls hash: "fe6ac84c15fed80eabbff42fa3120bc2"

extern crate verilated;
use ::rust_hdl::prelude::*;
#[allow(dead_code, unused)]
mod min_max_verilated {
    use std::path::Path;
    mod ffi {
        #[allow(non_camel_case_types)]
        pub enum min_max {}
        extern {
            pub fn min_max_new() -> *mut min_max;
            pub fn min_max_delete(min_max: *mut min_max);
            pub fn min_max_eval(min_max: *mut min_max);
            pub fn min_max_final(min_max: *mut min_max);
            pub fn min_max_set_clk(min_max: *mut min_max, v: ::std::os::raw::c_uchar);
            pub fn min_max_set_reset(min_max: *mut min_max, v: ::std::os::raw::c_uchar);
            pub fn min_max_set_start_port(
                min_max: *mut min_max,
                v: ::std::os::raw::c_uchar,
            );
            pub fn min_max_set_Pd61(min_max: *mut min_max, v: ::std::os::raw::c_uint);
            pub fn min_max_set_Pd62(min_max: *mut min_max, v: ::std::os::raw::c_uint);
            pub fn min_max_set_M_Rdata_ram(
                min_max: *mut min_max,
                v: ::std::os::raw::c_uint,
            );
            pub fn min_max_set_M_DataRdy(
                min_max: *mut min_max,
                v: ::std::os::raw::c_uchar,
            );
            pub fn min_max_get_done_port(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_uchar;
            pub fn min_max_get_return_port(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_ulong;
            pub fn min_max_get_Mout_oe_ram(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_uchar;
            pub fn min_max_get_Mout_we_ram(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_uchar;
            pub fn min_max_get_Mout_addr_ram(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_uint;
            pub fn min_max_get_Mout_Wdata_ram(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_uint;
            pub fn min_max_get_Mout_data_ram_size(
                min_max: *mut min_max,
            ) -> ::std::os::raw::c_uchar;
        }
    }
    pub struct MinMaxVerilated(*mut ffi::min_max, Option<u32>);
    impl Default for MinMaxVerilated {
        fn default() -> Self {
            let ptr = unsafe { ffi::min_max_new() };
            assert!(! ptr.is_null());
            MinMaxVerilated(ptr, None)
        }
    }
    impl Drop for MinMaxVerilated {
        fn drop(&mut self) {
            unsafe {
                ffi::min_max_delete(self.0);
            }
        }
    }
    #[allow(dead_code, non_snake_case)]
    impl MinMaxVerilated {
        pub fn set_clk(&mut self, v: u8) {
            unsafe {
                ffi::min_max_set_clk(self.0, v);
            }
        }
        pub fn set_reset(&mut self, v: u8) {
            unsafe {
                ffi::min_max_set_reset(self.0, v);
            }
        }
        pub fn set_start_port(&mut self, v: u8) {
            unsafe {
                ffi::min_max_set_start_port(self.0, v);
            }
        }
        pub fn set_Pd61(&mut self, v: u32) {
            unsafe {
                ffi::min_max_set_Pd61(self.0, v);
            }
        }
        pub fn set_Pd62(&mut self, v: u32) {
            unsafe {
                ffi::min_max_set_Pd62(self.0, v);
            }
        }
        pub fn set_M_Rdata_ram(&mut self, v: u32) {
            unsafe {
                ffi::min_max_set_M_Rdata_ram(self.0, v);
            }
        }
        pub fn set_M_DataRdy(&mut self, v: u8) {
            unsafe {
                ffi::min_max_set_M_DataRdy(self.0, v);
            }
        }
        pub fn done_port(&self) -> u8 {
            unsafe { ffi::min_max_get_done_port(self.0) }
        }
        pub fn return_port(&self) -> u64 {
            unsafe { ffi::min_max_get_return_port(self.0) }
        }
        pub fn Mout_oe_ram(&self) -> u8 {
            unsafe { ffi::min_max_get_Mout_oe_ram(self.0) }
        }
        pub fn Mout_we_ram(&self) -> u8 {
            unsafe { ffi::min_max_get_Mout_we_ram(self.0) }
        }
        pub fn Mout_addr_ram(&self) -> u32 {
            unsafe { ffi::min_max_get_Mout_addr_ram(self.0) }
        }
        pub fn Mout_Wdata_ram(&self) -> u32 {
            unsafe { ffi::min_max_get_Mout_Wdata_ram(self.0) }
        }
        pub fn Mout_data_ram_size(&self) -> u8 {
            unsafe { ffi::min_max_get_Mout_data_ram_size(self.0) }
        }
        pub fn eval(&mut self) {
            unsafe {
                ffi::min_max_eval(self.0);
            }
        }
        pub fn finish(&mut self) {
            unsafe {
                ffi::min_max_final(self.0);
            }
        }
        pub fn clock_toggle(&mut self) {
            unimplemented!();
        }
        fn reset_up(&mut self) {
            unimplemented!();
        }
        fn reset_down(&mut self) {
            unimplemented!();
        }
    }
}
#[derive(::std::default::Default)]
pub struct MinMax {
    pub clk: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Clock,
    >,
    pub reset: rust_hdl::prelude::Signal<::rust_hdl::prelude::In, bool>,
    pub start_port: rust_hdl::prelude::Signal<::rust_hdl::prelude::In, bool>,
    pub elements: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub num_elements: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub m_rdata_ram: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub m_data_rdy: rust_hdl::prelude::Signal<::rust_hdl::prelude::In, bool>,
    pub done_port: rust_hdl::prelude::Signal<::rust_hdl::prelude::Out, bool>,
    pub return_port: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<64usize>,
    >,
    pub mout_oe_ram: rust_hdl::prelude::Signal<::rust_hdl::prelude::Out, bool>,
    pub mout_we_ram: rust_hdl::prelude::Signal<::rust_hdl::prelude::Out, bool>,
    pub mout_addr_ram: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub mout_wdata_ram: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub mout_data_ram_size: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<6usize>,
    >,
    verilated_module: ::std::sync::Arc<
        ::std::sync::Mutex<self::min_max_verilated::MinMaxVerilated>,
    >,
}
unsafe impl Send for MinMax {}
#[automatically_derived]
impl ::rust_hdl::prelude::block::Block for MinMax {
    fn connect_all(&mut self) {
        self.connect();
        self.clk.connect_all();
        self.reset.connect_all();
        self.start_port.connect_all();
        self.elements.connect_all();
        self.num_elements.connect_all();
        self.m_rdata_ram.connect_all();
        self.m_data_rdy.connect_all();
        self.done_port.connect_all();
        self.return_port.connect_all();
        self.mout_oe_ram.connect_all();
        self.mout_we_ram.connect_all();
        self.mout_addr_ram.connect_all();
        self.mout_wdata_ram.connect_all();
        self.mout_data_ram_size.connect_all();
    }
    fn update_all(&mut self) {
        self.update();
        self.clk.update_all();
        self.reset.update_all();
        self.start_port.update_all();
        self.elements.update_all();
        self.num_elements.update_all();
        self.m_rdata_ram.update_all();
        self.m_data_rdy.update_all();
        self.done_port.update_all();
        self.return_port.update_all();
        self.mout_oe_ram.update_all();
        self.mout_we_ram.update_all();
        self.mout_addr_ram.update_all();
        self.mout_wdata_ram.update_all();
        self.mout_data_ram_size.update_all();
    }
    fn has_changed(&self) -> bool {
        self.clk.has_changed() || self.reset.has_changed()
            || self.start_port.has_changed() || self.elements.has_changed()
            || self.num_elements.has_changed() || self.m_rdata_ram.has_changed()
            || self.m_data_rdy.has_changed() || self.done_port.has_changed()
            || self.return_port.has_changed() || self.mout_oe_ram.has_changed()
            || self.mout_we_ram.has_changed() || self.mout_addr_ram.has_changed()
            || self.mout_wdata_ram.has_changed() || self.mout_data_ram_size.has_changed()
            || false || false
    }
    fn accept(&self, name: &str, probe: &mut dyn probe::Probe) {
        probe.visit_start_scope(name, self);
        self.clk.accept("clk", probe);
        self.reset.accept("reset", probe);
        self.start_port.accept("start_port", probe);
        self.elements.accept("elements", probe);
        self.num_elements.accept("num_elements", probe);
        self.m_rdata_ram.accept("m_rdata_ram", probe);
        self.m_data_rdy.accept("m_data_rdy", probe);
        self.done_port.accept("done_port", probe);
        self.return_port.accept("return_port", probe);
        self.mout_oe_ram.accept("mout_oe_ram", probe);
        self.mout_we_ram.accept("mout_we_ram", probe);
        self.mout_addr_ram.accept("mout_addr_ram", probe);
        self.mout_wdata_ram.accept("mout_wdata_ram", probe);
        self.mout_data_ram_size.accept("mout_data_ram_size", probe);
        probe.visit_end_scope(name, self);
    }
}
#[automatically_derived]
impl MinMax {
    #[allow(unused)]
    pub fn new() -> Self {
        Self::default()
    }
}
#[automatically_derived]
impl ::rust_hdl::prelude::Logic for MinMax {
    fn update(&mut self) {
        let mut verilated_module = match self.verilated_module.lock() {
            Ok(verilated_module) => verilated_module,
            Err(e) => panic!("Failed to aquire verilated_module lock: {}", e),
        };
        verilated_module.set_clk(if self.clk.val().clk { 1u8 } else { 0u8 });
        verilated_module.set_reset(if self.reset.val() { 1u8 } else { 0u8 });
        verilated_module.set_start_port(if self.start_port.val() { 1u8 } else { 0u8 });
        verilated_module.set_Pd61(self.elements.val().to_u32());
        verilated_module.set_Pd62(self.num_elements.val().to_u32());
        verilated_module.set_M_Rdata_ram(self.m_rdata_ram.val().to_u32());
        verilated_module.set_M_DataRdy(if self.m_data_rdy.val() { 1u8 } else { 0u8 });
        verilated_module.eval();
        self.done_port.next = verilated_module.done_port() != 0;
        self
            .return_port
            .next = rust_hdl::prelude::ToBits::to_bits::<
            64usize,
        >(verilated_module.return_port() & 18446744073709551615u64);
        self.mout_oe_ram.next = verilated_module.Mout_oe_ram() != 0;
        self.mout_we_ram.next = verilated_module.Mout_we_ram() != 0;
        self
            .mout_addr_ram
            .next = rust_hdl::prelude::ToBits::to_bits::<
            32usize,
        >(verilated_module.Mout_addr_ram() & 4294967295u32);
        self
            .mout_wdata_ram
            .next = rust_hdl::prelude::ToBits::to_bits::<
            32usize,
        >(verilated_module.Mout_Wdata_ram() & 4294967295u32);
        self
            .mout_data_ram_size
            .next = rust_hdl::prelude::ToBits::to_bits::<
            6usize,
        >(verilated_module.Mout_data_ram_size() & 63u8);
    }
    fn connect(&mut self) {
        self.done_port.connect();
        self.return_port.connect();
        self.mout_oe_ram.connect();
        self.mout_we_ram.connect();
        self.mout_addr_ram.connect();
        self.mout_wdata_ram.connect();
        self.mout_data_ram_size.connect();
    }
    fn hdl(&self) -> ::rust_hdl::prelude::Verilog {
        ::rust_hdl::prelude::Verilog::Wrapper(::rust_hdl::prelude::Wrapper {
            code: "min_max min_max_inst(.clk(clk), .reset(reset), .start_port(start_port), .Pd61(elements), .Pd62(num_elements), .M_Rdata_ram(m_rdata_ram), .M_DataRdy(m_data_rdy), .done_port(done_port), .return_port(return_port), .Mout_oe_ram(mout_oe_ram), .Mout_we_ram(mout_we_ram), .Mout_addr_ram(mout_addr_ram), .Mout_Wdata_ram(mout_wdata_ram), .Mout_data_ram_size(mout_data_ram_size));"
                .into(),
            cores: "// \n// Politecnico di Milano\n// Code created using PandA - Version: PandA 2023.2 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5 - Date 2023-06-27T22:40:00\n// /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu executed with: /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu --simulator=VERILATOR --top-fname=min_max --clock-name=clk --compiler=I386_CLANG16 --channels-type=MEM_ACC_11 --channels-number=1 -O5 --target=/home/lennart/Documents/bachelor-thesis/thesis/experiments/device.xml min_max.ll \n// \n// Send any bug to: panda-info@polimi.it\n// ************************************************************************\n// The following text holds for all the components tagged with PANDA_LGPLv3.\n// They are all part of the BAMBU/PANDA IP LIBRARY.\n// This library is free software; you can redistribute it and/or\n// modify it under the terms of the GNU Lesser General Public\n// License as published by the Free Software Foundation; either\n// version 3 of the License, or (at your option) any later version.\n// \n// This library is distributed in the hope that it will be useful,\n// but WITHOUT ANY WARRANTY; without even the implied warranty of\n// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU\n// Lesser General Public License for more details.\n// \n// You should have received a copy of the GNU Lesser General Public\n// License along with the PandA framework; see the files COPYING.LIB\n// If not, see <http://www.gnu.org/licenses/>.\n// ************************************************************************\n\n`ifdef __ICARUS__\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef VERILATOR\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef MODEL_TECH\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef VCS\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef NCVERILOG\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef XILINX_SIMULATOR\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef XILINX_ISIM\n  `define _SIM_HAVE_CLOG2\n`endif\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule constant_value(out1);\n  parameter BITSIZE_out1=1,\n    value=1'b0;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = value;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule register_STD(clock,\n  reset,\n  in1,\n  wenable,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input wenable;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  reg [BITSIZE_out1-1:0] reg_out1 =0;\n  assign out1 = reg_out1;\n  always @(posedge clock)\n    reg_out1 <= in1;\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule register_SE(clock,\n  reset,\n  in1,\n  wenable,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input wenable;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  \n  reg [BITSIZE_out1-1:0] reg_out1 =0;\n  assign out1 = reg_out1;\n  always @(posedge clock)\n    if (wenable)\n      reg_out1 <= in1;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule read_cond_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output out1;\n  assign out1 = in1 != {BITSIZE_in1{1'b0}};\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2020-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_extract_bit_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output out1;\n  assign out1 = (in1 >> in2)&1;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2016-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule lut_expr_FU(in1,\n  in2,\n  in3,\n  in4,\n  in5,\n  in6,\n  in7,\n  in8,\n  in9,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input in2;\n  input in3;\n  input in4;\n  input in5;\n  input in6;\n  input in7;\n  input in8;\n  input in9;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  reg[7:0] cleaned_in0;\n  wire [7:0] in0;\n  wire[BITSIZE_in1-1:0] shifted_s;\n  assign in0 = {in9, in8, in7, in6, in5, in4, in3, in2};\n  generate\n    genvar i0;\n    for (i0=0; i0<8; i0=i0+1)\n    begin : L0\n          always @(*)\n          begin\n             if (in0[i0] == 1'b1)\n                cleaned_in0[i0] = 1'b1;\n             else\n                cleaned_in0[i0] = 1'b0;\n          end\n    end\n  endgenerate\n  assign shifted_s = in1 >> cleaned_in0;\n  assign out1[0] = shifted_s[0];\n  generate\n     if(BITSIZE_out1 > 1)\n       assign out1[BITSIZE_out1-1:1] = 0;\n  endgenerate\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule UIdata_converter_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output signed [BITSIZE_out1-1:0] out1;\n  generate\n  if (BITSIZE_out1 <= BITSIZE_in1)\n  begin\n    assign out1 = in1[BITSIZE_out1-1:0];\n  end\n  else\n  begin\n    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){1'b0}},in1};\n  end\n  endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule IUdata_converter_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input signed [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  generate\n  if (BITSIZE_out1 <= BITSIZE_in1)\n  begin\n    assign out1 = in1[BITSIZE_out1-1:0];\n  end\n  else\n  begin\n    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){in1[BITSIZE_in1-1]}},in1};\n  end\n  endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule UUdata_converter_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  generate\n  if (BITSIZE_out1 <= BITSIZE_in1)\n  begin\n    assign out1 = in1[BITSIZE_out1-1:0];\n  end\n  else\n  begin\n    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){1'b0}},in1};\n  end\n  endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule BMEMORY_CTRL(clock,\n  in1,\n  in2,\n  in3,\n  in4,\n  sel_LOAD,\n  sel_STORE,\n  out1,\n  Min_oe_ram,\n  Mout_oe_ram,\n  Min_we_ram,\n  Mout_we_ram,\n  Min_addr_ram,\n  Mout_addr_ram,\n  M_Rdata_ram,\n  Min_Wdata_ram,\n  Mout_Wdata_ram,\n  Min_data_ram_size,\n  Mout_data_ram_size,\n  M_DataRdy);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    BITSIZE_Min_addr_ram=1,\n    BITSIZE_Mout_addr_ram=1,\n    BITSIZE_M_Rdata_ram=8,\n    BITSIZE_Min_Wdata_ram=8,\n    BITSIZE_Mout_Wdata_ram=8,\n    BITSIZE_Min_data_ram_size=1,\n    BITSIZE_Mout_data_ram_size=1;\n  // IN\n  input clock;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  input in4;\n  input sel_LOAD;\n  input sel_STORE;\n  input Min_oe_ram;\n  input Min_we_ram;\n  input [BITSIZE_Min_addr_ram-1:0] Min_addr_ram;\n  input [BITSIZE_M_Rdata_ram-1:0] M_Rdata_ram;\n  input [BITSIZE_Min_Wdata_ram-1:0] Min_Wdata_ram;\n  input [BITSIZE_Min_data_ram_size-1:0] Min_data_ram_size;\n  input M_DataRdy;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [BITSIZE_Mout_addr_ram-1:0] Mout_addr_ram;\n  output [BITSIZE_Mout_Wdata_ram-1:0] Mout_Wdata_ram;\n  output [BITSIZE_Mout_data_ram_size-1:0] Mout_data_ram_size;\n  \n  wire  [BITSIZE_in2-1:0] tmp_addr;\n  wire int_sel_LOAD;\n  wire int_sel_STORE;\n  assign tmp_addr = in2;\n  assign Mout_addr_ram = (int_sel_LOAD || int_sel_STORE) ? tmp_addr : Min_addr_ram;\n  assign Mout_oe_ram = int_sel_LOAD ? 1'b1 : Min_oe_ram;\n  assign Mout_we_ram = int_sel_STORE ? 1'b1 : Min_we_ram;\n  assign out1 = M_Rdata_ram[BITSIZE_out1-1:0];\n  assign Mout_Wdata_ram = int_sel_STORE ? in1 : Min_Wdata_ram;\n  assign Mout_data_ram_size = int_sel_STORE || int_sel_LOAD ? in3[BITSIZE_in3-1:0] : Min_data_ram_size;\n  assign int_sel_LOAD = sel_LOAD & in4;\n  assign int_sel_STORE = sel_STORE & in4;\n  // Add assertion here\n  // psl default clock = (posedge clock);\n  // psl ERROR_LOAD_Min_oe_ram: assert never {sel_LOAD && Min_oe_ram};\n  // psl ERROR_STORE_Min_we_ram: assert never {sel_STORE && Min_we_ram};\n  // psl ERROR_STORE_LOAD: assert never {sel_STORE && sel_LOAD};\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule max_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input signed [BITSIZE_in1-1:0] in1;\n  input signed [BITSIZE_in2-1:0] in2;\n  // OUT\n  output signed [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 > in2 ? in1 : in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule min_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input signed [BITSIZE_in1-1:0] in1;\n  input signed [BITSIZE_in2-1:0] in2;\n  // OUT\n  output signed [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 < in2 ? in1 : in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_bit_and_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 & in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_bit_ior_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 | in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_eq_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 == in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_lshift_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1,\n    PRECISION=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  `ifdef _SIM_HAVE_CLOG2\n    parameter arg2_bitsize = $clog2(PRECISION);\n  `else\n    parameter arg2_bitsize = log2(PRECISION);\n  `endif\n  generate\n    if(BITSIZE_in2 > arg2_bitsize)\n      assign out1 = in1 << in2[arg2_bitsize-1:0];\n    else\n      assign out1 = in1 << in2;\n  endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_lt_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 < in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_plus_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 + in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_pointer_plus_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1,\n    LSB_PARAMETER=-1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  wire [BITSIZE_out1-1:0] in1_tmp;\n  wire [BITSIZE_out1-1:0] in2_tmp;\n  assign in1_tmp = in1;\n  assign in2_tmp = in2;generate if (BITSIZE_out1 > LSB_PARAMETER) assign out1[BITSIZE_out1-1:LSB_PARAMETER] = (in1_tmp[BITSIZE_out1-1:LSB_PARAMETER] + in2_tmp[BITSIZE_out1-1:LSB_PARAMETER]); else assign out1 = 0; endgenerate\n  generate if (LSB_PARAMETER != 0 && BITSIZE_out1 > LSB_PARAMETER) assign out1[LSB_PARAMETER-1:0] = 0; endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_rshift_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1,\n    PRECISION=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  `ifdef _SIM_HAVE_CLOG2\n    parameter arg2_bitsize = $clog2(PRECISION);\n  `else\n    parameter arg2_bitsize = log2(PRECISION);\n  `endif\n  generate\n    if(BITSIZE_in2 > arg2_bitsize)\n      assign out1 = in1 >> (in2[arg2_bitsize-1:0]);\n    else\n      assign out1 = in1 >> in2;\n  endgenerate\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule MUX_GATE(sel,\n  in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input sel;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = sel ? in1 : in2;\nendmodule\n\n// Datapath RTL description for min_max\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule datapath_min_max(clock,\n  reset,\n  in_port_Pd61,\n  in_port_Pd62,\n  return_port,\n  M_Rdata_ram,\n  M_DataRdy,\n  Min_oe_ram,\n  Min_we_ram,\n  Min_addr_ram,\n  Min_Wdata_ram,\n  Min_data_ram_size,\n  Mout_oe_ram,\n  Mout_we_ram,\n  Mout_addr_ram,\n  Mout_Wdata_ram,\n  Mout_data_ram_size,\n  fuselector_BMEMORY_CTRL_52_i0_LOAD,\n  fuselector_BMEMORY_CTRL_52_i0_STORE,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0,\n  selector_MUX_34_gimple_return_FU_3_i0_0_0_0,\n  selector_MUX_64_reg_1_0_0_0,\n  selector_MUX_75_reg_2_0_0_0,\n  selector_MUX_76_reg_20_0_0_0,\n  selector_MUX_76_reg_20_0_0_1,\n  selector_MUX_77_reg_21_0_0_0,\n  selector_MUX_77_reg_21_0_0_1,\n  selector_MUX_78_reg_22_0_0_0,\n  selector_MUX_78_reg_22_0_0_1,\n  selector_MUX_79_reg_23_0_0_0,\n  selector_MUX_79_reg_23_0_0_1,\n  selector_MUX_80_reg_24_0_0_0,\n  selector_MUX_80_reg_24_0_0_1,\n  selector_MUX_81_reg_25_0_0_0,\n  selector_MUX_86_reg_3_0_0_0,\n  selector_MUX_90_reg_5_0_0_0,\n  wrenable_reg_0,\n  wrenable_reg_1,\n  wrenable_reg_10,\n  wrenable_reg_11,\n  wrenable_reg_12,\n  wrenable_reg_13,\n  wrenable_reg_14,\n  wrenable_reg_15,\n  wrenable_reg_16,\n  wrenable_reg_17,\n  wrenable_reg_18,\n  wrenable_reg_19,\n  wrenable_reg_2,\n  wrenable_reg_20,\n  wrenable_reg_21,\n  wrenable_reg_22,\n  wrenable_reg_23,\n  wrenable_reg_24,\n  wrenable_reg_25,\n  wrenable_reg_26,\n  wrenable_reg_27,\n  wrenable_reg_28,\n  wrenable_reg_29,\n  wrenable_reg_3,\n  wrenable_reg_30,\n  wrenable_reg_31,\n  wrenable_reg_4,\n  wrenable_reg_5,\n  wrenable_reg_6,\n  wrenable_reg_7,\n  wrenable_reg_8,\n  wrenable_reg_9,\n  OUT_CONDITION_min_max_423521_423577,\n  OUT_CONDITION_min_max_423521_423732,\n  OUT_CONDITION_min_max_423521_423748,\n  OUT_CONDITION_min_max_423521_423758,\n  OUT_CONDITION_min_max_423521_423767);\n  // IN\n  input clock;\n  input reset;\n  input [31:0] in_port_Pd61;\n  input [31:0] in_port_Pd62;\n  input [31:0] M_Rdata_ram;\n  input M_DataRdy;\n  input Min_oe_ram;\n  input Min_we_ram;\n  input [31:0] Min_addr_ram;\n  input [31:0] Min_Wdata_ram;\n  input [5:0] Min_data_ram_size;\n  input fuselector_BMEMORY_CTRL_52_i0_LOAD;\n  input fuselector_BMEMORY_CTRL_52_i0_STORE;\n  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;\n  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;\n  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;\n  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;\n  input selector_MUX_34_gimple_return_FU_3_i0_0_0_0;\n  input selector_MUX_64_reg_1_0_0_0;\n  input selector_MUX_75_reg_2_0_0_0;\n  input selector_MUX_76_reg_20_0_0_0;\n  input selector_MUX_76_reg_20_0_0_1;\n  input selector_MUX_77_reg_21_0_0_0;\n  input selector_MUX_77_reg_21_0_0_1;\n  input selector_MUX_78_reg_22_0_0_0;\n  input selector_MUX_78_reg_22_0_0_1;\n  input selector_MUX_79_reg_23_0_0_0;\n  input selector_MUX_79_reg_23_0_0_1;\n  input selector_MUX_80_reg_24_0_0_0;\n  input selector_MUX_80_reg_24_0_0_1;\n  input selector_MUX_81_reg_25_0_0_0;\n  input selector_MUX_86_reg_3_0_0_0;\n  input selector_MUX_90_reg_5_0_0_0;\n  input wrenable_reg_0;\n  input wrenable_reg_1;\n  input wrenable_reg_10;\n  input wrenable_reg_11;\n  input wrenable_reg_12;\n  input wrenable_reg_13;\n  input wrenable_reg_14;\n  input wrenable_reg_15;\n  input wrenable_reg_16;\n  input wrenable_reg_17;\n  input wrenable_reg_18;\n  input wrenable_reg_19;\n  input wrenable_reg_2;\n  input wrenable_reg_20;\n  input wrenable_reg_21;\n  input wrenable_reg_22;\n  input wrenable_reg_23;\n  input wrenable_reg_24;\n  input wrenable_reg_25;\n  input wrenable_reg_26;\n  input wrenable_reg_27;\n  input wrenable_reg_28;\n  input wrenable_reg_29;\n  input wrenable_reg_3;\n  input wrenable_reg_30;\n  input wrenable_reg_31;\n  input wrenable_reg_4;\n  input wrenable_reg_5;\n  input wrenable_reg_6;\n  input wrenable_reg_7;\n  input wrenable_reg_8;\n  input wrenable_reg_9;\n  // OUT\n  output [63:0] return_port;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [31:0] Mout_addr_ram;\n  output [31:0] Mout_Wdata_ram;\n  output [5:0] Mout_data_ram_size;\n  output OUT_CONDITION_min_max_423521_423577;\n  output OUT_CONDITION_min_max_423521_423732;\n  output OUT_CONDITION_min_max_423521_423748;\n  output OUT_CONDITION_min_max_423521_423758;\n  output OUT_CONDITION_min_max_423521_423767;\n  // Component and signal declarations\n  wire [31:0] out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0;\n  wire [31:0] out_IUdata_converter_FU_30_i0_fu_min_max_423521_423788;\n  wire [31:0] out_IUdata_converter_FU_31_i0_fu_min_max_423521_423791;\n  wire [31:0] out_IUdata_converter_FU_32_i0_fu_min_max_423521_423794;\n  wire [31:0] out_IUdata_converter_FU_33_i0_fu_min_max_423521_423797;\n  wire [31:0] out_IUdata_converter_FU_34_i0_fu_min_max_423521_423800;\n  wire [31:0] out_IUdata_converter_FU_35_i0_fu_min_max_423521_423803;\n  wire [31:0] out_IUdata_converter_FU_47_i0_fu_min_max_423521_423806;\n  wire [31:0] out_IUdata_converter_FU_48_i0_fu_min_max_423521_423809;\n  wire [31:0] out_IUdata_converter_FU_49_i0_fu_min_max_423521_423812;\n  wire [31:0] out_IUdata_converter_FU_50_i0_fu_min_max_423521_423815;\n  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;\n  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;\n  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;\n  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;\n  wire [63:0] out_MUX_34_gimple_return_FU_3_i0_0_0_0;\n  wire [31:0] out_MUX_64_reg_1_0_0_0;\n  wire [31:0] out_MUX_75_reg_2_0_0_0;\n  wire [31:0] out_MUX_76_reg_20_0_0_0;\n  wire [31:0] out_MUX_76_reg_20_0_0_1;\n  wire [31:0] out_MUX_77_reg_21_0_0_0;\n  wire [31:0] out_MUX_77_reg_21_0_0_1;\n  wire [31:0] out_MUX_78_reg_22_0_0_0;\n  wire [31:0] out_MUX_78_reg_22_0_0_1;\n  wire [31:0] out_MUX_79_reg_23_0_0_0;\n  wire [31:0] out_MUX_79_reg_23_0_0_1;\n  wire [31:0] out_MUX_80_reg_24_0_0_0;\n  wire [31:0] out_MUX_80_reg_24_0_0_1;\n  wire [31:0] out_MUX_81_reg_25_0_0_0;\n  wire [31:0] out_MUX_86_reg_3_0_0_0;\n  wire [31:0] out_MUX_90_reg_5_0_0_0;\n  wire signed [31:0] out_UIdata_converter_FU_20_i0_fu_min_max_423521_423845;\n  wire signed [31:0] out_UIdata_converter_FU_21_i0_fu_min_max_423521_423847;\n  wire signed [31:0] out_UIdata_converter_FU_22_i0_fu_min_max_423521_423850;\n  wire signed [31:0] out_UIdata_converter_FU_23_i0_fu_min_max_423521_423852;\n  wire signed [31:0] out_UIdata_converter_FU_24_i0_fu_min_max_423521_423855;\n  wire signed [31:0] out_UIdata_converter_FU_25_i0_fu_min_max_423521_423858;\n  wire signed [31:0] out_UIdata_converter_FU_26_i0_fu_min_max_423521_423861;\n  wire signed [31:0] out_UIdata_converter_FU_27_i0_fu_min_max_423521_423864;\n  wire signed [31:0] out_UIdata_converter_FU_28_i0_fu_min_max_423521_423867;\n  wire signed [31:0] out_UIdata_converter_FU_29_i0_fu_min_max_423521_423870;\n  wire signed [31:0] out_UIdata_converter_FU_43_i0_fu_min_max_423521_423879;\n  wire signed [31:0] out_UIdata_converter_FU_44_i0_fu_min_max_423521_423881;\n  wire signed [31:0] out_UIdata_converter_FU_45_i0_fu_min_max_423521_423884;\n  wire signed [31:0] out_UIdata_converter_FU_46_i0_fu_min_max_423521_423886;\n  wire [31:0] out_UUdata_converter_FU_38_i0_fu_min_max_423521_423601;\n  wire [31:0] out_UUdata_converter_FU_39_i0_fu_min_max_423521_423687;\n  wire out_const_0;\n  wire [6:0] out_const_1;\n  wire [3:0] out_const_10;\n  wire [29:0] out_const_11;\n  wire [30:0] out_const_12;\n  wire [62:0] out_const_13;\n  wire out_const_2;\n  wire [1:0] out_const_3;\n  wire [2:0] out_const_4;\n  wire [3:0] out_const_5;\n  wire [4:0] out_const_6;\n  wire [5:0] out_const_7;\n  wire [31:0] out_const_8;\n  wire [1:0] out_const_9;\n  wire [31:0] out_conv_out_const_0_1_32;\n  wire [31:0] out_conv_out_const_12_31_32;\n  wire [63:0] out_conv_out_const_13_63_64;\n  wire [5:0] out_conv_out_const_1_7_6;\n  wire out_lut_expr_FU_6_i0_fu_min_max_423521_423842;\n  wire signed [31:0] out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696;\n  wire signed [31:0] out_max_expr_FU_32_32_32_53_i1_fu_min_max_423521_423700;\n  wire signed [31:0] out_max_expr_FU_32_32_32_53_i2_fu_min_max_423521_423704;\n  wire signed [31:0] out_max_expr_FU_32_32_32_53_i3_fu_min_max_423521_423708;\n  wire signed [31:0] out_max_expr_FU_32_32_32_53_i4_fu_min_max_423521_423717;\n  wire signed [31:0] out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612;\n  wire signed [31:0] out_min_expr_FU_32_32_32_54_i1_fu_min_max_423521_423633;\n  wire signed [31:0] out_min_expr_FU_32_32_32_54_i2_fu_min_max_423521_423644;\n  wire signed [31:0] out_min_expr_FU_32_32_32_54_i3_fu_min_max_423521_423655;\n  wire signed [31:0] out_min_expr_FU_32_32_32_54_i4_fu_min_max_423521_423667;\n  wire out_read_cond_FU_14_i0_fu_min_max_423521_423748;\n  wire out_read_cond_FU_2_i0_fu_min_max_423521_423577;\n  wire out_read_cond_FU_36_i0_fu_min_max_423521_423758;\n  wire out_read_cond_FU_51_i0_fu_min_max_423521_423767;\n  wire out_read_cond_FU_7_i0_fu_min_max_423521_423732;\n  wire [29:0] out_reg_0_reg_0;\n  wire [31:0] out_reg_10_reg_10;\n  wire [31:0] out_reg_11_reg_11;\n  wire [31:0] out_reg_12_reg_12;\n  wire out_reg_13_reg_13;\n  wire [31:0] out_reg_14_reg_14;\n  wire [31:0] out_reg_15_reg_15;\n  wire [31:0] out_reg_16_reg_16;\n  wire [31:0] out_reg_17_reg_17;\n  wire [31:0] out_reg_18_reg_18;\n  wire [31:0] out_reg_19_reg_19;\n  wire [31:0] out_reg_1_reg_1;\n  wire [31:0] out_reg_20_reg_20;\n  wire [31:0] out_reg_21_reg_21;\n  wire [31:0] out_reg_22_reg_22;\n  wire [31:0] out_reg_23_reg_23;\n  wire [31:0] out_reg_24_reg_24;\n  wire [31:0] out_reg_25_reg_25;\n  wire [31:0] out_reg_26_reg_26;\n  wire [31:0] out_reg_27_reg_27;\n  wire [31:0] out_reg_28_reg_28;\n  wire out_reg_29_reg_29;\n  wire [31:0] out_reg_2_reg_2;\n  wire [31:0] out_reg_30_reg_30;\n  wire [31:0] out_reg_31_reg_31;\n  wire [31:0] out_reg_3_reg_3;\n  wire [1:0] out_reg_4_reg_4;\n  wire [31:0] out_reg_5_reg_5;\n  wire out_reg_6_reg_6;\n  wire [28:0] out_reg_7_reg_7;\n  wire [31:0] out_reg_8_reg_8;\n  wire [31:0] out_reg_9_reg_9;\n  wire [29:0] out_ui_bit_and_expr_FU_32_0_32_55_i0_fu_min_max_423521_423728;\n  wire [28:0] out_ui_bit_and_expr_FU_32_0_32_56_i0_fu_min_max_423521_423751;\n  wire [1:0] out_ui_bit_and_expr_FU_8_0_8_57_i0_fu_min_max_423521_423730;\n  wire [63:0] out_ui_bit_ior_expr_FU_0_64_64_58_i0_fu_min_max_423521_423593;\n  wire out_ui_eq_expr_FU_32_0_32_59_i0_fu_min_max_423521_423824;\n  wire out_ui_eq_expr_FU_32_32_32_60_i0_fu_min_max_423521_423872;\n  wire out_ui_eq_expr_FU_32_32_32_60_i1_fu_min_max_423521_423888;\n  wire out_ui_extract_bit_expr_FU_4_i0_fu_min_max_423521_423964;\n  wire out_ui_extract_bit_expr_FU_5_i0_fu_min_max_423521_423968;\n  wire [30:0] out_ui_lshift_expr_FU_32_0_32_61_i0_fu_min_max_423521_423924;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933;\n  wire [63:0] out_ui_lshift_expr_FU_64_0_64_62_i0_fu_min_max_423521_423597;\n  wire out_ui_lt_expr_FU_32_0_32_63_i0_fu_min_max_423521_423832;\n  wire [29:0] out_ui_plus_expr_FU_32_0_32_64_i0_fu_min_max_423521_423727;\n  wire [30:0] out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729;\n  wire [31:0] out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765;\n  wire [29:0] out_ui_plus_expr_FU_32_0_32_66_i0_fu_min_max_423521_423930;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_67_i0_fu_min_max_423521_423624;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_68_i0_fu_min_max_423521_423630;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_69_i0_fu_min_max_423521_423641;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_70_i0_fu_min_max_423521_423652;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_70_i1_fu_min_max_423521_423678;\n  wire [28:0] out_ui_rshift_expr_FU_32_0_32_71_i0_fu_min_max_423521_423917;\n  wire [29:0] out_ui_rshift_expr_FU_32_0_32_71_i1_fu_min_max_423521_423927;\n  wire [29:0] out_ui_rshift_expr_FU_32_0_32_71_i2_fu_min_max_423521_423936;\n  wire [28:0] out_ui_rshift_expr_FU_32_0_32_71_i3_fu_min_max_423521_423939;\n  wire [31:0] out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0;\n  wire [31:0] out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1;\n  wire [31:0] sig_out_bus_mergerMout_Wdata_ram0_;\n  wire [31:0] sig_out_bus_mergerMout_addr_ram1_;\n  wire [5:0] sig_out_bus_mergerMout_data_ram_size2_;\n  wire sig_out_bus_mergerMout_oe_ram3_;\n  wire sig_out_bus_mergerMout_we_ram4_;\n  \n  BMEMORY_CTRL #(.BITSIZE_in1(1),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(6),\n    .BITSIZE_out1(32),\n    .BITSIZE_Min_addr_ram(32),\n    .BITSIZE_Mout_addr_ram(32),\n    .BITSIZE_M_Rdata_ram(32),\n    .BITSIZE_Min_Wdata_ram(32),\n    .BITSIZE_Mout_Wdata_ram(32),\n    .BITSIZE_Min_data_ram_size(6),\n    .BITSIZE_Mout_data_ram_size(6)) BMEMORY_CTRL_52_i0 (.out1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0),\n    .Mout_oe_ram(sig_out_bus_mergerMout_oe_ram3_),\n    .Mout_we_ram(sig_out_bus_mergerMout_we_ram4_),\n    .Mout_addr_ram(sig_out_bus_mergerMout_addr_ram1_),\n    .Mout_Wdata_ram(sig_out_bus_mergerMout_Wdata_ram0_),\n    .Mout_data_ram_size(sig_out_bus_mergerMout_data_ram_size2_),\n    .clock(clock),\n    .in1(1'b0),\n    .in2(out_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),\n    .in3(out_conv_out_const_1_7_6),\n    .in4(out_const_2),\n    .sel_LOAD(fuselector_BMEMORY_CTRL_52_i0_LOAD),\n    .sel_STORE(fuselector_BMEMORY_CTRL_52_i0_STORE),\n    .Min_oe_ram(Min_oe_ram),\n    .Min_we_ram(Min_we_ram),\n    .Min_addr_ram(Min_addr_ram),\n    .M_Rdata_ram(M_Rdata_ram),\n    .Min_Wdata_ram(Min_Wdata_ram),\n    .Min_data_ram_size(Min_data_ram_size),\n    .M_DataRdy(M_DataRdy));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_0_0 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),\n    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),\n    .in1(out_reg_9_reg_9),\n    .in2(out_reg_8_reg_8));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_0_1 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),\n    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),\n    .in1(out_reg_21_reg_21),\n    .in2(out_reg_10_reg_10));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_0_2 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),\n    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),\n    .in1(out_reg_1_reg_1),\n    .in2(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_1_0 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),\n    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),\n    .in1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),\n    .in2(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_2));\n  MUX_GATE #(.BITSIZE_in1(64),\n    .BITSIZE_in2(64),\n    .BITSIZE_out1(64)) MUX_34_gimple_return_FU_3_i0_0_0_0 (.out1(out_MUX_34_gimple_return_FU_3_i0_0_0_0),\n    .sel(selector_MUX_34_gimple_return_FU_3_i0_0_0_0),\n    .in1(out_conv_out_const_13_63_64),\n    .in2(out_ui_bit_ior_expr_FU_0_64_64_58_i0_fu_min_max_423521_423593));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_64_reg_1_0_0_0 (.out1(out_MUX_64_reg_1_0_0_0),\n    .sel(selector_MUX_64_reg_1_0_0_0),\n    .in1(in_port_Pd61),\n    .in2(out_ui_pointer_plus_expr_FU_32_0_32_68_i0_fu_min_max_423521_423630));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_75_reg_2_0_0_0 (.out1(out_MUX_75_reg_2_0_0_0),\n    .sel(selector_MUX_75_reg_2_0_0_0),\n    .in1(out_IUdata_converter_FU_35_i0_fu_min_max_423521_423803),\n    .in2(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_76_reg_20_0_0_0 (.out1(out_MUX_76_reg_20_0_0_0),\n    .sel(selector_MUX_76_reg_20_0_0_0),\n    .in1(out_IUdata_converter_FU_31_i0_fu_min_max_423521_423791),\n    .in2(out_IUdata_converter_FU_48_i0_fu_min_max_423521_423809));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_76_reg_20_0_0_1 (.out1(out_MUX_76_reg_20_0_0_1),\n    .sel(selector_MUX_76_reg_20_0_0_1),\n    .in1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),\n    .in2(out_MUX_76_reg_20_0_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_77_reg_21_0_0_0 (.out1(out_MUX_77_reg_21_0_0_0),\n    .sel(selector_MUX_77_reg_21_0_0_0),\n    .in1(out_reg_26_reg_26),\n    .in2(out_reg_1_reg_1));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_77_reg_21_0_0_1 (.out1(out_MUX_77_reg_21_0_0_1),\n    .sel(selector_MUX_77_reg_21_0_0_1),\n    .in1(in_port_Pd61),\n    .in2(out_MUX_77_reg_21_0_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_78_reg_22_0_0_0 (.out1(out_MUX_78_reg_22_0_0_0),\n    .sel(selector_MUX_78_reg_22_0_0_0),\n    .in1(out_IUdata_converter_FU_33_i0_fu_min_max_423521_423797),\n    .in2(out_IUdata_converter_FU_50_i0_fu_min_max_423521_423815));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_78_reg_22_0_0_1 (.out1(out_MUX_78_reg_22_0_0_1),\n    .sel(selector_MUX_78_reg_22_0_0_1),\n    .in1(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1),\n    .in2(out_MUX_78_reg_22_0_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_79_reg_23_0_0_0 (.out1(out_MUX_79_reg_23_0_0_0),\n    .sel(selector_MUX_79_reg_23_0_0_0),\n    .in1(out_IUdata_converter_FU_30_i0_fu_min_max_423521_423788),\n    .in2(out_IUdata_converter_FU_47_i0_fu_min_max_423521_423806));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_79_reg_23_0_0_1 (.out1(out_MUX_79_reg_23_0_0_1),\n    .sel(selector_MUX_79_reg_23_0_0_1),\n    .in1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),\n    .in2(out_MUX_79_reg_23_0_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_80_reg_24_0_0_0 (.out1(out_MUX_80_reg_24_0_0_0),\n    .sel(selector_MUX_80_reg_24_0_0_0),\n    .in1(out_const_8),\n    .in2(out_IUdata_converter_FU_32_i0_fu_min_max_423521_423794));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_80_reg_24_0_0_1 (.out1(out_MUX_80_reg_24_0_0_1),\n    .sel(selector_MUX_80_reg_24_0_0_1),\n    .in1(out_IUdata_converter_FU_49_i0_fu_min_max_423521_423812),\n    .in2(out_MUX_80_reg_24_0_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_81_reg_25_0_0_0 (.out1(out_MUX_81_reg_25_0_0_0),\n    .sel(selector_MUX_81_reg_25_0_0_0),\n    .in1(out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765),\n    .in2(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_86_reg_3_0_0_0 (.out1(out_MUX_86_reg_3_0_0_0),\n    .sel(selector_MUX_86_reg_3_0_0_0),\n    .in1(out_const_8),\n    .in2(out_IUdata_converter_FU_34_i0_fu_min_max_423521_423800));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_90_reg_5_0_0_0 (.out1(out_MUX_90_reg_5_0_0_0),\n    .sel(selector_MUX_90_reg_5_0_0_0),\n    .in1(out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933),\n    .in2(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_0 (.out1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),\n    .in1(out_conv_out_const_0_1_32));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_1 (.out1(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1),\n    .in1(out_conv_out_const_12_31_32));\n  constant_value #(.BITSIZE_out1(1),\n    .value(1'b0)) const_0 (.out1(out_const_0));\n  constant_value #(.BITSIZE_out1(7),\n    .value(7'b0100000)) const_1 (.out1(out_const_1));\n  constant_value #(.BITSIZE_out1(4),\n    .value(4'b1100)) const_10 (.out1(out_const_10));\n  constant_value #(.BITSIZE_out1(30),\n    .value(30'b111111111111111111111111111111)) const_11 (.out1(out_const_11));\n  constant_value #(.BITSIZE_out1(31),\n    .value(31'b1111111111111111111111111111111)) const_12 (.out1(out_const_12));\n  constant_value #(.BITSIZE_out1(63),\n    .value(63'b111111111111111111111111111111110000000000000000000000000000000)) const_13 (.out1(out_const_13));\n  constant_value #(.BITSIZE_out1(1),\n    .value(1'b1)) const_2 (.out1(out_const_2));\n  constant_value #(.BITSIZE_out1(2),\n    .value(2'b10)) const_3 (.out1(out_const_3));\n  constant_value #(.BITSIZE_out1(3),\n    .value(3'b100)) const_4 (.out1(out_const_4));\n  constant_value #(.BITSIZE_out1(4),\n    .value(4'b1000)) const_5 (.out1(out_const_5));\n  constant_value #(.BITSIZE_out1(5),\n    .value(5'b10000)) const_6 (.out1(out_const_6));\n  constant_value #(.BITSIZE_out1(6),\n    .value(6'b100000)) const_7 (.out1(out_const_7));\n  constant_value #(.BITSIZE_out1(32),\n    .value(32'b10000000000000000000000000000000)) const_8 (.out1(out_const_8));\n  constant_value #(.BITSIZE_out1(2),\n    .value(2'b11)) const_9 (.out1(out_const_9));\n  UUdata_converter_FU #(.BITSIZE_in1(1),\n    .BITSIZE_out1(32)) conv_out_const_0_1_32 (.out1(out_conv_out_const_0_1_32),\n    .in1(out_const_0));\n  UUdata_converter_FU #(.BITSIZE_in1(31),\n    .BITSIZE_out1(32)) conv_out_const_12_31_32 (.out1(out_conv_out_const_12_31_32),\n    .in1(out_const_12));\n  UUdata_converter_FU #(.BITSIZE_in1(63),\n    .BITSIZE_out1(64)) conv_out_const_13_63_64 (.out1(out_conv_out_const_13_63_64),\n    .in1(out_const_13));\n  UUdata_converter_FU #(.BITSIZE_in1(7),\n    .BITSIZE_out1(6)) conv_out_const_1_7_6 (.out1(out_conv_out_const_1_7_6),\n    .in1(out_const_1));\n  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423577 (.out1(out_read_cond_FU_2_i0_fu_min_max_423521_423577),\n    .in1(out_ui_eq_expr_FU_32_0_32_59_i0_fu_min_max_423521_423824));\n  ui_bit_ior_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(64)) fu_min_max_423521_423593 (.out1(out_ui_bit_ior_expr_FU_0_64_64_58_i0_fu_min_max_423521_423593),\n    .in1(out_ui_lshift_expr_FU_64_0_64_62_i0_fu_min_max_423521_423597),\n    .in2(out_UUdata_converter_FU_39_i0_fu_min_max_423521_423687));\n  ui_lshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(6),\n    .BITSIZE_out1(64),\n    .PRECISION(64)) fu_min_max_423521_423597 (.out1(out_ui_lshift_expr_FU_64_0_64_62_i0_fu_min_max_423521_423597),\n    .in1(out_UUdata_converter_FU_38_i0_fu_min_max_423521_423601),\n    .in2(out_const_7));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423601 (.out1(out_UUdata_converter_FU_38_i0_fu_min_max_423521_423601),\n    .in1(out_reg_20_reg_20));\n  min_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423612 (.out1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612),\n    .in1(out_UIdata_converter_FU_29_i0_fu_min_max_423521_423870),\n    .in2(out_min_expr_FU_32_32_32_54_i1_fu_min_max_423521_423633));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_min_max_423521_423624 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_67_i0_fu_min_max_423521_423624),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_10));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(5),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_min_max_423521_423630 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_68_i0_fu_min_max_423521_423630),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_6));\n  min_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423633 (.out1(out_min_expr_FU_32_32_32_54_i1_fu_min_max_423521_423633),\n    .in1(out_reg_17_reg_17),\n    .in2(out_reg_18_reg_18));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_min_max_423521_423641 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_69_i0_fu_min_max_423521_423641),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_5));\n  min_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423644 (.out1(out_min_expr_FU_32_32_32_54_i2_fu_min_max_423521_423644),\n    .in1(out_UIdata_converter_FU_25_i0_fu_min_max_423521_423858),\n    .in2(out_reg_14_reg_14));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(3),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_min_max_423521_423652 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_70_i0_fu_min_max_423521_423652),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_4));\n  min_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423655 (.out1(out_min_expr_FU_32_32_32_54_i3_fu_min_max_423521_423655),\n    .in1(out_UIdata_converter_FU_22_i0_fu_min_max_423521_423850),\n    .in2(out_reg_12_reg_12));\n  min_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423667 (.out1(out_min_expr_FU_32_32_32_54_i4_fu_min_max_423521_423667),\n    .in1(out_UIdata_converter_FU_45_i0_fu_min_max_423521_423884),\n    .in2(out_reg_28_reg_28));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(3),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_min_max_423521_423678 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_70_i1_fu_min_max_423521_423678),\n    .in1(out_reg_21_reg_21),\n    .in2(out_const_4));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423687 (.out1(out_UUdata_converter_FU_39_i0_fu_min_max_423521_423687),\n    .in1(out_reg_23_reg_23));\n  max_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423696 (.out1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696),\n    .in1(out_UIdata_converter_FU_28_i0_fu_min_max_423521_423867),\n    .in2(out_max_expr_FU_32_32_32_53_i1_fu_min_max_423521_423700));\n  max_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423700 (.out1(out_max_expr_FU_32_32_32_53_i1_fu_min_max_423521_423700),\n    .in1(out_reg_16_reg_16),\n    .in2(out_reg_19_reg_19));\n  max_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423704 (.out1(out_max_expr_FU_32_32_32_53_i2_fu_min_max_423521_423704),\n    .in1(out_UIdata_converter_FU_24_i0_fu_min_max_423521_423855),\n    .in2(out_reg_15_reg_15));\n  max_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423708 (.out1(out_max_expr_FU_32_32_32_53_i3_fu_min_max_423521_423708),\n    .in1(out_UIdata_converter_FU_20_i0_fu_min_max_423521_423845),\n    .in2(out_reg_11_reg_11));\n  max_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423717 (.out1(out_max_expr_FU_32_32_32_53_i4_fu_min_max_423521_423717),\n    .in1(out_UIdata_converter_FU_43_i0_fu_min_max_423521_423879),\n    .in2(out_reg_27_reg_27));\n  ui_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(30),\n    .BITSIZE_out1(30)) fu_min_max_423521_423727 (.out1(out_ui_plus_expr_FU_32_0_32_64_i0_fu_min_max_423521_423727),\n    .in1(in_port_Pd62),\n    .in2(out_const_11));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(30),\n    .BITSIZE_out1(30)) fu_min_max_423521_423728 (.out1(out_ui_bit_and_expr_FU_32_0_32_55_i0_fu_min_max_423521_423728),\n    .in1(out_ui_plus_expr_FU_32_0_32_64_i0_fu_min_max_423521_423727),\n    .in2(out_const_11));\n  ui_plus_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(31)) fu_min_max_423521_423729 (.out1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),\n    .in1(out_reg_0_reg_0),\n    .in2(out_const_2));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(2)) fu_min_max_423521_423730 (.out1(out_ui_bit_and_expr_FU_8_0_8_57_i0_fu_min_max_423521_423730),\n    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),\n    .in2(out_const_9));\n  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423732 (.out1(out_read_cond_FU_7_i0_fu_min_max_423521_423732),\n    .in1(out_ui_lt_expr_FU_32_0_32_63_i0_fu_min_max_423521_423832));\n  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423748 (.out1(out_read_cond_FU_14_i0_fu_min_max_423521_423748),\n    .in1(out_reg_6_reg_6));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(29),\n    .BITSIZE_in2(30),\n    .BITSIZE_out1(29)) fu_min_max_423521_423751 (.out1(out_ui_bit_and_expr_FU_32_0_32_56_i0_fu_min_max_423521_423751),\n    .in1(out_ui_rshift_expr_FU_32_0_32_71_i0_fu_min_max_423521_423917),\n    .in2(out_const_11));\n  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423758 (.out1(out_read_cond_FU_36_i0_fu_min_max_423521_423758),\n    .in1(out_reg_13_reg_13));\n  ui_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(32)) fu_min_max_423521_423765 (.out1(out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765),\n    .in1(out_reg_25_reg_25),\n    .in2(out_const_2));\n  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423767 (.out1(out_read_cond_FU_51_i0_fu_min_max_423521_423767),\n    .in1(out_reg_29_reg_29));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423788 (.out1(out_IUdata_converter_FU_30_i0_fu_min_max_423521_423788),\n    .in1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423791 (.out1(out_IUdata_converter_FU_31_i0_fu_min_max_423521_423791),\n    .in1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423794 (.out1(out_IUdata_converter_FU_32_i0_fu_min_max_423521_423794),\n    .in1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423797 (.out1(out_IUdata_converter_FU_33_i0_fu_min_max_423521_423797),\n    .in1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423800 (.out1(out_IUdata_converter_FU_34_i0_fu_min_max_423521_423800),\n    .in1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423803 (.out1(out_IUdata_converter_FU_35_i0_fu_min_max_423521_423803),\n    .in1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423806 (.out1(out_IUdata_converter_FU_47_i0_fu_min_max_423521_423806),\n    .in1(out_reg_31_reg_31));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423809 (.out1(out_IUdata_converter_FU_48_i0_fu_min_max_423521_423809),\n    .in1(out_reg_30_reg_30));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423812 (.out1(out_IUdata_converter_FU_49_i0_fu_min_max_423521_423812),\n    .in1(out_reg_31_reg_31));\n  IUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423815 (.out1(out_IUdata_converter_FU_50_i0_fu_min_max_423521_423815),\n    .in1(out_reg_30_reg_30));\n  ui_eq_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(1)) fu_min_max_423521_423824 (.out1(out_ui_eq_expr_FU_32_0_32_59_i0_fu_min_max_423521_423824),\n    .in1(in_port_Pd62),\n    .in2(out_const_0));\n  ui_lt_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(1)) fu_min_max_423521_423832 (.out1(out_ui_lt_expr_FU_32_0_32_63_i0_fu_min_max_423521_423832),\n    .in1(out_reg_0_reg_0),\n    .in2(out_const_9));\n  lut_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) fu_min_max_423521_423842 (.out1(out_lut_expr_FU_6_i0_fu_min_max_423521_423842),\n    .in1(out_const_2),\n    .in2(out_ui_extract_bit_expr_FU_4_i0_fu_min_max_423521_423964),\n    .in3(out_ui_extract_bit_expr_FU_5_i0_fu_min_max_423521_423968),\n    .in4(1'b0),\n    .in5(1'b0),\n    .in6(1'b0),\n    .in7(1'b0),\n    .in8(1'b0),\n    .in9(1'b0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423845 (.out1(out_UIdata_converter_FU_20_i0_fu_min_max_423521_423845),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423847 (.out1(out_UIdata_converter_FU_21_i0_fu_min_max_423521_423847),\n    .in1(out_reg_3_reg_3));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423850 (.out1(out_UIdata_converter_FU_22_i0_fu_min_max_423521_423850),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423852 (.out1(out_UIdata_converter_FU_23_i0_fu_min_max_423521_423852),\n    .in1(out_reg_2_reg_2));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423855 (.out1(out_UIdata_converter_FU_24_i0_fu_min_max_423521_423855),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423858 (.out1(out_UIdata_converter_FU_25_i0_fu_min_max_423521_423858),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423861 (.out1(out_UIdata_converter_FU_26_i0_fu_min_max_423521_423861),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423864 (.out1(out_UIdata_converter_FU_27_i0_fu_min_max_423521_423864),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423867 (.out1(out_UIdata_converter_FU_28_i0_fu_min_max_423521_423867),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423870 (.out1(out_UIdata_converter_FU_29_i0_fu_min_max_423521_423870),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  ui_eq_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(29),\n    .BITSIZE_out1(1)) fu_min_max_423521_423872 (.out1(out_ui_eq_expr_FU_32_32_32_60_i0_fu_min_max_423521_423872),\n    .in1(out_ui_rshift_expr_FU_32_0_32_71_i2_fu_min_max_423521_423936),\n    .in2(out_reg_7_reg_7));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423879 (.out1(out_UIdata_converter_FU_43_i0_fu_min_max_423521_423879),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423881 (.out1(out_UIdata_converter_FU_44_i0_fu_min_max_423521_423881),\n    .in1(out_reg_24_reg_24));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423884 (.out1(out_UIdata_converter_FU_45_i0_fu_min_max_423521_423884),\n    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));\n  UIdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_min_max_423521_423886 (.out1(out_UIdata_converter_FU_46_i0_fu_min_max_423521_423886),\n    .in1(out_reg_22_reg_22));\n  ui_eq_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(1)) fu_min_max_423521_423888 (.out1(out_ui_eq_expr_FU_32_32_32_60_i1_fu_min_max_423521_423888),\n    .in1(out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765),\n    .in2(out_reg_4_reg_4));\n  ui_rshift_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(29),\n    .PRECISION(32)) fu_min_max_423521_423917 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i0_fu_min_max_423521_423917),\n    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),\n    .in2(out_const_3));\n  ui_lshift_expr_FU #(.BITSIZE_in1(29),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(31),\n    .PRECISION(32)) fu_min_max_423521_423924 (.out1(out_ui_lshift_expr_FU_32_0_32_61_i0_fu_min_max_423521_423924),\n    .in1(out_ui_bit_and_expr_FU_32_0_32_56_i0_fu_min_max_423521_423751),\n    .in2(out_const_3));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(30),\n    .PRECISION(32)) fu_min_max_423521_423927 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i1_fu_min_max_423521_423927),\n    .in1(out_reg_5_reg_5),\n    .in2(out_const_3));\n  ui_plus_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(30)) fu_min_max_423521_423930 (.out1(out_ui_plus_expr_FU_32_0_32_66_i0_fu_min_max_423521_423930),\n    .in1(out_ui_rshift_expr_FU_32_0_32_71_i1_fu_min_max_423521_423927),\n    .in2(out_const_2));\n  ui_lshift_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_min_max_423521_423933 (.out1(out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933),\n    .in1(out_ui_plus_expr_FU_32_0_32_66_i0_fu_min_max_423521_423930),\n    .in2(out_const_3));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(30),\n    .PRECISION(32)) fu_min_max_423521_423936 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i2_fu_min_max_423521_423936),\n    .in1(out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933),\n    .in2(out_const_3));\n  ui_rshift_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(29),\n    .PRECISION(32)) fu_min_max_423521_423939 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i3_fu_min_max_423521_423939),\n    .in1(out_ui_lshift_expr_FU_32_0_32_61_i0_fu_min_max_423521_423924),\n    .in2(out_const_3));\n  ui_extract_bit_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(1)) fu_min_max_423521_423964 (.out1(out_ui_extract_bit_expr_FU_4_i0_fu_min_max_423521_423964),\n    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),\n    .in2(out_const_0));\n  ui_extract_bit_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(1)) fu_min_max_423521_423968 (.out1(out_ui_extract_bit_expr_FU_5_i0_fu_min_max_423521_423968),\n    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),\n    .in2(out_const_2));\n  register_STD #(.BITSIZE_in1(30),\n    .BITSIZE_out1(30)) reg_0 (.out1(out_reg_0_reg_0),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_bit_and_expr_FU_32_0_32_55_i0_fu_min_max_423521_423728),\n    .wenable(wrenable_reg_0));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_1 (.out1(out_reg_1_reg_1),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_64_reg_1_0_0_0),\n    .wenable(wrenable_reg_1));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_10 (.out1(out_reg_10_reg_10),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_70_i0_fu_min_max_423521_423652),\n    .wenable(wrenable_reg_10));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_11 (.out1(out_reg_11_reg_11),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_UIdata_converter_FU_21_i0_fu_min_max_423521_423847),\n    .wenable(wrenable_reg_11));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_12 (.out1(out_reg_12_reg_12),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_UIdata_converter_FU_23_i0_fu_min_max_423521_423852),\n    .wenable(wrenable_reg_12));\n  register_SE #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) reg_13 (.out1(out_reg_13_reg_13),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_eq_expr_FU_32_32_32_60_i0_fu_min_max_423521_423872),\n    .wenable(wrenable_reg_13));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_14 (.out1(out_reg_14_reg_14),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_min_expr_FU_32_32_32_54_i3_fu_min_max_423521_423655),\n    .wenable(wrenable_reg_14));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_15 (.out1(out_reg_15_reg_15),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_max_expr_FU_32_32_32_53_i3_fu_min_max_423521_423708),\n    .wenable(wrenable_reg_15));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_16 (.out1(out_reg_16_reg_16),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_UIdata_converter_FU_26_i0_fu_min_max_423521_423861),\n    .wenable(wrenable_reg_16));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_17 (.out1(out_reg_17_reg_17),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_UIdata_converter_FU_27_i0_fu_min_max_423521_423864),\n    .wenable(wrenable_reg_17));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_18 (.out1(out_reg_18_reg_18),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_min_expr_FU_32_32_32_54_i2_fu_min_max_423521_423644),\n    .wenable(wrenable_reg_18));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_19 (.out1(out_reg_19_reg_19),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_max_expr_FU_32_32_32_53_i2_fu_min_max_423521_423704),\n    .wenable(wrenable_reg_19));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_2 (.out1(out_reg_2_reg_2),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_75_reg_2_0_0_0),\n    .wenable(wrenable_reg_2));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_20 (.out1(out_reg_20_reg_20),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_76_reg_20_0_0_1),\n    .wenable(wrenable_reg_20));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_21 (.out1(out_reg_21_reg_21),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_77_reg_21_0_0_1),\n    .wenable(wrenable_reg_21));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_22 (.out1(out_reg_22_reg_22),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_78_reg_22_0_0_1),\n    .wenable(wrenable_reg_22));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_23 (.out1(out_reg_23_reg_23),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_79_reg_23_0_0_1),\n    .wenable(wrenable_reg_23));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_24 (.out1(out_reg_24_reg_24),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_80_reg_24_0_0_1),\n    .wenable(wrenable_reg_24));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_25 (.out1(out_reg_25_reg_25),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_81_reg_25_0_0_0),\n    .wenable(wrenable_reg_25));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_26 (.out1(out_reg_26_reg_26),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_70_i1_fu_min_max_423521_423678),\n    .wenable(wrenable_reg_26));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_27 (.out1(out_reg_27_reg_27),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_UIdata_converter_FU_44_i0_fu_min_max_423521_423881),\n    .wenable(wrenable_reg_27));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_28 (.out1(out_reg_28_reg_28),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_UIdata_converter_FU_46_i0_fu_min_max_423521_423886),\n    .wenable(wrenable_reg_28));\n  register_SE #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) reg_29 (.out1(out_reg_29_reg_29),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_eq_expr_FU_32_32_32_60_i1_fu_min_max_423521_423888),\n    .wenable(wrenable_reg_29));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_3 (.out1(out_reg_3_reg_3),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_86_reg_3_0_0_0),\n    .wenable(wrenable_reg_3));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_30 (.out1(out_reg_30_reg_30),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_min_expr_FU_32_32_32_54_i4_fu_min_max_423521_423667),\n    .wenable(wrenable_reg_30));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_31 (.out1(out_reg_31_reg_31),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_max_expr_FU_32_32_32_53_i4_fu_min_max_423521_423717),\n    .wenable(wrenable_reg_31));\n  register_SE #(.BITSIZE_in1(2),\n    .BITSIZE_out1(2)) reg_4 (.out1(out_reg_4_reg_4),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_bit_and_expr_FU_8_0_8_57_i0_fu_min_max_423521_423730),\n    .wenable(wrenable_reg_4));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_5 (.out1(out_reg_5_reg_5),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_90_reg_5_0_0_0),\n    .wenable(wrenable_reg_5));\n  register_SE #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) reg_6 (.out1(out_reg_6_reg_6),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_lut_expr_FU_6_i0_fu_min_max_423521_423842),\n    .wenable(wrenable_reg_6));\n  register_SE #(.BITSIZE_in1(29),\n    .BITSIZE_out1(29)) reg_7 (.out1(out_reg_7_reg_7),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_rshift_expr_FU_32_0_32_71_i3_fu_min_max_423521_423939),\n    .wenable(wrenable_reg_7));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_8 (.out1(out_reg_8_reg_8),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_67_i0_fu_min_max_423521_423624),\n    .wenable(wrenable_reg_8));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_9 (.out1(out_reg_9_reg_9),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_69_i0_fu_min_max_423521_423641),\n    .wenable(wrenable_reg_9));\n  // io-signal post fix\n  assign return_port = out_MUX_34_gimple_return_FU_3_i0_0_0_0;\n  assign Mout_oe_ram = sig_out_bus_mergerMout_oe_ram3_;\n  assign Mout_we_ram = sig_out_bus_mergerMout_we_ram4_;\n  assign Mout_addr_ram = sig_out_bus_mergerMout_addr_ram1_;\n  assign Mout_Wdata_ram = sig_out_bus_mergerMout_Wdata_ram0_;\n  assign Mout_data_ram_size = sig_out_bus_mergerMout_data_ram_size2_;\n  assign OUT_CONDITION_min_max_423521_423577 = out_read_cond_FU_2_i0_fu_min_max_423521_423577;\n  assign OUT_CONDITION_min_max_423521_423732 = out_read_cond_FU_7_i0_fu_min_max_423521_423732;\n  assign OUT_CONDITION_min_max_423521_423748 = out_read_cond_FU_14_i0_fu_min_max_423521_423748;\n  assign OUT_CONDITION_min_max_423521_423758 = out_read_cond_FU_36_i0_fu_min_max_423521_423758;\n  assign OUT_CONDITION_min_max_423521_423767 = out_read_cond_FU_51_i0_fu_min_max_423521_423767;\n\nendmodule\n\n// FSM based controller description for min_max\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule controller_min_max(done_port,\n  fuselector_BMEMORY_CTRL_52_i0_LOAD,\n  fuselector_BMEMORY_CTRL_52_i0_STORE,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2,\n  selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0,\n  selector_MUX_34_gimple_return_FU_3_i0_0_0_0,\n  selector_MUX_64_reg_1_0_0_0,\n  selector_MUX_75_reg_2_0_0_0,\n  selector_MUX_76_reg_20_0_0_0,\n  selector_MUX_76_reg_20_0_0_1,\n  selector_MUX_77_reg_21_0_0_0,\n  selector_MUX_77_reg_21_0_0_1,\n  selector_MUX_78_reg_22_0_0_0,\n  selector_MUX_78_reg_22_0_0_1,\n  selector_MUX_79_reg_23_0_0_0,\n  selector_MUX_79_reg_23_0_0_1,\n  selector_MUX_80_reg_24_0_0_0,\n  selector_MUX_80_reg_24_0_0_1,\n  selector_MUX_81_reg_25_0_0_0,\n  selector_MUX_86_reg_3_0_0_0,\n  selector_MUX_90_reg_5_0_0_0,\n  wrenable_reg_0,\n  wrenable_reg_1,\n  wrenable_reg_10,\n  wrenable_reg_11,\n  wrenable_reg_12,\n  wrenable_reg_13,\n  wrenable_reg_14,\n  wrenable_reg_15,\n  wrenable_reg_16,\n  wrenable_reg_17,\n  wrenable_reg_18,\n  wrenable_reg_19,\n  wrenable_reg_2,\n  wrenable_reg_20,\n  wrenable_reg_21,\n  wrenable_reg_22,\n  wrenable_reg_23,\n  wrenable_reg_24,\n  wrenable_reg_25,\n  wrenable_reg_26,\n  wrenable_reg_27,\n  wrenable_reg_28,\n  wrenable_reg_29,\n  wrenable_reg_3,\n  wrenable_reg_30,\n  wrenable_reg_31,\n  wrenable_reg_4,\n  wrenable_reg_5,\n  wrenable_reg_6,\n  wrenable_reg_7,\n  wrenable_reg_8,\n  wrenable_reg_9,\n  OUT_CONDITION_min_max_423521_423577,\n  OUT_CONDITION_min_max_423521_423732,\n  OUT_CONDITION_min_max_423521_423748,\n  OUT_CONDITION_min_max_423521_423758,\n  OUT_CONDITION_min_max_423521_423767,\n  clock,\n  reset,\n  start_port);\n  // IN\n  input OUT_CONDITION_min_max_423521_423577;\n  input OUT_CONDITION_min_max_423521_423732;\n  input OUT_CONDITION_min_max_423521_423748;\n  input OUT_CONDITION_min_max_423521_423758;\n  input OUT_CONDITION_min_max_423521_423767;\n  input clock;\n  input reset;\n  input start_port;\n  // OUT\n  output done_port;\n  output fuselector_BMEMORY_CTRL_52_i0_LOAD;\n  output fuselector_BMEMORY_CTRL_52_i0_STORE;\n  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;\n  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;\n  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;\n  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;\n  output selector_MUX_34_gimple_return_FU_3_i0_0_0_0;\n  output selector_MUX_64_reg_1_0_0_0;\n  output selector_MUX_75_reg_2_0_0_0;\n  output selector_MUX_76_reg_20_0_0_0;\n  output selector_MUX_76_reg_20_0_0_1;\n  output selector_MUX_77_reg_21_0_0_0;\n  output selector_MUX_77_reg_21_0_0_1;\n  output selector_MUX_78_reg_22_0_0_0;\n  output selector_MUX_78_reg_22_0_0_1;\n  output selector_MUX_79_reg_23_0_0_0;\n  output selector_MUX_79_reg_23_0_0_1;\n  output selector_MUX_80_reg_24_0_0_0;\n  output selector_MUX_80_reg_24_0_0_1;\n  output selector_MUX_81_reg_25_0_0_0;\n  output selector_MUX_86_reg_3_0_0_0;\n  output selector_MUX_90_reg_5_0_0_0;\n  output wrenable_reg_0;\n  output wrenable_reg_1;\n  output wrenable_reg_10;\n  output wrenable_reg_11;\n  output wrenable_reg_12;\n  output wrenable_reg_13;\n  output wrenable_reg_14;\n  output wrenable_reg_15;\n  output wrenable_reg_16;\n  output wrenable_reg_17;\n  output wrenable_reg_18;\n  output wrenable_reg_19;\n  output wrenable_reg_2;\n  output wrenable_reg_20;\n  output wrenable_reg_21;\n  output wrenable_reg_22;\n  output wrenable_reg_23;\n  output wrenable_reg_24;\n  output wrenable_reg_25;\n  output wrenable_reg_26;\n  output wrenable_reg_27;\n  output wrenable_reg_28;\n  output wrenable_reg_29;\n  output wrenable_reg_3;\n  output wrenable_reg_30;\n  output wrenable_reg_31;\n  output wrenable_reg_4;\n  output wrenable_reg_5;\n  output wrenable_reg_6;\n  output wrenable_reg_7;\n  output wrenable_reg_8;\n  output wrenable_reg_9;\n  parameter [3:0] S_0 = 4'd0,\n    S_12 = 4'd12,\n    S_1 = 4'd1,\n    S_3 = 4'd3,\n    S_4 = 4'd4,\n    S_5 = 4'd5,\n    S_6 = 4'd6,\n    S_7 = 4'd7,\n    S_2 = 4'd2,\n    S_9 = 4'd9,\n    S_10 = 4'd10,\n    S_11 = 4'd11,\n    S_8 = 4'd8;\n  reg [3:0] _present_state=S_0, _next_state;\n  reg done_port;\n  reg fuselector_BMEMORY_CTRL_52_i0_LOAD;\n  reg fuselector_BMEMORY_CTRL_52_i0_STORE;\n  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;\n  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;\n  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;\n  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;\n  reg selector_MUX_34_gimple_return_FU_3_i0_0_0_0;\n  reg selector_MUX_64_reg_1_0_0_0;\n  reg selector_MUX_75_reg_2_0_0_0;\n  reg selector_MUX_76_reg_20_0_0_0;\n  reg selector_MUX_76_reg_20_0_0_1;\n  reg selector_MUX_77_reg_21_0_0_0;\n  reg selector_MUX_77_reg_21_0_0_1;\n  reg selector_MUX_78_reg_22_0_0_0;\n  reg selector_MUX_78_reg_22_0_0_1;\n  reg selector_MUX_79_reg_23_0_0_0;\n  reg selector_MUX_79_reg_23_0_0_1;\n  reg selector_MUX_80_reg_24_0_0_0;\n  reg selector_MUX_80_reg_24_0_0_1;\n  reg selector_MUX_81_reg_25_0_0_0;\n  reg selector_MUX_86_reg_3_0_0_0;\n  reg selector_MUX_90_reg_5_0_0_0;\n  reg wrenable_reg_0;\n  reg wrenable_reg_1;\n  reg wrenable_reg_10;\n  reg wrenable_reg_11;\n  reg wrenable_reg_12;\n  reg wrenable_reg_13;\n  reg wrenable_reg_14;\n  reg wrenable_reg_15;\n  reg wrenable_reg_16;\n  reg wrenable_reg_17;\n  reg wrenable_reg_18;\n  reg wrenable_reg_19;\n  reg wrenable_reg_2;\n  reg wrenable_reg_20;\n  reg wrenable_reg_21;\n  reg wrenable_reg_22;\n  reg wrenable_reg_23;\n  reg wrenable_reg_24;\n  reg wrenable_reg_25;\n  reg wrenable_reg_26;\n  reg wrenable_reg_27;\n  reg wrenable_reg_28;\n  reg wrenable_reg_29;\n  reg wrenable_reg_3;\n  reg wrenable_reg_30;\n  reg wrenable_reg_31;\n  reg wrenable_reg_4;\n  reg wrenable_reg_5;\n  reg wrenable_reg_6;\n  reg wrenable_reg_7;\n  reg wrenable_reg_8;\n  reg wrenable_reg_9;\n  \n  always @(posedge clock)\n    if (reset == 1'b0) _present_state <= S_0;\n    else _present_state <= _next_state;\n  \n  always @(*)\n  begin\n    done_port = 1'b0;\n    fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b0;\n    fuselector_BMEMORY_CTRL_52_i0_STORE = 1'b0;\n    selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0 = 1'b0;\n    selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1 = 1'b0;\n    selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2 = 1'b0;\n    selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0 = 1'b0;\n    selector_MUX_34_gimple_return_FU_3_i0_0_0_0 = 1'b0;\n    selector_MUX_64_reg_1_0_0_0 = 1'b0;\n    selector_MUX_75_reg_2_0_0_0 = 1'b0;\n    selector_MUX_76_reg_20_0_0_0 = 1'b0;\n    selector_MUX_76_reg_20_0_0_1 = 1'b0;\n    selector_MUX_77_reg_21_0_0_0 = 1'b0;\n    selector_MUX_77_reg_21_0_0_1 = 1'b0;\n    selector_MUX_78_reg_22_0_0_0 = 1'b0;\n    selector_MUX_78_reg_22_0_0_1 = 1'b0;\n    selector_MUX_79_reg_23_0_0_0 = 1'b0;\n    selector_MUX_79_reg_23_0_0_1 = 1'b0;\n    selector_MUX_80_reg_24_0_0_0 = 1'b0;\n    selector_MUX_80_reg_24_0_0_1 = 1'b0;\n    selector_MUX_81_reg_25_0_0_0 = 1'b0;\n    selector_MUX_86_reg_3_0_0_0 = 1'b0;\n    selector_MUX_90_reg_5_0_0_0 = 1'b0;\n    wrenable_reg_0 = 1'b0;\n    wrenable_reg_1 = 1'b0;\n    wrenable_reg_10 = 1'b0;\n    wrenable_reg_11 = 1'b0;\n    wrenable_reg_12 = 1'b0;\n    wrenable_reg_13 = 1'b0;\n    wrenable_reg_14 = 1'b0;\n    wrenable_reg_15 = 1'b0;\n    wrenable_reg_16 = 1'b0;\n    wrenable_reg_17 = 1'b0;\n    wrenable_reg_18 = 1'b0;\n    wrenable_reg_19 = 1'b0;\n    wrenable_reg_2 = 1'b0;\n    wrenable_reg_20 = 1'b0;\n    wrenable_reg_21 = 1'b0;\n    wrenable_reg_22 = 1'b0;\n    wrenable_reg_23 = 1'b0;\n    wrenable_reg_24 = 1'b0;\n    wrenable_reg_25 = 1'b0;\n    wrenable_reg_26 = 1'b0;\n    wrenable_reg_27 = 1'b0;\n    wrenable_reg_28 = 1'b0;\n    wrenable_reg_29 = 1'b0;\n    wrenable_reg_3 = 1'b0;\n    wrenable_reg_30 = 1'b0;\n    wrenable_reg_31 = 1'b0;\n    wrenable_reg_4 = 1'b0;\n    wrenable_reg_5 = 1'b0;\n    wrenable_reg_6 = 1'b0;\n    wrenable_reg_7 = 1'b0;\n    wrenable_reg_8 = 1'b0;\n    wrenable_reg_9 = 1'b0;\n    case (_present_state)\n      S_0 :\n        if(start_port == 1'b1)\n        begin\n          wrenable_reg_0 = 1'b1;\n          if (OUT_CONDITION_min_max_423521_423577 == 1'b0)\n            begin\n              _next_state = S_1;\n            end\n          else\n            begin\n              _next_state = S_12;\n              done_port = 1'b1;\n              wrenable_reg_0 = 1'b0;\n            end\n        end\n        else\n        begin\n          _next_state = S_0;\n        end\n      S_12 :\n        begin\n          selector_MUX_34_gimple_return_FU_3_i0_0_0_0 = 1'b1;\n          _next_state = S_0;\n        end\n      S_1 :\n        begin\n          selector_MUX_64_reg_1_0_0_0 = 1'b1;\n          selector_MUX_76_reg_20_0_0_1 = 1'b1;\n          selector_MUX_77_reg_21_0_0_1 = 1'b1;\n          selector_MUX_78_reg_22_0_0_1 = 1'b1;\n          selector_MUX_79_reg_23_0_0_1 = 1'b1;\n          selector_MUX_80_reg_24_0_0_0 = 1'b1;\n          selector_MUX_86_reg_3_0_0_0 = 1'b1;\n          wrenable_reg_1 = 1'b1;\n          wrenable_reg_2 = 1'b1;\n          wrenable_reg_20 = 1'b1;\n          wrenable_reg_21 = 1'b1;\n          wrenable_reg_22 = 1'b1;\n          wrenable_reg_23 = 1'b1;\n          wrenable_reg_24 = 1'b1;\n          wrenable_reg_3 = 1'b1;\n          wrenable_reg_4 = 1'b1;\n          wrenable_reg_5 = 1'b1;\n          wrenable_reg_6 = 1'b1;\n          wrenable_reg_7 = 1'b1;\n          if (OUT_CONDITION_min_max_423521_423732 == 1'b1)\n            begin\n              _next_state = S_2;\n              selector_MUX_64_reg_1_0_0_0 = 1'b0;\n              selector_MUX_86_reg_3_0_0_0 = 1'b0;\n              wrenable_reg_1 = 1'b0;\n              wrenable_reg_2 = 1'b0;\n              wrenable_reg_3 = 1'b0;\n              wrenable_reg_5 = 1'b0;\n              wrenable_reg_7 = 1'b0;\n            end\n          else\n            begin\n              _next_state = S_3;\n              selector_MUX_76_reg_20_0_0_1 = 1'b0;\n              selector_MUX_77_reg_21_0_0_1 = 1'b0;\n              selector_MUX_78_reg_22_0_0_1 = 1'b0;\n              selector_MUX_79_reg_23_0_0_1 = 1'b0;\n              selector_MUX_80_reg_24_0_0_0 = 1'b0;\n              wrenable_reg_20 = 1'b0;\n              wrenable_reg_21 = 1'b0;\n              wrenable_reg_22 = 1'b0;\n              wrenable_reg_23 = 1'b0;\n              wrenable_reg_24 = 1'b0;\n            end\n        end\n      S_3 :\n        begin\n          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;\n          selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2 = 1'b1;\n          selector_MUX_90_reg_5_0_0_0 = 1'b1;\n          wrenable_reg_1 = 1'b1;\n          wrenable_reg_10 = 1'b1;\n          wrenable_reg_11 = 1'b1;\n          wrenable_reg_12 = 1'b1;\n          wrenable_reg_13 = 1'b1;\n          wrenable_reg_5 = 1'b1;\n          wrenable_reg_8 = 1'b1;\n          wrenable_reg_9 = 1'b1;\n          _next_state = S_4;\n        end\n      S_4 :\n        begin\n          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;\n          selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0 = 1'b1;\n          wrenable_reg_14 = 1'b1;\n          wrenable_reg_15 = 1'b1;\n          _next_state = S_5;\n        end\n      S_5 :\n        begin\n          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;\n          selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0 = 1'b1;\n          wrenable_reg_16 = 1'b1;\n          wrenable_reg_17 = 1'b1;\n          _next_state = S_6;\n        end\n      S_6 :\n        begin\n          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;\n          wrenable_reg_18 = 1'b1;\n          wrenable_reg_19 = 1'b1;\n          _next_state = S_7;\n        end\n      S_7 :\n        begin\n          selector_MUX_75_reg_2_0_0_0 = 1'b1;\n          selector_MUX_76_reg_20_0_0_0 = 1'b1;\n          selector_MUX_78_reg_22_0_0_0 = 1'b1;\n          selector_MUX_79_reg_23_0_0_0 = 1'b1;\n          wrenable_reg_2 = 1'b1;\n          wrenable_reg_20 = 1'b1;\n          wrenable_reg_21 = 1'b1;\n          wrenable_reg_22 = 1'b1;\n          wrenable_reg_23 = 1'b1;\n          wrenable_reg_24 = 1'b1;\n          wrenable_reg_3 = 1'b1;\n          if (OUT_CONDITION_min_max_423521_423758 == 1'b1)\n            begin\n              _next_state = S_2;\n              selector_MUX_75_reg_2_0_0_0 = 1'b0;\n              wrenable_reg_2 = 1'b0;\n              wrenable_reg_3 = 1'b0;\n            end\n          else\n            begin\n              _next_state = S_3;\n              selector_MUX_76_reg_20_0_0_0 = 1'b0;\n              selector_MUX_78_reg_22_0_0_0 = 1'b0;\n              selector_MUX_79_reg_23_0_0_0 = 1'b0;\n              wrenable_reg_20 = 1'b0;\n              wrenable_reg_21 = 1'b0;\n              wrenable_reg_22 = 1'b0;\n              wrenable_reg_23 = 1'b0;\n              wrenable_reg_24 = 1'b0;\n            end\n        end\n      S_2 :\n        begin\n          wrenable_reg_25 = 1'b1;\n          if (OUT_CONDITION_min_max_423521_423748 == 1'b1)\n            begin\n              _next_state = S_8;\n              done_port = 1'b1;\n              wrenable_reg_25 = 1'b0;\n            end\n          else\n            begin\n              _next_state = S_9;\n            end\n        end\n      S_9 :\n        begin\n          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;\n          selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1 = 1'b1;\n          selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0 = 1'b1;\n          selector_MUX_81_reg_25_0_0_0 = 1'b1;\n          wrenable_reg_25 = 1'b1;\n          wrenable_reg_26 = 1'b1;\n          wrenable_reg_27 = 1'b1;\n          wrenable_reg_28 = 1'b1;\n          wrenable_reg_29 = 1'b1;\n          _next_state = S_10;\n        end\n      S_10 :\n        begin\n          wrenable_reg_30 = 1'b1;\n          wrenable_reg_31 = 1'b1;\n          _next_state = S_11;\n        end\n      S_11 :\n        begin\n          selector_MUX_77_reg_21_0_0_0 = 1'b1;\n          selector_MUX_80_reg_24_0_0_1 = 1'b1;\n          wrenable_reg_20 = 1'b1;\n          wrenable_reg_21 = 1'b1;\n          wrenable_reg_22 = 1'b1;\n          wrenable_reg_23 = 1'b1;\n          wrenable_reg_24 = 1'b1;\n          if (OUT_CONDITION_min_max_423521_423767 == 1'b1)\n            begin\n              _next_state = S_8;\n              done_port = 1'b1;\n              selector_MUX_77_reg_21_0_0_0 = 1'b0;\n              selector_MUX_80_reg_24_0_0_1 = 1'b0;\n              wrenable_reg_21 = 1'b0;\n              wrenable_reg_22 = 1'b0;\n              wrenable_reg_24 = 1'b0;\n            end\n          else\n            begin\n              _next_state = S_9;\n              wrenable_reg_20 = 1'b0;\n              wrenable_reg_23 = 1'b0;\n            end\n        end\n      S_8 :\n        begin\n          _next_state = S_0;\n        end\n      default :\n        begin\n          _next_state = S_0;\n        end\n    endcase\n  end\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Marco Lattuada <marco.lattuada@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule flipflop_AR(clock,\n  reset,\n  in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input in1;\n  // OUT\n  output out1;\n  \n  reg reg_out1 =0;\n  assign out1 = reg_out1;\n  always @(posedge clock )\n    if (reset == 1'b0)\n      reg_out1 <= {BITSIZE_out1{1'b0}};\n    else\n      reg_out1 <= in1;\nendmodule\n\n// Top component for min_max\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule _min_max(clock,\n  reset,\n  start_port,\n  done_port,\n  Pd61,\n  Pd62,\n  return_port,\n  M_Rdata_ram,\n  M_DataRdy,\n  Min_oe_ram,\n  Min_we_ram,\n  Min_addr_ram,\n  Min_Wdata_ram,\n  Min_data_ram_size,\n  Mout_oe_ram,\n  Mout_we_ram,\n  Mout_addr_ram,\n  Mout_Wdata_ram,\n  Mout_data_ram_size);\n  // IN\n  input clock;\n  input reset;\n  input start_port;\n  input [31:0] Pd61;\n  input [31:0] Pd62;\n  input [31:0] M_Rdata_ram;\n  input M_DataRdy;\n  input Min_oe_ram;\n  input Min_we_ram;\n  input [31:0] Min_addr_ram;\n  input [31:0] Min_Wdata_ram;\n  input [5:0] Min_data_ram_size;\n  // OUT\n  output done_port;\n  output [63:0] return_port;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [31:0] Mout_addr_ram;\n  output [31:0] Mout_Wdata_ram;\n  output [5:0] Mout_data_ram_size;\n  // Component and signal declarations\n  wire OUT_CONDITION_min_max_423521_423577;\n  wire OUT_CONDITION_min_max_423521_423732;\n  wire OUT_CONDITION_min_max_423521_423748;\n  wire OUT_CONDITION_min_max_423521_423758;\n  wire OUT_CONDITION_min_max_423521_423767;\n  wire done_delayed_REG_signal_in;\n  wire done_delayed_REG_signal_out;\n  wire fuselector_BMEMORY_CTRL_52_i0_LOAD;\n  wire fuselector_BMEMORY_CTRL_52_i0_STORE;\n  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;\n  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;\n  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;\n  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;\n  wire selector_MUX_34_gimple_return_FU_3_i0_0_0_0;\n  wire selector_MUX_64_reg_1_0_0_0;\n  wire selector_MUX_75_reg_2_0_0_0;\n  wire selector_MUX_76_reg_20_0_0_0;\n  wire selector_MUX_76_reg_20_0_0_1;\n  wire selector_MUX_77_reg_21_0_0_0;\n  wire selector_MUX_77_reg_21_0_0_1;\n  wire selector_MUX_78_reg_22_0_0_0;\n  wire selector_MUX_78_reg_22_0_0_1;\n  wire selector_MUX_79_reg_23_0_0_0;\n  wire selector_MUX_79_reg_23_0_0_1;\n  wire selector_MUX_80_reg_24_0_0_0;\n  wire selector_MUX_80_reg_24_0_0_1;\n  wire selector_MUX_81_reg_25_0_0_0;\n  wire selector_MUX_86_reg_3_0_0_0;\n  wire selector_MUX_90_reg_5_0_0_0;\n  wire wrenable_reg_0;\n  wire wrenable_reg_1;\n  wire wrenable_reg_10;\n  wire wrenable_reg_11;\n  wire wrenable_reg_12;\n  wire wrenable_reg_13;\n  wire wrenable_reg_14;\n  wire wrenable_reg_15;\n  wire wrenable_reg_16;\n  wire wrenable_reg_17;\n  wire wrenable_reg_18;\n  wire wrenable_reg_19;\n  wire wrenable_reg_2;\n  wire wrenable_reg_20;\n  wire wrenable_reg_21;\n  wire wrenable_reg_22;\n  wire wrenable_reg_23;\n  wire wrenable_reg_24;\n  wire wrenable_reg_25;\n  wire wrenable_reg_26;\n  wire wrenable_reg_27;\n  wire wrenable_reg_28;\n  wire wrenable_reg_29;\n  wire wrenable_reg_3;\n  wire wrenable_reg_30;\n  wire wrenable_reg_31;\n  wire wrenable_reg_4;\n  wire wrenable_reg_5;\n  wire wrenable_reg_6;\n  wire wrenable_reg_7;\n  wire wrenable_reg_8;\n  wire wrenable_reg_9;\n  \n  controller_min_max Controller_i (.done_port(done_delayed_REG_signal_in),\n    .fuselector_BMEMORY_CTRL_52_i0_LOAD(fuselector_BMEMORY_CTRL_52_i0_LOAD),\n    .fuselector_BMEMORY_CTRL_52_i0_STORE(fuselector_BMEMORY_CTRL_52_i0_STORE),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),\n    .selector_MUX_34_gimple_return_FU_3_i0_0_0_0(selector_MUX_34_gimple_return_FU_3_i0_0_0_0),\n    .selector_MUX_64_reg_1_0_0_0(selector_MUX_64_reg_1_0_0_0),\n    .selector_MUX_75_reg_2_0_0_0(selector_MUX_75_reg_2_0_0_0),\n    .selector_MUX_76_reg_20_0_0_0(selector_MUX_76_reg_20_0_0_0),\n    .selector_MUX_76_reg_20_0_0_1(selector_MUX_76_reg_20_0_0_1),\n    .selector_MUX_77_reg_21_0_0_0(selector_MUX_77_reg_21_0_0_0),\n    .selector_MUX_77_reg_21_0_0_1(selector_MUX_77_reg_21_0_0_1),\n    .selector_MUX_78_reg_22_0_0_0(selector_MUX_78_reg_22_0_0_0),\n    .selector_MUX_78_reg_22_0_0_1(selector_MUX_78_reg_22_0_0_1),\n    .selector_MUX_79_reg_23_0_0_0(selector_MUX_79_reg_23_0_0_0),\n    .selector_MUX_79_reg_23_0_0_1(selector_MUX_79_reg_23_0_0_1),\n    .selector_MUX_80_reg_24_0_0_0(selector_MUX_80_reg_24_0_0_0),\n    .selector_MUX_80_reg_24_0_0_1(selector_MUX_80_reg_24_0_0_1),\n    .selector_MUX_81_reg_25_0_0_0(selector_MUX_81_reg_25_0_0_0),\n    .selector_MUX_86_reg_3_0_0_0(selector_MUX_86_reg_3_0_0_0),\n    .selector_MUX_90_reg_5_0_0_0(selector_MUX_90_reg_5_0_0_0),\n    .wrenable_reg_0(wrenable_reg_0),\n    .wrenable_reg_1(wrenable_reg_1),\n    .wrenable_reg_10(wrenable_reg_10),\n    .wrenable_reg_11(wrenable_reg_11),\n    .wrenable_reg_12(wrenable_reg_12),\n    .wrenable_reg_13(wrenable_reg_13),\n    .wrenable_reg_14(wrenable_reg_14),\n    .wrenable_reg_15(wrenable_reg_15),\n    .wrenable_reg_16(wrenable_reg_16),\n    .wrenable_reg_17(wrenable_reg_17),\n    .wrenable_reg_18(wrenable_reg_18),\n    .wrenable_reg_19(wrenable_reg_19),\n    .wrenable_reg_2(wrenable_reg_2),\n    .wrenable_reg_20(wrenable_reg_20),\n    .wrenable_reg_21(wrenable_reg_21),\n    .wrenable_reg_22(wrenable_reg_22),\n    .wrenable_reg_23(wrenable_reg_23),\n    .wrenable_reg_24(wrenable_reg_24),\n    .wrenable_reg_25(wrenable_reg_25),\n    .wrenable_reg_26(wrenable_reg_26),\n    .wrenable_reg_27(wrenable_reg_27),\n    .wrenable_reg_28(wrenable_reg_28),\n    .wrenable_reg_29(wrenable_reg_29),\n    .wrenable_reg_3(wrenable_reg_3),\n    .wrenable_reg_30(wrenable_reg_30),\n    .wrenable_reg_31(wrenable_reg_31),\n    .wrenable_reg_4(wrenable_reg_4),\n    .wrenable_reg_5(wrenable_reg_5),\n    .wrenable_reg_6(wrenable_reg_6),\n    .wrenable_reg_7(wrenable_reg_7),\n    .wrenable_reg_8(wrenable_reg_8),\n    .wrenable_reg_9(wrenable_reg_9),\n    .OUT_CONDITION_min_max_423521_423577(OUT_CONDITION_min_max_423521_423577),\n    .OUT_CONDITION_min_max_423521_423732(OUT_CONDITION_min_max_423521_423732),\n    .OUT_CONDITION_min_max_423521_423748(OUT_CONDITION_min_max_423521_423748),\n    .OUT_CONDITION_min_max_423521_423758(OUT_CONDITION_min_max_423521_423758),\n    .OUT_CONDITION_min_max_423521_423767(OUT_CONDITION_min_max_423521_423767),\n    .clock(clock),\n    .reset(reset),\n    .start_port(start_port));\n  datapath_min_max Datapath_i (.return_port(return_port),\n    .Mout_oe_ram(Mout_oe_ram),\n    .Mout_we_ram(Mout_we_ram),\n    .Mout_addr_ram(Mout_addr_ram),\n    .Mout_Wdata_ram(Mout_Wdata_ram),\n    .Mout_data_ram_size(Mout_data_ram_size),\n    .OUT_CONDITION_min_max_423521_423577(OUT_CONDITION_min_max_423521_423577),\n    .OUT_CONDITION_min_max_423521_423732(OUT_CONDITION_min_max_423521_423732),\n    .OUT_CONDITION_min_max_423521_423748(OUT_CONDITION_min_max_423521_423748),\n    .OUT_CONDITION_min_max_423521_423758(OUT_CONDITION_min_max_423521_423758),\n    .OUT_CONDITION_min_max_423521_423767(OUT_CONDITION_min_max_423521_423767),\n    .clock(clock),\n    .reset(reset),\n    .in_port_Pd61(Pd61),\n    .in_port_Pd62(Pd62),\n    .M_Rdata_ram(M_Rdata_ram),\n    .M_DataRdy(M_DataRdy),\n    .Min_oe_ram(Min_oe_ram),\n    .Min_we_ram(Min_we_ram),\n    .Min_addr_ram(Min_addr_ram),\n    .Min_Wdata_ram(Min_Wdata_ram),\n    .Min_data_ram_size(Min_data_ram_size),\n    .fuselector_BMEMORY_CTRL_52_i0_LOAD(fuselector_BMEMORY_CTRL_52_i0_LOAD),\n    .fuselector_BMEMORY_CTRL_52_i0_STORE(fuselector_BMEMORY_CTRL_52_i0_STORE),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),\n    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),\n    .selector_MUX_34_gimple_return_FU_3_i0_0_0_0(selector_MUX_34_gimple_return_FU_3_i0_0_0_0),\n    .selector_MUX_64_reg_1_0_0_0(selector_MUX_64_reg_1_0_0_0),\n    .selector_MUX_75_reg_2_0_0_0(selector_MUX_75_reg_2_0_0_0),\n    .selector_MUX_76_reg_20_0_0_0(selector_MUX_76_reg_20_0_0_0),\n    .selector_MUX_76_reg_20_0_0_1(selector_MUX_76_reg_20_0_0_1),\n    .selector_MUX_77_reg_21_0_0_0(selector_MUX_77_reg_21_0_0_0),\n    .selector_MUX_77_reg_21_0_0_1(selector_MUX_77_reg_21_0_0_1),\n    .selector_MUX_78_reg_22_0_0_0(selector_MUX_78_reg_22_0_0_0),\n    .selector_MUX_78_reg_22_0_0_1(selector_MUX_78_reg_22_0_0_1),\n    .selector_MUX_79_reg_23_0_0_0(selector_MUX_79_reg_23_0_0_0),\n    .selector_MUX_79_reg_23_0_0_1(selector_MUX_79_reg_23_0_0_1),\n    .selector_MUX_80_reg_24_0_0_0(selector_MUX_80_reg_24_0_0_0),\n    .selector_MUX_80_reg_24_0_0_1(selector_MUX_80_reg_24_0_0_1),\n    .selector_MUX_81_reg_25_0_0_0(selector_MUX_81_reg_25_0_0_0),\n    .selector_MUX_86_reg_3_0_0_0(selector_MUX_86_reg_3_0_0_0),\n    .selector_MUX_90_reg_5_0_0_0(selector_MUX_90_reg_5_0_0_0),\n    .wrenable_reg_0(wrenable_reg_0),\n    .wrenable_reg_1(wrenable_reg_1),\n    .wrenable_reg_10(wrenable_reg_10),\n    .wrenable_reg_11(wrenable_reg_11),\n    .wrenable_reg_12(wrenable_reg_12),\n    .wrenable_reg_13(wrenable_reg_13),\n    .wrenable_reg_14(wrenable_reg_14),\n    .wrenable_reg_15(wrenable_reg_15),\n    .wrenable_reg_16(wrenable_reg_16),\n    .wrenable_reg_17(wrenable_reg_17),\n    .wrenable_reg_18(wrenable_reg_18),\n    .wrenable_reg_19(wrenable_reg_19),\n    .wrenable_reg_2(wrenable_reg_2),\n    .wrenable_reg_20(wrenable_reg_20),\n    .wrenable_reg_21(wrenable_reg_21),\n    .wrenable_reg_22(wrenable_reg_22),\n    .wrenable_reg_23(wrenable_reg_23),\n    .wrenable_reg_24(wrenable_reg_24),\n    .wrenable_reg_25(wrenable_reg_25),\n    .wrenable_reg_26(wrenable_reg_26),\n    .wrenable_reg_27(wrenable_reg_27),\n    .wrenable_reg_28(wrenable_reg_28),\n    .wrenable_reg_29(wrenable_reg_29),\n    .wrenable_reg_3(wrenable_reg_3),\n    .wrenable_reg_30(wrenable_reg_30),\n    .wrenable_reg_31(wrenable_reg_31),\n    .wrenable_reg_4(wrenable_reg_4),\n    .wrenable_reg_5(wrenable_reg_5),\n    .wrenable_reg_6(wrenable_reg_6),\n    .wrenable_reg_7(wrenable_reg_7),\n    .wrenable_reg_8(wrenable_reg_8),\n    .wrenable_reg_9(wrenable_reg_9));\n  flipflop_AR #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) done_delayed_REG (.out1(done_delayed_REG_signal_out),\n    .clock(clock),\n    .reset(reset),\n    .in1(done_delayed_REG_signal_in));\n  // io-signal post fix\n  assign done_port = done_delayed_REG_signal_out;\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_view_convert_expr_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1;\nendmodule\n\n// Minimal interface for function: min_max\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule min_max(clk,\n  reset,\n  start_port,\n  Pd61,\n  Pd62,\n  M_Rdata_ram,\n  M_DataRdy,\n  done_port,\n  return_port,\n  Mout_oe_ram,\n  Mout_we_ram,\n  Mout_addr_ram,\n  Mout_Wdata_ram,\n  Mout_data_ram_size);\n  // IN\n  input clk;\n  input reset;\n  input start_port;\n  input [31:0] Pd61;\n  input [31:0] Pd62;\n  input [31:0] M_Rdata_ram;\n  input M_DataRdy;\n  // OUT\n  output done_port;\n  output [63:0] return_port;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [31:0] Mout_addr_ram;\n  output [31:0] Mout_Wdata_ram;\n  output [5:0] Mout_data_ram_size;\n  // Component and signal declarations\n  wire [63:0] out_return_port_ui_view_convert_expr_FU;\n  \n  _min_max _min_max_i0 (.done_port(done_port),\n    .return_port(out_return_port_ui_view_convert_expr_FU),\n    .Mout_oe_ram(Mout_oe_ram),\n    .Mout_we_ram(Mout_we_ram),\n    .Mout_addr_ram(Mout_addr_ram),\n    .Mout_Wdata_ram(Mout_Wdata_ram),\n    .Mout_data_ram_size(Mout_data_ram_size),\n    .clock(clk),\n    .reset(reset),\n    .start_port(start_port),\n    .Pd61(Pd61),\n    .Pd62(Pd62),\n    .M_Rdata_ram(M_Rdata_ram),\n    .M_DataRdy(M_DataRdy),\n    .Min_oe_ram(1'b0),\n    .Min_we_ram(1'b0),\n    .Min_addr_ram(32'b00000000000000000000000000000000),\n    .Min_Wdata_ram(32'b00000000000000000000000000000000),\n    .Min_data_ram_size(6'b000000));\n  ui_view_convert_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_out1(64)) return_port_ui_view_convert_expr_FU (.out1(return_port),\n    .in1(out_return_port_ui_view_convert_expr_FU));\n\nendmodule\n\n\n"
                .into(),
        })
    }
}


#[allow(dead_code)]
const VERILOG: &str = r#"// 
// Politecnico di Milano
// Code created using PandA - Version: PandA 2023.2 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5 - Date 2023-06-27T22:40:00
// /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu executed with: /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu --simulator=VERILATOR --top-fname=min_max --clock-name=clk --compiler=I386_CLANG16 --channels-type=MEM_ACC_11 --channels-number=1 -O5 --target=/home/lennart/Documents/bachelor-thesis/thesis/experiments/device.xml min_max.ll 
// 
// Send any bug to: panda-info@polimi.it
// ************************************************************************
// The following text holds for all the components tagged with PANDA_LGPLv3.
// They are all part of the BAMBU/PANDA IP LIBRARY.
// This library is free software; you can redistribute it and/or
// modify it under the terms of the GNU Lesser General Public
// License as published by the Free Software Foundation; either
// version 3 of the License, or (at your option) any later version.
// 
// This library is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// Lesser General Public License for more details.
// 
// You should have received a copy of the GNU Lesser General Public
// License along with the PandA framework; see the files COPYING.LIB
// If not, see <http://www.gnu.org/licenses/>.
// ************************************************************************

`ifdef __ICARUS__
  `define _SIM_HAVE_CLOG2
`endif
`ifdef VERILATOR
  `define _SIM_HAVE_CLOG2
`endif
`ifdef MODEL_TECH
  `define _SIM_HAVE_CLOG2
`endif
`ifdef VCS
  `define _SIM_HAVE_CLOG2
`endif
`ifdef NCVERILOG
  `define _SIM_HAVE_CLOG2
`endif
`ifdef XILINX_SIMULATOR
  `define _SIM_HAVE_CLOG2
`endif
`ifdef XILINX_ISIM
  `define _SIM_HAVE_CLOG2
`endif

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module constant_value(out1);
  parameter BITSIZE_out1=1,
    value=1'b0;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = value;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module register_STD(clock,
  reset,
  in1,
  wenable,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input wenable;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  reg [BITSIZE_out1-1:0] reg_out1 =0;
  assign out1 = reg_out1;
  always @(posedge clock)
    reg_out1 <= in1;

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module register_SE(clock,
  reset,
  in1,
  wenable,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input wenable;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  
  reg [BITSIZE_out1-1:0] reg_out1 =0;
  assign out1 = reg_out1;
  always @(posedge clock)
    if (wenable)
      reg_out1 <= in1;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module read_cond_FU(in1,
  out1);
  parameter BITSIZE_in1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output out1;
  assign out1 = in1 != {BITSIZE_in1{1'b0}};
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2020-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_extract_bit_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output out1;
  assign out1 = (in1 >> in2)&1;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2016-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module lut_expr_FU(in1,
  in2,
  in3,
  in4,
  in5,
  in6,
  in7,
  in8,
  in9,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input in2;
  input in3;
  input in4;
  input in5;
  input in6;
  input in7;
  input in8;
  input in9;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  reg[7:0] cleaned_in0;
  wire [7:0] in0;
  wire[BITSIZE_in1-1:0] shifted_s;
  assign in0 = {in9, in8, in7, in6, in5, in4, in3, in2};
  generate
    genvar i0;
    for (i0=0; i0<8; i0=i0+1)
    begin : L0
          always @(*)
          begin
             if (in0[i0] == 1'b1)
                cleaned_in0[i0] = 1'b1;
             else
                cleaned_in0[i0] = 1'b0;
          end
    end
  endgenerate
  assign shifted_s = in1 >> cleaned_in0;
  assign out1[0] = shifted_s[0];
  generate
     if(BITSIZE_out1 > 1)
       assign out1[BITSIZE_out1-1:1] = 0;
  endgenerate

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module UIdata_converter_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output signed [BITSIZE_out1-1:0] out1;
  generate
  if (BITSIZE_out1 <= BITSIZE_in1)
  begin
    assign out1 = in1[BITSIZE_out1-1:0];
  end
  else
  begin
    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){1'b0}},in1};
  end
  endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module IUdata_converter_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input signed [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  generate
  if (BITSIZE_out1 <= BITSIZE_in1)
  begin
    assign out1 = in1[BITSIZE_out1-1:0];
  end
  else
  begin
    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){in1[BITSIZE_in1-1]}},in1};
  end
  endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module UUdata_converter_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  generate
  if (BITSIZE_out1 <= BITSIZE_in1)
  begin
    assign out1 = in1[BITSIZE_out1-1:0];
  end
  else
  begin
    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){1'b0}},in1};
  end
  endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module BMEMORY_CTRL(clock,
  in1,
  in2,
  in3,
  in4,
  sel_LOAD,
  sel_STORE,
  out1,
  Min_oe_ram,
  Mout_oe_ram,
  Min_we_ram,
  Mout_we_ram,
  Min_addr_ram,
  Mout_addr_ram,
  M_Rdata_ram,
  Min_Wdata_ram,
  Mout_Wdata_ram,
  Min_data_ram_size,
  Mout_data_ram_size,
  M_DataRdy);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    BITSIZE_Min_addr_ram=1,
    BITSIZE_Mout_addr_ram=1,
    BITSIZE_M_Rdata_ram=8,
    BITSIZE_Min_Wdata_ram=8,
    BITSIZE_Mout_Wdata_ram=8,
    BITSIZE_Min_data_ram_size=1,
    BITSIZE_Mout_data_ram_size=1;
  // IN
  input clock;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  input in4;
  input sel_LOAD;
  input sel_STORE;
  input Min_oe_ram;
  input Min_we_ram;
  input [BITSIZE_Min_addr_ram-1:0] Min_addr_ram;
  input [BITSIZE_M_Rdata_ram-1:0] M_Rdata_ram;
  input [BITSIZE_Min_Wdata_ram-1:0] Min_Wdata_ram;
  input [BITSIZE_Min_data_ram_size-1:0] Min_data_ram_size;
  input M_DataRdy;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [BITSIZE_Mout_addr_ram-1:0] Mout_addr_ram;
  output [BITSIZE_Mout_Wdata_ram-1:0] Mout_Wdata_ram;
  output [BITSIZE_Mout_data_ram_size-1:0] Mout_data_ram_size;
  
  wire  [BITSIZE_in2-1:0] tmp_addr;
  wire int_sel_LOAD;
  wire int_sel_STORE;
  assign tmp_addr = in2;
  assign Mout_addr_ram = (int_sel_LOAD || int_sel_STORE) ? tmp_addr : Min_addr_ram;
  assign Mout_oe_ram = int_sel_LOAD ? 1'b1 : Min_oe_ram;
  assign Mout_we_ram = int_sel_STORE ? 1'b1 : Min_we_ram;
  assign out1 = M_Rdata_ram[BITSIZE_out1-1:0];
  assign Mout_Wdata_ram = int_sel_STORE ? in1 : Min_Wdata_ram;
  assign Mout_data_ram_size = int_sel_STORE || int_sel_LOAD ? in3[BITSIZE_in3-1:0] : Min_data_ram_size;
  assign int_sel_LOAD = sel_LOAD & in4;
  assign int_sel_STORE = sel_STORE & in4;
  // Add assertion here
  // psl default clock = (posedge clock);
  // psl ERROR_LOAD_Min_oe_ram: assert never {sel_LOAD && Min_oe_ram};
  // psl ERROR_STORE_Min_we_ram: assert never {sel_STORE && Min_we_ram};
  // psl ERROR_STORE_LOAD: assert never {sel_STORE && sel_LOAD};
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module max_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input signed [BITSIZE_in1-1:0] in1;
  input signed [BITSIZE_in2-1:0] in2;
  // OUT
  output signed [BITSIZE_out1-1:0] out1;
  assign out1 = in1 > in2 ? in1 : in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module min_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input signed [BITSIZE_in1-1:0] in1;
  input signed [BITSIZE_in2-1:0] in2;
  // OUT
  output signed [BITSIZE_out1-1:0] out1;
  assign out1 = in1 < in2 ? in1 : in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_bit_and_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 & in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_bit_ior_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 | in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_eq_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 == in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_lshift_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1,
    PRECISION=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  `ifdef _SIM_HAVE_CLOG2
    parameter arg2_bitsize = $clog2(PRECISION);
  `else
    parameter arg2_bitsize = log2(PRECISION);
  `endif
  generate
    if(BITSIZE_in2 > arg2_bitsize)
      assign out1 = in1 << in2[arg2_bitsize-1:0];
    else
      assign out1 = in1 << in2;
  endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_lt_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 < in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_plus_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 + in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_pointer_plus_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1,
    LSB_PARAMETER=-1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  wire [BITSIZE_out1-1:0] in1_tmp;
  wire [BITSIZE_out1-1:0] in2_tmp;
  assign in1_tmp = in1;
  assign in2_tmp = in2;generate if (BITSIZE_out1 > LSB_PARAMETER) assign out1[BITSIZE_out1-1:LSB_PARAMETER] = (in1_tmp[BITSIZE_out1-1:LSB_PARAMETER] + in2_tmp[BITSIZE_out1-1:LSB_PARAMETER]); else assign out1 = 0; endgenerate
  generate if (LSB_PARAMETER != 0 && BITSIZE_out1 > LSB_PARAMETER) assign out1[LSB_PARAMETER-1:0] = 0; endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_rshift_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1,
    PRECISION=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  `ifdef _SIM_HAVE_CLOG2
    parameter arg2_bitsize = $clog2(PRECISION);
  `else
    parameter arg2_bitsize = log2(PRECISION);
  `endif
  generate
    if(BITSIZE_in2 > arg2_bitsize)
      assign out1 = in1 >> (in2[arg2_bitsize-1:0]);
    else
      assign out1 = in1 >> in2;
  endgenerate

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module MUX_GATE(sel,
  in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input sel;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = sel ? in1 : in2;
endmodule

// Datapath RTL description for min_max
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module datapath_min_max(clock,
  reset,
  in_port_Pd61,
  in_port_Pd62,
  return_port,
  M_Rdata_ram,
  M_DataRdy,
  Min_oe_ram,
  Min_we_ram,
  Min_addr_ram,
  Min_Wdata_ram,
  Min_data_ram_size,
  Mout_oe_ram,
  Mout_we_ram,
  Mout_addr_ram,
  Mout_Wdata_ram,
  Mout_data_ram_size,
  fuselector_BMEMORY_CTRL_52_i0_LOAD,
  fuselector_BMEMORY_CTRL_52_i0_STORE,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0,
  selector_MUX_34_gimple_return_FU_3_i0_0_0_0,
  selector_MUX_64_reg_1_0_0_0,
  selector_MUX_75_reg_2_0_0_0,
  selector_MUX_76_reg_20_0_0_0,
  selector_MUX_76_reg_20_0_0_1,
  selector_MUX_77_reg_21_0_0_0,
  selector_MUX_77_reg_21_0_0_1,
  selector_MUX_78_reg_22_0_0_0,
  selector_MUX_78_reg_22_0_0_1,
  selector_MUX_79_reg_23_0_0_0,
  selector_MUX_79_reg_23_0_0_1,
  selector_MUX_80_reg_24_0_0_0,
  selector_MUX_80_reg_24_0_0_1,
  selector_MUX_81_reg_25_0_0_0,
  selector_MUX_86_reg_3_0_0_0,
  selector_MUX_90_reg_5_0_0_0,
  wrenable_reg_0,
  wrenable_reg_1,
  wrenable_reg_10,
  wrenable_reg_11,
  wrenable_reg_12,
  wrenable_reg_13,
  wrenable_reg_14,
  wrenable_reg_15,
  wrenable_reg_16,
  wrenable_reg_17,
  wrenable_reg_18,
  wrenable_reg_19,
  wrenable_reg_2,
  wrenable_reg_20,
  wrenable_reg_21,
  wrenable_reg_22,
  wrenable_reg_23,
  wrenable_reg_24,
  wrenable_reg_25,
  wrenable_reg_26,
  wrenable_reg_27,
  wrenable_reg_28,
  wrenable_reg_29,
  wrenable_reg_3,
  wrenable_reg_30,
  wrenable_reg_31,
  wrenable_reg_4,
  wrenable_reg_5,
  wrenable_reg_6,
  wrenable_reg_7,
  wrenable_reg_8,
  wrenable_reg_9,
  OUT_CONDITION_min_max_423521_423577,
  OUT_CONDITION_min_max_423521_423732,
  OUT_CONDITION_min_max_423521_423748,
  OUT_CONDITION_min_max_423521_423758,
  OUT_CONDITION_min_max_423521_423767);
  // IN
  input clock;
  input reset;
  input [31:0] in_port_Pd61;
  input [31:0] in_port_Pd62;
  input [31:0] M_Rdata_ram;
  input M_DataRdy;
  input Min_oe_ram;
  input Min_we_ram;
  input [31:0] Min_addr_ram;
  input [31:0] Min_Wdata_ram;
  input [5:0] Min_data_ram_size;
  input fuselector_BMEMORY_CTRL_52_i0_LOAD;
  input fuselector_BMEMORY_CTRL_52_i0_STORE;
  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;
  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;
  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;
  input selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;
  input selector_MUX_34_gimple_return_FU_3_i0_0_0_0;
  input selector_MUX_64_reg_1_0_0_0;
  input selector_MUX_75_reg_2_0_0_0;
  input selector_MUX_76_reg_20_0_0_0;
  input selector_MUX_76_reg_20_0_0_1;
  input selector_MUX_77_reg_21_0_0_0;
  input selector_MUX_77_reg_21_0_0_1;
  input selector_MUX_78_reg_22_0_0_0;
  input selector_MUX_78_reg_22_0_0_1;
  input selector_MUX_79_reg_23_0_0_0;
  input selector_MUX_79_reg_23_0_0_1;
  input selector_MUX_80_reg_24_0_0_0;
  input selector_MUX_80_reg_24_0_0_1;
  input selector_MUX_81_reg_25_0_0_0;
  input selector_MUX_86_reg_3_0_0_0;
  input selector_MUX_90_reg_5_0_0_0;
  input wrenable_reg_0;
  input wrenable_reg_1;
  input wrenable_reg_10;
  input wrenable_reg_11;
  input wrenable_reg_12;
  input wrenable_reg_13;
  input wrenable_reg_14;
  input wrenable_reg_15;
  input wrenable_reg_16;
  input wrenable_reg_17;
  input wrenable_reg_18;
  input wrenable_reg_19;
  input wrenable_reg_2;
  input wrenable_reg_20;
  input wrenable_reg_21;
  input wrenable_reg_22;
  input wrenable_reg_23;
  input wrenable_reg_24;
  input wrenable_reg_25;
  input wrenable_reg_26;
  input wrenable_reg_27;
  input wrenable_reg_28;
  input wrenable_reg_29;
  input wrenable_reg_3;
  input wrenable_reg_30;
  input wrenable_reg_31;
  input wrenable_reg_4;
  input wrenable_reg_5;
  input wrenable_reg_6;
  input wrenable_reg_7;
  input wrenable_reg_8;
  input wrenable_reg_9;
  // OUT
  output [63:0] return_port;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [31:0] Mout_addr_ram;
  output [31:0] Mout_Wdata_ram;
  output [5:0] Mout_data_ram_size;
  output OUT_CONDITION_min_max_423521_423577;
  output OUT_CONDITION_min_max_423521_423732;
  output OUT_CONDITION_min_max_423521_423748;
  output OUT_CONDITION_min_max_423521_423758;
  output OUT_CONDITION_min_max_423521_423767;
  // Component and signal declarations
  wire [31:0] out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0;
  wire [31:0] out_IUdata_converter_FU_30_i0_fu_min_max_423521_423788;
  wire [31:0] out_IUdata_converter_FU_31_i0_fu_min_max_423521_423791;
  wire [31:0] out_IUdata_converter_FU_32_i0_fu_min_max_423521_423794;
  wire [31:0] out_IUdata_converter_FU_33_i0_fu_min_max_423521_423797;
  wire [31:0] out_IUdata_converter_FU_34_i0_fu_min_max_423521_423800;
  wire [31:0] out_IUdata_converter_FU_35_i0_fu_min_max_423521_423803;
  wire [31:0] out_IUdata_converter_FU_47_i0_fu_min_max_423521_423806;
  wire [31:0] out_IUdata_converter_FU_48_i0_fu_min_max_423521_423809;
  wire [31:0] out_IUdata_converter_FU_49_i0_fu_min_max_423521_423812;
  wire [31:0] out_IUdata_converter_FU_50_i0_fu_min_max_423521_423815;
  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;
  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;
  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;
  wire [31:0] out_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;
  wire [63:0] out_MUX_34_gimple_return_FU_3_i0_0_0_0;
  wire [31:0] out_MUX_64_reg_1_0_0_0;
  wire [31:0] out_MUX_75_reg_2_0_0_0;
  wire [31:0] out_MUX_76_reg_20_0_0_0;
  wire [31:0] out_MUX_76_reg_20_0_0_1;
  wire [31:0] out_MUX_77_reg_21_0_0_0;
  wire [31:0] out_MUX_77_reg_21_0_0_1;
  wire [31:0] out_MUX_78_reg_22_0_0_0;
  wire [31:0] out_MUX_78_reg_22_0_0_1;
  wire [31:0] out_MUX_79_reg_23_0_0_0;
  wire [31:0] out_MUX_79_reg_23_0_0_1;
  wire [31:0] out_MUX_80_reg_24_0_0_0;
  wire [31:0] out_MUX_80_reg_24_0_0_1;
  wire [31:0] out_MUX_81_reg_25_0_0_0;
  wire [31:0] out_MUX_86_reg_3_0_0_0;
  wire [31:0] out_MUX_90_reg_5_0_0_0;
  wire signed [31:0] out_UIdata_converter_FU_20_i0_fu_min_max_423521_423845;
  wire signed [31:0] out_UIdata_converter_FU_21_i0_fu_min_max_423521_423847;
  wire signed [31:0] out_UIdata_converter_FU_22_i0_fu_min_max_423521_423850;
  wire signed [31:0] out_UIdata_converter_FU_23_i0_fu_min_max_423521_423852;
  wire signed [31:0] out_UIdata_converter_FU_24_i0_fu_min_max_423521_423855;
  wire signed [31:0] out_UIdata_converter_FU_25_i0_fu_min_max_423521_423858;
  wire signed [31:0] out_UIdata_converter_FU_26_i0_fu_min_max_423521_423861;
  wire signed [31:0] out_UIdata_converter_FU_27_i0_fu_min_max_423521_423864;
  wire signed [31:0] out_UIdata_converter_FU_28_i0_fu_min_max_423521_423867;
  wire signed [31:0] out_UIdata_converter_FU_29_i0_fu_min_max_423521_423870;
  wire signed [31:0] out_UIdata_converter_FU_43_i0_fu_min_max_423521_423879;
  wire signed [31:0] out_UIdata_converter_FU_44_i0_fu_min_max_423521_423881;
  wire signed [31:0] out_UIdata_converter_FU_45_i0_fu_min_max_423521_423884;
  wire signed [31:0] out_UIdata_converter_FU_46_i0_fu_min_max_423521_423886;
  wire [31:0] out_UUdata_converter_FU_38_i0_fu_min_max_423521_423601;
  wire [31:0] out_UUdata_converter_FU_39_i0_fu_min_max_423521_423687;
  wire out_const_0;
  wire [6:0] out_const_1;
  wire [3:0] out_const_10;
  wire [29:0] out_const_11;
  wire [30:0] out_const_12;
  wire [62:0] out_const_13;
  wire out_const_2;
  wire [1:0] out_const_3;
  wire [2:0] out_const_4;
  wire [3:0] out_const_5;
  wire [4:0] out_const_6;
  wire [5:0] out_const_7;
  wire [31:0] out_const_8;
  wire [1:0] out_const_9;
  wire [31:0] out_conv_out_const_0_1_32;
  wire [31:0] out_conv_out_const_12_31_32;
  wire [63:0] out_conv_out_const_13_63_64;
  wire [5:0] out_conv_out_const_1_7_6;
  wire out_lut_expr_FU_6_i0_fu_min_max_423521_423842;
  wire signed [31:0] out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696;
  wire signed [31:0] out_max_expr_FU_32_32_32_53_i1_fu_min_max_423521_423700;
  wire signed [31:0] out_max_expr_FU_32_32_32_53_i2_fu_min_max_423521_423704;
  wire signed [31:0] out_max_expr_FU_32_32_32_53_i3_fu_min_max_423521_423708;
  wire signed [31:0] out_max_expr_FU_32_32_32_53_i4_fu_min_max_423521_423717;
  wire signed [31:0] out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612;
  wire signed [31:0] out_min_expr_FU_32_32_32_54_i1_fu_min_max_423521_423633;
  wire signed [31:0] out_min_expr_FU_32_32_32_54_i2_fu_min_max_423521_423644;
  wire signed [31:0] out_min_expr_FU_32_32_32_54_i3_fu_min_max_423521_423655;
  wire signed [31:0] out_min_expr_FU_32_32_32_54_i4_fu_min_max_423521_423667;
  wire out_read_cond_FU_14_i0_fu_min_max_423521_423748;
  wire out_read_cond_FU_2_i0_fu_min_max_423521_423577;
  wire out_read_cond_FU_36_i0_fu_min_max_423521_423758;
  wire out_read_cond_FU_51_i0_fu_min_max_423521_423767;
  wire out_read_cond_FU_7_i0_fu_min_max_423521_423732;
  wire [29:0] out_reg_0_reg_0;
  wire [31:0] out_reg_10_reg_10;
  wire [31:0] out_reg_11_reg_11;
  wire [31:0] out_reg_12_reg_12;
  wire out_reg_13_reg_13;
  wire [31:0] out_reg_14_reg_14;
  wire [31:0] out_reg_15_reg_15;
  wire [31:0] out_reg_16_reg_16;
  wire [31:0] out_reg_17_reg_17;
  wire [31:0] out_reg_18_reg_18;
  wire [31:0] out_reg_19_reg_19;
  wire [31:0] out_reg_1_reg_1;
  wire [31:0] out_reg_20_reg_20;
  wire [31:0] out_reg_21_reg_21;
  wire [31:0] out_reg_22_reg_22;
  wire [31:0] out_reg_23_reg_23;
  wire [31:0] out_reg_24_reg_24;
  wire [31:0] out_reg_25_reg_25;
  wire [31:0] out_reg_26_reg_26;
  wire [31:0] out_reg_27_reg_27;
  wire [31:0] out_reg_28_reg_28;
  wire out_reg_29_reg_29;
  wire [31:0] out_reg_2_reg_2;
  wire [31:0] out_reg_30_reg_30;
  wire [31:0] out_reg_31_reg_31;
  wire [31:0] out_reg_3_reg_3;
  wire [1:0] out_reg_4_reg_4;
  wire [31:0] out_reg_5_reg_5;
  wire out_reg_6_reg_6;
  wire [28:0] out_reg_7_reg_7;
  wire [31:0] out_reg_8_reg_8;
  wire [31:0] out_reg_9_reg_9;
  wire [29:0] out_ui_bit_and_expr_FU_32_0_32_55_i0_fu_min_max_423521_423728;
  wire [28:0] out_ui_bit_and_expr_FU_32_0_32_56_i0_fu_min_max_423521_423751;
  wire [1:0] out_ui_bit_and_expr_FU_8_0_8_57_i0_fu_min_max_423521_423730;
  wire [63:0] out_ui_bit_ior_expr_FU_0_64_64_58_i0_fu_min_max_423521_423593;
  wire out_ui_eq_expr_FU_32_0_32_59_i0_fu_min_max_423521_423824;
  wire out_ui_eq_expr_FU_32_32_32_60_i0_fu_min_max_423521_423872;
  wire out_ui_eq_expr_FU_32_32_32_60_i1_fu_min_max_423521_423888;
  wire out_ui_extract_bit_expr_FU_4_i0_fu_min_max_423521_423964;
  wire out_ui_extract_bit_expr_FU_5_i0_fu_min_max_423521_423968;
  wire [30:0] out_ui_lshift_expr_FU_32_0_32_61_i0_fu_min_max_423521_423924;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933;
  wire [63:0] out_ui_lshift_expr_FU_64_0_64_62_i0_fu_min_max_423521_423597;
  wire out_ui_lt_expr_FU_32_0_32_63_i0_fu_min_max_423521_423832;
  wire [29:0] out_ui_plus_expr_FU_32_0_32_64_i0_fu_min_max_423521_423727;
  wire [30:0] out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729;
  wire [31:0] out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765;
  wire [29:0] out_ui_plus_expr_FU_32_0_32_66_i0_fu_min_max_423521_423930;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_67_i0_fu_min_max_423521_423624;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_68_i0_fu_min_max_423521_423630;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_69_i0_fu_min_max_423521_423641;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_70_i0_fu_min_max_423521_423652;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_70_i1_fu_min_max_423521_423678;
  wire [28:0] out_ui_rshift_expr_FU_32_0_32_71_i0_fu_min_max_423521_423917;
  wire [29:0] out_ui_rshift_expr_FU_32_0_32_71_i1_fu_min_max_423521_423927;
  wire [29:0] out_ui_rshift_expr_FU_32_0_32_71_i2_fu_min_max_423521_423936;
  wire [28:0] out_ui_rshift_expr_FU_32_0_32_71_i3_fu_min_max_423521_423939;
  wire [31:0] out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0;
  wire [31:0] out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1;
  wire [31:0] sig_out_bus_mergerMout_Wdata_ram0_;
  wire [31:0] sig_out_bus_mergerMout_addr_ram1_;
  wire [5:0] sig_out_bus_mergerMout_data_ram_size2_;
  wire sig_out_bus_mergerMout_oe_ram3_;
  wire sig_out_bus_mergerMout_we_ram4_;
  
  BMEMORY_CTRL #(.BITSIZE_in1(1),
    .BITSIZE_in2(32),
    .BITSIZE_in3(6),
    .BITSIZE_out1(32),
    .BITSIZE_Min_addr_ram(32),
    .BITSIZE_Mout_addr_ram(32),
    .BITSIZE_M_Rdata_ram(32),
    .BITSIZE_Min_Wdata_ram(32),
    .BITSIZE_Mout_Wdata_ram(32),
    .BITSIZE_Min_data_ram_size(6),
    .BITSIZE_Mout_data_ram_size(6)) BMEMORY_CTRL_52_i0 (.out1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0),
    .Mout_oe_ram(sig_out_bus_mergerMout_oe_ram3_),
    .Mout_we_ram(sig_out_bus_mergerMout_we_ram4_),
    .Mout_addr_ram(sig_out_bus_mergerMout_addr_ram1_),
    .Mout_Wdata_ram(sig_out_bus_mergerMout_Wdata_ram0_),
    .Mout_data_ram_size(sig_out_bus_mergerMout_data_ram_size2_),
    .clock(clock),
    .in1(1'b0),
    .in2(out_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),
    .in3(out_conv_out_const_1_7_6),
    .in4(out_const_2),
    .sel_LOAD(fuselector_BMEMORY_CTRL_52_i0_LOAD),
    .sel_STORE(fuselector_BMEMORY_CTRL_52_i0_STORE),
    .Min_oe_ram(Min_oe_ram),
    .Min_we_ram(Min_we_ram),
    .Min_addr_ram(Min_addr_ram),
    .M_Rdata_ram(M_Rdata_ram),
    .Min_Wdata_ram(Min_Wdata_ram),
    .Min_data_ram_size(Min_data_ram_size),
    .M_DataRdy(M_DataRdy));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_0_0 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),
    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),
    .in1(out_reg_9_reg_9),
    .in2(out_reg_8_reg_8));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_0_1 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),
    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),
    .in1(out_reg_21_reg_21),
    .in2(out_reg_10_reg_10));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_0_2 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),
    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),
    .in1(out_reg_1_reg_1),
    .in2(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_0_BMEMORY_CTRL_52_i0_1_1_0 (.out1(out_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),
    .sel(selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),
    .in1(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),
    .in2(out_MUX_0_BMEMORY_CTRL_52_i0_1_0_2));
  MUX_GATE #(.BITSIZE_in1(64),
    .BITSIZE_in2(64),
    .BITSIZE_out1(64)) MUX_34_gimple_return_FU_3_i0_0_0_0 (.out1(out_MUX_34_gimple_return_FU_3_i0_0_0_0),
    .sel(selector_MUX_34_gimple_return_FU_3_i0_0_0_0),
    .in1(out_conv_out_const_13_63_64),
    .in2(out_ui_bit_ior_expr_FU_0_64_64_58_i0_fu_min_max_423521_423593));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_64_reg_1_0_0_0 (.out1(out_MUX_64_reg_1_0_0_0),
    .sel(selector_MUX_64_reg_1_0_0_0),
    .in1(in_port_Pd61),
    .in2(out_ui_pointer_plus_expr_FU_32_0_32_68_i0_fu_min_max_423521_423630));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_75_reg_2_0_0_0 (.out1(out_MUX_75_reg_2_0_0_0),
    .sel(selector_MUX_75_reg_2_0_0_0),
    .in1(out_IUdata_converter_FU_35_i0_fu_min_max_423521_423803),
    .in2(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_76_reg_20_0_0_0 (.out1(out_MUX_76_reg_20_0_0_0),
    .sel(selector_MUX_76_reg_20_0_0_0),
    .in1(out_IUdata_converter_FU_31_i0_fu_min_max_423521_423791),
    .in2(out_IUdata_converter_FU_48_i0_fu_min_max_423521_423809));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_76_reg_20_0_0_1 (.out1(out_MUX_76_reg_20_0_0_1),
    .sel(selector_MUX_76_reg_20_0_0_1),
    .in1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),
    .in2(out_MUX_76_reg_20_0_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_77_reg_21_0_0_0 (.out1(out_MUX_77_reg_21_0_0_0),
    .sel(selector_MUX_77_reg_21_0_0_0),
    .in1(out_reg_26_reg_26),
    .in2(out_reg_1_reg_1));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_77_reg_21_0_0_1 (.out1(out_MUX_77_reg_21_0_0_1),
    .sel(selector_MUX_77_reg_21_0_0_1),
    .in1(in_port_Pd61),
    .in2(out_MUX_77_reg_21_0_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_78_reg_22_0_0_0 (.out1(out_MUX_78_reg_22_0_0_0),
    .sel(selector_MUX_78_reg_22_0_0_0),
    .in1(out_IUdata_converter_FU_33_i0_fu_min_max_423521_423797),
    .in2(out_IUdata_converter_FU_50_i0_fu_min_max_423521_423815));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_78_reg_22_0_0_1 (.out1(out_MUX_78_reg_22_0_0_1),
    .sel(selector_MUX_78_reg_22_0_0_1),
    .in1(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1),
    .in2(out_MUX_78_reg_22_0_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_79_reg_23_0_0_0 (.out1(out_MUX_79_reg_23_0_0_0),
    .sel(selector_MUX_79_reg_23_0_0_0),
    .in1(out_IUdata_converter_FU_30_i0_fu_min_max_423521_423788),
    .in2(out_IUdata_converter_FU_47_i0_fu_min_max_423521_423806));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_79_reg_23_0_0_1 (.out1(out_MUX_79_reg_23_0_0_1),
    .sel(selector_MUX_79_reg_23_0_0_1),
    .in1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),
    .in2(out_MUX_79_reg_23_0_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_80_reg_24_0_0_0 (.out1(out_MUX_80_reg_24_0_0_0),
    .sel(selector_MUX_80_reg_24_0_0_0),
    .in1(out_const_8),
    .in2(out_IUdata_converter_FU_32_i0_fu_min_max_423521_423794));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_80_reg_24_0_0_1 (.out1(out_MUX_80_reg_24_0_0_1),
    .sel(selector_MUX_80_reg_24_0_0_1),
    .in1(out_IUdata_converter_FU_49_i0_fu_min_max_423521_423812),
    .in2(out_MUX_80_reg_24_0_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_81_reg_25_0_0_0 (.out1(out_MUX_81_reg_25_0_0_0),
    .sel(selector_MUX_81_reg_25_0_0_0),
    .in1(out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765),
    .in2(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_86_reg_3_0_0_0 (.out1(out_MUX_86_reg_3_0_0_0),
    .sel(selector_MUX_86_reg_3_0_0_0),
    .in1(out_const_8),
    .in2(out_IUdata_converter_FU_34_i0_fu_min_max_423521_423800));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_90_reg_5_0_0_0 (.out1(out_MUX_90_reg_5_0_0_0),
    .sel(selector_MUX_90_reg_5_0_0_0),
    .in1(out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933),
    .in2(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_0 (.out1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),
    .in1(out_conv_out_const_0_1_32));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_1 (.out1(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1),
    .in1(out_conv_out_const_12_31_32));
  constant_value #(.BITSIZE_out1(1),
    .value(1'b0)) const_0 (.out1(out_const_0));
  constant_value #(.BITSIZE_out1(7),
    .value(7'b0100000)) const_1 (.out1(out_const_1));
  constant_value #(.BITSIZE_out1(4),
    .value(4'b1100)) const_10 (.out1(out_const_10));
  constant_value #(.BITSIZE_out1(30),
    .value(30'b111111111111111111111111111111)) const_11 (.out1(out_const_11));
  constant_value #(.BITSIZE_out1(31),
    .value(31'b1111111111111111111111111111111)) const_12 (.out1(out_const_12));
  constant_value #(.BITSIZE_out1(63),
    .value(63'b111111111111111111111111111111110000000000000000000000000000000)) const_13 (.out1(out_const_13));
  constant_value #(.BITSIZE_out1(1),
    .value(1'b1)) const_2 (.out1(out_const_2));
  constant_value #(.BITSIZE_out1(2),
    .value(2'b10)) const_3 (.out1(out_const_3));
  constant_value #(.BITSIZE_out1(3),
    .value(3'b100)) const_4 (.out1(out_const_4));
  constant_value #(.BITSIZE_out1(4),
    .value(4'b1000)) const_5 (.out1(out_const_5));
  constant_value #(.BITSIZE_out1(5),
    .value(5'b10000)) const_6 (.out1(out_const_6));
  constant_value #(.BITSIZE_out1(6),
    .value(6'b100000)) const_7 (.out1(out_const_7));
  constant_value #(.BITSIZE_out1(32),
    .value(32'b10000000000000000000000000000000)) const_8 (.out1(out_const_8));
  constant_value #(.BITSIZE_out1(2),
    .value(2'b11)) const_9 (.out1(out_const_9));
  UUdata_converter_FU #(.BITSIZE_in1(1),
    .BITSIZE_out1(32)) conv_out_const_0_1_32 (.out1(out_conv_out_const_0_1_32),
    .in1(out_const_0));
  UUdata_converter_FU #(.BITSIZE_in1(31),
    .BITSIZE_out1(32)) conv_out_const_12_31_32 (.out1(out_conv_out_const_12_31_32),
    .in1(out_const_12));
  UUdata_converter_FU #(.BITSIZE_in1(63),
    .BITSIZE_out1(64)) conv_out_const_13_63_64 (.out1(out_conv_out_const_13_63_64),
    .in1(out_const_13));
  UUdata_converter_FU #(.BITSIZE_in1(7),
    .BITSIZE_out1(6)) conv_out_const_1_7_6 (.out1(out_conv_out_const_1_7_6),
    .in1(out_const_1));
  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423577 (.out1(out_read_cond_FU_2_i0_fu_min_max_423521_423577),
    .in1(out_ui_eq_expr_FU_32_0_32_59_i0_fu_min_max_423521_423824));
  ui_bit_ior_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_in2(32),
    .BITSIZE_out1(64)) fu_min_max_423521_423593 (.out1(out_ui_bit_ior_expr_FU_0_64_64_58_i0_fu_min_max_423521_423593),
    .in1(out_ui_lshift_expr_FU_64_0_64_62_i0_fu_min_max_423521_423597),
    .in2(out_UUdata_converter_FU_39_i0_fu_min_max_423521_423687));
  ui_lshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(6),
    .BITSIZE_out1(64),
    .PRECISION(64)) fu_min_max_423521_423597 (.out1(out_ui_lshift_expr_FU_64_0_64_62_i0_fu_min_max_423521_423597),
    .in1(out_UUdata_converter_FU_38_i0_fu_min_max_423521_423601),
    .in2(out_const_7));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423601 (.out1(out_UUdata_converter_FU_38_i0_fu_min_max_423521_423601),
    .in1(out_reg_20_reg_20));
  min_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423612 (.out1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612),
    .in1(out_UIdata_converter_FU_29_i0_fu_min_max_423521_423870),
    .in2(out_min_expr_FU_32_32_32_54_i1_fu_min_max_423521_423633));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(4),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_min_max_423521_423624 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_67_i0_fu_min_max_423521_423624),
    .in1(out_reg_1_reg_1),
    .in2(out_const_10));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(5),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_min_max_423521_423630 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_68_i0_fu_min_max_423521_423630),
    .in1(out_reg_1_reg_1),
    .in2(out_const_6));
  min_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423633 (.out1(out_min_expr_FU_32_32_32_54_i1_fu_min_max_423521_423633),
    .in1(out_reg_17_reg_17),
    .in2(out_reg_18_reg_18));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(4),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_min_max_423521_423641 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_69_i0_fu_min_max_423521_423641),
    .in1(out_reg_1_reg_1),
    .in2(out_const_5));
  min_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423644 (.out1(out_min_expr_FU_32_32_32_54_i2_fu_min_max_423521_423644),
    .in1(out_UIdata_converter_FU_25_i0_fu_min_max_423521_423858),
    .in2(out_reg_14_reg_14));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(3),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_min_max_423521_423652 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_70_i0_fu_min_max_423521_423652),
    .in1(out_reg_1_reg_1),
    .in2(out_const_4));
  min_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423655 (.out1(out_min_expr_FU_32_32_32_54_i3_fu_min_max_423521_423655),
    .in1(out_UIdata_converter_FU_22_i0_fu_min_max_423521_423850),
    .in2(out_reg_12_reg_12));
  min_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423667 (.out1(out_min_expr_FU_32_32_32_54_i4_fu_min_max_423521_423667),
    .in1(out_UIdata_converter_FU_45_i0_fu_min_max_423521_423884),
    .in2(out_reg_28_reg_28));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(3),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_min_max_423521_423678 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_70_i1_fu_min_max_423521_423678),
    .in1(out_reg_21_reg_21),
    .in2(out_const_4));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423687 (.out1(out_UUdata_converter_FU_39_i0_fu_min_max_423521_423687),
    .in1(out_reg_23_reg_23));
  max_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423696 (.out1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696),
    .in1(out_UIdata_converter_FU_28_i0_fu_min_max_423521_423867),
    .in2(out_max_expr_FU_32_32_32_53_i1_fu_min_max_423521_423700));
  max_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423700 (.out1(out_max_expr_FU_32_32_32_53_i1_fu_min_max_423521_423700),
    .in1(out_reg_16_reg_16),
    .in2(out_reg_19_reg_19));
  max_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423704 (.out1(out_max_expr_FU_32_32_32_53_i2_fu_min_max_423521_423704),
    .in1(out_UIdata_converter_FU_24_i0_fu_min_max_423521_423855),
    .in2(out_reg_15_reg_15));
  max_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423708 (.out1(out_max_expr_FU_32_32_32_53_i3_fu_min_max_423521_423708),
    .in1(out_UIdata_converter_FU_20_i0_fu_min_max_423521_423845),
    .in2(out_reg_11_reg_11));
  max_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423717 (.out1(out_max_expr_FU_32_32_32_53_i4_fu_min_max_423521_423717),
    .in1(out_UIdata_converter_FU_43_i0_fu_min_max_423521_423879),
    .in2(out_reg_27_reg_27));
  ui_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(30),
    .BITSIZE_out1(30)) fu_min_max_423521_423727 (.out1(out_ui_plus_expr_FU_32_0_32_64_i0_fu_min_max_423521_423727),
    .in1(in_port_Pd62),
    .in2(out_const_11));
  ui_bit_and_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(30),
    .BITSIZE_out1(30)) fu_min_max_423521_423728 (.out1(out_ui_bit_and_expr_FU_32_0_32_55_i0_fu_min_max_423521_423728),
    .in1(out_ui_plus_expr_FU_32_0_32_64_i0_fu_min_max_423521_423727),
    .in2(out_const_11));
  ui_plus_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(1),
    .BITSIZE_out1(31)) fu_min_max_423521_423729 (.out1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),
    .in1(out_reg_0_reg_0),
    .in2(out_const_2));
  ui_bit_and_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(2),
    .BITSIZE_out1(2)) fu_min_max_423521_423730 (.out1(out_ui_bit_and_expr_FU_8_0_8_57_i0_fu_min_max_423521_423730),
    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),
    .in2(out_const_9));
  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423732 (.out1(out_read_cond_FU_7_i0_fu_min_max_423521_423732),
    .in1(out_ui_lt_expr_FU_32_0_32_63_i0_fu_min_max_423521_423832));
  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423748 (.out1(out_read_cond_FU_14_i0_fu_min_max_423521_423748),
    .in1(out_reg_6_reg_6));
  ui_bit_and_expr_FU #(.BITSIZE_in1(29),
    .BITSIZE_in2(30),
    .BITSIZE_out1(29)) fu_min_max_423521_423751 (.out1(out_ui_bit_and_expr_FU_32_0_32_56_i0_fu_min_max_423521_423751),
    .in1(out_ui_rshift_expr_FU_32_0_32_71_i0_fu_min_max_423521_423917),
    .in2(out_const_11));
  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423758 (.out1(out_read_cond_FU_36_i0_fu_min_max_423521_423758),
    .in1(out_reg_13_reg_13));
  ui_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(32)) fu_min_max_423521_423765 (.out1(out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765),
    .in1(out_reg_25_reg_25),
    .in2(out_const_2));
  read_cond_FU #(.BITSIZE_in1(1)) fu_min_max_423521_423767 (.out1(out_read_cond_FU_51_i0_fu_min_max_423521_423767),
    .in1(out_reg_29_reg_29));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423788 (.out1(out_IUdata_converter_FU_30_i0_fu_min_max_423521_423788),
    .in1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423791 (.out1(out_IUdata_converter_FU_31_i0_fu_min_max_423521_423791),
    .in1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423794 (.out1(out_IUdata_converter_FU_32_i0_fu_min_max_423521_423794),
    .in1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423797 (.out1(out_IUdata_converter_FU_33_i0_fu_min_max_423521_423797),
    .in1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423800 (.out1(out_IUdata_converter_FU_34_i0_fu_min_max_423521_423800),
    .in1(out_max_expr_FU_32_32_32_53_i0_fu_min_max_423521_423696));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423803 (.out1(out_IUdata_converter_FU_35_i0_fu_min_max_423521_423803),
    .in1(out_min_expr_FU_32_32_32_54_i0_fu_min_max_423521_423612));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423806 (.out1(out_IUdata_converter_FU_47_i0_fu_min_max_423521_423806),
    .in1(out_reg_31_reg_31));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423809 (.out1(out_IUdata_converter_FU_48_i0_fu_min_max_423521_423809),
    .in1(out_reg_30_reg_30));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423812 (.out1(out_IUdata_converter_FU_49_i0_fu_min_max_423521_423812),
    .in1(out_reg_31_reg_31));
  IUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423815 (.out1(out_IUdata_converter_FU_50_i0_fu_min_max_423521_423815),
    .in1(out_reg_30_reg_30));
  ui_eq_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(1)) fu_min_max_423521_423824 (.out1(out_ui_eq_expr_FU_32_0_32_59_i0_fu_min_max_423521_423824),
    .in1(in_port_Pd62),
    .in2(out_const_0));
  ui_lt_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(2),
    .BITSIZE_out1(1)) fu_min_max_423521_423832 (.out1(out_ui_lt_expr_FU_32_0_32_63_i0_fu_min_max_423521_423832),
    .in1(out_reg_0_reg_0),
    .in2(out_const_9));
  lut_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) fu_min_max_423521_423842 (.out1(out_lut_expr_FU_6_i0_fu_min_max_423521_423842),
    .in1(out_const_2),
    .in2(out_ui_extract_bit_expr_FU_4_i0_fu_min_max_423521_423964),
    .in3(out_ui_extract_bit_expr_FU_5_i0_fu_min_max_423521_423968),
    .in4(1'b0),
    .in5(1'b0),
    .in6(1'b0),
    .in7(1'b0),
    .in8(1'b0),
    .in9(1'b0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423845 (.out1(out_UIdata_converter_FU_20_i0_fu_min_max_423521_423845),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423847 (.out1(out_UIdata_converter_FU_21_i0_fu_min_max_423521_423847),
    .in1(out_reg_3_reg_3));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423850 (.out1(out_UIdata_converter_FU_22_i0_fu_min_max_423521_423850),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423852 (.out1(out_UIdata_converter_FU_23_i0_fu_min_max_423521_423852),
    .in1(out_reg_2_reg_2));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423855 (.out1(out_UIdata_converter_FU_24_i0_fu_min_max_423521_423855),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423858 (.out1(out_UIdata_converter_FU_25_i0_fu_min_max_423521_423858),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423861 (.out1(out_UIdata_converter_FU_26_i0_fu_min_max_423521_423861),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423864 (.out1(out_UIdata_converter_FU_27_i0_fu_min_max_423521_423864),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423867 (.out1(out_UIdata_converter_FU_28_i0_fu_min_max_423521_423867),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423870 (.out1(out_UIdata_converter_FU_29_i0_fu_min_max_423521_423870),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  ui_eq_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(29),
    .BITSIZE_out1(1)) fu_min_max_423521_423872 (.out1(out_ui_eq_expr_FU_32_32_32_60_i0_fu_min_max_423521_423872),
    .in1(out_ui_rshift_expr_FU_32_0_32_71_i2_fu_min_max_423521_423936),
    .in2(out_reg_7_reg_7));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423879 (.out1(out_UIdata_converter_FU_43_i0_fu_min_max_423521_423879),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423881 (.out1(out_UIdata_converter_FU_44_i0_fu_min_max_423521_423881),
    .in1(out_reg_24_reg_24));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423884 (.out1(out_UIdata_converter_FU_45_i0_fu_min_max_423521_423884),
    .in1(out_BMEMORY_CTRL_52_i0_BMEMORY_CTRL_52_i0));
  UIdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_min_max_423521_423886 (.out1(out_UIdata_converter_FU_46_i0_fu_min_max_423521_423886),
    .in1(out_reg_22_reg_22));
  ui_eq_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(1)) fu_min_max_423521_423888 (.out1(out_ui_eq_expr_FU_32_32_32_60_i1_fu_min_max_423521_423888),
    .in1(out_ui_plus_expr_FU_32_0_32_65_i1_fu_min_max_423521_423765),
    .in2(out_reg_4_reg_4));
  ui_rshift_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(2),
    .BITSIZE_out1(29),
    .PRECISION(32)) fu_min_max_423521_423917 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i0_fu_min_max_423521_423917),
    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),
    .in2(out_const_3));
  ui_lshift_expr_FU #(.BITSIZE_in1(29),
    .BITSIZE_in2(2),
    .BITSIZE_out1(31),
    .PRECISION(32)) fu_min_max_423521_423924 (.out1(out_ui_lshift_expr_FU_32_0_32_61_i0_fu_min_max_423521_423924),
    .in1(out_ui_bit_and_expr_FU_32_0_32_56_i0_fu_min_max_423521_423751),
    .in2(out_const_3));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(30),
    .PRECISION(32)) fu_min_max_423521_423927 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i1_fu_min_max_423521_423927),
    .in1(out_reg_5_reg_5),
    .in2(out_const_3));
  ui_plus_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(1),
    .BITSIZE_out1(30)) fu_min_max_423521_423930 (.out1(out_ui_plus_expr_FU_32_0_32_66_i0_fu_min_max_423521_423930),
    .in1(out_ui_rshift_expr_FU_32_0_32_71_i1_fu_min_max_423521_423927),
    .in2(out_const_2));
  ui_lshift_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_min_max_423521_423933 (.out1(out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933),
    .in1(out_ui_plus_expr_FU_32_0_32_66_i0_fu_min_max_423521_423930),
    .in2(out_const_3));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(30),
    .PRECISION(32)) fu_min_max_423521_423936 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i2_fu_min_max_423521_423936),
    .in1(out_ui_lshift_expr_FU_32_0_32_61_i1_fu_min_max_423521_423933),
    .in2(out_const_3));
  ui_rshift_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(2),
    .BITSIZE_out1(29),
    .PRECISION(32)) fu_min_max_423521_423939 (.out1(out_ui_rshift_expr_FU_32_0_32_71_i3_fu_min_max_423521_423939),
    .in1(out_ui_lshift_expr_FU_32_0_32_61_i0_fu_min_max_423521_423924),
    .in2(out_const_3));
  ui_extract_bit_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(1)) fu_min_max_423521_423964 (.out1(out_ui_extract_bit_expr_FU_4_i0_fu_min_max_423521_423964),
    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),
    .in2(out_const_0));
  ui_extract_bit_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(1)) fu_min_max_423521_423968 (.out1(out_ui_extract_bit_expr_FU_5_i0_fu_min_max_423521_423968),
    .in1(out_ui_plus_expr_FU_32_0_32_65_i0_fu_min_max_423521_423729),
    .in2(out_const_2));
  register_STD #(.BITSIZE_in1(30),
    .BITSIZE_out1(30)) reg_0 (.out1(out_reg_0_reg_0),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_bit_and_expr_FU_32_0_32_55_i0_fu_min_max_423521_423728),
    .wenable(wrenable_reg_0));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_1 (.out1(out_reg_1_reg_1),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_64_reg_1_0_0_0),
    .wenable(wrenable_reg_1));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_10 (.out1(out_reg_10_reg_10),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_70_i0_fu_min_max_423521_423652),
    .wenable(wrenable_reg_10));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_11 (.out1(out_reg_11_reg_11),
    .clock(clock),
    .reset(reset),
    .in1(out_UIdata_converter_FU_21_i0_fu_min_max_423521_423847),
    .wenable(wrenable_reg_11));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_12 (.out1(out_reg_12_reg_12),
    .clock(clock),
    .reset(reset),
    .in1(out_UIdata_converter_FU_23_i0_fu_min_max_423521_423852),
    .wenable(wrenable_reg_12));
  register_SE #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) reg_13 (.out1(out_reg_13_reg_13),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_eq_expr_FU_32_32_32_60_i0_fu_min_max_423521_423872),
    .wenable(wrenable_reg_13));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_14 (.out1(out_reg_14_reg_14),
    .clock(clock),
    .reset(reset),
    .in1(out_min_expr_FU_32_32_32_54_i3_fu_min_max_423521_423655),
    .wenable(wrenable_reg_14));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_15 (.out1(out_reg_15_reg_15),
    .clock(clock),
    .reset(reset),
    .in1(out_max_expr_FU_32_32_32_53_i3_fu_min_max_423521_423708),
    .wenable(wrenable_reg_15));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_16 (.out1(out_reg_16_reg_16),
    .clock(clock),
    .reset(reset),
    .in1(out_UIdata_converter_FU_26_i0_fu_min_max_423521_423861),
    .wenable(wrenable_reg_16));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_17 (.out1(out_reg_17_reg_17),
    .clock(clock),
    .reset(reset),
    .in1(out_UIdata_converter_FU_27_i0_fu_min_max_423521_423864),
    .wenable(wrenable_reg_17));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_18 (.out1(out_reg_18_reg_18),
    .clock(clock),
    .reset(reset),
    .in1(out_min_expr_FU_32_32_32_54_i2_fu_min_max_423521_423644),
    .wenable(wrenable_reg_18));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_19 (.out1(out_reg_19_reg_19),
    .clock(clock),
    .reset(reset),
    .in1(out_max_expr_FU_32_32_32_53_i2_fu_min_max_423521_423704),
    .wenable(wrenable_reg_19));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_2 (.out1(out_reg_2_reg_2),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_75_reg_2_0_0_0),
    .wenable(wrenable_reg_2));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_20 (.out1(out_reg_20_reg_20),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_76_reg_20_0_0_1),
    .wenable(wrenable_reg_20));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_21 (.out1(out_reg_21_reg_21),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_77_reg_21_0_0_1),
    .wenable(wrenable_reg_21));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_22 (.out1(out_reg_22_reg_22),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_78_reg_22_0_0_1),
    .wenable(wrenable_reg_22));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_23 (.out1(out_reg_23_reg_23),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_79_reg_23_0_0_1),
    .wenable(wrenable_reg_23));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_24 (.out1(out_reg_24_reg_24),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_80_reg_24_0_0_1),
    .wenable(wrenable_reg_24));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_25 (.out1(out_reg_25_reg_25),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_81_reg_25_0_0_0),
    .wenable(wrenable_reg_25));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_26 (.out1(out_reg_26_reg_26),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_70_i1_fu_min_max_423521_423678),
    .wenable(wrenable_reg_26));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_27 (.out1(out_reg_27_reg_27),
    .clock(clock),
    .reset(reset),
    .in1(out_UIdata_converter_FU_44_i0_fu_min_max_423521_423881),
    .wenable(wrenable_reg_27));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_28 (.out1(out_reg_28_reg_28),
    .clock(clock),
    .reset(reset),
    .in1(out_UIdata_converter_FU_46_i0_fu_min_max_423521_423886),
    .wenable(wrenable_reg_28));
  register_SE #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) reg_29 (.out1(out_reg_29_reg_29),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_eq_expr_FU_32_32_32_60_i1_fu_min_max_423521_423888),
    .wenable(wrenable_reg_29));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_3 (.out1(out_reg_3_reg_3),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_86_reg_3_0_0_0),
    .wenable(wrenable_reg_3));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_30 (.out1(out_reg_30_reg_30),
    .clock(clock),
    .reset(reset),
    .in1(out_min_expr_FU_32_32_32_54_i4_fu_min_max_423521_423667),
    .wenable(wrenable_reg_30));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_31 (.out1(out_reg_31_reg_31),
    .clock(clock),
    .reset(reset),
    .in1(out_max_expr_FU_32_32_32_53_i4_fu_min_max_423521_423717),
    .wenable(wrenable_reg_31));
  register_SE #(.BITSIZE_in1(2),
    .BITSIZE_out1(2)) reg_4 (.out1(out_reg_4_reg_4),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_bit_and_expr_FU_8_0_8_57_i0_fu_min_max_423521_423730),
    .wenable(wrenable_reg_4));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_5 (.out1(out_reg_5_reg_5),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_90_reg_5_0_0_0),
    .wenable(wrenable_reg_5));
  register_SE #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) reg_6 (.out1(out_reg_6_reg_6),
    .clock(clock),
    .reset(reset),
    .in1(out_lut_expr_FU_6_i0_fu_min_max_423521_423842),
    .wenable(wrenable_reg_6));
  register_SE #(.BITSIZE_in1(29),
    .BITSIZE_out1(29)) reg_7 (.out1(out_reg_7_reg_7),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_rshift_expr_FU_32_0_32_71_i3_fu_min_max_423521_423939),
    .wenable(wrenable_reg_7));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_8 (.out1(out_reg_8_reg_8),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_67_i0_fu_min_max_423521_423624),
    .wenable(wrenable_reg_8));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_9 (.out1(out_reg_9_reg_9),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_69_i0_fu_min_max_423521_423641),
    .wenable(wrenable_reg_9));
  // io-signal post fix
  assign return_port = out_MUX_34_gimple_return_FU_3_i0_0_0_0;
  assign Mout_oe_ram = sig_out_bus_mergerMout_oe_ram3_;
  assign Mout_we_ram = sig_out_bus_mergerMout_we_ram4_;
  assign Mout_addr_ram = sig_out_bus_mergerMout_addr_ram1_;
  assign Mout_Wdata_ram = sig_out_bus_mergerMout_Wdata_ram0_;
  assign Mout_data_ram_size = sig_out_bus_mergerMout_data_ram_size2_;
  assign OUT_CONDITION_min_max_423521_423577 = out_read_cond_FU_2_i0_fu_min_max_423521_423577;
  assign OUT_CONDITION_min_max_423521_423732 = out_read_cond_FU_7_i0_fu_min_max_423521_423732;
  assign OUT_CONDITION_min_max_423521_423748 = out_read_cond_FU_14_i0_fu_min_max_423521_423748;
  assign OUT_CONDITION_min_max_423521_423758 = out_read_cond_FU_36_i0_fu_min_max_423521_423758;
  assign OUT_CONDITION_min_max_423521_423767 = out_read_cond_FU_51_i0_fu_min_max_423521_423767;

endmodule

// FSM based controller description for min_max
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module controller_min_max(done_port,
  fuselector_BMEMORY_CTRL_52_i0_LOAD,
  fuselector_BMEMORY_CTRL_52_i0_STORE,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2,
  selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0,
  selector_MUX_34_gimple_return_FU_3_i0_0_0_0,
  selector_MUX_64_reg_1_0_0_0,
  selector_MUX_75_reg_2_0_0_0,
  selector_MUX_76_reg_20_0_0_0,
  selector_MUX_76_reg_20_0_0_1,
  selector_MUX_77_reg_21_0_0_0,
  selector_MUX_77_reg_21_0_0_1,
  selector_MUX_78_reg_22_0_0_0,
  selector_MUX_78_reg_22_0_0_1,
  selector_MUX_79_reg_23_0_0_0,
  selector_MUX_79_reg_23_0_0_1,
  selector_MUX_80_reg_24_0_0_0,
  selector_MUX_80_reg_24_0_0_1,
  selector_MUX_81_reg_25_0_0_0,
  selector_MUX_86_reg_3_0_0_0,
  selector_MUX_90_reg_5_0_0_0,
  wrenable_reg_0,
  wrenable_reg_1,
  wrenable_reg_10,
  wrenable_reg_11,
  wrenable_reg_12,
  wrenable_reg_13,
  wrenable_reg_14,
  wrenable_reg_15,
  wrenable_reg_16,
  wrenable_reg_17,
  wrenable_reg_18,
  wrenable_reg_19,
  wrenable_reg_2,
  wrenable_reg_20,
  wrenable_reg_21,
  wrenable_reg_22,
  wrenable_reg_23,
  wrenable_reg_24,
  wrenable_reg_25,
  wrenable_reg_26,
  wrenable_reg_27,
  wrenable_reg_28,
  wrenable_reg_29,
  wrenable_reg_3,
  wrenable_reg_30,
  wrenable_reg_31,
  wrenable_reg_4,
  wrenable_reg_5,
  wrenable_reg_6,
  wrenable_reg_7,
  wrenable_reg_8,
  wrenable_reg_9,
  OUT_CONDITION_min_max_423521_423577,
  OUT_CONDITION_min_max_423521_423732,
  OUT_CONDITION_min_max_423521_423748,
  OUT_CONDITION_min_max_423521_423758,
  OUT_CONDITION_min_max_423521_423767,
  clock,
  reset,
  start_port);
  // IN
  input OUT_CONDITION_min_max_423521_423577;
  input OUT_CONDITION_min_max_423521_423732;
  input OUT_CONDITION_min_max_423521_423748;
  input OUT_CONDITION_min_max_423521_423758;
  input OUT_CONDITION_min_max_423521_423767;
  input clock;
  input reset;
  input start_port;
  // OUT
  output done_port;
  output fuselector_BMEMORY_CTRL_52_i0_LOAD;
  output fuselector_BMEMORY_CTRL_52_i0_STORE;
  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;
  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;
  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;
  output selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;
  output selector_MUX_34_gimple_return_FU_3_i0_0_0_0;
  output selector_MUX_64_reg_1_0_0_0;
  output selector_MUX_75_reg_2_0_0_0;
  output selector_MUX_76_reg_20_0_0_0;
  output selector_MUX_76_reg_20_0_0_1;
  output selector_MUX_77_reg_21_0_0_0;
  output selector_MUX_77_reg_21_0_0_1;
  output selector_MUX_78_reg_22_0_0_0;
  output selector_MUX_78_reg_22_0_0_1;
  output selector_MUX_79_reg_23_0_0_0;
  output selector_MUX_79_reg_23_0_0_1;
  output selector_MUX_80_reg_24_0_0_0;
  output selector_MUX_80_reg_24_0_0_1;
  output selector_MUX_81_reg_25_0_0_0;
  output selector_MUX_86_reg_3_0_0_0;
  output selector_MUX_90_reg_5_0_0_0;
  output wrenable_reg_0;
  output wrenable_reg_1;
  output wrenable_reg_10;
  output wrenable_reg_11;
  output wrenable_reg_12;
  output wrenable_reg_13;
  output wrenable_reg_14;
  output wrenable_reg_15;
  output wrenable_reg_16;
  output wrenable_reg_17;
  output wrenable_reg_18;
  output wrenable_reg_19;
  output wrenable_reg_2;
  output wrenable_reg_20;
  output wrenable_reg_21;
  output wrenable_reg_22;
  output wrenable_reg_23;
  output wrenable_reg_24;
  output wrenable_reg_25;
  output wrenable_reg_26;
  output wrenable_reg_27;
  output wrenable_reg_28;
  output wrenable_reg_29;
  output wrenable_reg_3;
  output wrenable_reg_30;
  output wrenable_reg_31;
  output wrenable_reg_4;
  output wrenable_reg_5;
  output wrenable_reg_6;
  output wrenable_reg_7;
  output wrenable_reg_8;
  output wrenable_reg_9;
  parameter [3:0] S_0 = 4'd0,
    S_12 = 4'd12,
    S_1 = 4'd1,
    S_3 = 4'd3,
    S_4 = 4'd4,
    S_5 = 4'd5,
    S_6 = 4'd6,
    S_7 = 4'd7,
    S_2 = 4'd2,
    S_9 = 4'd9,
    S_10 = 4'd10,
    S_11 = 4'd11,
    S_8 = 4'd8;
  reg [3:0] _present_state=S_0, _next_state;
  reg done_port;
  reg fuselector_BMEMORY_CTRL_52_i0_LOAD;
  reg fuselector_BMEMORY_CTRL_52_i0_STORE;
  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;
  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;
  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;
  reg selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;
  reg selector_MUX_34_gimple_return_FU_3_i0_0_0_0;
  reg selector_MUX_64_reg_1_0_0_0;
  reg selector_MUX_75_reg_2_0_0_0;
  reg selector_MUX_76_reg_20_0_0_0;
  reg selector_MUX_76_reg_20_0_0_1;
  reg selector_MUX_77_reg_21_0_0_0;
  reg selector_MUX_77_reg_21_0_0_1;
  reg selector_MUX_78_reg_22_0_0_0;
  reg selector_MUX_78_reg_22_0_0_1;
  reg selector_MUX_79_reg_23_0_0_0;
  reg selector_MUX_79_reg_23_0_0_1;
  reg selector_MUX_80_reg_24_0_0_0;
  reg selector_MUX_80_reg_24_0_0_1;
  reg selector_MUX_81_reg_25_0_0_0;
  reg selector_MUX_86_reg_3_0_0_0;
  reg selector_MUX_90_reg_5_0_0_0;
  reg wrenable_reg_0;
  reg wrenable_reg_1;
  reg wrenable_reg_10;
  reg wrenable_reg_11;
  reg wrenable_reg_12;
  reg wrenable_reg_13;
  reg wrenable_reg_14;
  reg wrenable_reg_15;
  reg wrenable_reg_16;
  reg wrenable_reg_17;
  reg wrenable_reg_18;
  reg wrenable_reg_19;
  reg wrenable_reg_2;
  reg wrenable_reg_20;
  reg wrenable_reg_21;
  reg wrenable_reg_22;
  reg wrenable_reg_23;
  reg wrenable_reg_24;
  reg wrenable_reg_25;
  reg wrenable_reg_26;
  reg wrenable_reg_27;
  reg wrenable_reg_28;
  reg wrenable_reg_29;
  reg wrenable_reg_3;
  reg wrenable_reg_30;
  reg wrenable_reg_31;
  reg wrenable_reg_4;
  reg wrenable_reg_5;
  reg wrenable_reg_6;
  reg wrenable_reg_7;
  reg wrenable_reg_8;
  reg wrenable_reg_9;
  
  always @(posedge clock)
    if (reset == 1'b0) _present_state <= S_0;
    else _present_state <= _next_state;
  
  always @(*)
  begin
    done_port = 1'b0;
    fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b0;
    fuselector_BMEMORY_CTRL_52_i0_STORE = 1'b0;
    selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0 = 1'b0;
    selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1 = 1'b0;
    selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2 = 1'b0;
    selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0 = 1'b0;
    selector_MUX_34_gimple_return_FU_3_i0_0_0_0 = 1'b0;
    selector_MUX_64_reg_1_0_0_0 = 1'b0;
    selector_MUX_75_reg_2_0_0_0 = 1'b0;
    selector_MUX_76_reg_20_0_0_0 = 1'b0;
    selector_MUX_76_reg_20_0_0_1 = 1'b0;
    selector_MUX_77_reg_21_0_0_0 = 1'b0;
    selector_MUX_77_reg_21_0_0_1 = 1'b0;
    selector_MUX_78_reg_22_0_0_0 = 1'b0;
    selector_MUX_78_reg_22_0_0_1 = 1'b0;
    selector_MUX_79_reg_23_0_0_0 = 1'b0;
    selector_MUX_79_reg_23_0_0_1 = 1'b0;
    selector_MUX_80_reg_24_0_0_0 = 1'b0;
    selector_MUX_80_reg_24_0_0_1 = 1'b0;
    selector_MUX_81_reg_25_0_0_0 = 1'b0;
    selector_MUX_86_reg_3_0_0_0 = 1'b0;
    selector_MUX_90_reg_5_0_0_0 = 1'b0;
    wrenable_reg_0 = 1'b0;
    wrenable_reg_1 = 1'b0;
    wrenable_reg_10 = 1'b0;
    wrenable_reg_11 = 1'b0;
    wrenable_reg_12 = 1'b0;
    wrenable_reg_13 = 1'b0;
    wrenable_reg_14 = 1'b0;
    wrenable_reg_15 = 1'b0;
    wrenable_reg_16 = 1'b0;
    wrenable_reg_17 = 1'b0;
    wrenable_reg_18 = 1'b0;
    wrenable_reg_19 = 1'b0;
    wrenable_reg_2 = 1'b0;
    wrenable_reg_20 = 1'b0;
    wrenable_reg_21 = 1'b0;
    wrenable_reg_22 = 1'b0;
    wrenable_reg_23 = 1'b0;
    wrenable_reg_24 = 1'b0;
    wrenable_reg_25 = 1'b0;
    wrenable_reg_26 = 1'b0;
    wrenable_reg_27 = 1'b0;
    wrenable_reg_28 = 1'b0;
    wrenable_reg_29 = 1'b0;
    wrenable_reg_3 = 1'b0;
    wrenable_reg_30 = 1'b0;
    wrenable_reg_31 = 1'b0;
    wrenable_reg_4 = 1'b0;
    wrenable_reg_5 = 1'b0;
    wrenable_reg_6 = 1'b0;
    wrenable_reg_7 = 1'b0;
    wrenable_reg_8 = 1'b0;
    wrenable_reg_9 = 1'b0;
    case (_present_state)
      S_0 :
        if(start_port == 1'b1)
        begin
          wrenable_reg_0 = 1'b1;
          if (OUT_CONDITION_min_max_423521_423577 == 1'b0)
            begin
              _next_state = S_1;
            end
          else
            begin
              _next_state = S_12;
              done_port = 1'b1;
              wrenable_reg_0 = 1'b0;
            end
        end
        else
        begin
          _next_state = S_0;
        end
      S_12 :
        begin
          selector_MUX_34_gimple_return_FU_3_i0_0_0_0 = 1'b1;
          _next_state = S_0;
        end
      S_1 :
        begin
          selector_MUX_64_reg_1_0_0_0 = 1'b1;
          selector_MUX_76_reg_20_0_0_1 = 1'b1;
          selector_MUX_77_reg_21_0_0_1 = 1'b1;
          selector_MUX_78_reg_22_0_0_1 = 1'b1;
          selector_MUX_79_reg_23_0_0_1 = 1'b1;
          selector_MUX_80_reg_24_0_0_0 = 1'b1;
          selector_MUX_86_reg_3_0_0_0 = 1'b1;
          wrenable_reg_1 = 1'b1;
          wrenable_reg_2 = 1'b1;
          wrenable_reg_20 = 1'b1;
          wrenable_reg_21 = 1'b1;
          wrenable_reg_22 = 1'b1;
          wrenable_reg_23 = 1'b1;
          wrenable_reg_24 = 1'b1;
          wrenable_reg_3 = 1'b1;
          wrenable_reg_4 = 1'b1;
          wrenable_reg_5 = 1'b1;
          wrenable_reg_6 = 1'b1;
          wrenable_reg_7 = 1'b1;
          if (OUT_CONDITION_min_max_423521_423732 == 1'b1)
            begin
              _next_state = S_2;
              selector_MUX_64_reg_1_0_0_0 = 1'b0;
              selector_MUX_86_reg_3_0_0_0 = 1'b0;
              wrenable_reg_1 = 1'b0;
              wrenable_reg_2 = 1'b0;
              wrenable_reg_3 = 1'b0;
              wrenable_reg_5 = 1'b0;
              wrenable_reg_7 = 1'b0;
            end
          else
            begin
              _next_state = S_3;
              selector_MUX_76_reg_20_0_0_1 = 1'b0;
              selector_MUX_77_reg_21_0_0_1 = 1'b0;
              selector_MUX_78_reg_22_0_0_1 = 1'b0;
              selector_MUX_79_reg_23_0_0_1 = 1'b0;
              selector_MUX_80_reg_24_0_0_0 = 1'b0;
              wrenable_reg_20 = 1'b0;
              wrenable_reg_21 = 1'b0;
              wrenable_reg_22 = 1'b0;
              wrenable_reg_23 = 1'b0;
              wrenable_reg_24 = 1'b0;
            end
        end
      S_3 :
        begin
          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;
          selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2 = 1'b1;
          selector_MUX_90_reg_5_0_0_0 = 1'b1;
          wrenable_reg_1 = 1'b1;
          wrenable_reg_10 = 1'b1;
          wrenable_reg_11 = 1'b1;
          wrenable_reg_12 = 1'b1;
          wrenable_reg_13 = 1'b1;
          wrenable_reg_5 = 1'b1;
          wrenable_reg_8 = 1'b1;
          wrenable_reg_9 = 1'b1;
          _next_state = S_4;
        end
      S_4 :
        begin
          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;
          selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0 = 1'b1;
          wrenable_reg_14 = 1'b1;
          wrenable_reg_15 = 1'b1;
          _next_state = S_5;
        end
      S_5 :
        begin
          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;
          selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0 = 1'b1;
          wrenable_reg_16 = 1'b1;
          wrenable_reg_17 = 1'b1;
          _next_state = S_6;
        end
      S_6 :
        begin
          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;
          wrenable_reg_18 = 1'b1;
          wrenable_reg_19 = 1'b1;
          _next_state = S_7;
        end
      S_7 :
        begin
          selector_MUX_75_reg_2_0_0_0 = 1'b1;
          selector_MUX_76_reg_20_0_0_0 = 1'b1;
          selector_MUX_78_reg_22_0_0_0 = 1'b1;
          selector_MUX_79_reg_23_0_0_0 = 1'b1;
          wrenable_reg_2 = 1'b1;
          wrenable_reg_20 = 1'b1;
          wrenable_reg_21 = 1'b1;
          wrenable_reg_22 = 1'b1;
          wrenable_reg_23 = 1'b1;
          wrenable_reg_24 = 1'b1;
          wrenable_reg_3 = 1'b1;
          if (OUT_CONDITION_min_max_423521_423758 == 1'b1)
            begin
              _next_state = S_2;
              selector_MUX_75_reg_2_0_0_0 = 1'b0;
              wrenable_reg_2 = 1'b0;
              wrenable_reg_3 = 1'b0;
            end
          else
            begin
              _next_state = S_3;
              selector_MUX_76_reg_20_0_0_0 = 1'b0;
              selector_MUX_78_reg_22_0_0_0 = 1'b0;
              selector_MUX_79_reg_23_0_0_0 = 1'b0;
              wrenable_reg_20 = 1'b0;
              wrenable_reg_21 = 1'b0;
              wrenable_reg_22 = 1'b0;
              wrenable_reg_23 = 1'b0;
              wrenable_reg_24 = 1'b0;
            end
        end
      S_2 :
        begin
          wrenable_reg_25 = 1'b1;
          if (OUT_CONDITION_min_max_423521_423748 == 1'b1)
            begin
              _next_state = S_8;
              done_port = 1'b1;
              wrenable_reg_25 = 1'b0;
            end
          else
            begin
              _next_state = S_9;
            end
        end
      S_9 :
        begin
          fuselector_BMEMORY_CTRL_52_i0_LOAD = 1'b1;
          selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1 = 1'b1;
          selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0 = 1'b1;
          selector_MUX_81_reg_25_0_0_0 = 1'b1;
          wrenable_reg_25 = 1'b1;
          wrenable_reg_26 = 1'b1;
          wrenable_reg_27 = 1'b1;
          wrenable_reg_28 = 1'b1;
          wrenable_reg_29 = 1'b1;
          _next_state = S_10;
        end
      S_10 :
        begin
          wrenable_reg_30 = 1'b1;
          wrenable_reg_31 = 1'b1;
          _next_state = S_11;
        end
      S_11 :
        begin
          selector_MUX_77_reg_21_0_0_0 = 1'b1;
          selector_MUX_80_reg_24_0_0_1 = 1'b1;
          wrenable_reg_20 = 1'b1;
          wrenable_reg_21 = 1'b1;
          wrenable_reg_22 = 1'b1;
          wrenable_reg_23 = 1'b1;
          wrenable_reg_24 = 1'b1;
          if (OUT_CONDITION_min_max_423521_423767 == 1'b1)
            begin
              _next_state = S_8;
              done_port = 1'b1;
              selector_MUX_77_reg_21_0_0_0 = 1'b0;
              selector_MUX_80_reg_24_0_0_1 = 1'b0;
              wrenable_reg_21 = 1'b0;
              wrenable_reg_22 = 1'b0;
              wrenable_reg_24 = 1'b0;
            end
          else
            begin
              _next_state = S_9;
              wrenable_reg_20 = 1'b0;
              wrenable_reg_23 = 1'b0;
            end
        end
      S_8 :
        begin
          _next_state = S_0;
        end
      default :
        begin
          _next_state = S_0;
        end
    endcase
  end
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Marco Lattuada <marco.lattuada@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module flipflop_AR(clock,
  reset,
  in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input clock;
  input reset;
  input in1;
  // OUT
  output out1;
  
  reg reg_out1 =0;
  assign out1 = reg_out1;
  always @(posedge clock )
    if (reset == 1'b0)
      reg_out1 <= {BITSIZE_out1{1'b0}};
    else
      reg_out1 <= in1;
endmodule

// Top component for min_max
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module _min_max(clock,
  reset,
  start_port,
  done_port,
  Pd61,
  Pd62,
  return_port,
  M_Rdata_ram,
  M_DataRdy,
  Min_oe_ram,
  Min_we_ram,
  Min_addr_ram,
  Min_Wdata_ram,
  Min_data_ram_size,
  Mout_oe_ram,
  Mout_we_ram,
  Mout_addr_ram,
  Mout_Wdata_ram,
  Mout_data_ram_size);
  // IN
  input clock;
  input reset;
  input start_port;
  input [31:0] Pd61;
  input [31:0] Pd62;
  input [31:0] M_Rdata_ram;
  input M_DataRdy;
  input Min_oe_ram;
  input Min_we_ram;
  input [31:0] Min_addr_ram;
  input [31:0] Min_Wdata_ram;
  input [5:0] Min_data_ram_size;
  // OUT
  output done_port;
  output [63:0] return_port;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [31:0] Mout_addr_ram;
  output [31:0] Mout_Wdata_ram;
  output [5:0] Mout_data_ram_size;
  // Component and signal declarations
  wire OUT_CONDITION_min_max_423521_423577;
  wire OUT_CONDITION_min_max_423521_423732;
  wire OUT_CONDITION_min_max_423521_423748;
  wire OUT_CONDITION_min_max_423521_423758;
  wire OUT_CONDITION_min_max_423521_423767;
  wire done_delayed_REG_signal_in;
  wire done_delayed_REG_signal_out;
  wire fuselector_BMEMORY_CTRL_52_i0_LOAD;
  wire fuselector_BMEMORY_CTRL_52_i0_STORE;
  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0;
  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1;
  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2;
  wire selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0;
  wire selector_MUX_34_gimple_return_FU_3_i0_0_0_0;
  wire selector_MUX_64_reg_1_0_0_0;
  wire selector_MUX_75_reg_2_0_0_0;
  wire selector_MUX_76_reg_20_0_0_0;
  wire selector_MUX_76_reg_20_0_0_1;
  wire selector_MUX_77_reg_21_0_0_0;
  wire selector_MUX_77_reg_21_0_0_1;
  wire selector_MUX_78_reg_22_0_0_0;
  wire selector_MUX_78_reg_22_0_0_1;
  wire selector_MUX_79_reg_23_0_0_0;
  wire selector_MUX_79_reg_23_0_0_1;
  wire selector_MUX_80_reg_24_0_0_0;
  wire selector_MUX_80_reg_24_0_0_1;
  wire selector_MUX_81_reg_25_0_0_0;
  wire selector_MUX_86_reg_3_0_0_0;
  wire selector_MUX_90_reg_5_0_0_0;
  wire wrenable_reg_0;
  wire wrenable_reg_1;
  wire wrenable_reg_10;
  wire wrenable_reg_11;
  wire wrenable_reg_12;
  wire wrenable_reg_13;
  wire wrenable_reg_14;
  wire wrenable_reg_15;
  wire wrenable_reg_16;
  wire wrenable_reg_17;
  wire wrenable_reg_18;
  wire wrenable_reg_19;
  wire wrenable_reg_2;
  wire wrenable_reg_20;
  wire wrenable_reg_21;
  wire wrenable_reg_22;
  wire wrenable_reg_23;
  wire wrenable_reg_24;
  wire wrenable_reg_25;
  wire wrenable_reg_26;
  wire wrenable_reg_27;
  wire wrenable_reg_28;
  wire wrenable_reg_29;
  wire wrenable_reg_3;
  wire wrenable_reg_30;
  wire wrenable_reg_31;
  wire wrenable_reg_4;
  wire wrenable_reg_5;
  wire wrenable_reg_6;
  wire wrenable_reg_7;
  wire wrenable_reg_8;
  wire wrenable_reg_9;
  
  controller_min_max Controller_i (.done_port(done_delayed_REG_signal_in),
    .fuselector_BMEMORY_CTRL_52_i0_LOAD(fuselector_BMEMORY_CTRL_52_i0_LOAD),
    .fuselector_BMEMORY_CTRL_52_i0_STORE(fuselector_BMEMORY_CTRL_52_i0_STORE),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),
    .selector_MUX_34_gimple_return_FU_3_i0_0_0_0(selector_MUX_34_gimple_return_FU_3_i0_0_0_0),
    .selector_MUX_64_reg_1_0_0_0(selector_MUX_64_reg_1_0_0_0),
    .selector_MUX_75_reg_2_0_0_0(selector_MUX_75_reg_2_0_0_0),
    .selector_MUX_76_reg_20_0_0_0(selector_MUX_76_reg_20_0_0_0),
    .selector_MUX_76_reg_20_0_0_1(selector_MUX_76_reg_20_0_0_1),
    .selector_MUX_77_reg_21_0_0_0(selector_MUX_77_reg_21_0_0_0),
    .selector_MUX_77_reg_21_0_0_1(selector_MUX_77_reg_21_0_0_1),
    .selector_MUX_78_reg_22_0_0_0(selector_MUX_78_reg_22_0_0_0),
    .selector_MUX_78_reg_22_0_0_1(selector_MUX_78_reg_22_0_0_1),
    .selector_MUX_79_reg_23_0_0_0(selector_MUX_79_reg_23_0_0_0),
    .selector_MUX_79_reg_23_0_0_1(selector_MUX_79_reg_23_0_0_1),
    .selector_MUX_80_reg_24_0_0_0(selector_MUX_80_reg_24_0_0_0),
    .selector_MUX_80_reg_24_0_0_1(selector_MUX_80_reg_24_0_0_1),
    .selector_MUX_81_reg_25_0_0_0(selector_MUX_81_reg_25_0_0_0),
    .selector_MUX_86_reg_3_0_0_0(selector_MUX_86_reg_3_0_0_0),
    .selector_MUX_90_reg_5_0_0_0(selector_MUX_90_reg_5_0_0_0),
    .wrenable_reg_0(wrenable_reg_0),
    .wrenable_reg_1(wrenable_reg_1),
    .wrenable_reg_10(wrenable_reg_10),
    .wrenable_reg_11(wrenable_reg_11),
    .wrenable_reg_12(wrenable_reg_12),
    .wrenable_reg_13(wrenable_reg_13),
    .wrenable_reg_14(wrenable_reg_14),
    .wrenable_reg_15(wrenable_reg_15),
    .wrenable_reg_16(wrenable_reg_16),
    .wrenable_reg_17(wrenable_reg_17),
    .wrenable_reg_18(wrenable_reg_18),
    .wrenable_reg_19(wrenable_reg_19),
    .wrenable_reg_2(wrenable_reg_2),
    .wrenable_reg_20(wrenable_reg_20),
    .wrenable_reg_21(wrenable_reg_21),
    .wrenable_reg_22(wrenable_reg_22),
    .wrenable_reg_23(wrenable_reg_23),
    .wrenable_reg_24(wrenable_reg_24),
    .wrenable_reg_25(wrenable_reg_25),
    .wrenable_reg_26(wrenable_reg_26),
    .wrenable_reg_27(wrenable_reg_27),
    .wrenable_reg_28(wrenable_reg_28),
    .wrenable_reg_29(wrenable_reg_29),
    .wrenable_reg_3(wrenable_reg_3),
    .wrenable_reg_30(wrenable_reg_30),
    .wrenable_reg_31(wrenable_reg_31),
    .wrenable_reg_4(wrenable_reg_4),
    .wrenable_reg_5(wrenable_reg_5),
    .wrenable_reg_6(wrenable_reg_6),
    .wrenable_reg_7(wrenable_reg_7),
    .wrenable_reg_8(wrenable_reg_8),
    .wrenable_reg_9(wrenable_reg_9),
    .OUT_CONDITION_min_max_423521_423577(OUT_CONDITION_min_max_423521_423577),
    .OUT_CONDITION_min_max_423521_423732(OUT_CONDITION_min_max_423521_423732),
    .OUT_CONDITION_min_max_423521_423748(OUT_CONDITION_min_max_423521_423748),
    .OUT_CONDITION_min_max_423521_423758(OUT_CONDITION_min_max_423521_423758),
    .OUT_CONDITION_min_max_423521_423767(OUT_CONDITION_min_max_423521_423767),
    .clock(clock),
    .reset(reset),
    .start_port(start_port));
  datapath_min_max Datapath_i (.return_port(return_port),
    .Mout_oe_ram(Mout_oe_ram),
    .Mout_we_ram(Mout_we_ram),
    .Mout_addr_ram(Mout_addr_ram),
    .Mout_Wdata_ram(Mout_Wdata_ram),
    .Mout_data_ram_size(Mout_data_ram_size),
    .OUT_CONDITION_min_max_423521_423577(OUT_CONDITION_min_max_423521_423577),
    .OUT_CONDITION_min_max_423521_423732(OUT_CONDITION_min_max_423521_423732),
    .OUT_CONDITION_min_max_423521_423748(OUT_CONDITION_min_max_423521_423748),
    .OUT_CONDITION_min_max_423521_423758(OUT_CONDITION_min_max_423521_423758),
    .OUT_CONDITION_min_max_423521_423767(OUT_CONDITION_min_max_423521_423767),
    .clock(clock),
    .reset(reset),
    .in_port_Pd61(Pd61),
    .in_port_Pd62(Pd62),
    .M_Rdata_ram(M_Rdata_ram),
    .M_DataRdy(M_DataRdy),
    .Min_oe_ram(Min_oe_ram),
    .Min_we_ram(Min_we_ram),
    .Min_addr_ram(Min_addr_ram),
    .Min_Wdata_ram(Min_Wdata_ram),
    .Min_data_ram_size(Min_data_ram_size),
    .fuselector_BMEMORY_CTRL_52_i0_LOAD(fuselector_BMEMORY_CTRL_52_i0_LOAD),
    .fuselector_BMEMORY_CTRL_52_i0_STORE(fuselector_BMEMORY_CTRL_52_i0_STORE),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_0),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_1),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2(selector_MUX_0_BMEMORY_CTRL_52_i0_1_0_2),
    .selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0(selector_MUX_0_BMEMORY_CTRL_52_i0_1_1_0),
    .selector_MUX_34_gimple_return_FU_3_i0_0_0_0(selector_MUX_34_gimple_return_FU_3_i0_0_0_0),
    .selector_MUX_64_reg_1_0_0_0(selector_MUX_64_reg_1_0_0_0),
    .selector_MUX_75_reg_2_0_0_0(selector_MUX_75_reg_2_0_0_0),
    .selector_MUX_76_reg_20_0_0_0(selector_MUX_76_reg_20_0_0_0),
    .selector_MUX_76_reg_20_0_0_1(selector_MUX_76_reg_20_0_0_1),
    .selector_MUX_77_reg_21_0_0_0(selector_MUX_77_reg_21_0_0_0),
    .selector_MUX_77_reg_21_0_0_1(selector_MUX_77_reg_21_0_0_1),
    .selector_MUX_78_reg_22_0_0_0(selector_MUX_78_reg_22_0_0_0),
    .selector_MUX_78_reg_22_0_0_1(selector_MUX_78_reg_22_0_0_1),
    .selector_MUX_79_reg_23_0_0_0(selector_MUX_79_reg_23_0_0_0),
    .selector_MUX_79_reg_23_0_0_1(selector_MUX_79_reg_23_0_0_1),
    .selector_MUX_80_reg_24_0_0_0(selector_MUX_80_reg_24_0_0_0),
    .selector_MUX_80_reg_24_0_0_1(selector_MUX_80_reg_24_0_0_1),
    .selector_MUX_81_reg_25_0_0_0(selector_MUX_81_reg_25_0_0_0),
    .selector_MUX_86_reg_3_0_0_0(selector_MUX_86_reg_3_0_0_0),
    .selector_MUX_90_reg_5_0_0_0(selector_MUX_90_reg_5_0_0_0),
    .wrenable_reg_0(wrenable_reg_0),
    .wrenable_reg_1(wrenable_reg_1),
    .wrenable_reg_10(wrenable_reg_10),
    .wrenable_reg_11(wrenable_reg_11),
    .wrenable_reg_12(wrenable_reg_12),
    .wrenable_reg_13(wrenable_reg_13),
    .wrenable_reg_14(wrenable_reg_14),
    .wrenable_reg_15(wrenable_reg_15),
    .wrenable_reg_16(wrenable_reg_16),
    .wrenable_reg_17(wrenable_reg_17),
    .wrenable_reg_18(wrenable_reg_18),
    .wrenable_reg_19(wrenable_reg_19),
    .wrenable_reg_2(wrenable_reg_2),
    .wrenable_reg_20(wrenable_reg_20),
    .wrenable_reg_21(wrenable_reg_21),
    .wrenable_reg_22(wrenable_reg_22),
    .wrenable_reg_23(wrenable_reg_23),
    .wrenable_reg_24(wrenable_reg_24),
    .wrenable_reg_25(wrenable_reg_25),
    .wrenable_reg_26(wrenable_reg_26),
    .wrenable_reg_27(wrenable_reg_27),
    .wrenable_reg_28(wrenable_reg_28),
    .wrenable_reg_29(wrenable_reg_29),
    .wrenable_reg_3(wrenable_reg_3),
    .wrenable_reg_30(wrenable_reg_30),
    .wrenable_reg_31(wrenable_reg_31),
    .wrenable_reg_4(wrenable_reg_4),
    .wrenable_reg_5(wrenable_reg_5),
    .wrenable_reg_6(wrenable_reg_6),
    .wrenable_reg_7(wrenable_reg_7),
    .wrenable_reg_8(wrenable_reg_8),
    .wrenable_reg_9(wrenable_reg_9));
  flipflop_AR #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) done_delayed_REG (.out1(done_delayed_REG_signal_out),
    .clock(clock),
    .reset(reset),
    .in1(done_delayed_REG_signal_in));
  // io-signal post fix
  assign done_port = done_delayed_REG_signal_out;

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_view_convert_expr_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1;
endmodule

// Minimal interface for function: min_max
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module min_max(clk,
  reset,
  start_port,
  Pd61,
  Pd62,
  M_Rdata_ram,
  M_DataRdy,
  done_port,
  return_port,
  Mout_oe_ram,
  Mout_we_ram,
  Mout_addr_ram,
  Mout_Wdata_ram,
  Mout_data_ram_size);
  // IN
  input clk;
  input reset;
  input start_port;
  input [31:0] Pd61;
  input [31:0] Pd62;
  input [31:0] M_Rdata_ram;
  input M_DataRdy;
  // OUT
  output done_port;
  output [63:0] return_port;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [31:0] Mout_addr_ram;
  output [31:0] Mout_Wdata_ram;
  output [5:0] Mout_data_ram_size;
  // Component and signal declarations
  wire [63:0] out_return_port_ui_view_convert_expr_FU;
  
  _min_max _min_max_i0 (.done_port(done_port),
    .return_port(out_return_port_ui_view_convert_expr_FU),
    .Mout_oe_ram(Mout_oe_ram),
    .Mout_we_ram(Mout_we_ram),
    .Mout_addr_ram(Mout_addr_ram),
    .Mout_Wdata_ram(Mout_Wdata_ram),
    .Mout_data_ram_size(Mout_data_ram_size),
    .clock(clk),
    .reset(reset),
    .start_port(start_port),
    .Pd61(Pd61),
    .Pd62(Pd62),
    .M_Rdata_ram(M_Rdata_ram),
    .M_DataRdy(M_DataRdy),
    .Min_oe_ram(1'b0),
    .Min_we_ram(1'b0),
    .Min_addr_ram(32'b00000000000000000000000000000000),
    .Min_Wdata_ram(32'b00000000000000000000000000000000),
    .Min_data_ram_size(6'b000000));
  ui_view_convert_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_out1(64)) return_port_ui_view_convert_expr_FU (.out1(return_port),
    .in1(out_return_port_ui_view_convert_expr_FU));

endmodule


"#;