
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010672                       # Number of seconds simulated
sim_ticks                                 10671870000                       # Number of ticks simulated
final_tick                                10671870000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132627                       # Simulator instruction rate (inst/s)
host_op_rate                                   266364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109197043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449364                       # Number of bytes of host memory used
host_seconds                                    97.73                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27249280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27353280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       567936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          567936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          425770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              427395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9745246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2553374432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2563119678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9745246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9745246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       53218040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53218040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       53218040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9745246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2553374432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2616337718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    421961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003883610500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              846778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6155                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      427396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9986                       # Number of write requests accepted
system.mem_ctrls.readBursts                    427396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9986                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               27105024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  248320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  417984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27353344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               639104                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3880                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3435                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              170                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10671868000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                427396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9986                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  130618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   99692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    826.048745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   692.068812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.320308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1247      3.74%      3.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2674      8.03%     11.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1358      4.08%     15.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1185      3.56%     19.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          984      2.95%     22.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1113      3.34%     25.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1209      3.63%     29.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1775      5.33%     34.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21771     65.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33316                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1069.477273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    222.793149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1153.999101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           204     51.52%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      1.26%     52.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.25%     53.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.25%     53.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.51%     53.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.51%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.51%     54.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.51%     55.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      1.01%     56.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      1.52%     57.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      1.26%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      1.52%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.51%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.76%     61.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      2.02%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           14      3.54%     67.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           24      6.06%     73.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           25      6.31%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           31      7.83%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           31      7.83%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            7      1.77%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            5      1.26%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.01%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           396                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.492424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.470458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.870003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              299     75.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.25%     75.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               94     23.74%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           396                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27005504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       417984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9325450.928468955681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2530531575.066038131714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39166893.899569615722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       425770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9986                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57634250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13684175000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 262637313500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35445.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32139.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26300552.12                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5800884250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13741809250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2117580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13696.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32446.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2539.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2563.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   391000                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5719                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24399.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 63360360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33654060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               649482960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26689860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         836525040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1088140830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             20880000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3592896390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       108644160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         19905840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6440179500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.472447                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8231572250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9859000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     353860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     69136250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    282918500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2076578750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7879517500                       # Time in different power states
system.mem_ctrls_1.actEnergy                174601560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 92780160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2374414140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7401960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         838983600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2483993310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             17021280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2289852450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        47218560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         11309700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8337576720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            781.266706                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5179730500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6702000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     354900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     35619250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    122967500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5130537500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5021143750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  609083                       # Number of BP lookups
system.cpu.branchPred.condPredicted            609083                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               307388                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90571                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                294                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          307388                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             303984                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3404                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1478                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6203532                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      502422                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1859                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1204629                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           594                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21343741                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1249092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13311181                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      609083                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             394555                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      19997494                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  408                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3407                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          476                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          393                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1204144                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3223                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           21263045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.254700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.768543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17259315     81.17%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    94556      0.44%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   286318      1.35%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   227283      1.07%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    97395      0.46%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   324931      1.53%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   127173      0.60%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   216163      1.02%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2629911     12.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21263045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.028537                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.623657                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   948850                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16720368                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2600063                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                981989                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11775                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26563049                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11775                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1329288                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11114007                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6430                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3116256                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5685289                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26511186                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3706                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2096430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3747502                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 197030                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29244545                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55589237                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19199759                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27138723                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   562854                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5718085                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5049288                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              510441                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            212628                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            53560                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26418125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 333                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  27326845                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3896                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          386566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       561386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            269                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      21263045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.285180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.247021                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14352083     67.50%     67.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              937299      4.41%     71.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1488437      7.00%     78.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              815208      3.83%     82.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1135301      5.34%     88.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              734254      3.45%     91.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              618749      2.91%     94.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              411632      1.94%     96.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              770082      3.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21263045                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30843      3.76%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14968      1.83%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.00%      5.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                152109     18.55%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            263348     32.11%     56.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           130262     15.88%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1241      0.15%     72.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   572      0.07%     72.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            226609     27.63%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               64      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18758      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8942608     32.72%     32.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40088      0.15%     32.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1616      0.01%     32.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283114     15.67%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  737      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81747      0.30%     48.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1996      0.01%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961361     10.84%     59.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                995      0.00%     59.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310004      8.45%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30025      0.11%     68.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080003      7.61%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               862212      3.16%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              353038      1.29%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5207678     19.06%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150801      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               27326845                       # Type of FU issued
system.cpu.iq.rate                           1.280321                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      820056                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030009                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           34088512                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6883767                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6358491                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            42652175                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19921380                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19892871                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6405084                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21723059                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429041                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56170                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15867                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1042452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11775                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8716315                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                791878                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26418458                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2002                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5049288                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               510441                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 202227                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                478252                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            129                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2146                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15262                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              27302941                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6063773                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23904                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6566187                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   552237                       # Number of branches executed
system.cpu.iew.exec_stores                     502414                       # Number of stores executed
system.cpu.iew.exec_rate                     1.279201                       # Inst execution rate
system.cpu.iew.wb_sent                       26258565                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26251362                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16302733                       # num instructions producing a value
system.cpu.iew.wb_consumers                  26026765                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.229933                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626383                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          386678                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11673                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21202107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.227797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.659544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16508055     77.86%     77.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       490236      2.31%     80.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       819953      3.87%     84.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229318      1.08%     85.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       230075      1.09%     86.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       270712      1.28%     87.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        78269      0.37%     87.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       133591      0.63%     88.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2441898     11.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21202107                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2441898                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45178778                       # The number of ROB reads
system.cpu.rob.rob_writes                    52899156                       # The number of ROB writes
system.cpu.timesIdled                             842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.646684                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.646684                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.607281                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.607281                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 20852575                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5486387                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27116689                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19741772                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2306272                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3701653                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7663586                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.753710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4752426                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            425258                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.175395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.753710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10852942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10852942                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3885896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3885896                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       491388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491388                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4377284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4377284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4377284                       # number of overall hits
system.cpu.dcache.overall_hits::total         4377284                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       833112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        833112                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3190                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       836302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         836302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       836302                       # number of overall misses
system.cpu.dcache.overall_misses::total        836302                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  47400841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47400841500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    196156951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196156951                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  47596998451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47596998451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47596998451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47596998451                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4719008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4719008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5213586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5213586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5213586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5213586                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.176544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.176544                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006450                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.160408                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.160408                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.160408                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.160408                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56896.121410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56896.121410                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61491.207210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61491.207210                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56913.648958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56913.648958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56913.648958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56913.648958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7805529                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            169372                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.085120                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           57                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8874                       # number of writebacks
system.cpu.dcache.writebacks::total              8874                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       409834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       409834                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          698                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       410532                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       410532                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       410532                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       410532                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       423278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       423278                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2492                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       425770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       425770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       425770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       425770                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  27022518000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27022518000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162199498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162199498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27184717498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27184717498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27184717498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27184717498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.089696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.089696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.081665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.081665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081665                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63841.064265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63841.064265                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65088.081059                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65088.081059                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63848.362961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63848.362961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63848.362961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63848.362961                       # average overall mshr miss latency
system.cpu.dcache.replacements                 425258                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.301958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              411067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            369.332435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.301958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2409911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2409911                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1201815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1201815                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1201815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1201815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1201815                       # number of overall hits
system.cpu.icache.overall_hits::total         1201815                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2328                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2328                       # number of overall misses
system.cpu.icache.overall_misses::total          2328                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144459498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144459498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144459498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144459498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144459498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144459498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1204143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1204143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1204143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1204143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1204143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1204143                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001933                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001933                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62053.048969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62053.048969                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62053.048969                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62053.048969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62053.048969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62053.048969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1749                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1113                       # number of writebacks
system.cpu.icache.writebacks::total              1113                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          702                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          702                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          702                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          702                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          702                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          702                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1626                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1626                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1626                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1626                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1626                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1626                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109564998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109564998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109564998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109564998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109564998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109564998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001350                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001350                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001350                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001350                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001350                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001350                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67383.147601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67383.147601                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67383.147601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67383.147601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67383.147601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67383.147601                       # average overall mshr miss latency
system.cpu.icache.replacements                   1113                       # number of replacements
system.membus.snoop_filter.tot_requests        853767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       426372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10671870000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             424903                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8874                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1113                       # Transaction distribution
system.membus.trans_dist::CleanEvict           416384                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2492                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2492                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1626                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        423278                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1276798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1276798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1281162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     27817216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     27817216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27992448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            427396                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004326                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  427388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              427396                       # Request fanout histogram
system.membus.reqLayer2.occupancy           976900500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8607498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2215872499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             20.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
