INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/sevenseg_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/display_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/dynamic_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sources_1/new/digital_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.srcs/sim_1/new/digital_clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Temp/lab04_digital_clock_v2/lab04_digital_clock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
