{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635084525036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635084525036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 19:38:44 2021 " "Processing started: Sun Oct 24 19:38:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635084525036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635084525036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635084525036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635084525717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635084525717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller_tb-tb " "Found design unit 1: timer_controller_tb-tb" {  } { { "timer_controller_tb.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller_tb.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635084540538 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller_tb " "Found entity 1: timer_controller_tb" {  } { { "timer_controller_tb.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller_tb.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635084540538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635084540538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-rch " "Found design unit 1: timer_controller-rch" {  } { { "timer_controller.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635084540541 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "timer_controller.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635084540541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635084540541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ckt-rch " "Found design unit 1: timer_ckt-rch" {  } { { "timer.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635084540543 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ckt " "Found entity 1: timer_ckt" {  } { { "timer.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635084540543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635084540543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_controller " "Elaborating entity \"timer_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635084540606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_present timer_controller.vhdl(64) " "VHDL Process Statement warning at timer_controller.vhdl(64): signal \"y_present\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_controller.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635084540608 "|timer_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset timer_controller.vhdl(67) " "VHDL Process Statement warning at timer_controller.vhdl(67): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_controller.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635084540608 "|timer_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_sig timer_controller.vhdl(70) " "VHDL Process Statement warning at timer_controller.vhdl(70): signal \"out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_controller.vhdl" "" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635084540609 "|timer_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ckt timer_ckt:timer_c " "Elaborating entity \"timer_ckt\" for hierarchy \"timer_ckt:timer_c\"" {  } { { "timer_controller.vhdl" "timer_c" { Text "C:/Users/prate/Downloads/20D070060_vhdl/Timer/timer_controller.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635084540610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635084541275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635084541289 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635084541289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635084541289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635084541289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635084541357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 19:39:01 2021 " "Processing ended: Sun Oct 24 19:39:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635084541357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635084541357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635084541357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635084541357 ""}
