extern "../verilog/sharpen144.v" {
/* KERNEL_START=Sharpen_144 */
    comp Sharpen<G: 9>(
        clk: 1,
        @[G, G+7] I: 8,
    ) -> (
        @[G+17, G+18] O: 8,
    );
/* KERNEL_END=Sharpen_144 */
}

comp main<G: 9>(
    @interface[G] go: 1,
    @[G, G+7] in: 8,
) -> (
    @[G+/*latency=*/17, G+18] out: 8,
) {
    s := new Sharpen<G>(in);
    out = s.O;
}