m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa
T_opt
!s110 1725064040
VRhZR`1>MQAL>Nej>3KX4`1
04 18 4 work tb_full_adder_4bit fast 0
=1-b07b255d819f-66d26368-1b3-4b58
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vFullAdder
Z2 !s110 1725064033
!i10b 1
!s100 9O8k9A``G_7gdQE>`6Hd]2
IQ3RChMj3X`CilY`[487YP0
R0
Z3 w1724954479
Z4 8E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v
Z5 FE:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v
!i122 2
L0 1 12
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.2;73
r1
!s85 0
31
Z8 !s108 1725064033.000000
Z9 !s107 E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v|
Z10 !s90 -reportprogress|300|-work|work|E:/A50/Docs/UTD/UTDCE/FPGA/project1/FullAdder4bit.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@full@adder
vFullAdder4bit
R2
!i10b 1
!s100 L<<[]K]c;S>BR=5e10eCa1
Ib]CP7>a9YBzaga]C7jgYA1
R0
R3
R4
R5
!i122 2
L0 14 13
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@full@adder4bit
vtb_full_adder_4bit
!s110 1725064026
!i10b 1
!s100 nH[[=PDn5P8zbHehh8mK32
IY8ZA:GoR@oIJzne8>UYJJ0
R0
w1724952401
8E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v
FE:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v
!i122 1
L0 2 77
R6
R7
r1
!s85 0
31
!s108 1725064026.000000
!s107 E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v|
!s90 -reportprogress|300|-work|work|E:/A50/Docs/UTD/UTDCE/FPGA/project1/simulation/questa/FullAdder4bit.v|
!i113 0
R11
R1
