# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_2_3.srcs/sources_1/new/lab1_2_3.vhd" \
"../../../../lab1_2_3.srcs/sim_1/imports/Lab1_2_3/mux_2bit_2_to_1_dataflow_tb.vhd" \

# Do not sort compile order
nosort
