#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Mar  2 11:19:37 2018
# Process ID: 12244
# Current directory: U:/Desktop/MP-2/hw/project_1/project_1.runs/design_1_onsemi_vita_spi_0_0_synth_1
# Command line: vivado.exe -log design_1_onsemi_vita_spi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_onsemi_vita_spi_0_0.tcl
# Log file: U:/Desktop/MP-2/hw/project_1/project_1.runs/design_1_onsemi_vita_spi_0_0_synth_1/design_1_onsemi_vita_spi_0_0.vds
# Journal file: U:/Desktop/MP-2/hw/project_1/project_1.runs/design_1_onsemi_vita_spi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_onsemi_vita_spi_0_0.tcl -notrace
Command: synth_design -top design_1_onsemi_vita_spi_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 381.387 ; gain = 83.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_onsemi_vita_spi_0_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_onsemi_vita_spi_0_0/synth/design_1_onsemi_vita_spi_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1.vhd:69' bound to instance 'U0' of component 'onsemi_vita_spi_v3_1' [u:/Desktop/MP-2/hw/design_1/ip/design_1_onsemi_vita_spi_0_0/synth/design_1_onsemi_vita_spi_0_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1.vhd:127]
	Parameter C_VIDEO_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_VIDEO_DIRECT_OUTPUT bound to: 0 - type: integer 
	Parameter C_IO_VITA_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_BLC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MONITOR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1.vhd:130]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1.vhd:130]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1_S00_AXI' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:89' bound to instance 'onsemi_vita_spi_v3_1_S00_AXI_inst' of component 'onsemi_vita_spi_v3_1_S00_AXI' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1.vhd:174]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:179]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:499]
WARNING: [Synth 8-614] signal 'slv_reg7_r1' is read in the process but is not in the sensitivity list [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:499]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'onsemi_vita_spi_core' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:113' bound to instance 'onsemi_vita_spicore_inst' of component 'onsemi_vita_spi_core' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:618]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_core' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:145]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_top' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_top.vhd:52' bound to instance 'vita_spi' of component 'spi_top' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:279]
INFO: [Synth 8-638] synthesizing module 'spi_top' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_top.vhd:123]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_seq' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:52' bound to instance 'the_spi_seq' of component 'spi_seq' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'spi_seq' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:97]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gSyncTriggerWidth bound to: 10 - type: integer 
	Parameter gRWbitposition bound to: 16 - type: integer 
	Parameter gRWbitpolarity bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element RWbit_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'spi_seq' (1#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:97]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
INFO: [Synth 8-3491] module 'spi_lowlevel' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:57' bound to instance 'the_spi_lowlevel' of component 'spi_lowlevel' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'spi_lowlevel' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:111]
	Parameter gSIMULATION bound to: 0 - type: integer 
	Parameter gSysClkSpeed bound to: 50 - type: integer 
	Parameter gSpiClkSpeed bound to: 1000 - type: integer 
	Parameter gUseFixedSpeed bound to: 0 - type: integer 
	Parameter gDATA_WIDTH bound to: 26 - type: integer 
	Parameter gTxMSB_FIRST bound to: 1 - type: integer 
	Parameter gRxMSB_FIRST bound to: 1 - type: integer 
	Parameter gSCLK_POLARITY bound to: 1'b0 
	Parameter gCS_POLARITY bound to: 1'b1 
	Parameter gEN_POLARITY bound to: 1'b0 
	Parameter gMOSI_POLARITY bound to: 1'b0 
	Parameter gMISO_POLARITY bound to: 1'b0 
	Parameter gMISO_SAMPLE bound to: 1'b0 
	Parameter gMOSI_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'spi_lowlevel' (2#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_top' (3#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_top.vhd:123]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'afifo_32' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/afifo_32.vhd:39' bound to instance 'vita_spi_txfifo_l' of component 'afifo_32' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:351]
INFO: [Synth 8-638] synthesizing module 'afifo_32' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/afifo_32.vhd:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 8 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1687' bound to instance 'afifo_64i_16o_l' of component 'xpm_fifo_async' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/afifo_32.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1687]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 8 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 8 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 6 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 6 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:442]
INFO: [Synth 8-5572] Synth: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:444]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2574]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (4#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:262]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:302]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (5#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1488]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (6#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1488]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:302]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (6#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1488]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (6#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1488]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:302]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (6#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:204]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1510]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (7#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1510]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:934]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:981]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:992]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (8#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1319]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1529]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (9#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1529]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:793]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:839]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (10#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:793]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1529]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (10#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1529]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (11#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1319]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (11#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (11#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (11#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1462]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1041]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1041]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (12#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (13#1) [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1687]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'afifo_32' (14#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/afifo_32.vhd:61]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'afifo_32' declared at 'u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/afifo_32.vhd:39' bound to instance 'vita_spi_rxfifo_l' of component 'afifo_32' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:372]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_sclk' to cell 'OBUFT' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:415]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_ssel_n' to cell 'OBUFT' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:422]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFT_vita_spi_mosi' to cell 'OBUFT' [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:429]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_core' (15#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:369]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:371]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:506]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:573]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' (16#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:179]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1' (17#1) [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_v3_1.vhd:127]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_onsemi_vita_spi_0_0' (18#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_onsemi_vita_spi_0_0/synth/design_1_onsemi_vita_spi_0_0.vhd:90]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design spi_seq has unconnected port APP_RDFIFO_DATA_OUT[27]
WARNING: [Synth 8-3331] design spi_seq has unconnected port APP_RDFIFO_DATA_OUT[26]
WARNING: [Synth 8-3331] design spi_seq has unconnected port APP_RDFIFO_DATA_OUT[25]
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port clk
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port reset
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design onsemi_vita_spi_v3_1_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 421.715 ; gain = 123.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 421.715 ; gain = 123.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_onsemi_vita_spi_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_onsemi_vita_spi_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_onsemi_vita_spi_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_onsemi_vita_spi_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 745.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'spi_seq_reg' in module 'spi_seq'
WARNING: [Synth 8-6014] Unused sequential element spi_seq_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:171]
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clockstate_reg' in module 'spi_lowlevel'
WARNING: [Synth 8-6014] Unused sequential element clockstate_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:197]
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Counter_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element TxIndex_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element RxIndex_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:301]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:658]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:658]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element spi_seq_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element spi_seq_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:171]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          read_en_active |                             0001 |                             0101
         read_en_active2 |                             0010 |                             0110
            getfifovalue |                             0011 |                             0111
               waitsync1 |                             0100 |                             0001
          waitsync1first |                             0101 |                             0010
               waitsync2 |                             0110 |                             0011
               dospicomm |                             0111 |                             1000
      wait_spi_comm_busy |                             1000 |                             1001
  wait_spi_comm_busy_off |                             1001 |                             1010
        check_fifo_empty |                             1010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_seq_reg' using encoding 'sequential' in module 'spi_seq'
WARNING: [Synth 8-6014] Unused sequential element spi_seq_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_seq.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element clockstate_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element clockstate_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:197]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  bridge |                              001 |                              001
               cs_active |                              010 |                              010
           first_clk_low |                              011 |                              011
                clk_high |                              100 |                              100
           enable_active |                              101 |                              110
                 clk_low |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockstate_reg' using encoding 'sequential' in module 'spi_lowlevel'
WARNING: [Synth 8-6014] Unused sequential element clockstate_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 24    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 68    
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 48    
	   5 Input      2 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_seq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 9     
Module spi_lowlevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_fifo_base__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module onsemi_vita_spi_core 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
Module onsemi_vita_spi_v3_1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.next_state_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.ge_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.next_state_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.ge_fwft_d1_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1521]
WARNING: [Synth 8-6014] Unused sequential element U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/EN_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/debug_spi_o_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/onsemi_vita_spi_core.vhd:445]
WARNING: [Synth 8-6014] Unused sequential element U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:301]
WARNING: [Synth 8-6014] Unused sequential element U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/TxIndex_reg was removed.  [u:/Desktop/MP-2/hw/design_1/ipshared/5846/hdl/spi_lowlevel.vhd:300]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design design_1_onsemi_vita_spi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_onsemi_vita_spi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_onsemi_vita_spi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_onsemi_vita_spi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_onsemi_vita_spi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_onsemi_vita_spi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[9]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[8]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[7]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[6]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[5]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[4]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[3]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[2]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[1]' (FDC) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/Sync2_rising_reg' (FDCE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/Sync1_rising_reg'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[26]' (FDCE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[27]' (FDCE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[28]' (FDCE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[29]' (FDCE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[30]' (FDCE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/BUSY_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[23] )
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[25]' (FDR) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[26]' (FDR) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[27]' (FDR) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[28]' (FDR) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[29]' (FDR) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[30]' (FDR) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[31]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[30]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[29]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[28]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[27]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[26]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[25]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[24]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[23]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[22]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[21]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[20]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[19]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[18]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[17]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[16]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[15]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[14]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[13]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[12]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[11]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[10]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[9]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[8]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[7]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[6]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[5]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[4]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[3]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[2]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_reg[0]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/synctriggers_prev_reg[0]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/Sync1_rising_reg) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/BUSY_reg) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[31]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[23]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[22]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[21]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[20]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[19]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[18]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[17]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[15]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[14]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[13]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[12]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[11]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[10]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[8]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[7]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[6]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[5]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[4]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[3]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[2]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg4_r1_reg[0]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_onsemi_vita_spi_0_0.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.diff_pntr_pf_q_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.diff_pntr_pf_q_reg[1]) is unused and will be removed from module xpm_fifo_base__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base__xdcDup__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M x 6   | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+-----------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xpm_fifo_base | xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/d_out_reg | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |    19|
|3     |LUT2   |    68|
|4     |LUT3   |    85|
|5     |LUT4   |    46|
|6     |LUT5   |    95|
|7     |LUT6   |   139|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |RAM32M |    12|
|11    |SRL16E |     2|
|12    |FDCE   |   137|
|13    |FDPE   |     2|
|14    |FDRE   |   602|
|15    |FDSE   |    18|
|16    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------+------------------------------------+------+
|      |Instance                                          |Module                              |Cells |
+------+--------------------------------------------------+------------------------------------+------+
|1     |top                                               |                                    |  1240|
|2     |  U0                                              |onsemi_vita_spi_v3_1                |  1240|
|3     |    onsemi_vita_spi_v3_1_S00_AXI_inst             |onsemi_vita_spi_v3_1_S00_AXI        |  1240|
|4     |      onsemi_vita_spicore_inst                    |onsemi_vita_spi_core                |   948|
|5     |        vita_spi                                  |spi_top                             |   293|
|6     |          the_spi_lowlevel                        |spi_lowlevel                        |   212|
|7     |          the_spi_seq                             |spi_seq                             |    81|
|8     |        vita_spi_rxfifo_l                         |afifo_32__xdcDup__1                 |   325|
|9     |          afifo_64i_16o_l                         |xpm_fifo_async__xdcDup__1           |   325|
|10    |            xpm_fifo_base_inst                    |xpm_fifo_base__xdcDup__1            |   325|
|11    |              \gen_sdpram.xpm_memory_base_inst    |xpm_memory_base                     |    72|
|12    |              \gen_cdc_pntr.wr_pntr_cdc_inst      |xpm_cdc_gray__4                     |    18|
|13    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized0        |    33|
|14    |              \gen_cdc_pntr.rd_pntr_cdc_inst      |xpm_cdc_gray                        |    18|
|15    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized1        |    23|
|16    |              \gen_cdc_pntr.rpw_gray_reg          |xpm_fifo_reg_vec_8                  |     7|
|17    |              \gen_cdc_pntr.rpw_gray_reg_dc       |xpm_fifo_reg_vec__parameterized0_9  |     9|
|18    |              \gen_cdc_pntr.wpr_gray_reg          |xpm_fifo_reg_vec_10                 |     9|
|19    |              \gen_cdc_pntr.wpr_gray_reg_dc       |xpm_fifo_reg_vec__parameterized0_11 |     7|
|20    |              \gen_fwft.rdpp1_inst                |xpm_counter_updn_12                 |     8|
|21    |              rdp_inst                            |xpm_counter_updn__parameterized0_13 |    24|
|22    |              rdpp1_inst                          |xpm_counter_updn__parameterized1_14 |     8|
|23    |              rst_d1_inst                         |xpm_fifo_reg_bit_15                 |     1|
|24    |              wrp_inst                            |xpm_counter_updn__parameterized0_16 |     9|
|25    |              wrpp1_inst                          |xpm_counter_updn__parameterized1_17 |    10|
|26    |              wrpp2_inst                          |xpm_counter_updn__parameterized2_18 |     6|
|27    |              xpm_fifo_rst_inst                   |xpm_fifo_rst__xdcDup__1             |    33|
|28    |                \gen_rst_ic.wrst_rd_inst          |xpm_cdc_sync_rst__4                 |     2|
|29    |                \gen_rst_ic.rrst_wr_inst          |xpm_cdc_sync_rst                    |     2|
|30    |                \gen_rst_ic.rrst_rd_inst          |xpm_reg_pipe_bit__parameterized0_19 |     5|
|31    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_23                 |     1|
|32    |                  \gen_pipe_bit[2].pipe_bit_inst  |xpm_fifo_reg_bit_24                 |     4|
|33    |                \gen_rst_ic.wrst_wr_inst          |xpm_reg_pipe_bit_20                 |     4|
|34    |                  \gen_pipe_bit[0].pipe_bit_inst  |xpm_fifo_reg_bit_21                 |     1|
|35    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_22                 |     3|
|36    |        vita_spi_txfifo_l                         |afifo_32                            |   326|
|37    |          afifo_64i_16o_l                         |xpm_fifo_async                      |   326|
|38    |            xpm_fifo_base_inst                    |xpm_fifo_base                       |   325|
|39    |              \gen_sdpram.xpm_memory_base_inst    |xpm_memory_base__2                  |    72|
|40    |              \gen_cdc_pntr.wr_pntr_cdc_inst      |xpm_cdc_gray__2                     |    18|
|41    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized0__2     |    33|
|42    |              \gen_cdc_pntr.rd_pntr_cdc_inst      |xpm_cdc_gray__3                     |    18|
|43    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst   |xpm_cdc_gray__parameterized1__2     |    23|
|44    |              \gen_cdc_pntr.rpw_gray_reg          |xpm_fifo_reg_vec                    |     7|
|45    |              \gen_cdc_pntr.rpw_gray_reg_dc       |xpm_fifo_reg_vec__parameterized0    |     9|
|46    |              \gen_cdc_pntr.wpr_gray_reg          |xpm_fifo_reg_vec_0                  |     9|
|47    |              \gen_cdc_pntr.wpr_gray_reg_dc       |xpm_fifo_reg_vec__parameterized0_1  |     7|
|48    |              \gen_fwft.rdpp1_inst                |xpm_counter_updn                    |     8|
|49    |              rdp_inst                            |xpm_counter_updn__parameterized0    |    24|
|50    |              rdpp1_inst                          |xpm_counter_updn__parameterized1    |     8|
|51    |              rst_d1_inst                         |xpm_fifo_reg_bit                    |     1|
|52    |              wrp_inst                            |xpm_counter_updn__parameterized0_2  |     9|
|53    |              wrpp1_inst                          |xpm_counter_updn__parameterized1_3  |    10|
|54    |              wrpp2_inst                          |xpm_counter_updn__parameterized2    |     6|
|55    |              xpm_fifo_rst_inst                   |xpm_fifo_rst                        |    33|
|56    |                \gen_rst_ic.wrst_rd_inst          |xpm_cdc_sync_rst__2                 |     2|
|57    |                \gen_rst_ic.rrst_wr_inst          |xpm_cdc_sync_rst__3                 |     2|
|58    |                \gen_rst_ic.rrst_rd_inst          |xpm_reg_pipe_bit__parameterized0    |     5|
|59    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_6                  |     1|
|60    |                  \gen_pipe_bit[2].pipe_bit_inst  |xpm_fifo_reg_bit_7                  |     4|
|61    |                \gen_rst_ic.wrst_wr_inst          |xpm_reg_pipe_bit                    |     4|
|62    |                  \gen_pipe_bit[0].pipe_bit_inst  |xpm_fifo_reg_bit_4                  |     1|
|63    |                  \gen_pipe_bit[1].pipe_bit_inst  |xpm_fifo_reg_bit_5                  |     3|
+------+--------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 745.215 ; gain = 447.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 745.215 ; gain = 123.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 745.215 ; gain = 447.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

222 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 1175.199 ; gain = 877.789
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-2/hw/project_1/project_1.runs/design_1_onsemi_vita_spi_0_0_synth_1/design_1_onsemi_vita_spi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP u:/Desktop/MP-2/hw/design_1/ip/design_1_onsemi_vita_spi_0_0/design_1_onsemi_vita_spi_0_0.xci
INFO: [Coretcl 2-1174] Renamed 62 cell refs.
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-2/hw/project_1/project_1.runs/design_1_onsemi_vita_spi_0_0_synth_1/design_1_onsemi_vita_spi_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1175.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 11:20:59 2018...
