---
title:  2020-10-28
tags:
  - gcc
  - daily
programming-languagues:
created: 2022-06-05
---
# 2020-10-28
---
gcc/gcc/config/arc:2201

It has a gen_mac_600 which is the closest to gen_mac I could find

In gcc/gcc/config/mips:2563 it has Floating point multiply accumulate instructions but they
look very different.

```
;; SPARClet multiply/accumulate insns

(define_insn "*smacsi"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (plus:SI (mult:SI (match_operand:SI 1 "register_operand" "%r")
                          (match_operand:SI 2 "arith_operand" "rI"))
                 (match_operand:SI 3 "register_operand" "0")))]
  "TARGET_SPARCLET"
  "smac\t%1, %2, %0"
  [(set_attr "type" "imul")])

(define_insn "*smacdi"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (plus:DI (mult:DI (sign_extend:DI
                           (match_operand:SI 1 "register_operand" "%r"))
                          (sign_extend:DI
                           (match_operand:SI 2 "register_operand" "r")))
                 (match_operand:DI 3 "register_operand" "0")))]
  "TARGET_SPARCLET"
  "smacd\t%1, %2, %L0"
  [(set_attr "type" "imul")])

(define_insn "*umacdi"
  [(set (match_operand:DI 0 "register_operand" "=r")
        (plus:DI (mult:DI (zero_extend:DI
                           (match_operand:SI 1 "register_operand" "%r"))
                          (zero_extend:DI
                           (match_operand:SI 2 "register_operand" "r")))
                 (match_operand:DI 3 "register_operand" "0")))]
  "TARGET_SPARCLET"
  "umacd\t%1, %2, %L0"
  [(set_attr "type" "imul")])
```

---

In pulp, they have bultins for MAC in gcc/config/riscv/pulp_builtins.def which
is:
```
DIRECT_BUILTIN1(maddsisi4,        	mac,        	RISCV_INT_FTYPE_INT_INT_INT,     		pulp_vall, NULL)
  DIRECT_BUILTIN1(msubsisi4,        	msu,        	RISCV_INT_FTYPE_INT_INT_INT,     		pulp_vall, NULL)

  DIRECT_BUILTIN1(macshi_si4,         	macs,       	RISCV_INT_FTYPE_SHORT_SHORT_INT, 		pulp_vall, NULL)
  DIRECT_BUILTIN1(macuhi_si4,         	macu,       	RISCV_INT_FTYPE_SHORT_SHORT_INT, 		pulp_vall, NULL)

  DIRECT_BUILTIN1(machlsu_si4,      	machlsu,    	RISCV_INT_FTYPE_INT_SHORT_INT,   		pulp_v0_only, NULL)
  DIRECT_BUILTIN1(machlu_si4,       	machlu,     	RISCV_INT_FTYPE_INT_SHORT_INT,   		pulp_v0_only, NULL)

  DIRECT_BUILTIN1(machhs_si4,       	machhs,     	RISCV_INT_FTYPE_INT_INT_INT,     		pulp_vall, NULL)
  DIRECT_BUILTIN1(machhu_si4,       	machhu,     	RISCV_INT_FTYPE_INT_INT_INT,     		pulp_vall, NULL)

  DIRECT_BUILTIN1(machls_si4,       	machls,     	RISCV_INT_FTYPE_INT_SHORT_INT,   		pulp_v0_only, NULL)
```

then:

```
 DIRECT_BUILTIN1(macsNr_si3,		macsN,		RISCV_INT_FTYPE_SHORT_SHORT_INT_INT,		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(macuNr_si3,		macuN,		RISCV_INT_FTYPE_SHORT_SHORT_INT_INT,		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(macsRNr_si3,		macsRN,		RISCV_INT_FTYPE_SHORT_SHORT_INT_INT_INT,	pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(macuRNr_si3,		macuRN,		RISCV_INT_FTYPE_SHORT_SHORT_INT_INT_INT,	pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(machhsNr_si3,		machhsN,	RISCV_INT_FTYPE_SHORT_SHORT_INT_INT,		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(machhuNr_si3,		machhuN,	RISCV_INT_FTYPE_SHORT_SHORT_INT_INT,		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(machhsRNr_si3,	machhsRN,	RISCV_INT_FTYPE_SHORT_SHORT_INT_INT_INT,	pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(machhuRNr_si3,	machhuRN,	RISCV_INT_FTYPE_SHORT_SHORT_INT_INT_INT,	pulp_v2, CheckBuiltin)

  DIRECT_BUILTIN1(macsForced_si3,       macfs,       	RISCV_INT_FTYPE_INT_INT_INT,    		pulp_v2, NULL)
  DIRECT_BUILTIN1(macuForced_si3,       macfu,       	RISCV_INT_FTYPE_INT_INT_INT,    		pulp_v2, NULL)
  DIRECT_BUILTIN1(macsForcedNr_si3,     macfsN,       	RISCV_INT_FTYPE_INT_INT_INT_INT,    		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(macuForcedNr_si3,     macfuN,       	RISCV_INT_FTYPE_INT_INT_INT_INT,    		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(macsForcedRNr_si3,    macfsRN,       	RISCV_INT_FTYPE_INT_INT_INT_INT_INT,   		pulp_v2, CheckBuiltin)
  DIRECT_BUILTIN1(macuForcedRNr_si3,    macfuRN,       	RISCV_INT_FTYPE_INT_INT_INT_INT_INT,   		pulp_v2, CheckBuiltin)
```

---

then in `gcc/config/riscv/riscv-builtins.c` they have the definition of
CheckBuiltin:262 then line 331

---
In PULP gcc/config/riscv/riscv.md:1661

```
;;      PARTIAL MAC (16x16 into 32)
;;
;;  ....................

(define_insn "macs<mode>_si4"
  [(set (match_operand:SI 0 "register_operand" "=a,r")
        (plus:SI (mult:SI (sign_extend:SI (match_operand:SHORT 1 "register_operand" "r,r"))
                          (sign_extend:SI (match_operand:SHORT 2 "register_operand" "r,r"))
                 )
                 (match_operand:SI 3 "register_operand" "r,0")
        )
   )
  ]
  "((Pulp_Cpu>=PULP_V0) && !TARGET_MASK_NOPARTMAC)"
  "@
   p.macs \t%0,%1,%2,%3
   p.macs \t%0,%1,%2"
  [(set_attr "type" "imul,imul")
   (set_attr "mode" "SI")]
)

(define_insn "macu<mode>_si4"
  [(set (match_operand:SI 0 "register_operand" "=a,r")
        (plus:SI (mult:SI (zero_extend:SI (match_operand:SHORT 1 "register_operand" "r,r"))
                          (zero_extend:SI (match_operand:SHORT 2 "register_operand" "r,r"))
                 )
                 (match_operand:SI 3 "register_operand" "r,0")
        )
   )
  ]
  "((Pulp_Cpu>=PULP_V0) && !TARGET_MASK_NOPARTMAC)"
  "@
   p.macu \t%0,%1,%2,%3
   p.macu \t%0,%1,%2"
  [(set_attr "type" "imul,imul")
   (set_attr "mode" "SI")]
)


;; Pure builtins macs/macu, purpose is to use plain int arguments without casting to short int
(define_insn "macsForced_si3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (unspec: SI [(match_operand:SI 1 "register_operand" "r,r") (match_operand:SI 2 "register_operand" "r,r") (match_operand:SI 3 "register_operand" "r,0")] UNSPEC_MACS)
   )
  ]
  "((Pulp_Cpu>=PULP_V0) && !TARGET_MASK_NOMAC)"
  "@
   p.macs \t%0,%1,%2,%3
   p.macs \t%0,%1,%2"
  [(set_attr "type" "imul,imul")
   (set_attr "mode" "SI")]
)
```