
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000627                       # Number of seconds simulated
sim_ticks                                   627209000                       # Number of ticks simulated
final_tick                                  627209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149490                       # Simulator instruction rate (inst/s)
host_op_rate                                   292114                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45964287                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450100                       # Number of bytes of host memory used
host_seconds                                    13.65                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         206656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             307712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           23360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          365                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                365                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         161120137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         329485068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             490605205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    161120137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161120137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37244364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37244364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37244364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        161120137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        329485068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            527849568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000405544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1306                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1429                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 302656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   88512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  307776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                91456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     627207000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.472915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.890902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.715174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          364     31.30%     31.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          310     26.66%     57.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          119     10.23%     68.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      6.02%     74.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      5.33%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      2.92%     82.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      2.84%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.89%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          149     12.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1163                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.588235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.631373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.721961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             58     68.24%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14     16.47%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      7.06%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.35%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.18%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.18%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.18%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     89.41%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.18%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      7.06%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.18%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       205696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        88512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 154589618.452541351318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 327954477.694038212299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 141120423.973508030176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1429                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58478250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    111897000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15135038250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37011.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34653.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10591349.37                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     81706500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               170375250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17277.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36027.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       482.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       141.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    490.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     100546.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5554920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2929740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20727420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4718880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40795470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1396320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       105073230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19770720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         64393680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              294248460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            469.139410                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            533932000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2179000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    252201750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     51488750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      78670000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    230449500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2848860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1483845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13030500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2500380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42340740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1877280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        93651570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        27228960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         64629780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              278479995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            443.998723                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            529431500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3289000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    253182250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     70905500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82268500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    205343750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  205652                       # Number of BP lookups
system.cpu.branchPred.condPredicted            205652                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10777                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74195                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23057                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              70883                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3312                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1493                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      821679                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138053                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1766                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           135                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      230780                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           332                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       627209000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1254419                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             273488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2364424                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      205652                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              93940                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        887968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21888                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1780                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          101                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          225                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    230556                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3372                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1174648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.902922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.706023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   492452     41.92%     41.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14051      1.20%     43.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52581      4.48%     47.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28935      2.46%     50.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41903      3.57%     53.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30238      2.57%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15273      1.30%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25619      2.18%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   473596     40.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1174648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.163942                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.884876                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   269847                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                240585                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    637206                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16066                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10944                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4486288                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10944                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   280189                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  142552                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6045                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    641052                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 93866                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4434981                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2971                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10251                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6982                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  72132                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5024199                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9787874                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4225805                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3350651                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   529531                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                179                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            140                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     64936                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               821507                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              145753                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36916                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11035                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4348251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4233423                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4075                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          362495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       529192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1174648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.603993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.827630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              288329     24.55%     24.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68595      5.84%     30.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120967     10.30%     40.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               92070      7.84%     48.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              126819     10.80%     59.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115343      9.82%     69.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108168      9.21%     78.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              121171     10.32%     88.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              133186     11.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1174648                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14827      7.27%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17274      8.47%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2587      1.27%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             82262     40.33%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49838     24.43%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1374      0.67%     82.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   688      0.34%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35062     17.19%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10374      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715380     40.52%     40.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10077      0.24%     41.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1585      0.04%     41.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551888     13.04%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  731      0.02%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21925      0.52%     54.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1986      0.05%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381299      9.01%     63.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                965      0.02%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317503      7.50%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7574      0.18%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.14%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               263188      6.22%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              103900      2.45%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549305     12.98%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35679      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4233423                       # Type of FU issued
system.cpu.iq.rate                           3.374808                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      203990                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048186                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4670756                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2197463                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1701241                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5178803                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2513640                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2489331                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1742995                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2684044                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108875                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52195                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14483                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2512                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10944                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   97674                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3139                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4348552                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               482                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                821507                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               145753                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                187                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    622                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2164                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1911                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12434                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14345                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4209943                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806517                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23480                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       944562                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152254                       # Number of branches executed
system.cpu.iew.exec_stores                     138045                       # Number of stores executed
system.cpu.iew.exec_rate                     3.356090                       # Inst execution rate
system.cpu.iew.wb_sent                        4197612                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4190572                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2645526                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4178112                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.340648                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633187                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          362543                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10901                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1118240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.564580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.148090                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       312127     27.91%     27.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129678     11.60%     39.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68879      6.16%     45.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68138      6.09%     51.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        99773      8.92%     60.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        73777      6.60%     67.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63417      5.67%     72.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53881      4.82%     77.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       248570     22.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1118240                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                248570                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5218269                       # The number of ROB reads
system.cpu.rob.rob_writes                     8754651                       # The number of ROB writes
system.cpu.timesIdled                             762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.614950                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.614950                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.626149                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.626149                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3842637                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1456480                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3329460                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453420                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    654218                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   817790                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1262753                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1956.513729                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               66837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.825427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1956.513729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.477664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.477664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2671                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.659668                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1681999                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1681999                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       694794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          694794                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130254                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       825048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           825048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       825048                       # number of overall hits
system.cpu.dcache.overall_hits::total          825048                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13318                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1019                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14337                       # number of overall misses
system.cpu.dcache.overall_misses::total         14337                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    713367000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    713367000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65576500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65576500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    778943500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    778943500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    778943500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    778943500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       708112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       708112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       839385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       839385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       839385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       839385                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018808                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007762                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53564.123742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53564.123742                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64353.778214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64353.778214                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54330.996722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54330.996722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54330.996722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54330.996722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12970                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.055556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          365                       # number of writebacks
system.cpu.dcache.writebacks::total               365                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11102                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11108                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2216                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1013                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64266000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64266000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    214108000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    214108000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    214108000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    214108000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67618.231047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67618.231047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63441.263574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63441.263574                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66307.835243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66307.835243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66307.835243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66307.835243                       # average overall mshr miss latency
system.cpu.dcache.replacements                    527                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.766218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.941893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.766218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            462689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           462689                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       228273                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          228273                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       228273                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           228273                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       228273                       # number of overall hits
system.cpu.icache.overall_hits::total          228273                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2282                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2282                       # number of overall misses
system.cpu.icache.overall_misses::total          2282                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145466998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145466998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    145466998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145466998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145466998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145466998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       230555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       230555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       230555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230555                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009898                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009898                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009898                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009898                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009898                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009898                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63745.397897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63745.397897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63745.397897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63745.397897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63745.397897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63745.397897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1551                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1067                       # number of writebacks
system.cpu.icache.writebacks::total              1067                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          702                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          702                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          702                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          702                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          702                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          702                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1580                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1580                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108984498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108984498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108984498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108984498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108984498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108984498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006853                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006853                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006853                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68977.530380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68977.530380                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68977.530380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68977.530380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68977.530380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68977.530380                       # average overall mshr miss latency
system.cpu.icache.replacements                   1067                       # number of replacements
system.membus.snoop_filter.tot_requests          6403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    627209000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          365                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1067                       # Transaction distribution
system.membus.trans_dist::CleanEvict              162                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1013                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1013                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2216                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       230016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  399360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4809                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001664                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040757                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4801     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4809                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13086000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8360499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17068750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
