.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C94:CIB_DSP
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R14C125:CIB_LR
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H01E0101

.tile CIB_R16C125:CIB_LR
arc: H00R0000 W1_H02E0601
arc: H01W0100 JQ5
arc: JA0 H00R0000
arc: JA3 W1_H02E0701
arc: JB0 N1_V02S0101
arc: JB3 N1_V02S0301
arc: W3_H06W0303 JF5

.tile CIB_R20C125:CIB_LR
arc: S1_V02S0101 H01E0101

.tile CIB_R21C125:CIB_LR
arc: S1_V02S0501 S3_V06N0303

.tile CIB_R22C121:CIB_EBR
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303

.tile CIB_R22C122:CIB_EBR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C124:CIB_EBR
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V06N0203
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R22C125:CIB_LR_S
arc: H00R0100 H02E0501
arc: H01W0100 JQ5
arc: JA0 H02E0701
arc: JA3 V02S0501
arc: JB0 H00R0100
arc: JB3 N1_V02S0101
arc: S3_V06S0303 JF5

.tile CIB_R22C94:CIB_EBR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R27C125:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R28C125:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R33C125:CIB_LR
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 W1_H02E0101

.tile CIB_R34C100:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R34C106:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R34C10:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C112:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R34C118:CIB_DSP
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103

.tile CIB_R34C119:CIB_DSP
arc: S1_V02S0201 H02E0201

.tile CIB_R34C120:CIB_DSP
arc: S1_V02S0101 W1_H02E0101

.tile CIB_R34C121:CIB_DSP
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303

.tile CIB_R34C122:CIB_DSP
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R34C123:CIB_DSP
arc: S1_V02S0601 E1_H02W0601

.tile CIB_R34C124:CIB_DSP
arc: S1_V02S0501 N3_V06S0303

.tile CIB_R34C125:CIB_LR_S
arc: W1_H02W0601 N3_V06S0303

.tile CIB_R34C16:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R34C22:CIB_DSP
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R34C28:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R34C34:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C40:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R34C46:CIB_DSP
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R34C4:CIB_DSP
arc: E3_H06E0003 S3_V06N0003

.tile CIB_R34C52:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R34C58:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C64:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R34C70:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C76:CIB_DSP
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C82:CIB_DSP
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R34C88:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R34C94:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R35C125:CIB_LR
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H01W0000 JQ5
arc: JA0 H02E0501
arc: JA3 H00L0100
arc: JB0 V00B0000
arc: JB3 H00R0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02E0701
arc: V00B0000 H02E0601
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 JF5

.tile CIB_R36C125:CIB_LR
arc: S1_V02S0501 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401

.tile CIB_R36C1:CIB_LR
arc: S1_V02S0501 H06W0303

.tile CIB_R37C125:CIB_LR
arc: H00R0100 H02E0701
arc: JA0 N1_V02S0701
arc: JA3 N1_V02S0501
arc: JB0 H00R0100
arc: JB3 N1_V02S0301
arc: N1_V02N0501 JQ5
arc: W1_H02W0501 JF5
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R37C1:CIB_LR
arc: JA0 V02S0501
arc: JA3 V02N0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R38C125:CIB_LR
arc: H00L0100 V02N0101
arc: JA0 H00L0100
arc: JA3 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 H01E0001
arc: S3_V06S0303 H01E0101
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R38C1:CIB_LR
arc: E1_H01E0101 E3_H06W0203
arc: H00L0000 H02W0001
arc: JA0 H00L0000
arc: JA3 H02W0501
arc: N1_V02N0501 E1_H01W0100
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R39C125:CIB_LR
arc: N1_V02N0101 H02E0101
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R39C1:CIB_LR
arc: S3_V06S0203 E3_H06W0203

.tile CIB_R40C125:CIB_LR
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0401
arc: JA0 H00R0000
arc: JA3 H00L0100
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S3_V06N0203
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R40C1:CIB_LR
arc: JA0 H02W0701
arc: JA3 V00B0000
arc: V00B0000 V02N0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R41C125:CIB_LR
arc: JA0 W1_H02E0701
arc: JA3 V00B0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H01E0101
arc: V00B0000 W1_H02E0401
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R41C1:CIB_LR
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: S1_V02S0501 E3_H06W0303

.tile CIB_R42C125:CIB_LR
arc: N1_V02N0201 H01E0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 H06E0103

.tile CIB_R43C125:CIB_LR
arc: JA0 V02N0501
arc: JA3 V00T0000
arc: JB0 N1_V02S0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 JF5
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 W3_H06E0203
enum: CIB.JB3MUX 0

.tile CIB_R43C1:CIB_LR
arc: JA3 N1_V02S0501
enum: CIB.JB3MUX 0

.tile CIB_R44C125:CIB_LR
arc: JA0 H02E0701
arc: JA3 N1_V02S0501
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 H06E0103
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R45C125:CIB_LR
arc: S1_V02S0501 W1_H02E0501

.tile CIB_R45C1:CIB_LR
arc: S1_V02S0701 N3_V06S0203

.tile CIB_R46C100:CIB_EBR
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R46C106:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R46C10:CIB_EBR
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R46C112:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R46C118:CIB_EBR
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R46C121:CIB_EBR
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H06E0303

.tile CIB_R46C122:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R46C123:CIB_EBR
arc: E1_H02E0201 V01N0001
arc: N1_V02N0201 N3_V06S0103

.tile CIB_R46C124:CIB_EBR
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R46C125:CIB_LR_S
arc: JA0 N1_V02S0501
arc: JA3 V00T0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 W1_H02E0201
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R46C16:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R46C1:CIB_LR_S
arc: JA3 V02S0701
enum: CIB.JB3MUX 0

.tile CIB_R46C22:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R46C28:CIB_EBR
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R46C2:ECLK_L
arc: S2W2_JINCK S2W2_JPADDI

.tile CIB_R46C34:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R46C40:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R46C46:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R46C4:CIB_EBR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R46C52:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R46C58:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R46C64:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R46C70:CIB_EBR
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R46C76:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R46C82:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R46C88:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R46C94:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R47C125:CIB_LR
arc: H00L0100 W1_H02E0101
arc: JA0 H00L0100
arc: JA3 V00T0000
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 H02E0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R47C1:CIB_LR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R48C125:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R49C125:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 H02E0501
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R4C1:CIB_PLL0
arc: E3_H06E0003 JF0
arc: H00R0000 H02W0401
arc: JA3 V00B0000
arc: JA4 V00B0000
arc: JB1 V00B0000
arc: JB3 H00R0000
arc: JB4 H00R0000
arc: JC2 H02W0401
arc: JC3 H02W0401
arc: JC4 H02W0401
arc: JCLK0 G_HPBX0000
arc: JD2 H00R0000
arc: JD4 V00B0000
arc: JLSR0 V00B0000
arc: S1_V02S0201 JF0
arc: V00B0000 H02W0401
arc: PLLCSOUT_PLLREFCS CLK0_PLLREFCS

.tile CIB_R50C125:CIB_LR
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H01E0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R51C125:CIB_LR
arc: S1_V02S0401 W1_H02E0401

.tile CIB_R52C125:CIB_LR
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02E0701
arc: JA0 H00L0000
arc: JA3 W1_H02E0501
arc: JB0 N1_V02S0301
arc: JB3 H00R0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 JF5
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0303 JQ5

.tile CIB_R53C125:CIB_LR
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N1_V02S0401

.tile CIB_R53C1:CIB_LR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R54C125:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R55C125:CIB_LR
arc: JA0 N1_V02S0501
arc: JB0 N1_V02S0301
arc: N3_V06N0303 JF5

.tile CIB_R56C125:CIB_LR
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R58C124:CIB_DSP
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R58C125:CIB_LR_S
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R58C1:CIB_LR_S
arc: JA0 E1_H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R58C3:CIB_DSP
arc: W1_H02W0701 V06S0203

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R59C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: JCLK0 V00B0000
arc: V00B0000 V02S0201
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R60C125:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R62C125:CIB_LR
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R64C125:CIB_LR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R65C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R66C125:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R68C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R70C124:CIB_EBR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R70C125:CIB_LR_S
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R71C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R72C125:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R74C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R76C125:CIB_LR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R77C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R78C125:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R80C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R82C122:CIB_EBR
arc: E1_H02E0601 V06S0303

.tile CIB_R82C123:CIB_EBR
arc: E1_H02E0501 V06S0303

.tile CIB_R82C124:CIB_EBR
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R82C125:CIB_LR_S
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R83C125:CIB_LR
arc: JA0 V02S0501
arc: JA3 W1_H02E0501
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 W1_H02E0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R83C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R84C125:CIB_LR
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N3_V06S0303

.tile CIB_R85C125:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 W1_H02E0701
arc: JB3 N1_V02S0301
arc: W3_H06W0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R86C125:CIB_LR
arc: H00L0100 N1_V02S0101
arc: JA0 H00L0100
arc: JA3 N1_V02S0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R87C125:CIB_LR
arc: S1_V02S0501 H02E0501

.tile CIB_R88C125:CIB_LR
arc: H00R0100 H02E0501
arc: JA0 H02E0701
arc: JA3 V00T0000
arc: JB3 H00R0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 JQ5
arc: V00T0000 W1_H02E0201
enum: CIB.JB0MUX 0

.tile CIB_R88C1:CIB_LR
enum: CIB.JB0MUX 0

.tile CIB_R89C125:CIB_LR
arc: JA0 H02E0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R89C1:CIB_LR
arc: N3_V06N0303 JQ5

.tile CIB_R91C125:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 V02N0701
arc: JB3 N1_V02S0101
arc: W3_H06W0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R92C125:CIB_LR
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C125:CIB_LR_S
arc: JA3 V00B0000
arc: JB3 N1_V02S0301
arc: N3_V06N0303 JQ5
arc: V00B0000 N1_V02S0201

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C46:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C4:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile MIB_R0C67:TMID_0
arc: G_TDCC0CLKI G_JULCPLL0CLKOP

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C126:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R15C126:PICR1_DQS0
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R16C126:PICR2_DQS1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R21C126:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R22C113:EBR_SPINE_UR2
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R22C126:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0100
arc: G_ULPCLK1 G_VPFS0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0100
arc: G_URPCLK1 G_VPFS0000

.tile MIB_R35C126:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R36C126:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R37C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C126:PICR2
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R38C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R38C126:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R39C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R39C126:PICR1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R40C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R40C126:PICR2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R41C126:PICR0_DQS2
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R42C0:PICL1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R42C126:PICR1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R43C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R43C126:PICR2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R44C126:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R45C126:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R46C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C126:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C3:LMID_0
arc: G_LDCC1CLKI G_JPCLKT61

.tile MIB_R47C0:PICL0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R47C126:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R48C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R49C126:PICR2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_JCLKFB3
arc: E1_REFCLK0 E1_JREFCLK0_0

.tile MIB_R51C126:PICR1_DQS0
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R52C126:PICR2_DQS1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R54C126:PICR1_DQS3
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R55C126:PICR2
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R57C0:PICL1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP
enum: PIOC.DRIVE 4

.tile MIB_R58C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0100
arc: G_LLPCLK1 G_VPFS0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0100
arc: G_LRPCLK1 G_VPFS0000

.tile MIB_R83C126:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R84C126:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R85C126:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R86C126:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R87C0:PICL1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP

.tile MIB_R87C126:PICR1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R88C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R88C126:PICR2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R89C0:PICL0_DQS2
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R89C126:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R90C0:PICL1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE UP

.tile MIB_R90C126:PICR1_DQS3
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R91C126:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R93C126:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R94C126:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C125:BANKREF3
enum: BANK.VCCIO 3V3

.tile MIB_R95C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R95C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R14C124:PLC2
arc: C7 V02N0001
arc: D1 V02N0001
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: F1 F1_SLICE
arc: F7 F7_SLICE
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R14C2:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R15C122:PLC2
arc: E1_H02E0001 S1_V02N0001

.tile R15C123:PLC2
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R15C124:PLC2
arc: N1_V02N0001 W1_H02E0001

.tile R16C121:PLC2
arc: S3_V06S0103 H06W0103

.tile R16C122:PLC2
arc: S3_V06S0303 H06W0303

.tile R16C123:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701

.tile R16C124:PLC2
arc: W3_H06W0103 E1_H01W0100

.tile R16C94:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R17C122:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R20C124:PLC2
arc: C5 V02N0001
arc: D0 V02N0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R20C2:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R21C122:PLC2
arc: E1_H02E0001 S1_V02N0001

.tile R21C123:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R21C124:PLC2
arc: N1_V02N0001 W1_H02E0001

.tile R23C122:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003

.tile R25C124:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R26C2:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R27C123:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R28C100:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R28C106:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R28C112:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R28C118:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R28C121:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R28C122:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R28C124:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R28C94:PLC2
arc: V01S0100 N3_V06S0303
arc: D1 V01S0100
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R29C122:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R31C124:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R32C2:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R33C122:PLC2
arc: V00T0100 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: E3_H06E0303 Q6
arc: M6 V00T0100
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C123:PLC2
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: V00B0100 S1_V02N0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0101 Q3
arc: M1 H00R0100
arc: M3 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C114:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 E1_H02W0501

.tile R35C115:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 V02N0601
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: A2 F5
arc: A3 F5
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: B0 V01N0001
arc: B1 Q1
arc: B3 Q3
arc: B4 H00L0000
arc: B7 V00T0000
arc: C2 H00L0100
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0601 F6
arc: V00T0000 Q0
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICEC.K0.INIT 1111100000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0011001111001100
word: SLICED.K1.INIT 1100000011000000
word: SLICEA.K1.INIT 0011001111001100
word: SLICEB.K1.INIT 0110011001100110
word: SLICEB.K0.INIT 0101111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C116:PLC2
arc: E1_H02E0101 V01N0101
arc: S1_V02S0401 E1_H01W0000
arc: V00T0000 H02E0001
arc: W1_H02W0501 E1_H01W0100
arc: A0 F5
arc: A1 E1_H01E0001
arc: A2 V01N0101
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: A5 V00T0100
arc: A7 V00T0100
arc: B1 H01W0100
arc: B2 F3
arc: B3 H01W0100
arc: B4 H02E0101
arc: B5 H02E0101
arc: B7 V00T0000
arc: C1 H02E0601
arc: C2 E1_H01W0000
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 H02E0401
arc: C7 E1_H01E0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H02E0001
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 V01N0001
arc: D7 H01W0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0101 Q1
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000011111011
word: SLICEA.K0.INIT 1111111101010101
word: SLICEA.K1.INIT 0100000000000000
word: SLICED.K1.INIT 1111000011110001
word: SLICEC.K0.INIT 0001000000010001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R35C117:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 V02N0601
arc: H00R0000 H02E0601
arc: V00T0000 H02W0201
arc: A2 H02W0501
arc: A3 H02E0701
arc: A4 H02W0701
arc: A5 V00T0100
arc: A7 F5
arc: B0 H02E0101
arc: B2 F3
arc: B3 H00L0000
arc: B4 V01S0000
arc: B5 H02W0101
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C2 H00L0100
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 H02W0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 V00B0000
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 F4
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
word: SLICEC.K1.INIT 1010111100010001
word: SLICED.K1.INIT 0111110101000001
word: SLICEA.K0.INIT 0011110011110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0100011111001100
word: SLICEB.K1.INIT 1011100011001100
word: SLICEB.K0.INIT 1100111011000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R35C118:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02N0001
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: H01W0000 Q4
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C119:PLC2
arc: H00L0000 E1_H02W0001
arc: H00R0100 S1_V02N0701
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0601 E1_H01W0000
arc: A0 V01N0101
arc: A2 F7
arc: A4 F5
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B2 H02E0301
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: B7 V01S0000
arc: C0 F4
arc: C2 H00L0000
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C7 V00B0100
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 H02W0201
arc: D4 V02N0401
arc: D5 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
word: SLICED.K1.INIT 1010000011100000
word: SLICEA.K0.INIT 1101111111111111
word: SLICEC.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000000100000101
word: SLICEC.K0.INIT 0000000000010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C120:PLC2
arc: H00L0100 S1_V02N0101
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 V01N0101
arc: A0 F7
arc: A5 E1_H02W0501
arc: A7 F5
arc: B0 V00T0000
arc: B5 W1_H02E0301
arc: C5 V00T0100
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D5 V00B0000
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000101010101010
word: SLICEA.K0.INIT 1101110101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C121:PLC2
arc: H00L0000 V02S0001
arc: H00R0100 E1_H02W0501
arc: S1_V02S0301 H06W0003
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M1 H00L0000
arc: M2 H02W0601
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0101 Q1
arc: W1_H02W0601 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C122:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: V00B0000 V02N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: CE1 S1_V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q2
arc: M2 V00B0000
arc: M5 H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0501 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C123:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: H00R0000 S1_V02N0401
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: V00B0100 V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q2
arc: M2 V00B0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C124:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: V00B0000 W1_H02E0601
arc: W3_H06W0003 E1_H01W0000
arc: C1 W1_H02E0601
arc: C5 W1_H02E0601
arc: C6 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D4 V00B0000
arc: E1_H01E0101 F1
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q7
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q3
arc: M3 H02E0201
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 F5
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K1.INIT 0000111100001111
word: SLICED.K0.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R36C101:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C102:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C107:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C108:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C113:PLC2
arc: W3_H06W0003 E1_H02W0301

.tile R36C114:PLC2
arc: A0 V02S0501
arc: B0 V02N0101
arc: C0 E1_H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000110000001011
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C115:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: H00R0000 V02S0401
arc: W1_H02W0301 S1_V02N0301
arc: A7 H00R0000
arc: B1 Q1
arc: B2 V02S0101
arc: B5 V01S0000
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 N1_V01S0100
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00T0100
arc: D5 H01W0000
arc: D7 H02W0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q2
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 Q0
word: SLICED.K1.INIT 0000000011001101
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0011110011001100
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0011111111000000
word: SLICED.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C116:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 N1_V01S0000
arc: A3 H02E0701
arc: B3 E1_H01W0100
arc: C0 V02S0401
arc: C3 N1_V01S0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D3 N1_V01S0000
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: V01S0000 F3
word: SLICEB.K1.INIT 0000000000000100
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C117:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W1_H02E0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: V00B0000 W1_H02E0601
arc: A0 V01N0101
arc: A2 H02E0501
arc: A6 F5
arc: B0 E1_H02W0301
arc: B6 V02N0701
arc: C0 H02W0401
arc: C2 H02E0401
arc: C5 S1_V02N0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D5 F2
arc: D6 H00R0100
arc: E1_H02E0001 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 1111110111111111
word: SLICEB.K0.INIT 0000010100000101
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0101010100010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R36C118:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E1_H01W0100
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0401 V01N0001
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 S1_V02N0301
arc: A6 S1_V02N0301
arc: B0 F3
arc: B2 H01W0100
arc: B3 V02N0101
arc: B4 V02N0501
arc: C0 N1_V01N0001
arc: C2 V02N0401
arc: C3 V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 H02E0201
arc: D6 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0000111000001111
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0100010001010101
word: SLICEB.K0.INIT 1001111100000000
word: SLICEA.K0.INIT 0011111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R36C119:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: H00L0000 E1_H02W0001
arc: H00R0100 V02N0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H01E0001
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: A0 H02E0501
arc: A1 E1_H01E0001
arc: A2 F7
arc: A3 S1_V02N0501
arc: A7 V02N0301
arc: B0 E1_H02W0101
arc: B1 F3
arc: B3 H00L0000
arc: B4 H02E0101
arc: B6 V02N0501
arc: C0 W1_H02E0401
arc: C1 F4
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 F2
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 V01N0001
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F6
arc: S1_V02S0501 F5
word: SLICED.K1.INIT 0101010100000101
word: SLICEB.K0.INIT 0000101010101010
word: SLICEC.K0.INIT 1111111100000011
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 0011111110111111
word: SLICEA.K1.INIT 0011101111111111
word: SLICED.K0.INIT 0011000000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C11:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R36C120:PLC2
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: A0 E1_H01E0001
arc: A1 H02E0701
arc: A2 V02N0501
arc: A6 H00L0000
arc: A7 S1_V02N0301
arc: B0 E1_H01W0100
arc: B1 E1_H02W0101
arc: B2 W1_H02E0301
arc: B3 H02E0301
arc: B4 V01S0000
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 V02N0601
arc: D6 V01N0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: S1_V02S0701 F7
arc: V01S0000 Q0
word: SLICED.K1.INIT 0000010000000000
word: SLICEB.K1.INIT 1111001100000000
word: SLICED.K0.INIT 1011001111111111
word: SLICEC.K0.INIT 0000000011111100
word: SLICEB.K0.INIT 0001010100000000
word: SLICEA.K0.INIT 1111110111110101
word: SLICEA.K1.INIT 1111011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C121:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: H00L0100 V02S0301
arc: H00R0100 V02N0501
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0101
arc: A3 V00B0000
arc: A4 S1_V02N0301
arc: B0 V02N0101
arc: B3 Q3
arc: B4 V02N0701
arc: C0 V02N0401
arc: C3 F4
arc: C4 Q4
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 H01E0101
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0001 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0000001100001111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C122:PLC2
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: V00B0100 H02W0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: A1 H00L0100
arc: B1 Q1
arc: C1 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: F1 F1_SLICE
arc: H00L0000 Q0
arc: M0 V00B0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: W1_H02W0101 F1
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C123:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C124:PLC2
arc: E1_H02E0501 N1_V02S0501

.tile R36C12:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R36C17:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C18:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C23:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R36C24:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C29:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R36C30:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R36C36:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C3:PLC2
arc: S3_V06S0303 H06W0303

.tile R36C41:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C42:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R36C47:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C48:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R36C4:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R36C53:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C54:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R36C59:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R36C5:PLC2
arc: H01W0100 E3_H06W0303

.tile R36C60:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R36C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R36C66:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R36C6:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R36C71:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R36C72:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C77:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R36C78:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R36C83:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R36C84:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R36C89:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R36C90:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R36C95:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R36C96:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R37C104:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R37C110:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R37C114:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0101 E1_H01W0100

.tile R37C115:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: A0 H00R0000
arc: A6 V02N0101
arc: B0 H02W0101
arc: B3 H02E0101
arc: C0 N1_V02S0601
arc: C3 H00L0100
arc: C6 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D3 H02E0201
arc: D6 H02E0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICED.K0.INIT 0000000001010000
word: SLICEB.K1.INIT 0000000000110000
word: SLICEA.K0.INIT 0001001100100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C116:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0601 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: A0 H00R0000
arc: A1 F5
arc: A4 F5
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 F5
arc: B0 H02E0101
arc: B1 V01N0001
arc: B2 V02N0101
arc: B4 S1_V02N0501
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D4 V01N0001
arc: D5 H01W0000
arc: D6 F2
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 F7
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0000000001010000
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000001000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1110111100100010
word: SLICEC.K0.INIT 0000001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R37C117:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: H00L0000 W1_H02E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H01E0001
arc: V00T0000 V02N0601
arc: A0 F7
arc: A1 E1_H02W0501
arc: A2 V02N0501
arc: A3 V02S0501
arc: A4 E1_H02W0701
arc: A7 V02N0101
arc: B0 H01W0100
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: B3 F1
arc: B4 H01E0101
arc: B5 V02N0701
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C1 H02E0401
arc: C3 F4
arc: C4 H01E0001
arc: C7 V00T0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 E1_H02W0201
arc: D2 V02S0201
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: D7 H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F3
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: V01S0000 F5
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0010001000000000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 0000000101010101
word: SLICEC.K1.INIT 1100110011111111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C118:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: A0 E1_H02W0501
arc: A1 V02N0501
arc: A3 V02N0701
arc: A7 H00L0000
arc: B1 V01N0001
arc: B2 H02W0301
arc: B3 F1
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 F6
arc: C3 H02E0601
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F2
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: E1_H02E0201 F0
arc: E1_H02E0301 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F0
arc: LSR1 E1_H02W0301
arc: M2 H02W0601
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V01S0000 F1
arc: V01S0100 F2
arc: W1_H02W0101 F1
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEA.K0.INIT 0101000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0100110011001100
word: SLICEC.K0.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C119:PLC2
arc: E1_H02E0001 H01E0001
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: V00T0100 V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: A2 H01E0001
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 F5
arc: B0 V02S0301
arc: B1 V02N0101
arc: B3 H02E0101
arc: B4 H00L0000
arc: C0 H02W0601
arc: C1 V02S0601
arc: C2 H02E0401
arc: C3 F4
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 H02E0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 H01E0101
arc: D4 E1_H01W0100
arc: D5 H00L0100
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 F6
arc: V01S0000 F2
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K0.INIT 0000000000001010
word: SLICEC.K0.INIT 0100110000000000
word: SLICEB.K1.INIT 0011001100000011
word: SLICEA.K0.INIT 1111111111001111
word: SLICEA.K1.INIT 1111111100111111
word: SLICEB.K0.INIT 0000000011110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R37C120:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 V02S0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: A0 F7
arc: A1 F5
arc: A4 F7
arc: A6 E1_H02W0701
arc: B0 H02E0301
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 H02E0301
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: C0 H00L0000
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C5 H02E0601
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: D2 E1_H02W0201
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 F2
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F1
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F7
arc: S3_V06S0003 F3
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 F7
arc: V01S0100 F1
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000000000011
word: SLICEA.K1.INIT 1000000010100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000010101010
word: SLICEB.K0.INIT 0000000011110011
word: SLICED.K0.INIT 0000100000001100
word: SLICEA.K0.INIT 0010101011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R37C121:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0000 H02E0201
arc: H00R0000 H02W0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0101 H01E0101
arc: A3 F5
arc: A4 V00T0000
arc: A5 Q5
arc: B3 Q3
arc: B4 V00B0100
arc: B5 H00L0000
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 H02E0401
arc: CLK0 G_HPBX0100
arc: D3 V02N0001
arc: D4 H02W0201
arc: D5 V02N0601
arc: E1_H01E0001 F4
arc: E1_H02E0401 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: M3 H00R0000
arc: M5 H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEB.K1.INIT 0000001000001010
word: SLICEC.K1.INIT 0100110001011111
word: SLICEC.K0.INIT 0001000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R37C122:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 W3_H06E0203
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0601 Q4
arc: S3_V06S0203 Q4
arc: V01S0000 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C123:PLC2
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0501 E1_H02W0501
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q1
arc: E1_H02E0501 Q7
arc: M0 V00B0100
arc: M1 H00L0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C124:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 H02E0501
arc: CLK0 G_HPBX0100
arc: M0 H01E0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C14:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R37C20:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R37C26:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R37C2:PLC2
arc: S3_V06S0203 E3_H06W0203

.tile R37C32:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R37C38:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R37C44:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R37C50:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R37C56:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R37C62:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R37C68:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R37C74:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R37C80:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R37C86:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R37C8:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R37C92:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R37C98:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R38C101:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R38C103:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R38C104:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R38C107:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R38C109:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R38C110:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R38C113:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R38C114:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001

.tile R38C115:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 V02N0001
arc: A0 V01N0101
arc: A2 V02N0701
arc: A3 F5
arc: A5 V00T0000
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 V01N0001
arc: B4 V02N0501
arc: B5 V01S0000
arc: B6 V00B0000
arc: C0 F4
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 V00T0100
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000101000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1111011111000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICED.K0.INIT 0000001100000000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 0000000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R38C116:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0201
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 H02E0601
arc: V00B0000 V02S0201
arc: W1_H02W0101 V01N0101
arc: A2 F5
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 V02N0301
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B7 F3
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C4 F6
arc: C5 H01E0001
arc: C6 V02S0201
arc: C7 V00T0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H02E0201
arc: D2 V02S0001
arc: D3 V02N0001
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000000000100
word: SLICEB.K1.INIT 0001000100000000
word: SLICEC.K0.INIT 1000000010000000
word: SLICED.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R38C117:PLC2
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02E0001
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0101 V02N0101
arc: A0 H01E0001
arc: A2 V00B0000
arc: A5 F7
arc: A6 F5
arc: A7 W1_H02E0701
arc: B0 H02W0101
arc: B2 H00L0000
arc: B3 W1_H02E0301
arc: B4 H01E0101
arc: B6 F3
arc: B7 W1_H02E0101
arc: C0 H02E0401
arc: C2 N1_V01N0001
arc: C5 V02N0201
arc: C6 F4
arc: C7 V00T0000
arc: D0 V02S0201
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 H02W0201
arc: D6 F0
arc: D7 H00R0100
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: S1_V02S0501 F5
arc: V01S0000 F2
word: SLICED.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0101000001010000
word: SLICEB.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 0000000000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R38C118:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0701
arc: A0 H00L0000
arc: A1 F5
arc: A2 V02S0501
arc: A3 F7
arc: A5 N1_V01S0100
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 F3
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 V02N0601
arc: C2 H00R0100
arc: C4 W1_H02E0401
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 N1_V02S0201
arc: D5 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: V00T0000 Q0
arc: V01S0000 F1
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 0011001111111010
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0001001000011111
word: SLICEB.K1.INIT 0000000010001000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1

.tile R38C119:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0100 H02W0301
arc: W1_H02W0301 V02S0301
arc: A1 F7
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A5 V02S0101
arc: A6 F5
arc: B1 V02N0301
arc: B2 H00L0000
arc: B3 E1_H01W0100
arc: B4 V01S0000
arc: B6 V00B0100
arc: C1 N1_V01S0100
arc: C2 N1_V01N0001
arc: C3 F6
arc: C4 Q4
arc: C6 N1_V02S0001
arc: C7 V02S0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 H02W0201
arc: D2 H02E0001
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0101 F1
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 F4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: S1_V02S0401 F6
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1101010111111101
word: SLICEC.K0.INIT 0000000000000011
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0000000011011111
word: SLICEB.K1.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R38C11:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R38C120:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 H01E0101
arc: A0 H00L0000
arc: A3 H02E0501
arc: B0 V02S0301
arc: C0 F4
arc: C4 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D3 V00T0100
arc: D4 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0201 Q0
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1110110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C121:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 V01N0101
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: A0 E1_H01E0001
arc: A3 V00B0000
arc: B0 F3
arc: B3 E1_H01W0100
arc: C0 V02S0601
arc: C3 E1_H01W0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D3 V00T0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111101111110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C122:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0101 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0001 V02S0001
arc: A4 V02N0101
arc: B4 H02E0301
arc: C4 V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D4 V01N0001
arc: F4 F4_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M1 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
word: SLICEC.K0.INIT 0000111000100010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C123:PLC2
arc: E1_H02E0401 V01N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: V00T0000 V02N0401
arc: A0 W1_H02E0701
arc: B0 S1_V02N0101
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q6
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111100111111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C124:PLC2
arc: H00L0000 V02N0201
arc: V00B0000 V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: A3 V00B0000
arc: B3 V02N0101
arc: C3 H00L0000
arc: CLK0 G_HPBX0100
arc: D3 S1_V02N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 Q3
word: SLICED.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0000101001001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R38C13:PLC2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R38C14:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R38C17:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R38C19:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R38C20:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R38C23:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R38C25:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R38C26:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R38C29:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R38C2:PLC2
arc: H01W0100 E3_H06W0303
arc: N3_V06N0303 H06W0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 H01E0101

.tile R38C31:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R38C32:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R38C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R38C37:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R38C38:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R38C41:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R38C43:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R38C44:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R38C47:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R38C49:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R38C50:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R38C53:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R38C55:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R38C56:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R38C59:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R38C5:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R38C61:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R38C62:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R38C65:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R38C67:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R38C68:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R38C71:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R38C73:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R38C74:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R38C77:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R38C79:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R38C7:PLC2
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R38C80:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R38C83:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R38C85:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R38C86:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R38C89:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R38C8:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R38C91:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R38C92:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R38C95:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R38C97:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R38C98:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R39C103:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R39C109:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R39C114:PLC2
arc: E1_H02E0601 V01N0001
arc: H00R0000 E1_H02W0601
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 E1_H02W0401
arc: B0 V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0011001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C115:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 E1_H01W0000
arc: B0 F3
arc: B3 V01N0001
arc: B5 H01E0101
arc: C0 S1_V02N0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 H02E0201
arc: D3 H02E0201
arc: D5 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0201 Q0
arc: S1_V02S0001 F2
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000000000011
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C116:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: A0 V01N0101
arc: A3 V00T0000
arc: A4 F5
arc: B0 V00T0000
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 F3
arc: B6 V00T0000
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 F2
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 F2
arc: D5 H02E0201
arc: D6 F2
arc: E1_H01E0101 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0000 F6
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q2
arc: N1_V02N0101 F3
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 0010000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111000011111111
word: SLICED.K0.INIT 1111000011110011
word: SLICEC.K0.INIT 1010101010101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R39C117:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: W1_H02W0101 H01E0101

.tile R39C118:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 H06E0003
arc: V00B0100 V02S0301
arc: C0 S1_V02N0601
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C119:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: A0 H00L0100
arc: A1 H01E0001
arc: A2 W1_H02E0501
arc: A3 V00T0000
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 H00R0000
arc: B3 H02E0101
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C1 H02E0401
arc: C2 N1_V02S0601
arc: C3 V02S0401
arc: C7 V00B0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 E1_H02W0001
arc: D7 H00R0100
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 F0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
arc: S1_V02S0301 F3
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q0
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000000100000000
word: SLICEA.K1.INIT 0111001111111011
word: SLICEA.K0.INIT 0000000000100000
word: SLICEB.K1.INIT 0000000100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R39C120:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: H00L0100 H02W0301
arc: H00R0100 V02S0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 N1_V02S0701
arc: A2 N1_V02S0701
arc: B0 F3
arc: B1 E1_H01W0100
arc: B2 V02S0301
arc: B3 E1_H01W0100
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C3 E1_H01W0000
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D6 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 F3
arc: M0 H02E0601
arc: M2 V00B0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F6
arc: W1_H02W0001 F0
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000100000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEA.K0.INIT 0000000011001100
word: SLICEA.K1.INIT 0000000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R39C121:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 W3_H06E0003
arc: A0 E1_H02W0701
arc: A1 H02E0501
arc: A2 V02N0701
arc: A3 F5
arc: A4 V00T0100
arc: A5 V00T0100
arc: B0 W1_H02E0101
arc: B1 H02W0301
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 H00L0000
arc: B6 V01S0000
arc: C0 F6
arc: C1 F6
arc: C2 F4
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 V00T0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 V01N0001
arc: D6 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000001100000000
word: SLICEA.K0.INIT 1011001100110011
word: SLICEA.K1.INIT 1111111110000000
word: SLICEC.K0.INIT 0110001101100011
word: SLICEB.K0.INIT 1111111110101011
word: SLICEC.K1.INIT 0000000001011010
word: SLICEB.K1.INIT 1011101110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R39C122:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V06N0303
arc: H00R0000 W1_H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 V01N0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: W1_H02W0201 W3_H06E0103
arc: A0 F5
arc: A1 F7
arc: A2 N1_V02S0501
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 H02E0501
arc: A7 N1_V01N0101
arc: B0 H02W0301
arc: B2 F3
arc: B4 W1_H02E0301
arc: B7 V02N0501
arc: C0 H02E0601
arc: C2 F4
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 V00T0000
arc: C7 E1_H01E0101
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: M4 V00T0100
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: V00B0100 F5
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 0000010100000000
word: SLICEB.K0.INIT 1011111100001111
word: SLICEA.K0.INIT 1010101110101110
word: SLICEA.K1.INIT 1111111110101010
word: SLICED.K1.INIT 0010000100100010
word: SLICEC.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000000101000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R39C123:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 N1_V01S0100
arc: B1 V01N0001
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D7 H02E0201
arc: E1_H02E0301 F1
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00T0000
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0401 Q4
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q6
word: SLICEA.K1.INIT 1111111111001100
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R39C124:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 W3_H06E0103
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: LSR0 H02E0301
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C13:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R39C19:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R39C25:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R39C31:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R39C37:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R39C43:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R39C49:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R39C55:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R39C61:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R39C67:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R39C73:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R39C79:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R39C7:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R39C85:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R39C91:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R39C97:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R40C100:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R40C106:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R40C10:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R40C112:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C114:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C115:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: B7 V00T0000
arc: C0 H00L0000
arc: C7 H02E0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D7 H02E0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: V00T0000 Q0
arc: V01S0100 F7
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C116:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: V00B0000 V02S0001
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 N1_V01S0100
arc: A7 N1_V01S0100
arc: B0 F3
arc: B4 N1_V01S0000
arc: B5 F3
arc: B6 F3
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 N1_V01S0100
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 F2
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V01S0000 F6
arc: W1_H02W0301 F1
word: SLICEB.K0.INIT 0000000000001010
word: SLICED.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000001010000
word: SLICEC.K0.INIT 0000000011111110
word: SLICEA.K0.INIT 1110111110101111
word: SLICED.K1.INIT 1111111100010001
word: SLICEA.K1.INIT 1010101010101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R40C117:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: V00B0000 H02E0401
arc: W1_H02W0301 H01E0101
arc: A0 F7
arc: A1 H01E0001
arc: A4 V00B0000
arc: A7 V02N0301
arc: B0 F1
arc: B1 V00T0000
arc: B4 V00B0100
arc: C0 W1_H02E0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: C4 W1_H02E0401
arc: C5 E1_H01E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D4 H02E0001
arc: D5 H02E0201
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q2
arc: S1_V02S0401 F4
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 F4
word: SLICEA.K1.INIT 1111101111110011
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0011101100110011
word: SLICEC.K0.INIT 0001010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C118:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0601 Q4
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C119:PLC2
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00T0100 N1_V02S0701
arc: B2 H02E0301
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D2 V00T0100
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: H01W0100 Q4
arc: M1 H00L0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
word: SLICEB.K0.INIT 0000000000110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C120:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N1_V01S0000
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: A0 H00R0000
arc: A2 V02S0501
arc: A3 F7
arc: A4 V00B0000
arc: A6 W1_H02E0701
arc: A7 Q7
arc: B3 E1_H02W0101
arc: B6 V02S0501
arc: C0 F6
arc: C2 V02S0601
arc: C3 F4
arc: C4 S1_V02N0001
arc: C6 V02S0001
arc: C7 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V02S0001
arc: D3 H02W0201
arc: D4 E1_H01W0100
arc: D6 V02S0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0000000001010000
word: SLICED.K0.INIT 0000111100101010
word: SLICEA.K0.INIT 0101111100001111
word: SLICED.K1.INIT 0101010100001111
word: SLICEC.K0.INIT 0101000001011111
word: SLICEB.K1.INIT 1001100111000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R40C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 V02N0301
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H01W0000
arc: A1 F7
arc: A3 H02W0501
arc: A4 V02S0101
arc: A6 H02E0501
arc: A7 H02W0701
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 V02N0101
arc: B3 F1
arc: B4 V01S0000
arc: B6 E1_H02W0101
arc: C0 V02N0401
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C4 V02S0201
arc: C5 V02S0001
arc: C6 E1_H02W0601
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 V02S0401
arc: D6 E1_H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: M4 V00T0100
arc: M6 V00T0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q6
arc: S3_V06S0003 Q0
arc: V00B0100 F5
arc: V01S0000 Q3
arc: V01S0100 Q3
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0000001011111101
word: SLICEB.K1.INIT 1010101010111011
word: SLICED.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0000100000000000
word: SLICEB.K0.INIT 1111111111111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R40C122:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 H06E0103
arc: V00B0000 H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02S0501
arc: A0 H02E0501
arc: A1 S1_V02N0701
arc: A2 H01E0001
arc: A3 V02S0701
arc: A4 H02E0501
arc: A6 N1_V01S0100
arc: B0 V02N0301
arc: B1 V02S0301
arc: B2 N1_V02S0101
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 F3
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 V02S0201
arc: CE1 S1_V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 F2
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: M2 V00B0000
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: S1_V02S0401 F6
arc: V01S0000 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q5
word: SLICEB.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 1100111000001010
word: SLICEB.K1.INIT 0111000001110111
word: SLICEC.K0.INIT 0001000100011111
word: SLICEC.K1.INIT 1111111111110011
word: SLICED.K0.INIT 0000101000000000
word: SLICEA.K0.INIT 1111111101011101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R40C123:PLC2
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H01E0101
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: A3 W1_H02E0501
arc: A4 H02E0501
arc: A5 F7
arc: A6 F5
arc: A7 H02E0701
arc: B0 H02E0101
arc: C0 N1_V02S0601
arc: C2 N1_V01S0100
arc: C3 H02E0401
arc: C5 H02E0601
arc: C7 V02S0001
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D4 H02E0001
arc: D6 F2
arc: D7 W1_H02E0001
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F2
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V00T0000 F2
arc: V01S0100 F2
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0101010100000000
word: SLICED.K0.INIT 1111111101010101
word: SLICEA.K0.INIT 1100110011110000
word: SLICED.K1.INIT 0000000001010000
word: SLICEB.K1.INIT 0101000000000101
word: SLICEC.K1.INIT 0000010100000101
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R40C124:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06E0103
arc: W1_H02W0101 W3_H06E0103

.tile R40C16:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R40C22:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R40C28:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R40C2:PLC2
arc: W1_H02W0701 V06S0203

.tile R40C34:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R40C40:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C46:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C4:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003

.tile R40C52:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C58:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C64:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C70:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R40C76:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R40C82:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R40C88:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R40C94:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C103:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103

.tile R41C109:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103

.tile R41C114:PLC2
arc: E1_H02E0001 E1_H01W0000

.tile R41C115:PLC2
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: H01W0000 W3_H06E0103
arc: B1 Q1
arc: C1 N1_V01S0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: F1 F1_SLICE
arc: H00R0000 Q6
arc: M5 H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q6
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1111110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C116:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V01N0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: A0 V02S0701
arc: A1 F7
arc: B0 F3
arc: B1 V02N0301
arc: B2 F3
arc: B3 V02N0101
arc: C0 H00L0000
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C7 E1_H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 V01S0100
arc: D7 H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0001010101000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000001111000
word: SLICEB.K0.INIT 0000000000111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C117:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02S0401
arc: V00T0000 H02E0201
arc: W1_H02W0101 N1_V01S0100
arc: A0 F7
arc: A1 H01E0001
arc: A2 F5
arc: A3 H02E0501
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H02E0501
arc: A7 V00T0100
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 Q3
arc: B6 H02E0101
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 H02E0401
arc: C4 H01E0001
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 H01E0101
arc: D3 N1_V01S0000
arc: D4 F2
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: V00T0100 Q3
arc: V01S0000 F4
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 0010000000000000
word: SLICED.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 0000000000000101
word: SLICEB.K0.INIT 0000000010111111
word: SLICEC.K0.INIT 0000000010100000
word: SLICEB.K1.INIT 0000011000001100
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0000010100001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C118:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 H02W0501
arc: W1_H02W0601 H01E0001
arc: C6 V02N0001
arc: CE0 V02N0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D6 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F6 F6_SLICE
arc: H00R0100 Q7
arc: M0 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: V01S0000 Q0
word: SLICED.K0.INIT 1111000000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C119:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 E1_H01W0000
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0701
arc: B0 N1_V02S0101
arc: C0 V02S0601
arc: C4 H02E0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 N1_V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M1 H02W0001
arc: M3 H00R0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 F0
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000110000000000
word: SLICEC.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R41C120:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: A1 F5
arc: A3 F7
arc: A4 N1_V01N0101
arc: A5 Q5
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: B7 V01S0000
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C3 F4
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CE2 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 V02S0001
arc: D3 H02W0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 W1_H02E0601
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0301 F3
arc: S3_V06S0103 Q2
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0101010100001111
word: SLICEB.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0100101101111000
word: SLICEC.K0.INIT 0000111101010101
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 1100001110011001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R41C121:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: A1 H00L0000
arc: A3 V00B0000
arc: A4 F5
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B2 V01N0001
arc: B3 H02E0301
arc: B4 V01S0000
arc: B6 F3
arc: B7 V02N0701
arc: C1 H02W0401
arc: C2 V02S0401
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 V01N0101
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 F2
arc: D5 H02E0201
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q0
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 F1
arc: W1_H02W0301 F1
arc: W1_H02W0401 Q6
word: SLICEB.K1.INIT 0011011010011100
word: SLICEC.K1.INIT 0000010111110101
word: SLICEB.K0.INIT 0000001111001111
word: SLICEC.K0.INIT 1001110010010011
word: SLICED.K0.INIT 0000000001000000
word: SLICED.K1.INIT 0011001101010101
word: SLICEA.K1.INIT 0000010100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R41C122:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H01E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: A0 E1_H02W0701
arc: C0 V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C123:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 V02S0501
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0301 N1_V01S0100
arc: A1 N1_V02S0701
arc: A2 H02E0501
arc: A4 F5
arc: A5 N1_V01S0100
arc: B0 V02N0301
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B3 V02S0101
arc: B4 F3
arc: B5 V02N0701
arc: C0 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 V02N0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H00R0100 F5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0101 F3
word: SLICEC.K1.INIT 1110111011101110
word: SLICEA.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1110111011101110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R41C124:PLC2
arc: H00R0100 W1_H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0203 H01E0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0701 V02N0701
arc: B0 H02E0101
arc: B1 Q1
arc: B2 H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: D2 Q2
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q1
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1100110011000011
word: SLICEB.K0.INIT 1100111100110000
word: SLICEA.K0.INIT 1111001100001100
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R41C13:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile R41C19:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203

.tile R41C25:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203

.tile R41C31:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203

.tile R41C37:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103

.tile R41C43:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003

.tile R41C49:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003

.tile R41C55:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303

.tile R41C61:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile R41C67:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile R41C73:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203

.tile R41C79:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203

.tile R41C7:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 V06S0303

.tile R41C85:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203

.tile R41C91:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203

.tile R41C97:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103

.tile R42C115:PLC2
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000

.tile R42C116:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 V01N0001
arc: H00L0000 H02W0001
arc: H00R0000 H02W0401
arc: N3_V06N0003 E3_H06W0003
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: B1 Q1
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V01S0000
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
word: SLICEA.K0.INIT 0000010101010000
word: SLICEA.K1.INIT 0001000101000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C117:PLC2
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 N1_V02S0401
arc: A0 V01N0101
arc: A2 E1_H01E0001
arc: B0 V01N0001
arc: B1 Q1
arc: B2 H00L0000
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0201
arc: D2 V02N0201
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 0111011110001000
word: SLICEA.K1.INIT 0011110011001100
word: SLICEB.K0.INIT 0110110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C118:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 E1_H02W0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: CE1 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M3 H01W0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C119:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V01N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: A3 V00T0000
arc: A7 H02E0501
arc: B4 H02E0101
arc: B7 F3
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V00T0000 Q2
word: SLICEC.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0000111101010101
word: SLICED.K1.INIT 1010100101011001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R42C120:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 W1_H02E0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H02W0201
arc: A0 F5
arc: A1 H00R0000
arc: A3 V00T0000
arc: A6 V02S0301
arc: A7 H02E0701
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 V02N0301
arc: B5 H01E0101
arc: B6 F3
arc: C0 N1_V01N0001
arc: C1 E1_H02W0601
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C5 V02N0001
arc: C6 H01E0001
arc: C7 H02E0601
arc: CE1 V02S0201
arc: CE2 N1_V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 F2
arc: D5 E1_H01W0100
arc: D6 F0
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0101 F1
word: SLICEB.K0.INIT 0011000000111111
word: SLICED.K1.INIT 0000111101010101
word: SLICEC.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 1100100101100011
word: SLICEA.K0.INIT 0011110001100110
word: SLICED.K0.INIT 0000000100000000
word: SLICEA.K1.INIT 0101000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R42C121:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: A0 H01E0001
arc: A2 V02N0701
arc: A3 V00T0000
arc: A4 V00T0000
arc: A7 H00L0000
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00T0000
arc: B7 V02N0501
arc: C1 E1_H01W0000
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 N1_V02S0201
arc: C6 Q6
arc: C7 F4
arc: CE1 H00L0100
arc: CE2 W1_H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0201
arc: D2 V01S0100
arc: D3 N1_V02S0201
arc: D4 V02N0401
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N1_V02N0701 Q7
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1101100010101010
word: SLICEB.K0.INIT 0101010100001111
word: SLICED.K0.INIT 0000110000111111
word: SLICEC.K0.INIT 1110101001001010
word: SLICED.K1.INIT 1111010010100100
word: SLICEA.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R42C122:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H01E0001
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: A0 H02E0501
arc: A2 F5
arc: A4 V02N0101
arc: B0 W1_H02E0301
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 H00R0000
arc: C0 H02E0601
arc: C3 S1_V02N0601
arc: C4 W1_H02E0601
arc: C5 F4
arc: C6 E1_H02W0601
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F0
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: H01W0100 Q6
arc: M0 H02W0601
arc: M1 H00L0100
arc: M4 W1_H02E0401
arc: M6 H02E0401
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 F5
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S1_V02S0101 F3
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q1
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 0000110000000000
word: SLICEC.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1000100010000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1110111010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R42C123:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 V01N0001
arc: CE0 V02N0201
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: H01W0000 Q5
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0701 Q7
arc: V01S0000 Q6
arc: W1_H02W0101 Q1
arc: W1_H02W0601 Q4
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C124:PLC2
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W3_H06E0203
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 V02S0201
arc: A1 W1_H02E0701
arc: A3 V02N0701
arc: A4 N1_V01S0100
arc: A7 V02S0301
arc: B0 V00T0000
arc: B4 V00B0100
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 N1_V02S0601
arc: C4 W1_H02E0601
arc: C7 W1_H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0201
arc: D2 H02E0001
arc: D3 F2
arc: D4 H00R0100
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F4
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0601 F4
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1010101011111010
word: SLICED.K1.INIT 0001101010111010
word: SLICEC.K0.INIT 1111010100000011
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R42C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R43C115:PLC2
arc: A2 H00L0100
arc: A4 V00T0000
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H01W0100
arc: B4 V01S0000
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C4 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D3 V00T0100
arc: D4 H00L0100
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0011110011001100
word: SLICEB.K0.INIT 0111111110000000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C116:PLC2
arc: E1_H02E0201 V01N0001
arc: N1_V01N0001 N3_V06S0003
arc: A0 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: B0 V00T0000
arc: B3 H00L0000
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D3 V01S0100
arc: E1_H01E0001 Q1
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0301 F3
arc: V00T0000 Q2
arc: V01S0000 F3
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0111111110000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0101111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C117:PLC2
arc: A0 F5
arc: A1 F5
arc: A2 F7
arc: A5 V02N0101
arc: A7 F5
arc: B1 V00T0000
arc: B5 H02E0301
arc: B7 V00T0000
arc: C1 H00L0100
arc: C5 S1_V02N0201
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: D2 Q2
arc: D5 H02E0201
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q2
arc: V00T0000 Q0
arc: V01S0000 F7
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0101010110101010
word: SLICEA.K1.INIT 0111100011110000
word: SLICEB.K0.INIT 0101010110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C118:PLC2
arc: E1_H02E0201 V06S0103

.tile R43C119:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02S0201
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 E1_H01W0000
arc: CE0 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: M1 H00R0000
arc: M5 H02W0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C120:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: A7 H00L0000
arc: B6 V00T0000
arc: C6 Q6
arc: C7 E1_H02W0401
arc: CE0 H02W0101
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D6 V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N1_V02N0701 Q5
arc: S1_V02S0001 Q2
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 0000111100110011
word: SLICED.K1.INIT 0101000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R43C121:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: A0 F5
arc: A1 H00R0000
arc: A4 W1_H02E0701
arc: A5 Q5
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 F3
arc: B1 Q1
arc: B2 V01N0001
arc: B3 V02N0301
arc: B4 V02N0701
arc: B6 V02S0501
arc: B7 N1_V02S0701
arc: C0 V02N0601
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H02E0101
arc: CE2 W1_H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 H01W0000
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0501 Q7
arc: V00T0000 F0
arc: V01S0100 Q3
word: SLICEC.K0.INIT 1100111110100000
word: SLICEA.K1.INIT 0000111101010011
word: SLICEB.K1.INIT 0011000000111111
word: SLICEC.K1.INIT 0101000001011111
word: SLICEB.K0.INIT 0011000000111111
word: SLICED.K1.INIT 0001111010110100
word: SLICEA.K0.INIT 0011010111001010
word: SLICED.K0.INIT 1001000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C122:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V01S0100
arc: A4 N1_V01S0100
arc: A7 W1_H02E0501
arc: B4 H00L0000
arc: B7 H02E0301
arc: C4 H01E0001
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D4 H00R0100
arc: D7 V02S0601
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M1 H02W0001
arc: M3 H02E0201
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S1_V02S0601 Q6
word: SLICED.K1.INIT 1110111000110000
word: SLICEC.K0.INIT 0010100000010100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R43C123:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: A0 H02E0701
arc: B0 V02S0301
arc: B2 V02N0301
arc: C2 V02S0601
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M3 H02E0201
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0101 Q3
arc: S1_V02S0201 F2
arc: S3_V06S0003 Q0
arc: S3_V06S0303 Q5
arc: V01S0000 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 1111110011111100
word: SLICEA.K0.INIT 1000100011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C124:PLC2
arc: H00L0100 V02S0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: B0 N1_V02S0301
arc: C0 W1_H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0011111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C116:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: B0 V02S0301
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0011001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C117:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: A2 E1_H01E0001
arc: B1 Q1
arc: B2 H01W0100
arc: C1 H02E0401
arc: C2 H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D2 H02E0201
arc: E1_H01E0001 Q1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0101 Q1
arc: V01S0000 Q2
word: SLICEA.K1.INIT 0011110011001100
word: SLICEB.K0.INIT 0110110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C120:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 N1_V01S0100

.tile R44C121:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: M3 H00R0100
arc: M5 E1_H02W0001
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C122:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0601 H02E0601
arc: V00B0100 V02S0301
arc: CLK0 G_HPBX0100
arc: E3_H06E0103 Q2
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C123:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V01S0000
arc: B0 V02N0101
arc: C0 H02W0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: M3 H00L0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C124:PLC2
arc: E1_H02E0701 V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601

.tile R45C117:PLC2
arc: N1_V02N0201 N1_V01S0000

.tile R45C120:PLC2
arc: E3_H06E0103 N3_V06S0103

.tile R45C121:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R45C122:PLC2
arc: E1_H02E0101 V06S0103

.tile R45C123:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: CLK0 G_HPBX0100
arc: M1 H00R0000
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R47C123:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003

.tile R47C124:PLC2
arc: E1_H02E0001 V02S0001

.tile R48C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R49C122:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S3_V06S0203 N3_V06S0203

.tile R49C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R49C124:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701

.tile R4C13:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C19:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C25:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C2:PLC2
arc: W1_H02W0401 S1_V02N0401

.tile R4C31:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C37:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C43:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C49:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R4C55:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R4C61:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R4C67:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R4C73:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C79:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C7:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C85:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C91:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R4C94:PLC2
arc: S3_V06S0103 H06E0103

.tile R50C122:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103

.tile R50C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R50C124:PLC2
arc: H00R0100 V02S0701
arc: S3_V06S0203 N3_V06S0103
arc: D5 H00R0100
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: S1_V02S0701 F5
word: SLICED.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R51C123:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R51C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R52C122:PLC2
arc: E1_H02E0401 V06S0203
arc: N3_V06N0303 H06W0303

.tile R52C123:PLC2
arc: E1_H02E0501 N1_V01S0100

.tile R52C124:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 N3_V06S0103

.tile R52C4:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R53C124:PLC2
arc: D6 V02S0401
arc: E1_H01E0101 F6
arc: F6 F6_SLICE
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R54C3:PLC2
arc: V01S0000 N3_V06S0103

.tile R55C122:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0203

.tile R55C123:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R55C3:PLC2
arc: S3_V06S0203 N1_V01S0000

.tile R56C123:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R56C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R57C123:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R57C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R61C122:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203

.tile R61C123:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R62C123:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R62C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R63C123:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R63C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R64C124:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R64C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R67C122:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303

.tile R67C123:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R68C123:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R68C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R69C123:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R69C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R6C2:PLC2
arc: N1_V02N0401 S1_V02N0101

.tile R73C122:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0303 N3_V06S0303

.tile R73C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R74C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R74C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R75C123:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R75C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R76C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R76C4:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R79C122:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0303 N3_V06S0303

.tile R79C123:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R80C123:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R80C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R81C123:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R81C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R83C123:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V06S0203

.tile R83C124:PLC2
arc: H00R0000 V02S0601
arc: D3 H00R0000
arc: E1_H01E0101 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R85C122:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 H06W0303
arc: S3_V06S0303 N3_V06S0303

.tile R85C123:PLC2
arc: E1_H02E0701 N3_V06S0203

.tile R85C124:PLC2
arc: S1_V02S0601 W1_H02E0601

.tile R86C124:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: D5 V02S0601
arc: F5 F5_SLICE
arc: S1_V02S0501 F5
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R87C123:PLC2
arc: V01S0000 N3_V06S0103

.tile R87C124:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R88C122:PLC2
arc: E1_H02E0601 V06S0303

.tile R88C123:PLC2
arc: E1_H02E0201 N1_V01S0000

.tile R88C124:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0601 W1_H02E0601

.tile R88C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R89C124:PLC2
arc: E1_H02E0501 V06S0303
arc: H00R0000 V02S0601
arc: D1 H00R0000
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R8C2:PLC2
arc: N1_V02N0101 S3_V06N0103

.tile R91C122:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N3_V06N0303 H06W0303

.tile R91C124:PLC2
arc: S1_V02S0601 W1_H02E0601

.tile R92C124:PLC2
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: F7 F7_SLICE
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile TAP_R33C114:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R35C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R36C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R37C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R38C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R39C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R40C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R41C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R42C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R43C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R44C114:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R45C114:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000000
word: CLKFB_DIV 0000101
word: CLKOP_DIV 0000010
word: CLKOP_CPHASE 0000011
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0011000
word: CLKOS_CPHASE 0000001
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0101011
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 1111111
word: CLKOS3_CPHASE 0000101
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0001000
word: ICP_CURRENT 01001
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH CLKOP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

