<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="172" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Library/Basic Functions/Simulation; Debug and Verification,Library,Project,Library/Qsys Interconnect/Memory-Mapped,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Qsys Interconnect" />
 <window width="1920" height="1050" x="0" y="0" />
 <generation synthesis="VHDL" block_symbol_file="0" simulation="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
