
Drone_2-1_BNO080.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08006d88  08006d88  00016d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006edc  08006edc  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006edc  08006edc  00016edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ee4  08006ee4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ee4  08006ee4  00016ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ee8  08006ee8  00016ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006eec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          000002d8  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000344  20000344  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00010bd7  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002cfa  00000000  00000000  00030cb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001108  00000000  00000000  000339b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d1f  00000000  00000000  00034ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023058  00000000  00000000  000357d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00014650  00000000  00000000  0005882f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ced81  00000000  00000000  0006ce7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005050  00000000  00000000  0013bc00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00140c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d70 	.word	0x08006d70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006d70 	.word	0x08006d70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	601a      	str	r2, [r3, #0]
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f023 0210 	bic.w	r2, r3, #16
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	431a      	orrs	r2, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	605a      	str	r2, [r3, #4]
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr

080005b2 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 80005b2:	b480      	push	{r7}
 80005b4:	b083      	sub	sp, #12
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d101      	bne.n	80005ca <LL_SPI_IsActiveFlag_RXNE+0x18>
 80005c6:	2301      	movs	r3, #1
 80005c8:	e000      	b.n	80005cc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80005ca:	2300      	movs	r3, #0
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr

080005d8 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	f003 0302 	and.w	r3, r3, #2
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d101      	bne.n	80005f0 <LL_SPI_IsActiveFlag_TXE+0x18>
 80005ec:	2301      	movs	r3, #1
 80005ee:	e000      	b.n	80005f2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80005fe:	b480      	push	{r7}
 8000600:	b083      	sub	sp, #12
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	330c      	adds	r3, #12
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
}
 800060e:	4618      	mov	r0, r3
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr

0800061a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800061a:	b480      	push	{r7}
 800061c:	b085      	sub	sp, #20
 800061e:	af00      	add	r7, sp, #0
 8000620:	6078      	str	r0, [r7, #4]
 8000622:	460b      	mov	r3, r1
 8000624:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	330c      	adds	r3, #12
 800062a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	78fa      	ldrb	r2, [r7, #3]
 8000630:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000648:	4b08      	ldr	r3, [pc, #32]	; (800066c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800064a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800064c:	4907      	ldr	r1, [pc, #28]	; (800066c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4313      	orrs	r3, r2
 8000652:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4013      	ands	r3, r2
 800065c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800065e:	68fb      	ldr	r3, [r7, #12]
}
 8000660:	bf00      	nop
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	40023800 	.word	0x40023800

08000670 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <LL_APB1_GRP1_EnableClock+0x2c>)
 800067a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800067c:	4907      	ldr	r1, [pc, #28]	; (800069c <LL_APB1_GRP1_EnableClock+0x2c>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4313      	orrs	r3, r2
 8000682:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4013      	ands	r3, r2
 800068c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800068e:	68fb      	ldr	r3, [r7, #12]
}
 8000690:	bf00      	nop
 8000692:	3714      	adds	r7, #20
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	40023800 	.word	0x40023800

080006a0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	691a      	ldr	r2, [r3, #16]
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	4013      	ands	r3, r2
 80006b2:	683a      	ldr	r2, [r7, #0]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	bf0c      	ite	eq
 80006b8:	2301      	moveq	r3, #1
 80006ba:	2300      	movne	r3, #0
 80006bc:	b2db      	uxtb	r3, r3
}
 80006be:	4618      	mov	r0, r3
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr

080006ca <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006ca:	b480      	push	{r7}
 80006cc:	b083      	sub	sp, #12
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	6078      	str	r0, [r7, #4]
 80006d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	619a      	str	r2, [r3, #24]
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr

080006e6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006e6:	b480      	push	{r7}
 80006e8:	b083      	sub	sp, #12
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
 80006ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	041a      	lsls	r2, r3, #16
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	619a      	str	r2, [r3, #24]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b090      	sub	sp, #64	; 0x40
 8000708:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800070a:	f107 0318 	add.w	r3, r7, #24
 800070e:	2228      	movs	r2, #40	; 0x28
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f004 ff52 	bl	80055bc <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000718:	463b      	mov	r3, r7
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]
 8000726:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8000728:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800072c:	f7ff ffa0 	bl	8000670 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000730:	2002      	movs	r0, #2
 8000732:	f7ff ff85 	bl	8000640 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000736:	2004      	movs	r0, #4
 8000738:	f7ff ff82 	bl	8000640 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800073c:	2001      	movs	r0, #1
 800073e:	f7ff ff7f 	bl	8000640 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8000742:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000746:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000748:	2302      	movs	r3, #2
 800074a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800074c:	2303      	movs	r3, #3
 800074e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000758:	2305      	movs	r3, #5
 800075a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075c:	463b      	mov	r3, r7
 800075e:	4619      	mov	r1, r3
 8000760:	4841      	ldr	r0, [pc, #260]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 8000762:	f004 fc2c 	bl	8004fbe <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000766:	2300      	movs	r3, #0
 8000768:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800076a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800076e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000770:	2300      	movs	r3, #0
 8000772:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8000774:	2302      	movs	r3, #2
 8000776:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8000778:	2301      	movs	r3, #1
 800077a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800077c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000780:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8000782:	2318      	movs	r3, #24
 8000784:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000786:	2300      	movs	r3, #0
 8000788:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800078a:	2300      	movs	r3, #0
 800078c:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800078e:	230a      	movs	r3, #10
 8000790:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 8000792:	f107 0318 	add.w	r3, r7, #24
 8000796:	4619      	mov	r1, r3
 8000798:	4834      	ldr	r0, [pc, #208]	; (800086c <BNO080_GPIO_SPI_Initialization+0x168>)
 800079a:	f004 fcb4 	bl	8005106 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800079e:	2100      	movs	r1, #0
 80007a0:	4832      	ldr	r0, [pc, #200]	; (800086c <BNO080_GPIO_SPI_Initialization+0x168>)
 80007a2:	f7ff fef3 	bl	800058c <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80007a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007aa:	4831      	ldr	r0, [pc, #196]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80007ac:	f7ff ff9b 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80007b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b4:	482c      	ldr	r0, [pc, #176]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 80007b6:	f7ff ff96 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	482d      	ldr	r0, [pc, #180]	; (8000874 <BNO080_GPIO_SPI_Initialization+0x170>)
 80007c0:	f7ff ff91 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80007c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007ca:	2301      	movs	r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80007ce:	2303      	movs	r3, #3
 80007d0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007d6:	2300      	movs	r3, #0
 80007d8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 80007da:	463b      	mov	r3, r7
 80007dc:	4619      	mov	r1, r3
 80007de:	4822      	ldr	r0, [pc, #136]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 80007e0:	f004 fbed 	bl	8004fbe <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 80007e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007e8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007ea:	2301      	movs	r3, #1
 80007ec:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80007ee:	2303      	movs	r3, #3
 80007f0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 80007fa:	463b      	mov	r3, r7
 80007fc:	4619      	mov	r1, r3
 80007fe:	481c      	ldr	r0, [pc, #112]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8000800:	f004 fbdd 	bl	8004fbe <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8000804:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000808:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800080a:	2301      	movs	r3, #1
 800080c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800080e:	2303      	movs	r3, #3
 8000810:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 800081a:	463b      	mov	r3, r7
 800081c:	4619      	mov	r1, r3
 800081e:	4815      	ldr	r0, [pc, #84]	; (8000874 <BNO080_GPIO_SPI_Initialization+0x170>)
 8000820:	f004 fbcd 	bl	8004fbe <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8000824:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000828:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800082e:	2301      	movs	r3, #1
 8000830:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 8000832:	463b      	mov	r3, r7
 8000834:	4619      	mov	r1, r3
 8000836:	480e      	ldr	r0, [pc, #56]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8000838:	f004 fbc1 	bl	8004fbe <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 800083c:	480b      	ldr	r0, [pc, #44]	; (800086c <BNO080_GPIO_SPI_Initialization+0x168>)
 800083e:	f7ff fe95 	bl	800056c <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 8000842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000846:	4808      	ldr	r0, [pc, #32]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 8000848:	f7ff ff3f 	bl	80006ca <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 800084c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000850:	4808      	ldr	r0, [pc, #32]	; (8000874 <BNO080_GPIO_SPI_Initialization+0x170>)
 8000852:	f7ff ff3a 	bl	80006ca <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8000856:	f44f 7100 	mov.w	r1, #512	; 0x200
 800085a:	4805      	ldr	r0, [pc, #20]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 800085c:	f7ff ff35 	bl	80006ca <LL_GPIO_SetOutputPin>
}
 8000860:	bf00      	nop
 8000862:	3740      	adds	r7, #64	; 0x40
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40020400 	.word	0x40020400
 800086c:	40003800 	.word	0x40003800
 8000870:	40020800 	.word	0x40020800
 8000874:	40020000 	.word	0x40020000

08000878 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 800087e:	f7ff ff41 	bl	8000704 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 8000882:	482e      	ldr	r0, [pc, #184]	; (800093c <BNO080_Initialization+0xc4>)
 8000884:	f004 fd54 	bl	8005330 <iprintf>
	
	CHIP_DESELECT(BNO080);
 8000888:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800088c:	482c      	ldr	r0, [pc, #176]	; (8000940 <BNO080_Initialization+0xc8>)
 800088e:	f7ff ff1c 	bl	80006ca <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 8000892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000896:	482b      	ldr	r0, [pc, #172]	; (8000944 <BNO080_Initialization+0xcc>)
 8000898:	f7ff ff17 	bl	80006ca <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 800089c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a0:	4829      	ldr	r0, [pc, #164]	; (8000948 <BNO080_Initialization+0xd0>)
 80008a2:	f7ff ff20 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80008a6:	20c8      	movs	r0, #200	; 0xc8
 80008a8:	f001 fad0 	bl	8001e4c <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80008ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b0:	4825      	ldr	r0, [pc, #148]	; (8000948 <BNO080_Initialization+0xd0>)
 80008b2:	f7ff ff0a 	bl	80006ca <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80008b6:	f000 fb1b 	bl	8000ef0 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80008ba:	f000 fb19 	bl	8000ef0 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80008be:	f000 fb3b 	bl	8000f38 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80008c2:	f000 fb15 	bl	8000ef0 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80008c6:	f000 fb37 	bl	8000f38 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80008ca:	4b20      	ldr	r3, [pc, #128]	; (800094c <BNO080_Initialization+0xd4>)
 80008cc:	22f9      	movs	r2, #249	; 0xf9
 80008ce:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80008d0:	4b1e      	ldr	r3, [pc, #120]	; (800094c <BNO080_Initialization+0xd4>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 80008d6:	2102      	movs	r1, #2
 80008d8:	2002      	movs	r0, #2
 80008da:	f000 fb9d 	bl	8001018 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 80008de:	f000 fb07 	bl	8000ef0 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 80008e2:	f000 fb29 	bl	8000f38 <BNO080_receivePacket>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d11b      	bne.n	8000924 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 80008ec:	4b18      	ldr	r3, [pc, #96]	; (8000950 <BNO080_Initialization+0xd8>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	4619      	mov	r1, r3
 80008f2:	4b17      	ldr	r3, [pc, #92]	; (8000950 <BNO080_Initialization+0xd8>)
 80008f4:	785b      	ldrb	r3, [r3, #1]
 80008f6:	461a      	mov	r2, r3
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <BNO080_Initialization+0xd8>)
 80008fa:	789b      	ldrb	r3, [r3, #2]
 80008fc:	4618      	mov	r0, r3
 80008fe:	4b14      	ldr	r3, [pc, #80]	; (8000950 <BNO080_Initialization+0xd8>)
 8000900:	78db      	ldrb	r3, [r3, #3]
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	4603      	mov	r3, r0
 8000906:	4813      	ldr	r0, [pc, #76]	; (8000954 <BNO080_Initialization+0xdc>)
 8000908:	f004 fd12 	bl	8005330 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800090c:	4b0f      	ldr	r3, [pc, #60]	; (800094c <BNO080_Initialization+0xd4>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2bf8      	cmp	r3, #248	; 0xf8
 8000912:	d107      	bne.n	8000924 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8000914:	4b0d      	ldr	r3, [pc, #52]	; (800094c <BNO080_Initialization+0xd4>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	4619      	mov	r1, r3
 800091a:	480f      	ldr	r0, [pc, #60]	; (8000958 <BNO080_Initialization+0xe0>)
 800091c:	f004 fd08 	bl	8005330 <iprintf>
			return (0);
 8000920:	2300      	movs	r3, #0
 8000922:	e007      	b.n	8000934 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8000924:	4b09      	ldr	r3, [pc, #36]	; (800094c <BNO080_Initialization+0xd4>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	22f8      	movs	r2, #248	; 0xf8
 800092a:	4619      	mov	r1, r3
 800092c:	480b      	ldr	r0, [pc, #44]	; (800095c <BNO080_Initialization+0xe4>)
 800092e:	f004 fcff 	bl	8005330 <iprintf>
	return (1); //Something went wrong
 8000932:	2301      	movs	r3, #1
}
 8000934:	4618      	mov	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	08006d88 	.word	0x08006d88
 8000940:	40020400 	.word	0x40020400
 8000944:	40020000 	.word	0x40020000
 8000948:	40020800 	.word	0x40020800
 800094c:	2000008c 	.word	0x2000008c
 8000950:	20000088 	.word	0x20000088
 8000954:	08006d9c 	.word	0x08006d9c
 8000958:	08006db4 	.word	0x08006db4
 800095c:	08006dd4 	.word	0x08006dd4

08000960 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 800096a:	bf00      	nop
 800096c:	480c      	ldr	r0, [pc, #48]	; (80009a0 <SPI2_SendByte+0x40>)
 800096e:	f7ff fe33 	bl	80005d8 <LL_SPI_IsActiveFlag_TXE>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d0f9      	beq.n	800096c <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	4619      	mov	r1, r3
 800097c:	4808      	ldr	r0, [pc, #32]	; (80009a0 <SPI2_SendByte+0x40>)
 800097e:	f7ff fe4c 	bl	800061a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 8000982:	bf00      	nop
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <SPI2_SendByte+0x40>)
 8000986:	f7ff fe14 	bl	80005b2 <LL_SPI_IsActiveFlag_RXNE>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d0f9      	beq.n	8000984 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8000990:	4803      	ldr	r0, [pc, #12]	; (80009a0 <SPI2_SendByte+0x40>)
 8000992:	f7ff fe34 	bl	80005fe <LL_SPI_ReceiveData8>
 8000996:	4603      	mov	r3, r0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40003800 	.word	0x40003800

080009a4 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80009a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ac:	4811      	ldr	r0, [pc, #68]	; (80009f4 <BNO080_dataAvailable+0x50>)
 80009ae:	f7ff fe77 	bl	80006a0 <LL_GPIO_IsInputPinSet>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d101      	bne.n	80009bc <BNO080_dataAvailable+0x18>
		return (0);
 80009b8:	2300      	movs	r3, #0
 80009ba:	e019      	b.n	80009f0 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 80009bc:	f000 fabc 	bl	8000f38 <BNO080_receivePacket>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d113      	bne.n	80009ee <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 80009c6:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <BNO080_dataAvailable+0x54>)
 80009c8:	789b      	ldrb	r3, [r3, #2]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	d107      	bne.n	80009de <BNO080_dataAvailable+0x3a>
 80009ce:	4b0b      	ldr	r3, [pc, #44]	; (80009fc <BNO080_dataAvailable+0x58>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2bfb      	cmp	r3, #251	; 0xfb
 80009d4:	d103      	bne.n	80009de <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 80009d6:	f000 f82f 	bl	8000a38 <BNO080_parseInputReport>
			return (1);
 80009da:	2301      	movs	r3, #1
 80009dc:	e008      	b.n	80009f0 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 80009de:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <BNO080_dataAvailable+0x54>)
 80009e0:	789b      	ldrb	r3, [r3, #2]
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	d103      	bne.n	80009ee <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 80009e6:	f000 f80b 	bl	8000a00 <BNO080_parseCommandReport>
			return (1);
 80009ea:	2301      	movs	r3, #1
 80009ec:	e000      	b.n	80009f0 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 80009ee:	2300      	movs	r3, #0
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40020800 	.word	0x40020800
 80009f8:	20000088 	.word	0x20000088
 80009fc:	2000008c 	.word	0x2000008c

08000a00 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8000a06:	4b0a      	ldr	r3, [pc, #40]	; (8000a30 <BNO080_parseCommandReport+0x30>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2bf1      	cmp	r3, #241	; 0xf1
 8000a0c:	d109      	bne.n	8000a22 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8000a0e:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <BNO080_parseCommandReport+0x30>)
 8000a10:	789b      	ldrb	r3, [r3, #2]
 8000a12:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	2b07      	cmp	r3, #7
 8000a18:	d103      	bne.n	8000a22 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 8000a1a:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <BNO080_parseCommandReport+0x30>)
 8000a1c:	795a      	ldrb	r2, [r3, #5]
 8000a1e:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <BNO080_parseCommandReport+0x34>)
 8000a20:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	2000008c 	.word	0x2000008c
 8000a34:	2000014c 	.word	0x2000014c

08000a38 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b087      	sub	sp, #28
 8000a3c:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8000a3e:	4b98      	ldr	r3, [pc, #608]	; (8000ca0 <BNO080_parseInputReport+0x268>)
 8000a40:	785b      	ldrb	r3, [r3, #1]
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	b21a      	sxth	r2, r3
 8000a46:	4b96      	ldr	r3, [pc, #600]	; (8000ca0 <BNO080_parseInputReport+0x268>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8000a50:	8a3b      	ldrh	r3, [r7, #16]
 8000a52:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000a56:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8000a58:	8a3b      	ldrh	r3, [r7, #16]
 8000a5a:	3b04      	subs	r3, #4
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 8000a60:	4b90      	ldr	r3, [pc, #576]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a62:	791b      	ldrb	r3, [r3, #4]
 8000a64:	061b      	lsls	r3, r3, #24
 8000a66:	4a8f      	ldr	r2, [pc, #572]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a68:	78d2      	ldrb	r2, [r2, #3]
 8000a6a:	0412      	lsls	r2, r2, #16
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	4a8d      	ldr	r2, [pc, #564]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a70:	7892      	ldrb	r2, [r2, #2]
 8000a72:	0212      	lsls	r2, r2, #8
 8000a74:	4313      	orrs	r3, r2
 8000a76:	4a8b      	ldr	r2, [pc, #556]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a78:	7852      	ldrb	r2, [r2, #1]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	4a8a      	ldr	r2, [pc, #552]	; (8000ca8 <BNO080_parseInputReport+0x270>)
 8000a7e:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8000a80:	4b88      	ldr	r3, [pc, #544]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a82:	79db      	ldrb	r3, [r3, #7]
 8000a84:	f003 0303 	and.w	r3, r3, #3
 8000a88:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 8000a8a:	4b86      	ldr	r3, [pc, #536]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a8c:	7a9b      	ldrb	r3, [r3, #10]
 8000a8e:	021b      	lsls	r3, r3, #8
 8000a90:	b21a      	sxth	r2, r3
 8000a92:	4b84      	ldr	r3, [pc, #528]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000a94:	7a5b      	ldrb	r3, [r3, #9]
 8000a96:	b21b      	sxth	r3, r3
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	b21b      	sxth	r3, r3
 8000a9c:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8000a9e:	4b81      	ldr	r3, [pc, #516]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000aa0:	7b1b      	ldrb	r3, [r3, #12]
 8000aa2:	021b      	lsls	r3, r3, #8
 8000aa4:	b21a      	sxth	r2, r3
 8000aa6:	4b7f      	ldr	r3, [pc, #508]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000aa8:	7adb      	ldrb	r3, [r3, #11]
 8000aaa:	b21b      	sxth	r3, r3
 8000aac:	4313      	orrs	r3, r2
 8000aae:	b21b      	sxth	r3, r3
 8000ab0:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8000ab2:	4b7c      	ldr	r3, [pc, #496]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000ab4:	7b9b      	ldrb	r3, [r3, #14]
 8000ab6:	021b      	lsls	r3, r3, #8
 8000ab8:	b21a      	sxth	r2, r3
 8000aba:	4b7a      	ldr	r3, [pc, #488]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000abc:	7b5b      	ldrb	r3, [r3, #13]
 8000abe:	b21b      	sxth	r3, r3
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	b21b      	sxth	r3, r3
 8000ac4:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 8000ace:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ad2:	2b0e      	cmp	r3, #14
 8000ad4:	dd09      	ble.n	8000aea <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8000ad6:	4b73      	ldr	r3, [pc, #460]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000ad8:	7c1b      	ldrb	r3, [r3, #16]
 8000ada:	021b      	lsls	r3, r3, #8
 8000adc:	b21a      	sxth	r2, r3
 8000ade:	4b71      	ldr	r3, [pc, #452]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000ae0:	7bdb      	ldrb	r3, [r3, #15]
 8000ae2:	b21b      	sxth	r3, r3
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8000aea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000aee:	2b10      	cmp	r3, #16
 8000af0:	dd09      	ble.n	8000b06 <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8000af2:	4b6c      	ldr	r3, [pc, #432]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000af4:	7c9b      	ldrb	r3, [r3, #18]
 8000af6:	021b      	lsls	r3, r3, #8
 8000af8:	b21a      	sxth	r2, r3
 8000afa:	4b6a      	ldr	r3, [pc, #424]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000afc:	7c5b      	ldrb	r3, [r3, #17]
 8000afe:	b21b      	sxth	r3, r3
 8000b00:	4313      	orrs	r3, r2
 8000b02:	b21b      	sxth	r3, r3
 8000b04:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8000b06:	4b67      	ldr	r3, [pc, #412]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000b08:	795b      	ldrb	r3, [r3, #5]
 8000b0a:	2b1e      	cmp	r3, #30
 8000b0c:	dc46      	bgt.n	8000b9c <BNO080_parseInputReport+0x164>
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	f340 80bf 	ble.w	8000c92 <BNO080_parseInputReport+0x25a>
 8000b14:	3b01      	subs	r3, #1
 8000b16:	2b1d      	cmp	r3, #29
 8000b18:	f200 80bb 	bhi.w	8000c92 <BNO080_parseInputReport+0x25a>
 8000b1c:	a201      	add	r2, pc, #4	; (adr r2, 8000b24 <BNO080_parseInputReport+0xec>)
 8000b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b22:	bf00      	nop
 8000b24:	08000ba3 	.word	0x08000ba3
 8000b28:	08000bdb 	.word	0x08000bdb
 8000b2c:	08000bf7 	.word	0x08000bf7
 8000b30:	08000bbf 	.word	0x08000bbf
 8000b34:	08000c13 	.word	0x08000c13
 8000b38:	08000c93 	.word	0x08000c93
 8000b3c:	08000c93 	.word	0x08000c93
 8000b40:	08000c13 	.word	0x08000c13
 8000b44:	08000c93 	.word	0x08000c93
 8000b48:	08000c93 	.word	0x08000c93
 8000b4c:	08000c93 	.word	0x08000c93
 8000b50:	08000c93 	.word	0x08000c93
 8000b54:	08000c93 	.word	0x08000c93
 8000b58:	08000c93 	.word	0x08000c93
 8000b5c:	08000c93 	.word	0x08000c93
 8000b60:	08000c93 	.word	0x08000c93
 8000b64:	08000c3b 	.word	0x08000c3b
 8000b68:	08000c93 	.word	0x08000c93
 8000b6c:	08000c43 	.word	0x08000c43
 8000b70:	08000c93 	.word	0x08000c93
 8000b74:	08000c93 	.word	0x08000c93
 8000b78:	08000c93 	.word	0x08000c93
 8000b7c:	08000c93 	.word	0x08000c93
 8000b80:	08000c93 	.word	0x08000c93
 8000b84:	08000c93 	.word	0x08000c93
 8000b88:	08000c93 	.word	0x08000c93
 8000b8c:	08000c93 	.word	0x08000c93
 8000b90:	08000c93 	.word	0x08000c93
 8000b94:	08000c93 	.word	0x08000c93
 8000b98:	08000c4d 	.word	0x08000c4d
 8000b9c:	2bf1      	cmp	r3, #241	; 0xf1
 8000b9e:	d06d      	beq.n	8000c7c <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8000ba0:	e077      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
 8000ba4:	b29a      	uxth	r2, r3
 8000ba6:	4b41      	ldr	r3, [pc, #260]	; (8000cac <BNO080_parseInputReport+0x274>)
 8000ba8:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 8000baa:	4a41      	ldr	r2, [pc, #260]	; (8000cb0 <BNO080_parseInputReport+0x278>)
 8000bac:	89bb      	ldrh	r3, [r7, #12]
 8000bae:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8000bb0:	4a40      	ldr	r2, [pc, #256]	; (8000cb4 <BNO080_parseInputReport+0x27c>)
 8000bb2:	897b      	ldrh	r3, [r7, #10]
 8000bb4:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8000bb6:	4a40      	ldr	r2, [pc, #256]	; (8000cb8 <BNO080_parseInputReport+0x280>)
 8000bb8:	893b      	ldrh	r3, [r7, #8]
 8000bba:	8013      	strh	r3, [r2, #0]
			break;
 8000bbc:	e069      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
 8000bc0:	b29a      	uxth	r2, r3
 8000bc2:	4b3e      	ldr	r3, [pc, #248]	; (8000cbc <BNO080_parseInputReport+0x284>)
 8000bc4:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8000bc6:	4a3e      	ldr	r2, [pc, #248]	; (8000cc0 <BNO080_parseInputReport+0x288>)
 8000bc8:	89bb      	ldrh	r3, [r7, #12]
 8000bca:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8000bcc:	4a3d      	ldr	r2, [pc, #244]	; (8000cc4 <BNO080_parseInputReport+0x28c>)
 8000bce:	897b      	ldrh	r3, [r7, #10]
 8000bd0:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8000bd2:	4a3d      	ldr	r2, [pc, #244]	; (8000cc8 <BNO080_parseInputReport+0x290>)
 8000bd4:	893b      	ldrh	r3, [r7, #8]
 8000bd6:	8013      	strh	r3, [r2, #0]
			break;
 8000bd8:	e05b      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	4b3b      	ldr	r3, [pc, #236]	; (8000ccc <BNO080_parseInputReport+0x294>)
 8000be0:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8000be2:	4a3b      	ldr	r2, [pc, #236]	; (8000cd0 <BNO080_parseInputReport+0x298>)
 8000be4:	89bb      	ldrh	r3, [r7, #12]
 8000be6:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8000be8:	4a3a      	ldr	r2, [pc, #232]	; (8000cd4 <BNO080_parseInputReport+0x29c>)
 8000bea:	897b      	ldrh	r3, [r7, #10]
 8000bec:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 8000bee:	4a3a      	ldr	r2, [pc, #232]	; (8000cd8 <BNO080_parseInputReport+0x2a0>)
 8000bf0:	893b      	ldrh	r3, [r7, #8]
 8000bf2:	8013      	strh	r3, [r2, #0]
			break;
 8000bf4:	e04d      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	b29a      	uxth	r2, r3
 8000bfa:	4b38      	ldr	r3, [pc, #224]	; (8000cdc <BNO080_parseInputReport+0x2a4>)
 8000bfc:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 8000bfe:	4a38      	ldr	r2, [pc, #224]	; (8000ce0 <BNO080_parseInputReport+0x2a8>)
 8000c00:	89bb      	ldrh	r3, [r7, #12]
 8000c02:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8000c04:	4a37      	ldr	r2, [pc, #220]	; (8000ce4 <BNO080_parseInputReport+0x2ac>)
 8000c06:	897b      	ldrh	r3, [r7, #10]
 8000c08:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8000c0a:	4a37      	ldr	r2, [pc, #220]	; (8000ce8 <BNO080_parseInputReport+0x2b0>)
 8000c0c:	893b      	ldrh	r3, [r7, #8]
 8000c0e:	8013      	strh	r3, [r2, #0]
			break;
 8000c10:	e03f      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
 8000c14:	b29a      	uxth	r2, r3
 8000c16:	4b35      	ldr	r3, [pc, #212]	; (8000cec <BNO080_parseInputReport+0x2b4>)
 8000c18:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8000c1a:	4a35      	ldr	r2, [pc, #212]	; (8000cf0 <BNO080_parseInputReport+0x2b8>)
 8000c1c:	89bb      	ldrh	r3, [r7, #12]
 8000c1e:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8000c20:	4a34      	ldr	r2, [pc, #208]	; (8000cf4 <BNO080_parseInputReport+0x2bc>)
 8000c22:	897b      	ldrh	r3, [r7, #10]
 8000c24:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8000c26:	4a34      	ldr	r2, [pc, #208]	; (8000cf8 <BNO080_parseInputReport+0x2c0>)
 8000c28:	893b      	ldrh	r3, [r7, #8]
 8000c2a:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 8000c2c:	4a33      	ldr	r2, [pc, #204]	; (8000cfc <BNO080_parseInputReport+0x2c4>)
 8000c2e:	8afb      	ldrh	r3, [r7, #22]
 8000c30:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 8000c32:	4a33      	ldr	r2, [pc, #204]	; (8000d00 <BNO080_parseInputReport+0x2c8>)
 8000c34:	8abb      	ldrh	r3, [r7, #20]
 8000c36:	8013      	strh	r3, [r2, #0]
			break;
 8000c38:	e02b      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 8000c3a:	4a32      	ldr	r2, [pc, #200]	; (8000d04 <BNO080_parseInputReport+0x2cc>)
 8000c3c:	893b      	ldrh	r3, [r7, #8]
 8000c3e:	8013      	strh	r3, [r2, #0]
			break;
 8000c40:	e027      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000c44:	7a5a      	ldrb	r2, [r3, #9]
 8000c46:	4b30      	ldr	r3, [pc, #192]	; (8000d08 <BNO080_parseInputReport+0x2d0>)
 8000c48:	701a      	strb	r2, [r3, #0]
			break;
 8000c4a:	e022      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 8000c4c:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000c4e:	7a9a      	ldrb	r2, [r3, #10]
 8000c50:	4b2e      	ldr	r3, [pc, #184]	; (8000d0c <BNO080_parseInputReport+0x2d4>)
 8000c52:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8000c54:	2300      	movs	r3, #0
 8000c56:	74fb      	strb	r3, [r7, #19]
 8000c58:	e00c      	b.n	8000c74 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 8000c5a:	7cfb      	ldrb	r3, [r7, #19]
 8000c5c:	f103 020b 	add.w	r2, r3, #11
 8000c60:	4b2b      	ldr	r3, [pc, #172]	; (8000d10 <BNO080_parseInputReport+0x2d8>)
 8000c62:	6819      	ldr	r1, [r3, #0]
 8000c64:	7cfb      	ldrb	r3, [r7, #19]
 8000c66:	440b      	add	r3, r1
 8000c68:	490e      	ldr	r1, [pc, #56]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000c6a:	5c8a      	ldrb	r2, [r1, r2]
 8000c6c:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8000c6e:	7cfb      	ldrb	r3, [r7, #19]
 8000c70:	3301      	adds	r3, #1
 8000c72:	74fb      	strb	r3, [r7, #19]
 8000c74:	7cfb      	ldrb	r3, [r7, #19]
 8000c76:	2b08      	cmp	r3, #8
 8000c78:	d9ef      	bls.n	8000c5a <BNO080_parseInputReport+0x222>
			break;
 8000c7a:	e00a      	b.n	8000c92 <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000c7e:	79db      	ldrb	r3, [r3, #7]
 8000c80:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	2b07      	cmp	r3, #7
 8000c86:	d103      	bne.n	8000c90 <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <BNO080_parseInputReport+0x26c>)
 8000c8a:	7a9a      	ldrb	r2, [r3, #10]
 8000c8c:	4b21      	ldr	r3, [pc, #132]	; (8000d14 <BNO080_parseInputReport+0x2dc>)
 8000c8e:	701a      	strb	r2, [r3, #0]
			break;
 8000c90:	bf00      	nop
}
 8000c92:	bf00      	nop
 8000c94:	371c      	adds	r7, #28
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	20000088 	.word	0x20000088
 8000ca4:	2000008c 	.word	0x2000008c
 8000ca8:	20000140 	.word	0x20000140
 8000cac:	20000118 	.word	0x20000118
 8000cb0:	20000112 	.word	0x20000112
 8000cb4:	20000114 	.word	0x20000114
 8000cb8:	20000116 	.word	0x20000116
 8000cbc:	20000120 	.word	0x20000120
 8000cc0:	2000011a 	.word	0x2000011a
 8000cc4:	2000011c 	.word	0x2000011c
 8000cc8:	2000011e 	.word	0x2000011e
 8000ccc:	20000128 	.word	0x20000128
 8000cd0:	20000122 	.word	0x20000122
 8000cd4:	20000124 	.word	0x20000124
 8000cd8:	20000126 	.word	0x20000126
 8000cdc:	20000130 	.word	0x20000130
 8000ce0:	2000012a 	.word	0x2000012a
 8000ce4:	2000012c 	.word	0x2000012c
 8000ce8:	2000012e 	.word	0x2000012e
 8000cec:	2000013c 	.word	0x2000013c
 8000cf0:	20000132 	.word	0x20000132
 8000cf4:	20000134 	.word	0x20000134
 8000cf8:	20000136 	.word	0x20000136
 8000cfc:	20000138 	.word	0x20000138
 8000d00:	2000013a 	.word	0x2000013a
 8000d04:	2000013e 	.word	0x2000013e
 8000d08:	20000144 	.word	0x20000144
 8000d0c:	20000145 	.word	0x20000145
 8000d10:	20000148 	.word	0x20000148
 8000d14:	2000014c 	.word	0x2000014c

08000d18 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <BNO080_getQuatI+0x24>)
 8000d1e:	881b      	ldrh	r3, [r3, #0]
 8000d20:	b21b      	sxth	r3, r3
 8000d22:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <BNO080_getQuatI+0x28>)
 8000d24:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f000 f857 	bl	8000de0 <BNO080_qToFloat>
 8000d32:	eef0 7a40 	vmov.f32	s15, s0
}
 8000d36:	eeb0 0a67 	vmov.f32	s0, s15
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000132 	.word	0x20000132
 8000d40:	20000000 	.word	0x20000000

08000d44 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <BNO080_getQuatJ+0x24>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	b21b      	sxth	r3, r3
 8000d4e:	4a07      	ldr	r2, [pc, #28]	; (8000d6c <BNO080_getQuatJ+0x28>)
 8000d50:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d54:	b2d2      	uxtb	r2, r2
 8000d56:	4611      	mov	r1, r2
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 f841 	bl	8000de0 <BNO080_qToFloat>
 8000d5e:	eef0 7a40 	vmov.f32	s15, s0
}
 8000d62:	eeb0 0a67 	vmov.f32	s0, s15
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000134 	.word	0x20000134
 8000d6c:	20000000 	.word	0x20000000

08000d70 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 8000d74:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <BNO080_getQuatK+0x24>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	b21b      	sxth	r3, r3
 8000d7a:	4a07      	ldr	r2, [pc, #28]	; (8000d98 <BNO080_getQuatK+0x28>)
 8000d7c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	4611      	mov	r1, r2
 8000d84:	4618      	mov	r0, r3
 8000d86:	f000 f82b 	bl	8000de0 <BNO080_qToFloat>
 8000d8a:	eef0 7a40 	vmov.f32	s15, s0
}
 8000d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000136 	.word	0x20000136
 8000d98:	20000000 	.word	0x20000000

08000d9c <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <BNO080_getQuatReal+0x24>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	b21b      	sxth	r3, r3
 8000da6:	4a07      	ldr	r2, [pc, #28]	; (8000dc4 <BNO080_getQuatReal+0x28>)
 8000da8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	4611      	mov	r1, r2
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 f815 	bl	8000de0 <BNO080_qToFloat>
 8000db6:	eef0 7a40 	vmov.f32	s15, s0
}
 8000dba:	eeb0 0a67 	vmov.f32	s0, s15
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000138 	.word	0x20000138
 8000dc4:	20000000 	.word	0x20000000

08000dc8 <BNO080_getQuatAccuracy>:
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
}

//Return the acceleration component
uint8_t BNO080_getQuatAccuracy()
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
	return (quatAccuracy);
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <BNO080_getQuatAccuracy+0x14>)
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	b2db      	uxtb	r3, r3
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	2000013c 	.word	0x2000013c

08000de0 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	ed2d 8b02 	vpush	{d8}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	460a      	mov	r2, r1
 8000dee:	80fb      	strh	r3, [r7, #6]
 8000df0:	4613      	mov	r3, r2
 8000df2:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8000df4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000e00:	797b      	ldrb	r3, [r7, #5]
 8000e02:	425b      	negs	r3, r3
 8000e04:	ee07 3a90 	vmov	s15, r3
 8000e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e0c:	eef0 0a67 	vmov.f32	s1, s15
 8000e10:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8000e14:	f005 f98a 	bl	800612c <powf>
 8000e18:	eef0 7a40 	vmov.f32	s15, s0
 8000e1c:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8000e20:	eeb0 0a67 	vmov.f32	s0, s15
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	ecbd 8b02 	vpop	{d8}
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b082      	sub	sp, #8
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	4603      	mov	r3, r0
 8000e36:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	2005      	movs	r0, #5
 8000e40:	f000 f804 	bl	8000e4c <BNO080_setFeatureCommand>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
 8000e58:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8000e5a:	4b24      	ldr	r3, [pc, #144]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e5c:	22fd      	movs	r2, #253	; 0xfd
 8000e5e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8000e60:	4a22      	ldr	r2, [pc, #136]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
 8000e64:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8000e66:	4b21      	ldr	r3, [pc, #132]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8000e6c:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8000e72:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	b2da      	uxtb	r2, r3
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e7e:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	0a1b      	lsrs	r3, r3, #8
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4b19      	ldr	r3, [pc, #100]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e88:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	0c1b      	lsrs	r3, r3, #16
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	4b16      	ldr	r3, [pc, #88]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e92:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	0e1b      	lsrs	r3, r3, #24
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	4b14      	ldr	r3, [pc, #80]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000e9c:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8000ea4:	4b11      	ldr	r3, [pc, #68]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000ebc:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	4b09      	ldr	r3, [pc, #36]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000ec6:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	0c1b      	lsrs	r3, r3, #16
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	4b07      	ldr	r3, [pc, #28]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000ed0:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	0e1b      	lsrs	r3, r3, #24
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	4b04      	ldr	r3, [pc, #16]	; (8000eec <BNO080_setFeatureCommand+0xa0>)
 8000eda:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8000edc:	2111      	movs	r1, #17
 8000ede:	2002      	movs	r0, #2
 8000ee0:	f000 f89a 	bl	8001018 <BNO080_sendPacket>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	2000008c 	.word	0x2000008c

08000ef0 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	607b      	str	r3, [r7, #4]
 8000efa:	e00c      	b.n	8000f16 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8000efc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f00:	480b      	ldr	r0, [pc, #44]	; (8000f30 <BNO080_waitForSPI+0x40>)
 8000f02:	f7ff fbcd 	bl	80006a0 <LL_GPIO_IsInputPinSet>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d101      	bne.n	8000f10 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e00a      	b.n	8000f26 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3301      	adds	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f1c:	d1ee      	bne.n	8000efc <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8000f1e:	4805      	ldr	r0, [pc, #20]	; (8000f34 <BNO080_waitForSPI+0x44>)
 8000f20:	f004 fa6c 	bl	80053fc <puts>
	return (0);
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40020800 	.word	0x40020800
 8000f34:	08006e20 	.word	0x08006e20

08000f38 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8000f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f42:	4831      	ldr	r0, [pc, #196]	; (8001008 <BNO080_receivePacket+0xd0>)
 8000f44:	f7ff fbac 	bl	80006a0 <LL_GPIO_IsInputPinSet>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d101      	bne.n	8000f52 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8000f4e:	2300      	movs	r3, #0
 8000f50:	e056      	b.n	8001000 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8000f52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f56:	482d      	ldr	r0, [pc, #180]	; (800100c <BNO080_receivePacket+0xd4>)
 8000f58:	f7ff fbc5 	bl	80006e6 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f7ff fcff 	bl	8000960 <SPI2_SendByte>
 8000f62:	4603      	mov	r3, r0
 8000f64:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8000f66:	2000      	movs	r0, #0
 8000f68:	f7ff fcfa 	bl	8000960 <SPI2_SendByte>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8000f70:	2000      	movs	r0, #0
 8000f72:	f7ff fcf5 	bl	8000960 <SPI2_SendByte>
 8000f76:	4603      	mov	r3, r0
 8000f78:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f7ff fcf0 	bl	8000960 <SPI2_SendByte>
 8000f80:	4603      	mov	r3, r0
 8000f82:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8000f84:	4a22      	ldr	r2, [pc, #136]	; (8001010 <BNO080_receivePacket+0xd8>)
 8000f86:	7b7b      	ldrb	r3, [r7, #13]
 8000f88:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8000f8a:	4a21      	ldr	r2, [pc, #132]	; (8001010 <BNO080_receivePacket+0xd8>)
 8000f8c:	7b3b      	ldrb	r3, [r7, #12]
 8000f8e:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8000f90:	4a1f      	ldr	r2, [pc, #124]	; (8001010 <BNO080_receivePacket+0xd8>)
 8000f92:	7afb      	ldrb	r3, [r7, #11]
 8000f94:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8000f96:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <BNO080_receivePacket+0xd8>)
 8000f98:	7abb      	ldrb	r3, [r7, #10]
 8000f9a:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8000f9c:	7b3b      	ldrb	r3, [r7, #12]
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	b21a      	sxth	r2, r3
 8000fa2:	7b7b      	ldrb	r3, [r7, #13]
 8000fa4:	b21b      	sxth	r3, r3
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8000faa:	893b      	ldrh	r3, [r7, #8]
 8000fac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000fb0:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8000fb2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e020      	b.n	8001000 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8000fbe:	893b      	ldrh	r3, [r7, #8]
 8000fc0:	3b04      	subs	r3, #4
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	81fb      	strh	r3, [r7, #14]
 8000fca:	e00e      	b.n	8000fea <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8000fcc:	20ff      	movs	r0, #255	; 0xff
 8000fce:	f7ff fcc7 	bl	8000960 <SPI2_SendByte>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8000fd6:	89fb      	ldrh	r3, [r7, #14]
 8000fd8:	2b7f      	cmp	r3, #127	; 0x7f
 8000fda:	d803      	bhi.n	8000fe4 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8000fdc:	89fb      	ldrh	r3, [r7, #14]
 8000fde:	490d      	ldr	r1, [pc, #52]	; (8001014 <BNO080_receivePacket+0xdc>)
 8000fe0:	79fa      	ldrb	r2, [r7, #7]
 8000fe2:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	81fb      	strh	r3, [r7, #14]
 8000fea:	89fa      	ldrh	r2, [r7, #14]
 8000fec:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	dbeb      	blt.n	8000fcc <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8000ff4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ff8:	4804      	ldr	r0, [pc, #16]	; (800100c <BNO080_receivePacket+0xd4>)
 8000ffa:	f7ff fb66 	bl	80006ca <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8000ffe:	2301      	movs	r3, #1
}
 8001000:	4618      	mov	r0, r3
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40020800 	.word	0x40020800
 800100c:	40020400 	.word	0x40020400
 8001010:	20000088 	.word	0x20000088
 8001014:	2000008c 	.word	0x2000008c

08001018 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	460a      	mov	r2, r1
 8001022:	71fb      	strb	r3, [r7, #7]
 8001024:	4613      	mov	r3, r2
 8001026:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001028:	79bb      	ldrb	r3, [r7, #6]
 800102a:	3304      	adds	r3, #4
 800102c:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 800102e:	f7ff ff5f 	bl	8000ef0 <BNO080_waitForSPI>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001038:	2300      	movs	r3, #0
 800103a:	e032      	b.n	80010a2 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 800103c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001040:	481a      	ldr	r0, [pc, #104]	; (80010ac <BNO080_sendPacket+0x94>)
 8001042:	f7ff fb50 	bl	80006e6 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001046:	7bbb      	ldrb	r3, [r7, #14]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fc89 	bl	8000960 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	121b      	asrs	r3, r3, #8
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fc83 	bl	8000960 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fc7f 	bl	8000960 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	4a12      	ldr	r2, [pc, #72]	; (80010b0 <BNO080_sendPacket+0x98>)
 8001066:	5cd2      	ldrb	r2, [r2, r3]
 8001068:	1c51      	adds	r1, r2, #1
 800106a:	b2c8      	uxtb	r0, r1
 800106c:	4910      	ldr	r1, [pc, #64]	; (80010b0 <BNO080_sendPacket+0x98>)
 800106e:	54c8      	strb	r0, [r1, r3]
 8001070:	4610      	mov	r0, r2
 8001072:	f7ff fc75 	bl	8000960 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001076:	2300      	movs	r3, #0
 8001078:	73fb      	strb	r3, [r7, #15]
 800107a:	e008      	b.n	800108e <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	4a0d      	ldr	r2, [pc, #52]	; (80010b4 <BNO080_sendPacket+0x9c>)
 8001080:	5cd3      	ldrb	r3, [r2, r3]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fc6c 	bl	8000960 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	3301      	adds	r3, #1
 800108c:	73fb      	strb	r3, [r7, #15]
 800108e:	7bfa      	ldrb	r2, [r7, #15]
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	429a      	cmp	r2, r3
 8001094:	d3f2      	bcc.n	800107c <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001096:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <BNO080_sendPacket+0x94>)
 800109c:	f7ff fb15 	bl	80006ca <LL_GPIO_SetOutputPin>

	return (1);
 80010a0:	2301      	movs	r3, #1
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40020400 	.word	0x40020400
 80010b0:	2000010c 	.word	0x2000010c
 80010b4:	2000008c 	.word	0x2000008c

080010b8 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b088      	sub	sp, #32
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	ed93 7a00 	vldr	s14, [r3]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	edd3 7a00 	vldr	s15, [r3]
 80010cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3304      	adds	r3, #4
 80010d4:	edd3 6a00 	vldr	s13, [r3]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3304      	adds	r3, #4
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3308      	adds	r3, #8
 80010ec:	edd3 6a00 	vldr	s13, [r3]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3308      	adds	r3, #8
 80010f4:	edd3 7a00 	vldr	s15, [r3]
 80010f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	330c      	adds	r3, #12
 8001104:	edd3 6a00 	vldr	s13, [r3]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	330c      	adds	r3, #12
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001118:	eeb0 0a67 	vmov.f32	s0, s15
 800111c:	f000 f90e 	bl	800133c <invSqrt>
 8001120:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	edd3 7a00 	vldr	s15, [r3]
 800112a:	ed97 7a07 	vldr	s14, [r7, #28]
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3304      	adds	r3, #4
 800113a:	edd3 7a00 	vldr	s15, [r3]
 800113e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001146:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3308      	adds	r3, #8
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	ed97 7a07 	vldr	s14, [r7, #28]
 8001156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800115a:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	330c      	adds	r3, #12
 8001162:	edd3 7a00 	vldr	s15, [r3]
 8001166:	ed97 7a07 	vldr	s14, [r7, #28]
 800116a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800116e:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8001172:	ed97 7a05 	vldr	s14, [r7, #20]
 8001176:	edd7 7a04 	vldr	s15, [r7, #16]
 800117a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800117e:	edd7 6a06 	vldr	s13, [r7, #24]
 8001182:	edd7 7a03 	vldr	s15, [r7, #12]
 8001186:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800118a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800118e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001192:	edd7 7a06 	vldr	s15, [r7, #24]
 8001196:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800119a:	edd7 7a05 	vldr	s15, [r7, #20]
 800119e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80011aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80011b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011be:	eef0 0a67 	vmov.f32	s1, s15
 80011c2:	eeb0 0a66 	vmov.f32	s0, s13
 80011c6:	f004 ffaf 	bl	8006128 <atan2f>
 80011ca:	eef0 7a40 	vmov.f32	s15, s0
 80011ce:	4b55      	ldr	r3, [pc, #340]	; (8001324 <Quaternion_Update+0x26c>)
 80011d0:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 80011d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80011d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80011dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011e0:	edd7 6a06 	vldr	s13, [r7, #24]
 80011e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80011e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011f4:	eeb0 0a67 	vmov.f32	s0, s15
 80011f8:	f004 ff6a 	bl	80060d0 <asinf>
 80011fc:	eef0 7a40 	vmov.f32	s15, s0
 8001200:	eef1 7a67 	vneg.f32	s15, s15
 8001204:	4b48      	ldr	r3, [pc, #288]	; (8001328 <Quaternion_Update+0x270>)
 8001206:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 800120a:	ed97 7a06 	vldr	s14, [r7, #24]
 800120e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001212:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001216:	edd7 6a04 	vldr	s13, [r7, #16]
 800121a:	edd7 7a03 	vldr	s15, [r7, #12]
 800121e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001226:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800122a:	edd7 7a06 	vldr	s15, [r7, #24]
 800122e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001232:	edd7 7a05 	vldr	s15, [r7, #20]
 8001236:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800123a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800123e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001242:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001246:	ee37 7a67 	vsub.f32	s14, s14, s15
 800124a:	edd7 7a03 	vldr	s15, [r7, #12]
 800124e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001256:	eef0 0a67 	vmov.f32	s1, s15
 800125a:	eeb0 0a66 	vmov.f32	s0, s13
 800125e:	f004 ff63 	bl	8006128 <atan2f>
 8001262:	eef0 7a40 	vmov.f32	s15, s0
 8001266:	4b31      	ldr	r3, [pc, #196]	; (800132c <Quaternion_Update+0x274>)
 8001268:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 800126c:	4b2d      	ldr	r3, [pc, #180]	; (8001324 <Quaternion_Update+0x26c>)
 800126e:	edd3 7a00 	vldr	s15, [r3]
 8001272:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001330 <Quaternion_Update+0x278>
 8001276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800127a:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <Quaternion_Update+0x26c>)
 800127c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8001280:	4b29      	ldr	r3, [pc, #164]	; (8001328 <Quaternion_Update+0x270>)
 8001282:	edd3 7a00 	vldr	s15, [r3]
 8001286:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001330 <Quaternion_Update+0x278>
 800128a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800128e:	4b26      	ldr	r3, [pc, #152]	; (8001328 <Quaternion_Update+0x270>)
 8001290:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8001294:	4b25      	ldr	r3, [pc, #148]	; (800132c <Quaternion_Update+0x274>)
 8001296:	edd3 7a00 	vldr	s15, [r3]
 800129a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001330 <Quaternion_Update+0x278>
 800129e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a2:	4b22      	ldr	r3, [pc, #136]	; (800132c <Quaternion_Update+0x274>)
 80012a4:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 80012a8:	4b20      	ldr	r3, [pc, #128]	; (800132c <Quaternion_Update+0x274>)
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b6:	db0a      	blt.n	80012ce <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 80012b8:	4b1c      	ldr	r3, [pc, #112]	; (800132c <Quaternion_Update+0x274>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001334 <Quaternion_Update+0x27c>
 80012c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c6:	4b19      	ldr	r3, [pc, #100]	; (800132c <Quaternion_Update+0x274>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]
 80012cc:	e007      	b.n	80012de <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 80012ce:	4b17      	ldr	r3, [pc, #92]	; (800132c <Quaternion_Update+0x274>)
 80012d0:	edd3 7a00 	vldr	s15, [r3]
 80012d4:	eef1 7a67 	vneg.f32	s15, s15
 80012d8:	4b14      	ldr	r3, [pc, #80]	; (800132c <Quaternion_Update+0x274>)
 80012da:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <Quaternion_Update+0x26c>)
 80012e0:	edd3 7a00 	vldr	s15, [r3]
 80012e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ec:	db0a      	blt.n	8001304 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 80012ee:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <Quaternion_Update+0x26c>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001338 <Quaternion_Update+0x280>
 80012f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <Quaternion_Update+0x26c>)
 80012fe:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8001302:	e00b      	b.n	800131c <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8001304:	4b07      	ldr	r3, [pc, #28]	; (8001324 <Quaternion_Update+0x26c>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001338 <Quaternion_Update+0x280>
 800130e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001312:	eef1 7a67 	vneg.f32	s15, s15
 8001316:	4b03      	ldr	r3, [pc, #12]	; (8001324 <Quaternion_Update+0x26c>)
 8001318:	edc3 7a00 	vstr	s15, [r3]
}
 800131c:	bf00      	nop
 800131e:	3720      	adds	r7, #32
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000154 	.word	0x20000154
 8001328:	20000150 	.word	0x20000150
 800132c:	20000158 	.word	0x20000158
 8001330:	42652ee1 	.word	0x42652ee1
 8001334:	43b40000 	.word	0x43b40000
 8001338:	43340000 	.word	0x43340000

0800133c <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 800133c:	b480      	push	{r7}
 800133e:	b087      	sub	sp, #28
 8001340:	af00      	add	r7, sp, #0
 8001342:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001346:	edd7 7a01 	vldr	s15, [r7, #4]
 800134a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800134e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001352:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800135a:	f107 0310 	add.w	r3, r7, #16
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	105a      	asrs	r2, r3, #1
 8001366:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <invSqrt+0x74>)
 8001368:	1a9b      	subs	r3, r3, r2
 800136a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001374:	ed97 7a04 	vldr	s14, [r7, #16]
 8001378:	edd7 7a05 	vldr	s15, [r7, #20]
 800137c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001380:	edd7 7a04 	vldr	s15, [r7, #16]
 8001384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001388:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800138c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001390:	edd7 7a04 	vldr	s15, [r7, #16]
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	ee07 3a90 	vmov	s15, r3
}
 80013a2:	eeb0 0a67 	vmov.f32	s0, s15
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	5f3759df 	.word	0x5f3759df

080013b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	; 0x28
 80013b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	4b43      	ldr	r3, [pc, #268]	; (80014dc <MX_GPIO_Init+0x128>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a42      	ldr	r2, [pc, #264]	; (80014dc <MX_GPIO_Init+0x128>)
 80013d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b40      	ldr	r3, [pc, #256]	; (80014dc <MX_GPIO_Init+0x128>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b3c      	ldr	r3, [pc, #240]	; (80014dc <MX_GPIO_Init+0x128>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a3b      	ldr	r2, [pc, #236]	; (80014dc <MX_GPIO_Init+0x128>)
 80013f0:	f043 0304 	orr.w	r3, r3, #4
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b39      	ldr	r3, [pc, #228]	; (80014dc <MX_GPIO_Init+0x128>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	4b35      	ldr	r3, [pc, #212]	; (80014dc <MX_GPIO_Init+0x128>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a34      	ldr	r2, [pc, #208]	; (80014dc <MX_GPIO_Init+0x128>)
 800140c:	f043 0302 	orr.w	r3, r3, #2
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b32      	ldr	r3, [pc, #200]	; (80014dc <MX_GPIO_Init+0x128>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	4b2e      	ldr	r3, [pc, #184]	; (80014dc <MX_GPIO_Init+0x128>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a2d      	ldr	r2, [pc, #180]	; (80014dc <MX_GPIO_Init+0x128>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <MX_GPIO_Init+0x128>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	f240 2107 	movw	r1, #519	; 0x207
 8001440:	4827      	ldr	r0, [pc, #156]	; (80014e0 <MX_GPIO_Init+0x12c>)
 8001442:	f001 f867 	bl	8002514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001446:	2200      	movs	r2, #0
 8001448:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144c:	4825      	ldr	r0, [pc, #148]	; (80014e4 <MX_GPIO_Init+0x130>)
 800144e:	f001 f861 	bl	8002514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001458:	4823      	ldr	r0, [pc, #140]	; (80014e8 <MX_GPIO_Init+0x134>)
 800145a:	f001 f85b 	bl	8002514 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PC9 */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_9;
 800145e:	f240 2307 	movw	r3, #519	; 0x207
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001464:	2301      	movs	r3, #1
 8001466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	4619      	mov	r1, r3
 8001476:	481a      	ldr	r0, [pc, #104]	; (80014e0 <MX_GPIO_Init+0x12c>)
 8001478:	f000 feb0 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800147c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	2301      	movs	r3, #1
 8001484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	4619      	mov	r1, r3
 8001494:	4813      	ldr	r0, [pc, #76]	; (80014e4 <MX_GPIO_Init+0x130>)
 8001496:	f000 fea1 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800149a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800149e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	480c      	ldr	r0, [pc, #48]	; (80014e0 <MX_GPIO_Init+0x12c>)
 80014b0:	f000 fe94 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ba:	2301      	movs	r3, #1
 80014bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	4806      	ldr	r0, [pc, #24]	; (80014e8 <MX_GPIO_Init+0x134>)
 80014ce:	f000 fe85 	bl	80021dc <HAL_GPIO_Init>

}
 80014d2:	bf00      	nop
 80014d4:	3728      	adds	r7, #40	; 0x28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020800 	.word	0x40020800
 80014e4:	40020400 	.word	0x40020400
 80014e8:	40020000 	.word	0x40020000

080014ec <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int file, char *p, int len) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart6, p, len, 1);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	2301      	movs	r3, #1
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	4803      	ldr	r0, [pc, #12]	; (8001510 <_write+0x24>)
 8001502:	f002 fc0b 	bl	8003d1c <HAL_UART_Transmit>
	return len;
 8001506:	687b      	ldr	r3, [r7, #4]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200001ac 	.word	0x200001ac

08001514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800151a:	f000 fc25 	bl	8001d68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800151e:	f000 f893 	bl	8001648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001522:	f7ff ff47 	bl	80013b4 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001526:	f000 faa9 	bl	8001a7c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800152a:	f000 fb79 	bl	8001c20 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 800152e:	f000 f95b 	bl	80017e8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001532:	210c      	movs	r1, #12
 8001534:	483c      	ldr	r0, [pc, #240]	; (8001628 <main+0x114>)
 8001536:	f001 fd47 	bl	8002fc8 <HAL_TIM_PWM_Start>

  htim3.Instance->PSC=2000;
 800153a:	4b3b      	ldr	r3, [pc, #236]	; (8001628 <main+0x114>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001542:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001544:	2064      	movs	r0, #100	; 0x64
 8001546:	f000 fc81 	bl	8001e4c <HAL_Delay>
  htim3.Instance->PSC=1500;
 800154a:	4b37      	ldr	r3, [pc, #220]	; (8001628 <main+0x114>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001554:	2064      	movs	r0, #100	; 0x64
 8001556:	f000 fc79 	bl	8001e4c <HAL_Delay>
  htim3.Instance->PSC=1000;
 800155a:	4b33      	ldr	r3, [pc, #204]	; (8001628 <main+0x114>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001562:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001564:	2064      	movs	r0, #100	; 0x64
 8001566:	f000 fc71 	bl	8001e4c <HAL_Delay>

  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 800156a:	210c      	movs	r1, #12
 800156c:	482e      	ldr	r0, [pc, #184]	; (8001628 <main+0x114>)
 800156e:	f001 fdf3 	bl	8003158 <HAL_TIM_PWM_Stop>

  HAL_UART_Receive_IT(&huart6, &rxBuffer, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	492d      	ldr	r1, [pc, #180]	; (800162c <main+0x118>)
 8001576:	482e      	ldr	r0, [pc, #184]	; (8001630 <main+0x11c>)
 8001578:	f002 fc5b 	bl	8003e32 <HAL_UART_Receive_IT>

  BNO080_Initialization();
 800157c:	f7ff f97c 	bl	8000878 <BNO080_Initialization>
  BNO080_enableRotationVector(2500);
 8001580:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001584:	f7ff fc53 	bl	8000e2e <BNO080_enableRotationVector>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(BNO080_dataAvailable()==1)
 8001588:	f7ff fa0c 	bl	80009a4 <BNO080_dataAvailable>
 800158c:	4603      	mov	r3, r0
 800158e:	2b01      	cmp	r3, #1
 8001590:	d1fa      	bne.n	8001588 <main+0x74>
	  {
		   q[0] = BNO080_getQuatI();
 8001592:	f7ff fbc1 	bl	8000d18 <BNO080_getQuatI>
 8001596:	eef0 7a40 	vmov.f32	s15, s0
 800159a:	edc7 7a01 	vstr	s15, [r7, #4]
		   q[1] = BNO080_getQuatJ();
 800159e:	f7ff fbd1 	bl	8000d44 <BNO080_getQuatJ>
 80015a2:	eef0 7a40 	vmov.f32	s15, s0
 80015a6:	edc7 7a02 	vstr	s15, [r7, #8]
		   q[2] = BNO080_getQuatK();
 80015aa:	f7ff fbe1 	bl	8000d70 <BNO080_getQuatK>
 80015ae:	eef0 7a40 	vmov.f32	s15, s0
 80015b2:	edc7 7a03 	vstr	s15, [r7, #12]
		   q[3] = BNO080_getQuatReal();
 80015b6:	f7ff fbf1 	bl	8000d9c <BNO080_getQuatReal>
 80015ba:	eef0 7a40 	vmov.f32	s15, s0
 80015be:	edc7 7a04 	vstr	s15, [r7, #16]
		   quatRadianAccuracy = BNO080_getQuatAccuracy();
 80015c2:	f7ff fc01 	bl	8000dc8 <BNO080_getQuatAccuracy>
 80015c6:	4603      	mov	r3, r0
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d0:	edc7 7a05 	vstr	s15, [r7, #20]

		   Quaternion_Update(&q[0]);
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fd6e 	bl	80010b8 <Quaternion_Update>

		   printf("%d,%d,%d\n", (int)(BNO080_Roll*100),(int)(BNO080_Pitch*100), (int)(BNO080_Yaw*100));
 80015dc:	4b15      	ldr	r3, [pc, #84]	; (8001634 <main+0x120>)
 80015de:	edd3 7a00 	vldr	s15, [r3]
 80015e2:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001638 <main+0x124>
 80015e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ea:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80015ee:	4b13      	ldr	r3, [pc, #76]	; (800163c <main+0x128>)
 80015f0:	edd3 7a00 	vldr	s15, [r3]
 80015f4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001638 <main+0x124>
 80015f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015fc:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 8001600:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <main+0x12c>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001638 <main+0x124>
 800160a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800160e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001612:	ee17 3a90 	vmov	r3, s15
 8001616:	ee16 2a10 	vmov	r2, s12
 800161a:	ee16 1a90 	vmov	r1, s13
 800161e:	4809      	ldr	r0, [pc, #36]	; (8001644 <main+0x130>)
 8001620:	f003 fe86 	bl	8005330 <iprintf>
	  if(BNO080_dataAvailable()==1)
 8001624:	e7b0      	b.n	8001588 <main+0x74>
 8001626:	bf00      	nop
 8001628:	20000164 	.word	0x20000164
 800162c:	2000015c 	.word	0x2000015c
 8001630:	200001ac 	.word	0x200001ac
 8001634:	20000150 	.word	0x20000150
 8001638:	42c80000 	.word	0x42c80000
 800163c:	20000154 	.word	0x20000154
 8001640:	20000158 	.word	0x20000158
 8001644:	08006e34 	.word	0x08006e34

08001648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b094      	sub	sp, #80	; 0x50
 800164c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800164e:	f107 0320 	add.w	r3, r7, #32
 8001652:	2230      	movs	r2, #48	; 0x30
 8001654:	2100      	movs	r1, #0
 8001656:	4618      	mov	r0, r3
 8001658:	f003 ffb0 	bl	80055bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	4b28      	ldr	r3, [pc, #160]	; (8001714 <SystemClock_Config+0xcc>)
 8001672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001674:	4a27      	ldr	r2, [pc, #156]	; (8001714 <SystemClock_Config+0xcc>)
 8001676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800167a:	6413      	str	r3, [r2, #64]	; 0x40
 800167c:	4b25      	ldr	r3, [pc, #148]	; (8001714 <SystemClock_Config+0xcc>)
 800167e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001688:	2300      	movs	r3, #0
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	4b22      	ldr	r3, [pc, #136]	; (8001718 <SystemClock_Config+0xd0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a21      	ldr	r2, [pc, #132]	; (8001718 <SystemClock_Config+0xd0>)
 8001692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <SystemClock_Config+0xd0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016a4:	2301      	movs	r3, #1
 80016a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ae:	2302      	movs	r3, #2
 80016b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016b8:	2304      	movs	r3, #4
 80016ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016bc:	23a8      	movs	r3, #168	; 0xa8
 80016be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016c0:	2302      	movs	r3, #2
 80016c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016c4:	2304      	movs	r3, #4
 80016c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c8:	f107 0320 	add.w	r3, r7, #32
 80016cc:	4618      	mov	r0, r3
 80016ce:	f000 ff3b 	bl	8002548 <HAL_RCC_OscConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016d8:	f000 f83e 	bl	8001758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016dc:	230f      	movs	r3, #15
 80016de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e0:	2302      	movs	r3, #2
 80016e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	2105      	movs	r1, #5
 80016fa:	4618      	mov	r0, r3
 80016fc:	f001 f99c 	bl	8002a38 <HAL_RCC_ClockConfig>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001706:	f000 f827 	bl	8001758 <Error_Handler>
  }
}
 800170a:	bf00      	nop
 800170c:	3750      	adds	r7, #80	; 0x50
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	40007000 	.word	0x40007000

0800171c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6){
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a08      	ldr	r2, [pc, #32]	; (800174c <HAL_UART_RxCpltCallback+0x30>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d10a      	bne.n	8001744 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Receive_IT(&huart6, &rxBuffer, 1);
 800172e:	2201      	movs	r2, #1
 8001730:	4907      	ldr	r1, [pc, #28]	; (8001750 <HAL_UART_RxCpltCallback+0x34>)
 8001732:	4808      	ldr	r0, [pc, #32]	; (8001754 <HAL_UART_RxCpltCallback+0x38>)
 8001734:	f002 fb7d 	bl	8003e32 <HAL_UART_Receive_IT>
	  	HAL_UART_Transmit(&huart6, &rxBuffer, 1, 0);
 8001738:	2300      	movs	r3, #0
 800173a:	2201      	movs	r2, #1
 800173c:	4904      	ldr	r1, [pc, #16]	; (8001750 <HAL_UART_RxCpltCallback+0x34>)
 800173e:	4805      	ldr	r0, [pc, #20]	; (8001754 <HAL_UART_RxCpltCallback+0x38>)
 8001740:	f002 faec 	bl	8003d1c <HAL_UART_Transmit>
	}
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40011400 	.word	0x40011400
 8001750:	2000015c 	.word	0x2000015c
 8001754:	200001ac 	.word	0x200001ac

08001758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800175c:	b672      	cpsid	i
}
 800175e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001760:	e7fe      	b.n	8001760 <Error_Handler+0x8>

08001762 <LL_SPI_SetStandard>:
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f023 0210 	bic.w	r2, r3, #16
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	605a      	str	r2, [r3, #4]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <LL_AHB1_GRP1_EnableClock>:
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001790:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001794:	4907      	ldr	r1, [pc, #28]	; (80017b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4313      	orrs	r3, r2
 800179a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800179e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4013      	ands	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017a6:	68fb      	ldr	r3, [r7, #12]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	40023800 	.word	0x40023800

080017b8 <LL_APB1_GRP1_EnableClock>:
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017c4:	4907      	ldr	r1, [pc, #28]	; (80017e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4013      	ands	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	bf00      	nop
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	40023800 	.word	0x40023800

080017e8 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b090      	sub	sp, #64	; 0x40
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80017ee:	f107 0318 	add.w	r3, r7, #24
 80017f2:	2228      	movs	r2, #40	; 0x28
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fee0 	bl	80055bc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fc:	463b      	mov	r3, r7
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]
 800180a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 800180c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001810:	f7ff ffd2 	bl	80017b8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001814:	2002      	movs	r0, #2
 8001816:	f7ff ffb7 	bl	8001788 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800181a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800181e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001820:	2302      	movs	r3, #2
 8001822:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001824:	2303      	movs	r3, #3
 8001826:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001830:	2305      	movs	r3, #5
 8001832:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001834:	463b      	mov	r3, r7
 8001836:	4619      	mov	r1, r3
 8001838:	4813      	ldr	r0, [pc, #76]	; (8001888 <MX_SPI2_Init+0xa0>)
 800183a:	f003 fbc0 	bl	8004fbe <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001842:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001846:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001848:	2300      	movs	r3, #0
 800184a:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800184c:	2302      	movs	r3, #2
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001850:	2301      	movs	r3, #1
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001854:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001858:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800185a:	2318      	movs	r3, #24
 800185c:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800185e:	2300      	movs	r3, #0
 8001860:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001866:	230a      	movs	r3, #10
 8001868:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 800186a:	f107 0318 	add.w	r3, r7, #24
 800186e:	4619      	mov	r1, r3
 8001870:	4806      	ldr	r0, [pc, #24]	; (800188c <MX_SPI2_Init+0xa4>)
 8001872:	f003 fc48 	bl	8005106 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001876:	2100      	movs	r1, #0
 8001878:	4804      	ldr	r0, [pc, #16]	; (800188c <MX_SPI2_Init+0xa4>)
 800187a:	f7ff ff72 	bl	8001762 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	3740      	adds	r7, #64	; 0x40
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40020400 	.word	0x40020400
 800188c:	40003800 	.word	0x40003800

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	4a0f      	ldr	r2, [pc, #60]	; (80018dc <HAL_MspInit+0x4c>)
 80018a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a4:	6453      	str	r3, [r2, #68]	; 0x44
 80018a6:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <HAL_MspInit+0x4c>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_MspInit+0x4c>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_MspInit+0x4c>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_MspInit+0x4c>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800

080018e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e4:	e7fe      	b.n	80018e4 <NMI_Handler+0x4>

080018e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ea:	e7fe      	b.n	80018ea <HardFault_Handler+0x4>

080018ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <MemManage_Handler+0x4>

080018f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <BusFault_Handler+0x4>

080018f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <UsageFault_Handler+0x4>

080018fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800192c:	f000 fa6e 	bl	8001e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}

08001934 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001938:	4802      	ldr	r0, [pc, #8]	; (8001944 <USART6_IRQHandler+0x10>)
 800193a:	f002 fa9f 	bl	8003e7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200001ac 	.word	0x200001ac

08001948 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e00a      	b.n	8001970 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800195a:	f3af 8000 	nop.w
 800195e:	4601      	mov	r1, r0
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	60ba      	str	r2, [r7, #8]
 8001966:	b2ca      	uxtb	r2, r1
 8001968:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	3301      	adds	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	429a      	cmp	r2, r3
 8001976:	dbf0      	blt.n	800195a <_read+0x12>
  }

  return len;
 8001978:	687b      	ldr	r3, [r7, #4]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019aa:	605a      	str	r2, [r3, #4]
  return 0;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <_isatty>:

int _isatty(int file)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019c2:	2301      	movs	r3, #1
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f4:	4a14      	ldr	r2, [pc, #80]	; (8001a48 <_sbrk+0x5c>)
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <_sbrk+0x60>)
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <_sbrk+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <_sbrk+0x64>)
 8001a0a:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <_sbrk+0x68>)
 8001a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <_sbrk+0x64>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d207      	bcs.n	8001a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a1c:	f003 fe1c 	bl	8005658 <__errno>
 8001a20:	4603      	mov	r3, r0
 8001a22:	220c      	movs	r2, #12
 8001a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	e009      	b.n	8001a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a32:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <_sbrk+0x64>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	4a05      	ldr	r2, [pc, #20]	; (8001a50 <_sbrk+0x64>)
 8001a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20020000 	.word	0x20020000
 8001a4c:	00000400 	.word	0x00000400
 8001a50:	20000160 	.word	0x20000160
 8001a54:	20000348 	.word	0x20000348

08001a58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <SystemInit+0x20>)
 8001a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <SystemInit+0x20>)
 8001a64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08e      	sub	sp, #56	; 0x38
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a90:	f107 0320 	add.w	r3, r7, #32
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
 8001aa8:	615a      	str	r2, [r3, #20]
 8001aaa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001aac:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001aae:	4a2d      	ldr	r2, [pc, #180]	; (8001b64 <MX_TIM3_Init+0xe8>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001ab4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ab8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aba:	4b29      	ldr	r3, [pc, #164]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21-1;
 8001ac0:	4b27      	ldr	r3, [pc, #156]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001ac2:	2214      	movs	r2, #20
 8001ac4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b26      	ldr	r3, [pc, #152]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001acc:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001ace:	2280      	movs	r2, #128	; 0x80
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ad2:	4823      	ldr	r0, [pc, #140]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001ad4:	f001 f9d0 	bl	8002e78 <HAL_TIM_Base_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001ade:	f7ff fe3b 	bl	8001758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ae8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aec:	4619      	mov	r1, r3
 8001aee:	481c      	ldr	r0, [pc, #112]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001af0:	f001 fc64 	bl	80033bc <HAL_TIM_ConfigClockSource>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001afa:	f7ff fe2d 	bl	8001758 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001afe:	4818      	ldr	r0, [pc, #96]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001b00:	f001 fa09 	bl	8002f16 <HAL_TIM_PWM_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001b0a:	f7ff fe25 	bl	8001758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b16:	f107 0320 	add.w	r3, r7, #32
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4810      	ldr	r0, [pc, #64]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001b1e:	f002 f831 	bl	8003b84 <HAL_TIMEx_MasterConfigSynchronization>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b28:	f7ff fe16 	bl	8001758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b2c:	2360      	movs	r3, #96	; 0x60
 8001b2e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11-1;
 8001b30:	230a      	movs	r3, #10
 8001b32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001b38:	2304      	movs	r3, #4
 8001b3a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	220c      	movs	r2, #12
 8001b40:	4619      	mov	r1, r3
 8001b42:	4807      	ldr	r0, [pc, #28]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001b44:	f001 fb78 	bl	8003238 <HAL_TIM_PWM_ConfigChannel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001b4e:	f7ff fe03 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b52:	4803      	ldr	r0, [pc, #12]	; (8001b60 <MX_TIM3_Init+0xe4>)
 8001b54:	f000 f82a 	bl	8001bac <HAL_TIM_MspPostInit>

}
 8001b58:	bf00      	nop
 8001b5a:	3738      	adds	r7, #56	; 0x38
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000164 	.word	0x20000164
 8001b64:	40000400 	.word	0x40000400

08001b68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0b      	ldr	r2, [pc, #44]	; (8001ba4 <HAL_TIM_Base_MspInit+0x3c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d10d      	bne.n	8001b96 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <HAL_TIM_Base_MspInit+0x40>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	4a09      	ldr	r2, [pc, #36]	; (8001ba8 <HAL_TIM_Base_MspInit+0x40>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8a:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <HAL_TIM_Base_MspInit+0x40>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	60fb      	str	r3, [r7, #12]
 8001b94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001b96:	bf00      	nop
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	40000400 	.word	0x40000400
 8001ba8:	40023800 	.word	0x40023800

08001bac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 030c 	add.w	r3, r7, #12
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <HAL_TIM_MspPostInit+0x68>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d11d      	bne.n	8001c0a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <HAL_TIM_MspPostInit+0x6c>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <HAL_TIM_MspPostInit+0x6c>)
 8001bd8:	f043 0302 	orr.w	r3, r3, #2
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <HAL_TIM_MspPostInit+0x6c>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bea:	2302      	movs	r3, #2
 8001bec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfe:	f107 030c 	add.w	r3, r7, #12
 8001c02:	4619      	mov	r1, r3
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <HAL_TIM_MspPostInit+0x70>)
 8001c06:	f000 fae9 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c0a:	bf00      	nop
 8001c0c:	3720      	adds	r7, #32
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40000400 	.word	0x40000400
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40020400 	.word	0x40020400

08001c20 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c26:	4a12      	ldr	r2, [pc, #72]	; (8001c70 <MX_USART6_UART_Init+0x50>)
 8001c28:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8001c2a:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c2c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001c30:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c38:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c44:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c46:	220c      	movs	r2, #12
 8001c48:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c4a:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c50:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c56:	4805      	ldr	r0, [pc, #20]	; (8001c6c <MX_USART6_UART_Init+0x4c>)
 8001c58:	f002 f810 	bl	8003c7c <HAL_UART_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001c62:	f7ff fd79 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200001ac 	.word	0x200001ac
 8001c70:	40011400 	.word	0x40011400

08001c74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	; 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a1d      	ldr	r2, [pc, #116]	; (8001d08 <HAL_UART_MspInit+0x94>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d133      	bne.n	8001cfe <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <HAL_UART_MspInit+0x98>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9e:	4a1b      	ldr	r2, [pc, #108]	; (8001d0c <HAL_UART_MspInit+0x98>)
 8001ca0:	f043 0320 	orr.w	r3, r3, #32
 8001ca4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ca6:	4b19      	ldr	r3, [pc, #100]	; (8001d0c <HAL_UART_MspInit+0x98>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001caa:	f003 0320 	and.w	r3, r3, #32
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_UART_MspInit+0x98>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a14      	ldr	r2, [pc, #80]	; (8001d0c <HAL_UART_MspInit+0x98>)
 8001cbc:	f043 0304 	orr.w	r3, r3, #4
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <HAL_UART_MspInit+0x98>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0304 	and.w	r3, r3, #4
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cce:	23c0      	movs	r3, #192	; 0xc0
 8001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001cde:	2308      	movs	r3, #8
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4809      	ldr	r0, [pc, #36]	; (8001d10 <HAL_UART_MspInit+0x9c>)
 8001cea:	f000 fa77 	bl	80021dc <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	2047      	movs	r0, #71	; 0x47
 8001cf4:	f000 f9a9 	bl	800204a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001cf8:	2047      	movs	r0, #71	; 0x47
 8001cfa:	f000 f9c2 	bl	8002082 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001cfe:	bf00      	nop
 8001d00:	3728      	adds	r7, #40	; 0x28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40011400 	.word	0x40011400
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800

08001d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d18:	f7ff fe9e 	bl	8001a58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d1c:	480c      	ldr	r0, [pc, #48]	; (8001d50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d1e:	490d      	ldr	r1, [pc, #52]	; (8001d54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d20:	4a0d      	ldr	r2, [pc, #52]	; (8001d58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d24:	e002      	b.n	8001d2c <LoopCopyDataInit>

08001d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d2a:	3304      	adds	r3, #4

08001d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d30:	d3f9      	bcc.n	8001d26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d32:	4a0a      	ldr	r2, [pc, #40]	; (8001d5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d34:	4c0a      	ldr	r4, [pc, #40]	; (8001d60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d38:	e001      	b.n	8001d3e <LoopFillZerobss>

08001d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d3c:	3204      	adds	r2, #4

08001d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d40:	d3fb      	bcc.n	8001d3a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001d42:	f003 fc8f 	bl	8005664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d46:	f7ff fbe5 	bl	8001514 <main>
  bx  lr    
 8001d4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d54:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001d58:	08006eec 	.word	0x08006eec
  ldr r2, =_sbss
 8001d5c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d60:	20000344 	.word	0x20000344

08001d64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d64:	e7fe      	b.n	8001d64 <ADC_IRQHandler>
	...

08001d68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_Init+0x40>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0d      	ldr	r2, [pc, #52]	; (8001da8 <HAL_Init+0x40>)
 8001d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <HAL_Init+0x40>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a0a      	ldr	r2, [pc, #40]	; (8001da8 <HAL_Init+0x40>)
 8001d7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <HAL_Init+0x40>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a07      	ldr	r2, [pc, #28]	; (8001da8 <HAL_Init+0x40>)
 8001d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d90:	2003      	movs	r0, #3
 8001d92:	f000 f94f 	bl	8002034 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d96:	200f      	movs	r0, #15
 8001d98:	f000 f808 	bl	8001dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d9c:	f7ff fd78 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40023c00 	.word	0x40023c00

08001dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <HAL_InitTick+0x54>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <HAL_InitTick+0x58>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f967 	bl	800209e <HAL_SYSTICK_Config>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e00e      	b.n	8001df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b0f      	cmp	r3, #15
 8001dde:	d80a      	bhi.n	8001df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de0:	2200      	movs	r2, #0
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	f04f 30ff 	mov.w	r0, #4294967295
 8001de8:	f000 f92f 	bl	800204a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dec:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <HAL_InitTick+0x5c>)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
 8001df4:	e000      	b.n	8001df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000004 	.word	0x20000004
 8001e04:	2000000c 	.word	0x2000000c
 8001e08:	20000008 	.word	0x20000008

08001e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <HAL_IncTick+0x20>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <HAL_IncTick+0x24>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <HAL_IncTick+0x24>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	2000000c 	.word	0x2000000c
 8001e30:	200001f4 	.word	0x200001f4

08001e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return uwTick;
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <HAL_GetTick+0x14>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	200001f4 	.word	0x200001f4

08001e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e54:	f7ff ffee 	bl	8001e34 <HAL_GetTick>
 8001e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e64:	d005      	beq.n	8001e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <HAL_Delay+0x44>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4413      	add	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e72:	bf00      	nop
 8001e74:	f7ff ffde 	bl	8001e34 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d8f7      	bhi.n	8001e74 <HAL_Delay+0x28>
  {
  }
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	2000000c 	.word	0x2000000c

08001e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eaa:	68ba      	ldr	r2, [r7, #8]
 8001eac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ec6:	4a04      	ldr	r2, [pc, #16]	; (8001ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	60d3      	str	r3, [r2, #12]
}
 8001ecc:	bf00      	nop
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee0:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	0a1b      	lsrs	r3, r3, #8
 8001ee6:	f003 0307 	and.w	r3, r3, #7
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	db0b      	blt.n	8001f22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	f003 021f 	and.w	r2, r3, #31
 8001f10:	4907      	ldr	r1, [pc, #28]	; (8001f30 <__NVIC_EnableIRQ+0x38>)
 8001f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f16:	095b      	lsrs	r3, r3, #5
 8001f18:	2001      	movs	r0, #1
 8001f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000e100 	.word	0xe000e100

08001f34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	6039      	str	r1, [r7, #0]
 8001f3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	db0a      	blt.n	8001f5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	490c      	ldr	r1, [pc, #48]	; (8001f80 <__NVIC_SetPriority+0x4c>)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	0112      	lsls	r2, r2, #4
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	440b      	add	r3, r1
 8001f58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f5c:	e00a      	b.n	8001f74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	4908      	ldr	r1, [pc, #32]	; (8001f84 <__NVIC_SetPriority+0x50>)
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	3b04      	subs	r3, #4
 8001f6c:	0112      	lsls	r2, r2, #4
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	440b      	add	r3, r1
 8001f72:	761a      	strb	r2, [r3, #24]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	e000e100 	.word	0xe000e100
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b089      	sub	sp, #36	; 0x24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	f1c3 0307 	rsb	r3, r3, #7
 8001fa2:	2b04      	cmp	r3, #4
 8001fa4:	bf28      	it	cs
 8001fa6:	2304      	movcs	r3, #4
 8001fa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3304      	adds	r3, #4
 8001fae:	2b06      	cmp	r3, #6
 8001fb0:	d902      	bls.n	8001fb8 <NVIC_EncodePriority+0x30>
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	3b03      	subs	r3, #3
 8001fb6:	e000      	b.n	8001fba <NVIC_EncodePriority+0x32>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43da      	mvns	r2, r3
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	401a      	ands	r2, r3
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fda:	43d9      	mvns	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe0:	4313      	orrs	r3, r2
         );
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3724      	adds	r7, #36	; 0x24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
	...

08001ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002000:	d301      	bcc.n	8002006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002002:	2301      	movs	r3, #1
 8002004:	e00f      	b.n	8002026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002006:	4a0a      	ldr	r2, [pc, #40]	; (8002030 <SysTick_Config+0x40>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3b01      	subs	r3, #1
 800200c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800200e:	210f      	movs	r1, #15
 8002010:	f04f 30ff 	mov.w	r0, #4294967295
 8002014:	f7ff ff8e 	bl	8001f34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <SysTick_Config+0x40>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800201e:	4b04      	ldr	r3, [pc, #16]	; (8002030 <SysTick_Config+0x40>)
 8002020:	2207      	movs	r2, #7
 8002022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	e000e010 	.word	0xe000e010

08002034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7ff ff29 	bl	8001e94 <__NVIC_SetPriorityGrouping>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800205c:	f7ff ff3e 	bl	8001edc <__NVIC_GetPriorityGrouping>
 8002060:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68b9      	ldr	r1, [r7, #8]
 8002066:	6978      	ldr	r0, [r7, #20]
 8002068:	f7ff ff8e 	bl	8001f88 <NVIC_EncodePriority>
 800206c:	4602      	mov	r2, r0
 800206e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002072:	4611      	mov	r1, r2
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff5d 	bl	8001f34 <__NVIC_SetPriority>
}
 800207a:	bf00      	nop
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800208c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff ff31 	bl	8001ef8 <__NVIC_EnableIRQ>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff ffa2 	bl	8001ff0 <SysTick_Config>
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b084      	sub	sp, #16
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020c4:	f7ff feb6 	bl	8001e34 <HAL_GetTick>
 80020c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d008      	beq.n	80020e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2280      	movs	r2, #128	; 0x80
 80020da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e052      	b.n	800218e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0216 	bic.w	r2, r2, #22
 80020f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	695a      	ldr	r2, [r3, #20]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002106:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210c:	2b00      	cmp	r3, #0
 800210e:	d103      	bne.n	8002118 <HAL_DMA_Abort+0x62>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002114:	2b00      	cmp	r3, #0
 8002116:	d007      	beq.n	8002128 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f022 0208 	bic.w	r2, r2, #8
 8002126:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002138:	e013      	b.n	8002162 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800213a:	f7ff fe7b 	bl	8001e34 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b05      	cmp	r3, #5
 8002146:	d90c      	bls.n	8002162 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2220      	movs	r2, #32
 800214c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2203      	movs	r2, #3
 8002152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e015      	b.n	800218e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1e4      	bne.n	800213a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002174:	223f      	movs	r2, #63	; 0x3f
 8002176:	409a      	lsls	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002196:	b480      	push	{r7}
 8002198:	b083      	sub	sp, #12
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d004      	beq.n	80021b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2280      	movs	r2, #128	; 0x80
 80021ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e00c      	b.n	80021ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2205      	movs	r2, #5
 80021b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0201 	bic.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
	...

080021dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021dc:	b480      	push	{r7}
 80021de:	b089      	sub	sp, #36	; 0x24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
 80021f6:	e16b      	b.n	80024d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021f8:	2201      	movs	r2, #1
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	4013      	ands	r3, r2
 800220a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	429a      	cmp	r2, r3
 8002212:	f040 815a 	bne.w	80024ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	2b01      	cmp	r3, #1
 8002220:	d005      	beq.n	800222e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800222a:	2b02      	cmp	r3, #2
 800222c:	d130      	bne.n	8002290 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	2203      	movs	r2, #3
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002264:	2201      	movs	r2, #1
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	091b      	lsrs	r3, r3, #4
 800227a:	f003 0201 	and.w	r2, r3, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 0303 	and.w	r3, r3, #3
 8002298:	2b03      	cmp	r3, #3
 800229a:	d017      	beq.n	80022cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	2203      	movs	r2, #3
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4013      	ands	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f003 0303 	and.w	r3, r3, #3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d123      	bne.n	8002320 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	08da      	lsrs	r2, r3, #3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3208      	adds	r2, #8
 80022e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	220f      	movs	r2, #15
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	08da      	lsrs	r2, r3, #3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3208      	adds	r2, #8
 800231a:	69b9      	ldr	r1, [r7, #24]
 800231c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	2203      	movs	r2, #3
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 0203 	and.w	r2, r3, #3
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 80b4 	beq.w	80024ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	4b60      	ldr	r3, [pc, #384]	; (80024e8 <HAL_GPIO_Init+0x30c>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236a:	4a5f      	ldr	r2, [pc, #380]	; (80024e8 <HAL_GPIO_Init+0x30c>)
 800236c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002370:	6453      	str	r3, [r2, #68]	; 0x44
 8002372:	4b5d      	ldr	r3, [pc, #372]	; (80024e8 <HAL_GPIO_Init+0x30c>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800237e:	4a5b      	ldr	r2, [pc, #364]	; (80024ec <HAL_GPIO_Init+0x310>)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	089b      	lsrs	r3, r3, #2
 8002384:	3302      	adds	r3, #2
 8002386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800238a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f003 0303 	and.w	r3, r3, #3
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	220f      	movs	r2, #15
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	43db      	mvns	r3, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4013      	ands	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a52      	ldr	r2, [pc, #328]	; (80024f0 <HAL_GPIO_Init+0x314>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d02b      	beq.n	8002402 <HAL_GPIO_Init+0x226>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a51      	ldr	r2, [pc, #324]	; (80024f4 <HAL_GPIO_Init+0x318>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d025      	beq.n	80023fe <HAL_GPIO_Init+0x222>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a50      	ldr	r2, [pc, #320]	; (80024f8 <HAL_GPIO_Init+0x31c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01f      	beq.n	80023fa <HAL_GPIO_Init+0x21e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4f      	ldr	r2, [pc, #316]	; (80024fc <HAL_GPIO_Init+0x320>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x21a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4e      	ldr	r2, [pc, #312]	; (8002500 <HAL_GPIO_Init+0x324>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x216>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a4d      	ldr	r2, [pc, #308]	; (8002504 <HAL_GPIO_Init+0x328>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x212>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a4c      	ldr	r2, [pc, #304]	; (8002508 <HAL_GPIO_Init+0x32c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x20e>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a4b      	ldr	r2, [pc, #300]	; (800250c <HAL_GPIO_Init+0x330>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x20a>
 80023e2:	2307      	movs	r3, #7
 80023e4:	e00e      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023e6:	2308      	movs	r3, #8
 80023e8:	e00c      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023ea:	2306      	movs	r3, #6
 80023ec:	e00a      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023ee:	2305      	movs	r3, #5
 80023f0:	e008      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023f2:	2304      	movs	r3, #4
 80023f4:	e006      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023f6:	2303      	movs	r3, #3
 80023f8:	e004      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e002      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <HAL_GPIO_Init+0x228>
 8002402:	2300      	movs	r3, #0
 8002404:	69fa      	ldr	r2, [r7, #28]
 8002406:	f002 0203 	and.w	r2, r2, #3
 800240a:	0092      	lsls	r2, r2, #2
 800240c:	4093      	lsls	r3, r2
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002414:	4935      	ldr	r1, [pc, #212]	; (80024ec <HAL_GPIO_Init+0x310>)
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	089b      	lsrs	r3, r3, #2
 800241a:	3302      	adds	r3, #2
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002422:	4b3b      	ldr	r3, [pc, #236]	; (8002510 <HAL_GPIO_Init+0x334>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002446:	4a32      	ldr	r2, [pc, #200]	; (8002510 <HAL_GPIO_Init+0x334>)
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800244c:	4b30      	ldr	r3, [pc, #192]	; (8002510 <HAL_GPIO_Init+0x334>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4313      	orrs	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002470:	4a27      	ldr	r2, [pc, #156]	; (8002510 <HAL_GPIO_Init+0x334>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002476:	4b26      	ldr	r3, [pc, #152]	; (8002510 <HAL_GPIO_Init+0x334>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	43db      	mvns	r3, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4013      	ands	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800249a:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <HAL_GPIO_Init+0x334>)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <HAL_GPIO_Init+0x334>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c4:	4a12      	ldr	r2, [pc, #72]	; (8002510 <HAL_GPIO_Init+0x334>)
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3301      	adds	r3, #1
 80024ce:	61fb      	str	r3, [r7, #28]
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2b0f      	cmp	r3, #15
 80024d4:	f67f ae90 	bls.w	80021f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3724      	adds	r7, #36	; 0x24
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40013800 	.word	0x40013800
 80024f0:	40020000 	.word	0x40020000
 80024f4:	40020400 	.word	0x40020400
 80024f8:	40020800 	.word	0x40020800
 80024fc:	40020c00 	.word	0x40020c00
 8002500:	40021000 	.word	0x40021000
 8002504:	40021400 	.word	0x40021400
 8002508:	40021800 	.word	0x40021800
 800250c:	40021c00 	.word	0x40021c00
 8002510:	40013c00 	.word	0x40013c00

08002514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	807b      	strh	r3, [r7, #2]
 8002520:	4613      	mov	r3, r2
 8002522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002524:	787b      	ldrb	r3, [r7, #1]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800252a:	887a      	ldrh	r2, [r7, #2]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002530:	e003      	b.n	800253a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002532:	887b      	ldrh	r3, [r7, #2]
 8002534:	041a      	lsls	r2, r3, #16
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	619a      	str	r2, [r3, #24]
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e267      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d075      	beq.n	8002652 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002566:	4b88      	ldr	r3, [pc, #544]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b04      	cmp	r3, #4
 8002570:	d00c      	beq.n	800258c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002572:	4b85      	ldr	r3, [pc, #532]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800257a:	2b08      	cmp	r3, #8
 800257c:	d112      	bne.n	80025a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800257e:	4b82      	ldr	r3, [pc, #520]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002586:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800258a:	d10b      	bne.n	80025a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800258c:	4b7e      	ldr	r3, [pc, #504]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d05b      	beq.n	8002650 <HAL_RCC_OscConfig+0x108>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d157      	bne.n	8002650 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e242      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ac:	d106      	bne.n	80025bc <HAL_RCC_OscConfig+0x74>
 80025ae:	4b76      	ldr	r3, [pc, #472]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a75      	ldr	r2, [pc, #468]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e01d      	b.n	80025f8 <HAL_RCC_OscConfig+0xb0>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025c4:	d10c      	bne.n	80025e0 <HAL_RCC_OscConfig+0x98>
 80025c6:	4b70      	ldr	r3, [pc, #448]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a6f      	ldr	r2, [pc, #444]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d0:	6013      	str	r3, [r2, #0]
 80025d2:	4b6d      	ldr	r3, [pc, #436]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6c      	ldr	r2, [pc, #432]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e00b      	b.n	80025f8 <HAL_RCC_OscConfig+0xb0>
 80025e0:	4b69      	ldr	r3, [pc, #420]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a68      	ldr	r2, [pc, #416]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	4b66      	ldr	r3, [pc, #408]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a65      	ldr	r2, [pc, #404]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80025f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d013      	beq.n	8002628 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7ff fc18 	bl	8001e34 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fc14 	bl	8001e34 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	; 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e207      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800261a:	4b5b      	ldr	r3, [pc, #364]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f0      	beq.n	8002608 <HAL_RCC_OscConfig+0xc0>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7ff fc04 	bl	8001e34 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002630:	f7ff fc00 	bl	8001e34 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	; 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e1f3      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002642:	4b51      	ldr	r3, [pc, #324]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0xe8>
 800264e:	e000      	b.n	8002652 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d063      	beq.n	8002726 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800265e:	4b4a      	ldr	r3, [pc, #296]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00b      	beq.n	8002682 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800266a:	4b47      	ldr	r3, [pc, #284]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002672:	2b08      	cmp	r3, #8
 8002674:	d11c      	bne.n	80026b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002676:	4b44      	ldr	r3, [pc, #272]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d116      	bne.n	80026b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002682:	4b41      	ldr	r3, [pc, #260]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <HAL_RCC_OscConfig+0x152>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d001      	beq.n	800269a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e1c7      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269a:	4b3b      	ldr	r3, [pc, #236]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4937      	ldr	r1, [pc, #220]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ae:	e03a      	b.n	8002726 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d020      	beq.n	80026fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b8:	4b34      	ldr	r3, [pc, #208]	; (800278c <HAL_RCC_OscConfig+0x244>)
 80026ba:	2201      	movs	r2, #1
 80026bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026be:	f7ff fbb9 	bl	8001e34 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026c6:	f7ff fbb5 	bl	8001e34 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e1a8      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d8:	4b2b      	ldr	r3, [pc, #172]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0f0      	beq.n	80026c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e4:	4b28      	ldr	r3, [pc, #160]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	4925      	ldr	r1, [pc, #148]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]
 80026f8:	e015      	b.n	8002726 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026fa:	4b24      	ldr	r3, [pc, #144]	; (800278c <HAL_RCC_OscConfig+0x244>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002700:	f7ff fb98 	bl	8001e34 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002708:	f7ff fb94 	bl	8001e34 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e187      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271a:	4b1b      	ldr	r3, [pc, #108]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d036      	beq.n	80027a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d016      	beq.n	8002768 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_RCC_OscConfig+0x248>)
 800273c:	2201      	movs	r2, #1
 800273e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7ff fb78 	bl	8001e34 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002748:	f7ff fb74 	bl	8001e34 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e167      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275a:	4b0b      	ldr	r3, [pc, #44]	; (8002788 <HAL_RCC_OscConfig+0x240>)
 800275c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0x200>
 8002766:	e01b      	b.n	80027a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002768:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_RCC_OscConfig+0x248>)
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276e:	f7ff fb61 	bl	8001e34 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002774:	e00e      	b.n	8002794 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002776:	f7ff fb5d 	bl	8001e34 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d907      	bls.n	8002794 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e150      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
 8002788:	40023800 	.word	0x40023800
 800278c:	42470000 	.word	0x42470000
 8002790:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002794:	4b88      	ldr	r3, [pc, #544]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002796:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1ea      	bne.n	8002776 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 8097 	beq.w	80028dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027ae:	2300      	movs	r3, #0
 80027b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b2:	4b81      	ldr	r3, [pc, #516]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10f      	bne.n	80027de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	4b7d      	ldr	r3, [pc, #500]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	4a7c      	ldr	r2, [pc, #496]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027cc:	6413      	str	r3, [r2, #64]	; 0x40
 80027ce:	4b7a      	ldr	r3, [pc, #488]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027da:	2301      	movs	r3, #1
 80027dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027de:	4b77      	ldr	r3, [pc, #476]	; (80029bc <HAL_RCC_OscConfig+0x474>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d118      	bne.n	800281c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ea:	4b74      	ldr	r3, [pc, #464]	; (80029bc <HAL_RCC_OscConfig+0x474>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a73      	ldr	r2, [pc, #460]	; (80029bc <HAL_RCC_OscConfig+0x474>)
 80027f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f6:	f7ff fb1d 	bl	8001e34 <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fc:	e008      	b.n	8002810 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027fe:	f7ff fb19 	bl	8001e34 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e10c      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002810:	4b6a      	ldr	r3, [pc, #424]	; (80029bc <HAL_RCC_OscConfig+0x474>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0f0      	beq.n	80027fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d106      	bne.n	8002832 <HAL_RCC_OscConfig+0x2ea>
 8002824:	4b64      	ldr	r3, [pc, #400]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002828:	4a63      	ldr	r2, [pc, #396]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	6713      	str	r3, [r2, #112]	; 0x70
 8002830:	e01c      	b.n	800286c <HAL_RCC_OscConfig+0x324>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b05      	cmp	r3, #5
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0x30c>
 800283a:	4b5f      	ldr	r3, [pc, #380]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 800283c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800283e:	4a5e      	ldr	r2, [pc, #376]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002840:	f043 0304 	orr.w	r3, r3, #4
 8002844:	6713      	str	r3, [r2, #112]	; 0x70
 8002846:	4b5c      	ldr	r3, [pc, #368]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284a:	4a5b      	ldr	r2, [pc, #364]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6713      	str	r3, [r2, #112]	; 0x70
 8002852:	e00b      	b.n	800286c <HAL_RCC_OscConfig+0x324>
 8002854:	4b58      	ldr	r3, [pc, #352]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002858:	4a57      	ldr	r2, [pc, #348]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 800285a:	f023 0301 	bic.w	r3, r3, #1
 800285e:	6713      	str	r3, [r2, #112]	; 0x70
 8002860:	4b55      	ldr	r3, [pc, #340]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	4a54      	ldr	r2, [pc, #336]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002866:	f023 0304 	bic.w	r3, r3, #4
 800286a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d015      	beq.n	80028a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002874:	f7ff fade 	bl	8001e34 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287a:	e00a      	b.n	8002892 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800287c:	f7ff fada 	bl	8001e34 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	f241 3288 	movw	r2, #5000	; 0x1388
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e0cb      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002892:	4b49      	ldr	r3, [pc, #292]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0ee      	beq.n	800287c <HAL_RCC_OscConfig+0x334>
 800289e:	e014      	b.n	80028ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a0:	f7ff fac8 	bl	8001e34 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a6:	e00a      	b.n	80028be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a8:	f7ff fac4 	bl	8001e34 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e0b5      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028be:	4b3e      	ldr	r3, [pc, #248]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1ee      	bne.n	80028a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ca:	7dfb      	ldrb	r3, [r7, #23]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d105      	bne.n	80028dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d0:	4b39      	ldr	r3, [pc, #228]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	4a38      	ldr	r2, [pc, #224]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 80a1 	beq.w	8002a28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028e6:	4b34      	ldr	r3, [pc, #208]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 030c 	and.w	r3, r3, #12
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d05c      	beq.n	80029ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d141      	bne.n	800297e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fa:	4b31      	ldr	r3, [pc, #196]	; (80029c0 <HAL_RCC_OscConfig+0x478>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7ff fa98 	bl	8001e34 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002908:	f7ff fa94 	bl	8001e34 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e087      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800291a:	4b27      	ldr	r3, [pc, #156]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f0      	bne.n	8002908 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69da      	ldr	r2, [r3, #28]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002934:	019b      	lsls	r3, r3, #6
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293c:	085b      	lsrs	r3, r3, #1
 800293e:	3b01      	subs	r3, #1
 8002940:	041b      	lsls	r3, r3, #16
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002948:	061b      	lsls	r3, r3, #24
 800294a:	491b      	ldr	r1, [pc, #108]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 800294c:	4313      	orrs	r3, r2
 800294e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002950:	4b1b      	ldr	r3, [pc, #108]	; (80029c0 <HAL_RCC_OscConfig+0x478>)
 8002952:	2201      	movs	r2, #1
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002956:	f7ff fa6d 	bl	8001e34 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800295e:	f7ff fa69 	bl	8001e34 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e05c      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x416>
 800297c:	e054      	b.n	8002a28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <HAL_RCC_OscConfig+0x478>)
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7ff fa56 	bl	8001e34 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800298c:	f7ff fa52 	bl	8001e34 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e045      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <HAL_RCC_OscConfig+0x470>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1f0      	bne.n	800298c <HAL_RCC_OscConfig+0x444>
 80029aa:	e03d      	b.n	8002a28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d107      	bne.n	80029c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e038      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40007000 	.word	0x40007000
 80029c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029c4:	4b1b      	ldr	r3, [pc, #108]	; (8002a34 <HAL_RCC_OscConfig+0x4ec>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d028      	beq.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d121      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d11a      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029f4:	4013      	ands	r3, r2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d111      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0a:	085b      	lsrs	r3, r3, #1
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d107      	bne.n	8002a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d001      	beq.n	8002a28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3718      	adds	r7, #24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800

08002a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0cc      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a4c:	4b68      	ldr	r3, [pc, #416]	; (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d90c      	bls.n	8002a74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5a:	4b65      	ldr	r3, [pc, #404]	; (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a62:	4b63      	ldr	r3, [pc, #396]	; (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d001      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e0b8      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a8c:	4b59      	ldr	r3, [pc, #356]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	4a58      	ldr	r2, [pc, #352]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0308 	and.w	r3, r3, #8
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d005      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002aa4:	4b53      	ldr	r3, [pc, #332]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	4a52      	ldr	r2, [pc, #328]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002aae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ab0:	4b50      	ldr	r3, [pc, #320]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	494d      	ldr	r1, [pc, #308]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d044      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d107      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad6:	4b47      	ldr	r3, [pc, #284]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d119      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e07f      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d003      	beq.n	8002af6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d107      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af6:	4b3f      	ldr	r3, [pc, #252]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e06f      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b06:	4b3b      	ldr	r3, [pc, #236]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e067      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b16:	4b37      	ldr	r3, [pc, #220]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f023 0203 	bic.w	r2, r3, #3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	4934      	ldr	r1, [pc, #208]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b28:	f7ff f984 	bl	8001e34 <HAL_GetTick>
 8002b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2e:	e00a      	b.n	8002b46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b30:	f7ff f980 	bl	8001e34 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e04f      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b46:	4b2b      	ldr	r3, [pc, #172]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 020c 	and.w	r2, r3, #12
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d1eb      	bne.n	8002b30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b58:	4b25      	ldr	r3, [pc, #148]	; (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0307 	and.w	r3, r3, #7
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d20c      	bcs.n	8002b80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b66:	4b22      	ldr	r3, [pc, #136]	; (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6e:	4b20      	ldr	r3, [pc, #128]	; (8002bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e032      	b.n	8002be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d008      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b8c:	4b19      	ldr	r3, [pc, #100]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	4916      	ldr	r1, [pc, #88]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d009      	beq.n	8002bbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002baa:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	490e      	ldr	r1, [pc, #56]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bbe:	f000 f821 	bl	8002c04 <HAL_RCC_GetSysClockFreq>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	490a      	ldr	r1, [pc, #40]	; (8002bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd0:	5ccb      	ldrb	r3, [r1, r3]
 8002bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd6:	4a09      	ldr	r2, [pc, #36]	; (8002bfc <HAL_RCC_ClockConfig+0x1c4>)
 8002bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002bda:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <HAL_RCC_ClockConfig+0x1c8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff f8e4 	bl	8001dac <HAL_InitTick>

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40023c00 	.word	0x40023c00
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	08006e40 	.word	0x08006e40
 8002bfc:	20000004 	.word	0x20000004
 8002c00:	20000008 	.word	0x20000008

08002c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c08:	b094      	sub	sp, #80	; 0x50
 8002c0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	647b      	str	r3, [r7, #68]	; 0x44
 8002c10:	2300      	movs	r3, #0
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c14:	2300      	movs	r3, #0
 8002c16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c1c:	4b79      	ldr	r3, [pc, #484]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 030c 	and.w	r3, r3, #12
 8002c24:	2b08      	cmp	r3, #8
 8002c26:	d00d      	beq.n	8002c44 <HAL_RCC_GetSysClockFreq+0x40>
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	f200 80e1 	bhi.w	8002df0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x34>
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d003      	beq.n	8002c3e <HAL_RCC_GetSysClockFreq+0x3a>
 8002c36:	e0db      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c38:	4b73      	ldr	r3, [pc, #460]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c3a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002c3c:	e0db      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c3e:	4b73      	ldr	r3, [pc, #460]	; (8002e0c <HAL_RCC_GetSysClockFreq+0x208>)
 8002c40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c42:	e0d8      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c44:	4b6f      	ldr	r3, [pc, #444]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c4c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c4e:	4b6d      	ldr	r3, [pc, #436]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d063      	beq.n	8002d22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c5a:	4b6a      	ldr	r3, [pc, #424]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	099b      	lsrs	r3, r3, #6
 8002c60:	2200      	movs	r2, #0
 8002c62:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c64:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c6c:	633b      	str	r3, [r7, #48]	; 0x30
 8002c6e:	2300      	movs	r3, #0
 8002c70:	637b      	str	r3, [r7, #52]	; 0x34
 8002c72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002c76:	4622      	mov	r2, r4
 8002c78:	462b      	mov	r3, r5
 8002c7a:	f04f 0000 	mov.w	r0, #0
 8002c7e:	f04f 0100 	mov.w	r1, #0
 8002c82:	0159      	lsls	r1, r3, #5
 8002c84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c88:	0150      	lsls	r0, r2, #5
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	4621      	mov	r1, r4
 8002c90:	1a51      	subs	r1, r2, r1
 8002c92:	6139      	str	r1, [r7, #16]
 8002c94:	4629      	mov	r1, r5
 8002c96:	eb63 0301 	sbc.w	r3, r3, r1
 8002c9a:	617b      	str	r3, [r7, #20]
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	f04f 0300 	mov.w	r3, #0
 8002ca4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ca8:	4659      	mov	r1, fp
 8002caa:	018b      	lsls	r3, r1, #6
 8002cac:	4651      	mov	r1, sl
 8002cae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cb2:	4651      	mov	r1, sl
 8002cb4:	018a      	lsls	r2, r1, #6
 8002cb6:	4651      	mov	r1, sl
 8002cb8:	ebb2 0801 	subs.w	r8, r2, r1
 8002cbc:	4659      	mov	r1, fp
 8002cbe:	eb63 0901 	sbc.w	r9, r3, r1
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cd6:	4690      	mov	r8, r2
 8002cd8:	4699      	mov	r9, r3
 8002cda:	4623      	mov	r3, r4
 8002cdc:	eb18 0303 	adds.w	r3, r8, r3
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	462b      	mov	r3, r5
 8002ce4:	eb49 0303 	adc.w	r3, r9, r3
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f04f 0300 	mov.w	r3, #0
 8002cf2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	024b      	lsls	r3, r1, #9
 8002cfa:	4621      	mov	r1, r4
 8002cfc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d00:	4621      	mov	r1, r4
 8002d02:	024a      	lsls	r2, r1, #9
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d14:	f7fd faac 	bl	8000270 <__aeabi_uldivmod>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d20:	e058      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d22:	4b38      	ldr	r3, [pc, #224]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	099b      	lsrs	r3, r3, #6
 8002d28:	2200      	movs	r2, #0
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d32:	623b      	str	r3, [r7, #32]
 8002d34:	2300      	movs	r3, #0
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
 8002d38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d3c:	4642      	mov	r2, r8
 8002d3e:	464b      	mov	r3, r9
 8002d40:	f04f 0000 	mov.w	r0, #0
 8002d44:	f04f 0100 	mov.w	r1, #0
 8002d48:	0159      	lsls	r1, r3, #5
 8002d4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d4e:	0150      	lsls	r0, r2, #5
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4641      	mov	r1, r8
 8002d56:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d5a:	4649      	mov	r1, r9
 8002d5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d74:	ebb2 040a 	subs.w	r4, r2, sl
 8002d78:	eb63 050b 	sbc.w	r5, r3, fp
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	f04f 0300 	mov.w	r3, #0
 8002d84:	00eb      	lsls	r3, r5, #3
 8002d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d8a:	00e2      	lsls	r2, r4, #3
 8002d8c:	4614      	mov	r4, r2
 8002d8e:	461d      	mov	r5, r3
 8002d90:	4643      	mov	r3, r8
 8002d92:	18e3      	adds	r3, r4, r3
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	464b      	mov	r3, r9
 8002d98:	eb45 0303 	adc.w	r3, r5, r3
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002daa:	4629      	mov	r1, r5
 8002dac:	028b      	lsls	r3, r1, #10
 8002dae:	4621      	mov	r1, r4
 8002db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002db4:	4621      	mov	r1, r4
 8002db6:	028a      	lsls	r2, r1, #10
 8002db8:	4610      	mov	r0, r2
 8002dba:	4619      	mov	r1, r3
 8002dbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	61bb      	str	r3, [r7, #24]
 8002dc2:	61fa      	str	r2, [r7, #28]
 8002dc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc8:	f7fd fa52 	bl	8000270 <__aeabi_uldivmod>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	0c1b      	lsrs	r3, r3, #16
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	3301      	adds	r3, #1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002de4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002de6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dee:	e002      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <HAL_RCC_GetSysClockFreq+0x204>)
 8002df2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002df4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3750      	adds	r7, #80	; 0x50
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800
 8002e08:	00f42400 	.word	0x00f42400
 8002e0c:	007a1200 	.word	0x007a1200

08002e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20000004 	.word	0x20000004

08002e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e2c:	f7ff fff0 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	0a9b      	lsrs	r3, r3, #10
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	4903      	ldr	r1, [pc, #12]	; (8002e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e3e:	5ccb      	ldrb	r3, [r1, r3]
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	08006e50 	.word	0x08006e50

08002e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e54:	f7ff ffdc 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	0b5b      	lsrs	r3, r3, #13
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	4903      	ldr	r1, [pc, #12]	; (8002e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e66:	5ccb      	ldrb	r3, [r1, r3]
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40023800 	.word	0x40023800
 8002e74:	08006e50 	.word	0x08006e50

08002e78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e041      	b.n	8002f0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d106      	bne.n	8002ea4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7fe fe62 	bl	8001b68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	3304      	adds	r3, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	f000 fb48 	bl	800354c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e041      	b.n	8002fac <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d106      	bne.n	8002f42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 f839 	bl	8002fb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	3304      	adds	r3, #4
 8002f52:	4619      	mov	r1, r3
 8002f54:	4610      	mov	r0, r2
 8002f56:	f000 faf9 	bl	800354c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d109      	bne.n	8002fec <HAL_TIM_PWM_Start+0x24>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	bf14      	ite	ne
 8002fe4:	2301      	movne	r3, #1
 8002fe6:	2300      	moveq	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	e022      	b.n	8003032 <HAL_TIM_PWM_Start+0x6a>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	d109      	bne.n	8003006 <HAL_TIM_PWM_Start+0x3e>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	bf14      	ite	ne
 8002ffe:	2301      	movne	r3, #1
 8003000:	2300      	moveq	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	e015      	b.n	8003032 <HAL_TIM_PWM_Start+0x6a>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b08      	cmp	r3, #8
 800300a:	d109      	bne.n	8003020 <HAL_TIM_PWM_Start+0x58>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b01      	cmp	r3, #1
 8003016:	bf14      	ite	ne
 8003018:	2301      	movne	r3, #1
 800301a:	2300      	moveq	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	e008      	b.n	8003032 <HAL_TIM_PWM_Start+0x6a>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b01      	cmp	r3, #1
 800302a:	bf14      	ite	ne
 800302c:	2301      	movne	r3, #1
 800302e:	2300      	moveq	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e07c      	b.n	8003134 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d104      	bne.n	800304a <HAL_TIM_PWM_Start+0x82>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2202      	movs	r2, #2
 8003044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003048:	e013      	b.n	8003072 <HAL_TIM_PWM_Start+0xaa>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2b04      	cmp	r3, #4
 800304e:	d104      	bne.n	800305a <HAL_TIM_PWM_Start+0x92>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2202      	movs	r2, #2
 8003054:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003058:	e00b      	b.n	8003072 <HAL_TIM_PWM_Start+0xaa>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b08      	cmp	r3, #8
 800305e:	d104      	bne.n	800306a <HAL_TIM_PWM_Start+0xa2>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003068:	e003      	b.n	8003072 <HAL_TIM_PWM_Start+0xaa>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2202      	movs	r2, #2
 800306e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2201      	movs	r2, #1
 8003078:	6839      	ldr	r1, [r7, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f000 fd5c 	bl	8003b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a2d      	ldr	r2, [pc, #180]	; (800313c <HAL_TIM_PWM_Start+0x174>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d004      	beq.n	8003094 <HAL_TIM_PWM_Start+0xcc>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a2c      	ldr	r2, [pc, #176]	; (8003140 <HAL_TIM_PWM_Start+0x178>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d101      	bne.n	8003098 <HAL_TIM_PWM_Start+0xd0>
 8003094:	2301      	movs	r3, #1
 8003096:	e000      	b.n	800309a <HAL_TIM_PWM_Start+0xd2>
 8003098:	2300      	movs	r3, #0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d007      	beq.n	80030ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a22      	ldr	r2, [pc, #136]	; (800313c <HAL_TIM_PWM_Start+0x174>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d022      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c0:	d01d      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a1f      	ldr	r2, [pc, #124]	; (8003144 <HAL_TIM_PWM_Start+0x17c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d018      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a1d      	ldr	r2, [pc, #116]	; (8003148 <HAL_TIM_PWM_Start+0x180>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d013      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a1c      	ldr	r2, [pc, #112]	; (800314c <HAL_TIM_PWM_Start+0x184>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d00e      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a16      	ldr	r2, [pc, #88]	; (8003140 <HAL_TIM_PWM_Start+0x178>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d009      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a18      	ldr	r2, [pc, #96]	; (8003150 <HAL_TIM_PWM_Start+0x188>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d004      	beq.n	80030fe <HAL_TIM_PWM_Start+0x136>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a16      	ldr	r2, [pc, #88]	; (8003154 <HAL_TIM_PWM_Start+0x18c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d111      	bne.n	8003122 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2b06      	cmp	r3, #6
 800310e:	d010      	beq.n	8003132 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003120:	e007      	b.n	8003132 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f042 0201 	orr.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40010000 	.word	0x40010000
 8003140:	40010400 	.word	0x40010400
 8003144:	40000400 	.word	0x40000400
 8003148:	40000800 	.word	0x40000800
 800314c:	40000c00 	.word	0x40000c00
 8003150:	40014000 	.word	0x40014000
 8003154:	40001800 	.word	0x40001800

08003158 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2200      	movs	r2, #0
 8003168:	6839      	ldr	r1, [r7, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f000 fce4 	bl	8003b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a2e      	ldr	r2, [pc, #184]	; (8003230 <HAL_TIM_PWM_Stop+0xd8>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d004      	beq.n	8003184 <HAL_TIM_PWM_Stop+0x2c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a2d      	ldr	r2, [pc, #180]	; (8003234 <HAL_TIM_PWM_Stop+0xdc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d101      	bne.n	8003188 <HAL_TIM_PWM_Stop+0x30>
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <HAL_TIM_PWM_Stop+0x32>
 8003188:	2300      	movs	r3, #0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d017      	beq.n	80031be <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6a1a      	ldr	r2, [r3, #32]
 8003194:	f241 1311 	movw	r3, #4369	; 0x1111
 8003198:	4013      	ands	r3, r2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10f      	bne.n	80031be <HAL_TIM_PWM_Stop+0x66>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6a1a      	ldr	r2, [r3, #32]
 80031a4:	f240 4344 	movw	r3, #1092	; 0x444
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d107      	bne.n	80031be <HAL_TIM_PWM_Stop+0x66>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6a1a      	ldr	r2, [r3, #32]
 80031c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80031c8:	4013      	ands	r3, r2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10f      	bne.n	80031ee <HAL_TIM_PWM_Stop+0x96>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6a1a      	ldr	r2, [r3, #32]
 80031d4:	f240 4344 	movw	r3, #1092	; 0x444
 80031d8:	4013      	ands	r3, r2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d107      	bne.n	80031ee <HAL_TIM_PWM_Stop+0x96>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0201 	bic.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d104      	bne.n	80031fe <HAL_TIM_PWM_Stop+0xa6>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031fc:	e013      	b.n	8003226 <HAL_TIM_PWM_Stop+0xce>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d104      	bne.n	800320e <HAL_TIM_PWM_Stop+0xb6>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800320c:	e00b      	b.n	8003226 <HAL_TIM_PWM_Stop+0xce>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b08      	cmp	r3, #8
 8003212:	d104      	bne.n	800321e <HAL_TIM_PWM_Stop+0xc6>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800321c:	e003      	b.n	8003226 <HAL_TIM_PWM_Stop+0xce>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40010000 	.word	0x40010000
 8003234:	40010400 	.word	0x40010400

08003238 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003244:	2300      	movs	r3, #0
 8003246:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003252:	2302      	movs	r3, #2
 8003254:	e0ae      	b.n	80033b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b0c      	cmp	r3, #12
 8003262:	f200 809f 	bhi.w	80033a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003266:	a201      	add	r2, pc, #4	; (adr r2, 800326c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326c:	080032a1 	.word	0x080032a1
 8003270:	080033a5 	.word	0x080033a5
 8003274:	080033a5 	.word	0x080033a5
 8003278:	080033a5 	.word	0x080033a5
 800327c:	080032e1 	.word	0x080032e1
 8003280:	080033a5 	.word	0x080033a5
 8003284:	080033a5 	.word	0x080033a5
 8003288:	080033a5 	.word	0x080033a5
 800328c:	08003323 	.word	0x08003323
 8003290:	080033a5 	.word	0x080033a5
 8003294:	080033a5 	.word	0x080033a5
 8003298:	080033a5 	.word	0x080033a5
 800329c:	08003363 	.word	0x08003363
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68b9      	ldr	r1, [r7, #8]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 f9fc 	bl	80036a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699a      	ldr	r2, [r3, #24]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0208 	orr.w	r2, r2, #8
 80032ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	699a      	ldr	r2, [r3, #24]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0204 	bic.w	r2, r2, #4
 80032ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6999      	ldr	r1, [r3, #24]
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	691a      	ldr	r2, [r3, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	619a      	str	r2, [r3, #24]
      break;
 80032de:	e064      	b.n	80033aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68b9      	ldr	r1, [r7, #8]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fa4c 	bl	8003784 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	699a      	ldr	r2, [r3, #24]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699a      	ldr	r2, [r3, #24]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6999      	ldr	r1, [r3, #24]
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	021a      	lsls	r2, r3, #8
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	619a      	str	r2, [r3, #24]
      break;
 8003320:	e043      	b.n	80033aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68b9      	ldr	r1, [r7, #8]
 8003328:	4618      	mov	r0, r3
 800332a:	f000 faa1 	bl	8003870 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	69da      	ldr	r2, [r3, #28]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0208 	orr.w	r2, r2, #8
 800333c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69da      	ldr	r2, [r3, #28]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0204 	bic.w	r2, r2, #4
 800334c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	69d9      	ldr	r1, [r3, #28]
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	61da      	str	r2, [r3, #28]
      break;
 8003360:	e023      	b.n	80033aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68b9      	ldr	r1, [r7, #8]
 8003368:	4618      	mov	r0, r3
 800336a:	f000 faf5 	bl	8003958 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	69da      	ldr	r2, [r3, #28]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800337c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	69da      	ldr	r2, [r3, #28]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800338c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69d9      	ldr	r1, [r3, #28]
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	021a      	lsls	r2, r3, #8
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	61da      	str	r2, [r3, #28]
      break;
 80033a2:	e002      	b.n	80033aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	75fb      	strb	r3, [r7, #23]
      break;
 80033a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033c6:	2300      	movs	r3, #0
 80033c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_TIM_ConfigClockSource+0x1c>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e0b4      	b.n	8003542 <HAL_TIM_ConfigClockSource+0x186>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68ba      	ldr	r2, [r7, #8]
 8003406:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003410:	d03e      	beq.n	8003490 <HAL_TIM_ConfigClockSource+0xd4>
 8003412:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003416:	f200 8087 	bhi.w	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 800341a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800341e:	f000 8086 	beq.w	800352e <HAL_TIM_ConfigClockSource+0x172>
 8003422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003426:	d87f      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003428:	2b70      	cmp	r3, #112	; 0x70
 800342a:	d01a      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0xa6>
 800342c:	2b70      	cmp	r3, #112	; 0x70
 800342e:	d87b      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003430:	2b60      	cmp	r3, #96	; 0x60
 8003432:	d050      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0x11a>
 8003434:	2b60      	cmp	r3, #96	; 0x60
 8003436:	d877      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003438:	2b50      	cmp	r3, #80	; 0x50
 800343a:	d03c      	beq.n	80034b6 <HAL_TIM_ConfigClockSource+0xfa>
 800343c:	2b50      	cmp	r3, #80	; 0x50
 800343e:	d873      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003440:	2b40      	cmp	r3, #64	; 0x40
 8003442:	d058      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0x13a>
 8003444:	2b40      	cmp	r3, #64	; 0x40
 8003446:	d86f      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003448:	2b30      	cmp	r3, #48	; 0x30
 800344a:	d064      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0x15a>
 800344c:	2b30      	cmp	r3, #48	; 0x30
 800344e:	d86b      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003450:	2b20      	cmp	r3, #32
 8003452:	d060      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0x15a>
 8003454:	2b20      	cmp	r3, #32
 8003456:	d867      	bhi.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
 8003458:	2b00      	cmp	r3, #0
 800345a:	d05c      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0x15a>
 800345c:	2b10      	cmp	r3, #16
 800345e:	d05a      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0x15a>
 8003460:	e062      	b.n	8003528 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003472:	f000 fb41 	bl	8003af8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003484:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	609a      	str	r2, [r3, #8]
      break;
 800348e:	e04f      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034a0:	f000 fb2a 	bl	8003af8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034b2:	609a      	str	r2, [r3, #8]
      break;
 80034b4:	e03c      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034c2:	461a      	mov	r2, r3
 80034c4:	f000 fa9e 	bl	8003a04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2150      	movs	r1, #80	; 0x50
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 faf7 	bl	8003ac2 <TIM_ITRx_SetConfig>
      break;
 80034d4:	e02c      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034e2:	461a      	mov	r2, r3
 80034e4:	f000 fabd 	bl	8003a62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2160      	movs	r1, #96	; 0x60
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fae7 	bl	8003ac2 <TIM_ITRx_SetConfig>
      break;
 80034f4:	e01c      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003502:	461a      	mov	r2, r3
 8003504:	f000 fa7e 	bl	8003a04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2140      	movs	r1, #64	; 0x40
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fad7 	bl	8003ac2 <TIM_ITRx_SetConfig>
      break;
 8003514:	e00c      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4619      	mov	r1, r3
 8003520:	4610      	mov	r0, r2
 8003522:	f000 face 	bl	8003ac2 <TIM_ITRx_SetConfig>
      break;
 8003526:	e003      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
      break;
 800352c:	e000      	b.n	8003530 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800352e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003540:	7bfb      	ldrb	r3, [r7, #15]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a46      	ldr	r2, [pc, #280]	; (8003678 <TIM_Base_SetConfig+0x12c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d013      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800356a:	d00f      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a43      	ldr	r2, [pc, #268]	; (800367c <TIM_Base_SetConfig+0x130>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00b      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a42      	ldr	r2, [pc, #264]	; (8003680 <TIM_Base_SetConfig+0x134>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d007      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a41      	ldr	r2, [pc, #260]	; (8003684 <TIM_Base_SetConfig+0x138>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d003      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a40      	ldr	r2, [pc, #256]	; (8003688 <TIM_Base_SetConfig+0x13c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d108      	bne.n	800359e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4313      	orrs	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a35      	ldr	r2, [pc, #212]	; (8003678 <TIM_Base_SetConfig+0x12c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d02b      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ac:	d027      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a32      	ldr	r2, [pc, #200]	; (800367c <TIM_Base_SetConfig+0x130>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d023      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a31      	ldr	r2, [pc, #196]	; (8003680 <TIM_Base_SetConfig+0x134>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d01f      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a30      	ldr	r2, [pc, #192]	; (8003684 <TIM_Base_SetConfig+0x138>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d01b      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a2f      	ldr	r2, [pc, #188]	; (8003688 <TIM_Base_SetConfig+0x13c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d017      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a2e      	ldr	r2, [pc, #184]	; (800368c <TIM_Base_SetConfig+0x140>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d013      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a2d      	ldr	r2, [pc, #180]	; (8003690 <TIM_Base_SetConfig+0x144>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d00f      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a2c      	ldr	r2, [pc, #176]	; (8003694 <TIM_Base_SetConfig+0x148>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00b      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a2b      	ldr	r2, [pc, #172]	; (8003698 <TIM_Base_SetConfig+0x14c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d007      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a2a      	ldr	r2, [pc, #168]	; (800369c <TIM_Base_SetConfig+0x150>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d003      	beq.n	80035fe <TIM_Base_SetConfig+0xb2>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a29      	ldr	r2, [pc, #164]	; (80036a0 <TIM_Base_SetConfig+0x154>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d108      	bne.n	8003610 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	4313      	orrs	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	4313      	orrs	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a10      	ldr	r2, [pc, #64]	; (8003678 <TIM_Base_SetConfig+0x12c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d003      	beq.n	8003644 <TIM_Base_SetConfig+0xf8>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a12      	ldr	r2, [pc, #72]	; (8003688 <TIM_Base_SetConfig+0x13c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d103      	bne.n	800364c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b01      	cmp	r3, #1
 800365c:	d105      	bne.n	800366a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	f023 0201 	bic.w	r2, r3, #1
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	611a      	str	r2, [r3, #16]
  }
}
 800366a:	bf00      	nop
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40010000 	.word	0x40010000
 800367c:	40000400 	.word	0x40000400
 8003680:	40000800 	.word	0x40000800
 8003684:	40000c00 	.word	0x40000c00
 8003688:	40010400 	.word	0x40010400
 800368c:	40014000 	.word	0x40014000
 8003690:	40014400 	.word	0x40014400
 8003694:	40014800 	.word	0x40014800
 8003698:	40001800 	.word	0x40001800
 800369c:	40001c00 	.word	0x40001c00
 80036a0:	40002000 	.word	0x40002000

080036a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	f023 0201 	bic.w	r2, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f023 0303 	bic.w	r3, r3, #3
 80036da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f023 0302 	bic.w	r3, r3, #2
 80036ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a20      	ldr	r2, [pc, #128]	; (800377c <TIM_OC1_SetConfig+0xd8>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d003      	beq.n	8003708 <TIM_OC1_SetConfig+0x64>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a1f      	ldr	r2, [pc, #124]	; (8003780 <TIM_OC1_SetConfig+0xdc>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d10c      	bne.n	8003722 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	f023 0308 	bic.w	r3, r3, #8
 800370e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	4313      	orrs	r3, r2
 8003718:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f023 0304 	bic.w	r3, r3, #4
 8003720:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a15      	ldr	r2, [pc, #84]	; (800377c <TIM_OC1_SetConfig+0xd8>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d003      	beq.n	8003732 <TIM_OC1_SetConfig+0x8e>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a14      	ldr	r2, [pc, #80]	; (8003780 <TIM_OC1_SetConfig+0xdc>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d111      	bne.n	8003756 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	621a      	str	r2, [r3, #32]
}
 8003770:	bf00      	nop
 8003772:	371c      	adds	r7, #28
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	40010000 	.word	0x40010000
 8003780:	40010400 	.word	0x40010400

08003784 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003784:	b480      	push	{r7}
 8003786:	b087      	sub	sp, #28
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	f023 0210 	bic.w	r2, r3, #16
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	021b      	lsls	r3, r3, #8
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f023 0320 	bic.w	r3, r3, #32
 80037ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	697a      	ldr	r2, [r7, #20]
 80037d8:	4313      	orrs	r3, r2
 80037da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a22      	ldr	r2, [pc, #136]	; (8003868 <TIM_OC2_SetConfig+0xe4>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d003      	beq.n	80037ec <TIM_OC2_SetConfig+0x68>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a21      	ldr	r2, [pc, #132]	; (800386c <TIM_OC2_SetConfig+0xe8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d10d      	bne.n	8003808 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003806:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a17      	ldr	r2, [pc, #92]	; (8003868 <TIM_OC2_SetConfig+0xe4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d003      	beq.n	8003818 <TIM_OC2_SetConfig+0x94>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a16      	ldr	r2, [pc, #88]	; (800386c <TIM_OC2_SetConfig+0xe8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d113      	bne.n	8003840 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800381e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003826:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	621a      	str	r2, [r3, #32]
}
 800385a:	bf00      	nop
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40010000 	.word	0x40010000
 800386c:	40010400 	.word	0x40010400

08003870 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003870:	b480      	push	{r7}
 8003872:	b087      	sub	sp, #28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800389e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f023 0303 	bic.w	r3, r3, #3
 80038a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a21      	ldr	r2, [pc, #132]	; (8003950 <TIM_OC3_SetConfig+0xe0>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d003      	beq.n	80038d6 <TIM_OC3_SetConfig+0x66>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a20      	ldr	r2, [pc, #128]	; (8003954 <TIM_OC3_SetConfig+0xe4>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d10d      	bne.n	80038f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a16      	ldr	r2, [pc, #88]	; (8003950 <TIM_OC3_SetConfig+0xe0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d003      	beq.n	8003902 <TIM_OC3_SetConfig+0x92>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a15      	ldr	r2, [pc, #84]	; (8003954 <TIM_OC3_SetConfig+0xe4>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d113      	bne.n	800392a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003908:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003910:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	011b      	lsls	r3, r3, #4
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	621a      	str	r2, [r3, #32]
}
 8003944:	bf00      	nop
 8003946:	371c      	adds	r7, #28
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	40010000 	.word	0x40010000
 8003954:	40010400 	.word	0x40010400

08003958 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003958:	b480      	push	{r7}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800398e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	021b      	lsls	r3, r3, #8
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	4313      	orrs	r3, r2
 800399a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	031b      	lsls	r3, r3, #12
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a12      	ldr	r2, [pc, #72]	; (80039fc <TIM_OC4_SetConfig+0xa4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d003      	beq.n	80039c0 <TIM_OC4_SetConfig+0x68>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a11      	ldr	r2, [pc, #68]	; (8003a00 <TIM_OC4_SetConfig+0xa8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d109      	bne.n	80039d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	019b      	lsls	r3, r3, #6
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	621a      	str	r2, [r3, #32]
}
 80039ee:	bf00      	nop
 80039f0:	371c      	adds	r7, #28
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	40010000 	.word	0x40010000
 8003a00:	40010400 	.word	0x40010400

08003a04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b087      	sub	sp, #28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	f023 0201 	bic.w	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f023 030a 	bic.w	r3, r3, #10
 8003a40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	621a      	str	r2, [r3, #32]
}
 8003a56:	bf00      	nop
 8003a58:	371c      	adds	r7, #28
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr

08003a62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b087      	sub	sp, #28
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	60f8      	str	r0, [r7, #12]
 8003a6a:	60b9      	str	r1, [r7, #8]
 8003a6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	f023 0210 	bic.w	r2, r3, #16
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	031b      	lsls	r3, r3, #12
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a9e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	621a      	str	r2, [r3, #32]
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b085      	sub	sp, #20
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
 8003aca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ad8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	f043 0307 	orr.w	r3, r3, #7
 8003ae4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	609a      	str	r2, [r3, #8]
}
 8003aec:	bf00      	nop
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
 8003b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	021a      	lsls	r2, r3, #8
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	609a      	str	r2, [r3, #8]
}
 8003b2c:	bf00      	nop
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a1a      	ldr	r2, [r3, #32]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a1a      	ldr	r2, [r3, #32]
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f003 031f 	and.w	r3, r3, #31
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	621a      	str	r2, [r3, #32]
}
 8003b76:	bf00      	nop
 8003b78:	371c      	adds	r7, #28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
	...

08003b84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e05a      	b.n	8003c52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a21      	ldr	r2, [pc, #132]	; (8003c60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d022      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003be8:	d01d      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a1d      	ldr	r2, [pc, #116]	; (8003c64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d018      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a1b      	ldr	r2, [pc, #108]	; (8003c68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d013      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a1a      	ldr	r2, [pc, #104]	; (8003c6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00e      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a18      	ldr	r2, [pc, #96]	; (8003c70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d009      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a17      	ldr	r2, [pc, #92]	; (8003c74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d004      	beq.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a15      	ldr	r2, [pc, #84]	; (8003c78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d10c      	bne.n	8003c40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	68ba      	ldr	r2, [r7, #8]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68ba      	ldr	r2, [r7, #8]
 8003c3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	40010000 	.word	0x40010000
 8003c64:	40000400 	.word	0x40000400
 8003c68:	40000800 	.word	0x40000800
 8003c6c:	40000c00 	.word	0x40000c00
 8003c70:	40010400 	.word	0x40010400
 8003c74:	40014000 	.word	0x40014000
 8003c78:	40001800 	.word	0x40001800

08003c7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e042      	b.n	8003d14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d106      	bne.n	8003ca8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fd ffe6 	bl	8001c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2224      	movs	r2, #36	; 0x24
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 fdbd 	bl	8004840 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	691a      	ldr	r2, [r3, #16]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	695a      	ldr	r2, [r3, #20]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ce4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68da      	ldr	r2, [r3, #12]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cf4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b08a      	sub	sp, #40	; 0x28
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d175      	bne.n	8003e28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <HAL_UART_Transmit+0x2c>
 8003d42:	88fb      	ldrh	r3, [r7, #6]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e06e      	b.n	8003e2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2221      	movs	r2, #33	; 0x21
 8003d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d5a:	f7fe f86b 	bl	8001e34 <HAL_GetTick>
 8003d5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	88fa      	ldrh	r2, [r7, #6]
 8003d64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	88fa      	ldrh	r2, [r7, #6]
 8003d6a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d74:	d108      	bne.n	8003d88 <HAL_UART_Transmit+0x6c>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d104      	bne.n	8003d88 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	61bb      	str	r3, [r7, #24]
 8003d86:	e003      	b.n	8003d90 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d90:	e02e      	b.n	8003df0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2180      	movs	r1, #128	; 0x80
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 fb1f 	bl	80043e0 <UART_WaitOnFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d005      	beq.n	8003db4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e03a      	b.n	8003e2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10b      	bne.n	8003dd2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	881b      	ldrh	r3, [r3, #0]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	3302      	adds	r3, #2
 8003dce:	61bb      	str	r3, [r7, #24]
 8003dd0:	e007      	b.n	8003de2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	781a      	ldrb	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	3301      	adds	r3, #1
 8003de0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1cb      	bne.n	8003d92 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	2200      	movs	r2, #0
 8003e02:	2140      	movs	r1, #64	; 0x40
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 faeb 	bl	80043e0 <UART_WaitOnFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e006      	b.n	8003e2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003e24:	2300      	movs	r3, #0
 8003e26:	e000      	b.n	8003e2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e28:	2302      	movs	r3, #2
  }
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3720      	adds	r7, #32
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b084      	sub	sp, #16
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b20      	cmp	r3, #32
 8003e4a:	d112      	bne.n	8003e72 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <HAL_UART_Receive_IT+0x26>
 8003e52:	88fb      	ldrh	r3, [r7, #6]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e00b      	b.n	8003e74 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	461a      	mov	r2, r3
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 fb12 	bl	8004492 <UART_Start_Receive_IT>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	e000      	b.n	8003e74 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e72:	2302      	movs	r3, #2
  }
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b0ba      	sub	sp, #232	; 0xe8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003eba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10f      	bne.n	8003ee2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ec6:	f003 0320 	and.w	r3, r3, #32
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d009      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x66>
 8003ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fbf2 	bl	80046c4 <UART_Receive_IT>
      return;
 8003ee0:	e25b      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ee2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 80de 	beq.w	80040a8 <HAL_UART_IRQHandler+0x22c>
 8003eec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d106      	bne.n	8003f06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003efc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 80d1 	beq.w	80040a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00b      	beq.n	8003f2a <HAL_UART_IRQHandler+0xae>
 8003f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d005      	beq.n	8003f2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	f043 0201 	orr.w	r2, r3, #1
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00b      	beq.n	8003f4e <HAL_UART_IRQHandler+0xd2>
 8003f36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	f043 0202 	orr.w	r2, r3, #2
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00b      	beq.n	8003f72 <HAL_UART_IRQHandler+0xf6>
 8003f5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d005      	beq.n	8003f72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	f043 0204 	orr.w	r2, r3, #4
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d011      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x126>
 8003f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d105      	bne.n	8003f96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	f043 0208 	orr.w	r2, r3, #8
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f000 81f2 	beq.w	8004390 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb0:	f003 0320 	and.w	r3, r3, #32
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_UART_IRQHandler+0x14e>
 8003fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fbc:	f003 0320 	and.w	r3, r3, #32
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d002      	beq.n	8003fca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 fb7d 	bl	80046c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd4:	2b40      	cmp	r3, #64	; 0x40
 8003fd6:	bf0c      	ite	eq
 8003fd8:	2301      	moveq	r3, #1
 8003fda:	2300      	movne	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	f003 0308 	and.w	r3, r3, #8
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d103      	bne.n	8003ff6 <HAL_UART_IRQHandler+0x17a>
 8003fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d04f      	beq.n	8004096 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 fa85 	bl	8004506 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004006:	2b40      	cmp	r3, #64	; 0x40
 8004008:	d141      	bne.n	800408e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	3314      	adds	r3, #20
 8004010:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004018:	e853 3f00 	ldrex	r3, [r3]
 800401c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004020:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004024:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004028:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3314      	adds	r3, #20
 8004032:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004036:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800403a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800403e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004042:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004046:	e841 2300 	strex	r3, r2, [r1]
 800404a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800404e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1d9      	bne.n	800400a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405a:	2b00      	cmp	r3, #0
 800405c:	d013      	beq.n	8004086 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004062:	4a7e      	ldr	r2, [pc, #504]	; (800425c <HAL_UART_IRQHandler+0x3e0>)
 8004064:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800406a:	4618      	mov	r0, r3
 800406c:	f7fe f893 	bl	8002196 <HAL_DMA_Abort_IT>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d016      	beq.n	80040a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004080:	4610      	mov	r0, r2
 8004082:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004084:	e00e      	b.n	80040a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f994 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800408c:	e00a      	b.n	80040a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f990 	bl	80043b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004094:	e006      	b.n	80040a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f98c 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80040a2:	e175      	b.n	8004390 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a4:	bf00      	nop
    return;
 80040a6:	e173      	b.n	8004390 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	f040 814f 	bne.w	8004350 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040b6:	f003 0310 	and.w	r3, r3, #16
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 8148 	beq.w	8004350 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040c4:	f003 0310 	and.w	r3, r3, #16
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 8141 	beq.w	8004350 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ce:	2300      	movs	r3, #0
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ee:	2b40      	cmp	r3, #64	; 0x40
 80040f0:	f040 80b6 	bne.w	8004260 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004100:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8145 	beq.w	8004394 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800410e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004112:	429a      	cmp	r2, r3
 8004114:	f080 813e 	bcs.w	8004394 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800411e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800412a:	f000 8088 	beq.w	800423e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	330c      	adds	r3, #12
 8004134:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800413c:	e853 3f00 	ldrex	r3, [r3]
 8004140:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004144:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004148:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800414c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	330c      	adds	r3, #12
 8004156:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800415a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800415e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004162:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004166:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800416a:	e841 2300 	strex	r3, r2, [r1]
 800416e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004172:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1d9      	bne.n	800412e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	3314      	adds	r3, #20
 8004180:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004182:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004184:	e853 3f00 	ldrex	r3, [r3]
 8004188:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800418a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800418c:	f023 0301 	bic.w	r3, r3, #1
 8004190:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	3314      	adds	r3, #20
 800419a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800419e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80041a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80041aa:	e841 2300 	strex	r3, r2, [r1]
 80041ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80041b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1e1      	bne.n	800417a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3314      	adds	r3, #20
 80041bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c0:	e853 3f00 	ldrex	r3, [r3]
 80041c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	3314      	adds	r3, #20
 80041d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80041da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80041e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041e2:	e841 2300 	strex	r3, r2, [r1]
 80041e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80041e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1e3      	bne.n	80041b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2220      	movs	r2, #32
 80041f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	330c      	adds	r3, #12
 8004202:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004206:	e853 3f00 	ldrex	r3, [r3]
 800420a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800420c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800420e:	f023 0310 	bic.w	r3, r3, #16
 8004212:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	330c      	adds	r3, #12
 800421c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004220:	65ba      	str	r2, [r7, #88]	; 0x58
 8004222:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004224:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004226:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004228:	e841 2300 	strex	r3, r2, [r1]
 800422c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800422e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1e3      	bne.n	80041fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004238:	4618      	mov	r0, r3
 800423a:	f7fd ff3c 	bl	80020b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800424c:	b29b      	uxth	r3, r3
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	b29b      	uxth	r3, r3
 8004252:	4619      	mov	r1, r3
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f8b7 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800425a:	e09b      	b.n	8004394 <HAL_UART_IRQHandler+0x518>
 800425c:	080045cd 	.word	0x080045cd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004268:	b29b      	uxth	r3, r3
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	f000 808e 	beq.w	8004398 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800427c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8089 	beq.w	8004398 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	330c      	adds	r3, #12
 800428c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004290:	e853 3f00 	ldrex	r3, [r3]
 8004294:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004298:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800429c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	330c      	adds	r3, #12
 80042a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042aa:	647a      	str	r2, [r7, #68]	; 0x44
 80042ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042b2:	e841 2300 	strex	r3, r2, [r1]
 80042b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80042b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1e3      	bne.n	8004286 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3314      	adds	r3, #20
 80042c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	e853 3f00 	ldrex	r3, [r3]
 80042cc:	623b      	str	r3, [r7, #32]
   return(result);
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	f023 0301 	bic.w	r3, r3, #1
 80042d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	3314      	adds	r3, #20
 80042de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80042e2:	633a      	str	r2, [r7, #48]	; 0x30
 80042e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ea:	e841 2300 	strex	r3, r2, [r1]
 80042ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80042f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1e3      	bne.n	80042be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2220      	movs	r2, #32
 80042fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	330c      	adds	r3, #12
 800430a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	e853 3f00 	ldrex	r3, [r3]
 8004312:	60fb      	str	r3, [r7, #12]
   return(result);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f023 0310 	bic.w	r3, r3, #16
 800431a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	330c      	adds	r3, #12
 8004324:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004328:	61fa      	str	r2, [r7, #28]
 800432a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432c:	69b9      	ldr	r1, [r7, #24]
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	e841 2300 	strex	r3, r2, [r1]
 8004334:	617b      	str	r3, [r7, #20]
   return(result);
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1e3      	bne.n	8004304 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004342:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004346:	4619      	mov	r1, r3
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 f83d 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800434e:	e023      	b.n	8004398 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004358:	2b00      	cmp	r3, #0
 800435a:	d009      	beq.n	8004370 <HAL_UART_IRQHandler+0x4f4>
 800435c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f943 	bl	80045f4 <UART_Transmit_IT>
    return;
 800436e:	e014      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00e      	beq.n	800439a <HAL_UART_IRQHandler+0x51e>
 800437c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f983 	bl	8004694 <UART_EndTransmit_IT>
    return;
 800438e:	e004      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
    return;
 8004390:	bf00      	nop
 8004392:	e002      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
      return;
 8004394:	bf00      	nop
 8004396:	e000      	b.n	800439a <HAL_UART_IRQHandler+0x51e>
      return;
 8004398:	bf00      	nop
  }
}
 800439a:	37e8      	adds	r7, #232	; 0xe8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	460b      	mov	r3, r1
 80043d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	603b      	str	r3, [r7, #0]
 80043ec:	4613      	mov	r3, r2
 80043ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043f0:	e03b      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043f2:	6a3b      	ldr	r3, [r7, #32]
 80043f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f8:	d037      	beq.n	800446a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043fa:	f7fd fd1b 	bl	8001e34 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	6a3a      	ldr	r2, [r7, #32]
 8004406:	429a      	cmp	r2, r3
 8004408:	d302      	bcc.n	8004410 <UART_WaitOnFlagUntilTimeout+0x30>
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e03a      	b.n	800448a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f003 0304 	and.w	r3, r3, #4
 800441e:	2b00      	cmp	r3, #0
 8004420:	d023      	beq.n	800446a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b80      	cmp	r3, #128	; 0x80
 8004426:	d020      	beq.n	800446a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	2b40      	cmp	r3, #64	; 0x40
 800442c:	d01d      	beq.n	800446a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0308 	and.w	r3, r3, #8
 8004438:	2b08      	cmp	r3, #8
 800443a:	d116      	bne.n	800446a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800443c:	2300      	movs	r3, #0
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	617b      	str	r3, [r7, #20]
 8004450:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f857 	bl	8004506 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2208      	movs	r2, #8
 800445c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e00f      	b.n	800448a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4013      	ands	r3, r2
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	429a      	cmp	r2, r3
 8004478:	bf0c      	ite	eq
 800447a:	2301      	moveq	r3, #1
 800447c:	2300      	movne	r3, #0
 800447e:	b2db      	uxtb	r3, r3
 8004480:	461a      	mov	r2, r3
 8004482:	79fb      	ldrb	r3, [r7, #7]
 8004484:	429a      	cmp	r2, r3
 8004486:	d0b4      	beq.n	80043f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3718      	adds	r7, #24
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004492:	b480      	push	{r7}
 8004494:	b085      	sub	sp, #20
 8004496:	af00      	add	r7, sp, #0
 8004498:	60f8      	str	r0, [r7, #12]
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	4613      	mov	r3, r2
 800449e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	88fa      	ldrh	r2, [r7, #6]
 80044aa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	88fa      	ldrh	r2, [r7, #6]
 80044b0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2222      	movs	r2, #34	; 0x22
 80044bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d007      	beq.n	80044d8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044d6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	695a      	ldr	r2, [r3, #20]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0201 	orr.w	r2, r2, #1
 80044e6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0220 	orr.w	r2, r2, #32
 80044f6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004506:	b480      	push	{r7}
 8004508:	b095      	sub	sp, #84	; 0x54
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	330c      	adds	r3, #12
 8004514:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004518:	e853 3f00 	ldrex	r3, [r3]
 800451c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800451e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004520:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004524:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	330c      	adds	r3, #12
 800452c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800452e:	643a      	str	r2, [r7, #64]	; 0x40
 8004530:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004532:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004534:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004536:	e841 2300 	strex	r3, r2, [r1]
 800453a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800453c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e5      	bne.n	800450e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	3314      	adds	r3, #20
 8004548:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	e853 3f00 	ldrex	r3, [r3]
 8004550:	61fb      	str	r3, [r7, #28]
   return(result);
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	f023 0301 	bic.w	r3, r3, #1
 8004558:	64bb      	str	r3, [r7, #72]	; 0x48
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	3314      	adds	r3, #20
 8004560:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004562:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004564:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004566:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004568:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800456a:	e841 2300 	strex	r3, r2, [r1]
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1e5      	bne.n	8004542 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457a:	2b01      	cmp	r3, #1
 800457c:	d119      	bne.n	80045b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	330c      	adds	r3, #12
 8004584:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	e853 3f00 	ldrex	r3, [r3]
 800458c:	60bb      	str	r3, [r7, #8]
   return(result);
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	f023 0310 	bic.w	r3, r3, #16
 8004594:	647b      	str	r3, [r7, #68]	; 0x44
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	330c      	adds	r3, #12
 800459c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800459e:	61ba      	str	r2, [r7, #24]
 80045a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a2:	6979      	ldr	r1, [r7, #20]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	e841 2300 	strex	r3, r2, [r1]
 80045aa:	613b      	str	r3, [r7, #16]
   return(result);
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1e5      	bne.n	800457e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2220      	movs	r2, #32
 80045b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	631a      	str	r2, [r3, #48]	; 0x30
}
 80045c0:	bf00      	nop
 80045c2:	3754      	adds	r7, #84	; 0x54
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f7ff fee4 	bl	80043b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045ec:	bf00      	nop
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b21      	cmp	r3, #33	; 0x21
 8004606:	d13e      	bne.n	8004686 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004610:	d114      	bne.n	800463c <UART_Transmit_IT+0x48>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d110      	bne.n	800463c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	881b      	ldrh	r3, [r3, #0]
 8004624:	461a      	mov	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800462e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	1c9a      	adds	r2, r3, #2
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	621a      	str	r2, [r3, #32]
 800463a:	e008      	b.n	800464e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	1c59      	adds	r1, r3, #1
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6211      	str	r1, [r2, #32]
 8004646:	781a      	ldrb	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004652:	b29b      	uxth	r3, r3
 8004654:	3b01      	subs	r3, #1
 8004656:	b29b      	uxth	r3, r3
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	4619      	mov	r1, r3
 800465c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10f      	bne.n	8004682 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004670:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004680:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e000      	b.n	8004688 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004686:	2302      	movs	r3, #2
  }
}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046aa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2220      	movs	r2, #32
 80046b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f7ff fe73 	bl	80043a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b08c      	sub	sp, #48	; 0x30
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b22      	cmp	r3, #34	; 0x22
 80046d6:	f040 80ae 	bne.w	8004836 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e2:	d117      	bne.n	8004714 <UART_Receive_IT+0x50>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d113      	bne.n	8004714 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046ec:	2300      	movs	r3, #0
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004702:	b29a      	uxth	r2, r3
 8004704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004706:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470c:	1c9a      	adds	r2, r3, #2
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	629a      	str	r2, [r3, #40]	; 0x28
 8004712:	e026      	b.n	8004762 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004718:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800471a:	2300      	movs	r3, #0
 800471c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004726:	d007      	beq.n	8004738 <UART_Receive_IT+0x74>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10a      	bne.n	8004746 <UART_Receive_IT+0x82>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d106      	bne.n	8004746 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	b2da      	uxtb	r2, r3
 8004740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004742:	701a      	strb	r2, [r3, #0]
 8004744:	e008      	b.n	8004758 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004752:	b2da      	uxtb	r2, r3
 8004754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004756:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29b      	uxth	r3, r3
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	4619      	mov	r1, r3
 8004770:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004772:	2b00      	cmp	r3, #0
 8004774:	d15d      	bne.n	8004832 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 0220 	bic.w	r2, r2, #32
 8004784:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004794:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695a      	ldr	r2, [r3, #20]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0201 	bic.w	r2, r2, #1
 80047a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d135      	bne.n	8004828 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	330c      	adds	r3, #12
 80047c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	e853 3f00 	ldrex	r3, [r3]
 80047d0:	613b      	str	r3, [r7, #16]
   return(result);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f023 0310 	bic.w	r3, r3, #16
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	330c      	adds	r3, #12
 80047e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e2:	623a      	str	r2, [r7, #32]
 80047e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e6:	69f9      	ldr	r1, [r7, #28]
 80047e8:	6a3a      	ldr	r2, [r7, #32]
 80047ea:	e841 2300 	strex	r3, r2, [r1]
 80047ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1e5      	bne.n	80047c2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0310 	and.w	r3, r3, #16
 8004800:	2b10      	cmp	r3, #16
 8004802:	d10a      	bne.n	800481a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004804:	2300      	movs	r3, #0
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60fb      	str	r3, [r7, #12]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	60fb      	str	r3, [r7, #12]
 8004818:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800481e:	4619      	mov	r1, r3
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f7ff fdd1 	bl	80043c8 <HAL_UARTEx_RxEventCallback>
 8004826:	e002      	b.n	800482e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f7fc ff77 	bl	800171c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800482e:	2300      	movs	r3, #0
 8004830:	e002      	b.n	8004838 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	e000      	b.n	8004838 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004836:	2302      	movs	r3, #2
  }
}
 8004838:	4618      	mov	r0, r3
 800483a:	3730      	adds	r7, #48	; 0x30
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004844:	b0c0      	sub	sp, #256	; 0x100
 8004846:	af00      	add	r7, sp, #0
 8004848:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800485c:	68d9      	ldr	r1, [r3, #12]
 800485e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	ea40 0301 	orr.w	r3, r0, r1
 8004868:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800486a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	431a      	orrs	r2, r3
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	431a      	orrs	r2, r3
 8004880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	4313      	orrs	r3, r2
 8004888:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800488c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004898:	f021 010c 	bic.w	r1, r1, #12
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80048a6:	430b      	orrs	r3, r1
 80048a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80048b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ba:	6999      	ldr	r1, [r3, #24]
 80048bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	ea40 0301 	orr.w	r3, r0, r1
 80048c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	4b8f      	ldr	r3, [pc, #572]	; (8004b0c <UART_SetConfig+0x2cc>)
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d005      	beq.n	80048e0 <UART_SetConfig+0xa0>
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	4b8d      	ldr	r3, [pc, #564]	; (8004b10 <UART_SetConfig+0x2d0>)
 80048dc:	429a      	cmp	r2, r3
 80048de:	d104      	bne.n	80048ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048e0:	f7fe fab6 	bl	8002e50 <HAL_RCC_GetPCLK2Freq>
 80048e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80048e8:	e003      	b.n	80048f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048ea:	f7fe fa9d 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
 80048ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048fc:	f040 810c 	bne.w	8004b18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004900:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004904:	2200      	movs	r2, #0
 8004906:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800490a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800490e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004912:	4622      	mov	r2, r4
 8004914:	462b      	mov	r3, r5
 8004916:	1891      	adds	r1, r2, r2
 8004918:	65b9      	str	r1, [r7, #88]	; 0x58
 800491a:	415b      	adcs	r3, r3
 800491c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800491e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004922:	4621      	mov	r1, r4
 8004924:	eb12 0801 	adds.w	r8, r2, r1
 8004928:	4629      	mov	r1, r5
 800492a:	eb43 0901 	adc.w	r9, r3, r1
 800492e:	f04f 0200 	mov.w	r2, #0
 8004932:	f04f 0300 	mov.w	r3, #0
 8004936:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800493a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800493e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004942:	4690      	mov	r8, r2
 8004944:	4699      	mov	r9, r3
 8004946:	4623      	mov	r3, r4
 8004948:	eb18 0303 	adds.w	r3, r8, r3
 800494c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004950:	462b      	mov	r3, r5
 8004952:	eb49 0303 	adc.w	r3, r9, r3
 8004956:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800495a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004966:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800496a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800496e:	460b      	mov	r3, r1
 8004970:	18db      	adds	r3, r3, r3
 8004972:	653b      	str	r3, [r7, #80]	; 0x50
 8004974:	4613      	mov	r3, r2
 8004976:	eb42 0303 	adc.w	r3, r2, r3
 800497a:	657b      	str	r3, [r7, #84]	; 0x54
 800497c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004980:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004984:	f7fb fc74 	bl	8000270 <__aeabi_uldivmod>
 8004988:	4602      	mov	r2, r0
 800498a:	460b      	mov	r3, r1
 800498c:	4b61      	ldr	r3, [pc, #388]	; (8004b14 <UART_SetConfig+0x2d4>)
 800498e:	fba3 2302 	umull	r2, r3, r3, r2
 8004992:	095b      	lsrs	r3, r3, #5
 8004994:	011c      	lsls	r4, r3, #4
 8004996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800499a:	2200      	movs	r2, #0
 800499c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80049a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80049a8:	4642      	mov	r2, r8
 80049aa:	464b      	mov	r3, r9
 80049ac:	1891      	adds	r1, r2, r2
 80049ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80049b0:	415b      	adcs	r3, r3
 80049b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80049b8:	4641      	mov	r1, r8
 80049ba:	eb12 0a01 	adds.w	sl, r2, r1
 80049be:	4649      	mov	r1, r9
 80049c0:	eb43 0b01 	adc.w	fp, r3, r1
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049d8:	4692      	mov	sl, r2
 80049da:	469b      	mov	fp, r3
 80049dc:	4643      	mov	r3, r8
 80049de:	eb1a 0303 	adds.w	r3, sl, r3
 80049e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049e6:	464b      	mov	r3, r9
 80049e8:	eb4b 0303 	adc.w	r3, fp, r3
 80049ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80049f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004a00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004a04:	460b      	mov	r3, r1
 8004a06:	18db      	adds	r3, r3, r3
 8004a08:	643b      	str	r3, [r7, #64]	; 0x40
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	eb42 0303 	adc.w	r3, r2, r3
 8004a10:	647b      	str	r3, [r7, #68]	; 0x44
 8004a12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004a1a:	f7fb fc29 	bl	8000270 <__aeabi_uldivmod>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	460b      	mov	r3, r1
 8004a22:	4611      	mov	r1, r2
 8004a24:	4b3b      	ldr	r3, [pc, #236]	; (8004b14 <UART_SetConfig+0x2d4>)
 8004a26:	fba3 2301 	umull	r2, r3, r3, r1
 8004a2a:	095b      	lsrs	r3, r3, #5
 8004a2c:	2264      	movs	r2, #100	; 0x64
 8004a2e:	fb02 f303 	mul.w	r3, r2, r3
 8004a32:	1acb      	subs	r3, r1, r3
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004a3a:	4b36      	ldr	r3, [pc, #216]	; (8004b14 <UART_SetConfig+0x2d4>)
 8004a3c:	fba3 2302 	umull	r2, r3, r3, r2
 8004a40:	095b      	lsrs	r3, r3, #5
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a48:	441c      	add	r4, r3
 8004a4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004a58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004a5c:	4642      	mov	r2, r8
 8004a5e:	464b      	mov	r3, r9
 8004a60:	1891      	adds	r1, r2, r2
 8004a62:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a64:	415b      	adcs	r3, r3
 8004a66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a6c:	4641      	mov	r1, r8
 8004a6e:	1851      	adds	r1, r2, r1
 8004a70:	6339      	str	r1, [r7, #48]	; 0x30
 8004a72:	4649      	mov	r1, r9
 8004a74:	414b      	adcs	r3, r1
 8004a76:	637b      	str	r3, [r7, #52]	; 0x34
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	f04f 0300 	mov.w	r3, #0
 8004a80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004a84:	4659      	mov	r1, fp
 8004a86:	00cb      	lsls	r3, r1, #3
 8004a88:	4651      	mov	r1, sl
 8004a8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a8e:	4651      	mov	r1, sl
 8004a90:	00ca      	lsls	r2, r1, #3
 8004a92:	4610      	mov	r0, r2
 8004a94:	4619      	mov	r1, r3
 8004a96:	4603      	mov	r3, r0
 8004a98:	4642      	mov	r2, r8
 8004a9a:	189b      	adds	r3, r3, r2
 8004a9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004aa0:	464b      	mov	r3, r9
 8004aa2:	460a      	mov	r2, r1
 8004aa4:	eb42 0303 	adc.w	r3, r2, r3
 8004aa8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004ab8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004abc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	18db      	adds	r3, r3, r3
 8004ac4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	eb42 0303 	adc.w	r3, r2, r3
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ace:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ad2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004ad6:	f7fb fbcb 	bl	8000270 <__aeabi_uldivmod>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4b0d      	ldr	r3, [pc, #52]	; (8004b14 <UART_SetConfig+0x2d4>)
 8004ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	2164      	movs	r1, #100	; 0x64
 8004ae8:	fb01 f303 	mul.w	r3, r1, r3
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	3332      	adds	r3, #50	; 0x32
 8004af2:	4a08      	ldr	r2, [pc, #32]	; (8004b14 <UART_SetConfig+0x2d4>)
 8004af4:	fba2 2303 	umull	r2, r3, r2, r3
 8004af8:	095b      	lsrs	r3, r3, #5
 8004afa:	f003 0207 	and.w	r2, r3, #7
 8004afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4422      	add	r2, r4
 8004b06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b08:	e106      	b.n	8004d18 <UART_SetConfig+0x4d8>
 8004b0a:	bf00      	nop
 8004b0c:	40011000 	.word	0x40011000
 8004b10:	40011400 	.word	0x40011400
 8004b14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b22:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004b26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004b2a:	4642      	mov	r2, r8
 8004b2c:	464b      	mov	r3, r9
 8004b2e:	1891      	adds	r1, r2, r2
 8004b30:	6239      	str	r1, [r7, #32]
 8004b32:	415b      	adcs	r3, r3
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
 8004b36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b3a:	4641      	mov	r1, r8
 8004b3c:	1854      	adds	r4, r2, r1
 8004b3e:	4649      	mov	r1, r9
 8004b40:	eb43 0501 	adc.w	r5, r3, r1
 8004b44:	f04f 0200 	mov.w	r2, #0
 8004b48:	f04f 0300 	mov.w	r3, #0
 8004b4c:	00eb      	lsls	r3, r5, #3
 8004b4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b52:	00e2      	lsls	r2, r4, #3
 8004b54:	4614      	mov	r4, r2
 8004b56:	461d      	mov	r5, r3
 8004b58:	4643      	mov	r3, r8
 8004b5a:	18e3      	adds	r3, r4, r3
 8004b5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b60:	464b      	mov	r3, r9
 8004b62:	eb45 0303 	adc.w	r3, r5, r3
 8004b66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b7a:	f04f 0200 	mov.w	r2, #0
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b86:	4629      	mov	r1, r5
 8004b88:	008b      	lsls	r3, r1, #2
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b90:	4621      	mov	r1, r4
 8004b92:	008a      	lsls	r2, r1, #2
 8004b94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004b98:	f7fb fb6a 	bl	8000270 <__aeabi_uldivmod>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	4b60      	ldr	r3, [pc, #384]	; (8004d24 <UART_SetConfig+0x4e4>)
 8004ba2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ba6:	095b      	lsrs	r3, r3, #5
 8004ba8:	011c      	lsls	r4, r3, #4
 8004baa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004bb4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004bb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004bbc:	4642      	mov	r2, r8
 8004bbe:	464b      	mov	r3, r9
 8004bc0:	1891      	adds	r1, r2, r2
 8004bc2:	61b9      	str	r1, [r7, #24]
 8004bc4:	415b      	adcs	r3, r3
 8004bc6:	61fb      	str	r3, [r7, #28]
 8004bc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bcc:	4641      	mov	r1, r8
 8004bce:	1851      	adds	r1, r2, r1
 8004bd0:	6139      	str	r1, [r7, #16]
 8004bd2:	4649      	mov	r1, r9
 8004bd4:	414b      	adcs	r3, r1
 8004bd6:	617b      	str	r3, [r7, #20]
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004be4:	4659      	mov	r1, fp
 8004be6:	00cb      	lsls	r3, r1, #3
 8004be8:	4651      	mov	r1, sl
 8004bea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bee:	4651      	mov	r1, sl
 8004bf0:	00ca      	lsls	r2, r1, #3
 8004bf2:	4610      	mov	r0, r2
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	4642      	mov	r2, r8
 8004bfa:	189b      	adds	r3, r3, r2
 8004bfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c00:	464b      	mov	r3, r9
 8004c02:	460a      	mov	r2, r1
 8004c04:	eb42 0303 	adc.w	r3, r2, r3
 8004c08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004c24:	4649      	mov	r1, r9
 8004c26:	008b      	lsls	r3, r1, #2
 8004c28:	4641      	mov	r1, r8
 8004c2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c2e:	4641      	mov	r1, r8
 8004c30:	008a      	lsls	r2, r1, #2
 8004c32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004c36:	f7fb fb1b 	bl	8000270 <__aeabi_uldivmod>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	4611      	mov	r1, r2
 8004c40:	4b38      	ldr	r3, [pc, #224]	; (8004d24 <UART_SetConfig+0x4e4>)
 8004c42:	fba3 2301 	umull	r2, r3, r3, r1
 8004c46:	095b      	lsrs	r3, r3, #5
 8004c48:	2264      	movs	r2, #100	; 0x64
 8004c4a:	fb02 f303 	mul.w	r3, r2, r3
 8004c4e:	1acb      	subs	r3, r1, r3
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	3332      	adds	r3, #50	; 0x32
 8004c54:	4a33      	ldr	r2, [pc, #204]	; (8004d24 <UART_SetConfig+0x4e4>)
 8004c56:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5a:	095b      	lsrs	r3, r3, #5
 8004c5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c60:	441c      	add	r4, r3
 8004c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c66:	2200      	movs	r2, #0
 8004c68:	673b      	str	r3, [r7, #112]	; 0x70
 8004c6a:	677a      	str	r2, [r7, #116]	; 0x74
 8004c6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004c70:	4642      	mov	r2, r8
 8004c72:	464b      	mov	r3, r9
 8004c74:	1891      	adds	r1, r2, r2
 8004c76:	60b9      	str	r1, [r7, #8]
 8004c78:	415b      	adcs	r3, r3
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c80:	4641      	mov	r1, r8
 8004c82:	1851      	adds	r1, r2, r1
 8004c84:	6039      	str	r1, [r7, #0]
 8004c86:	4649      	mov	r1, r9
 8004c88:	414b      	adcs	r3, r1
 8004c8a:	607b      	str	r3, [r7, #4]
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c98:	4659      	mov	r1, fp
 8004c9a:	00cb      	lsls	r3, r1, #3
 8004c9c:	4651      	mov	r1, sl
 8004c9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ca2:	4651      	mov	r1, sl
 8004ca4:	00ca      	lsls	r2, r1, #3
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4603      	mov	r3, r0
 8004cac:	4642      	mov	r2, r8
 8004cae:	189b      	adds	r3, r3, r2
 8004cb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cb2:	464b      	mov	r3, r9
 8004cb4:	460a      	mov	r2, r1
 8004cb6:	eb42 0303 	adc.w	r3, r2, r3
 8004cba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	663b      	str	r3, [r7, #96]	; 0x60
 8004cc6:	667a      	str	r2, [r7, #100]	; 0x64
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004cd4:	4649      	mov	r1, r9
 8004cd6:	008b      	lsls	r3, r1, #2
 8004cd8:	4641      	mov	r1, r8
 8004cda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cde:	4641      	mov	r1, r8
 8004ce0:	008a      	lsls	r2, r1, #2
 8004ce2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004ce6:	f7fb fac3 	bl	8000270 <__aeabi_uldivmod>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4b0d      	ldr	r3, [pc, #52]	; (8004d24 <UART_SetConfig+0x4e4>)
 8004cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8004cf4:	095b      	lsrs	r3, r3, #5
 8004cf6:	2164      	movs	r1, #100	; 0x64
 8004cf8:	fb01 f303 	mul.w	r3, r1, r3
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	3332      	adds	r3, #50	; 0x32
 8004d02:	4a08      	ldr	r2, [pc, #32]	; (8004d24 <UART_SetConfig+0x4e4>)
 8004d04:	fba2 2303 	umull	r2, r3, r2, r3
 8004d08:	095b      	lsrs	r3, r3, #5
 8004d0a:	f003 020f 	and.w	r2, r3, #15
 8004d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4422      	add	r2, r4
 8004d16:	609a      	str	r2, [r3, #8]
}
 8004d18:	bf00      	nop
 8004d1a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d24:	51eb851f 	.word	0x51eb851f

08004d28 <LL_GPIO_SetPinMode>:
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b08b      	sub	sp, #44	; 0x2c
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	fa93 f3a3 	rbit	r3, r3
 8004d42:	613b      	str	r3, [r7, #16]
  return result;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8004d4e:	2320      	movs	r3, #32
 8004d50:	e003      	b.n	8004d5a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	fab3 f383 	clz	r3, r3
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	005b      	lsls	r3, r3, #1
 8004d5c:	2103      	movs	r1, #3
 8004d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d62:	43db      	mvns	r3, r3
 8004d64:	401a      	ands	r2, r3
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6a:	6a3b      	ldr	r3, [r7, #32]
 8004d6c:	fa93 f3a3 	rbit	r3, r3
 8004d70:	61fb      	str	r3, [r7, #28]
  return result;
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004d7c:	2320      	movs	r3, #32
 8004d7e:	e003      	b.n	8004d88 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8004d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d82:	fab3 f383 	clz	r3, r3
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d90:	431a      	orrs	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	601a      	str	r2, [r3, #0]
}
 8004d96:	bf00      	nop
 8004d98:	372c      	adds	r7, #44	; 0x2c
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <LL_GPIO_SetPinOutputType>:
{
 8004da2:	b480      	push	{r7}
 8004da4:	b085      	sub	sp, #20
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	685a      	ldr	r2, [r3, #4]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	43db      	mvns	r3, r3
 8004db6:	401a      	ands	r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	fb01 f303 	mul.w	r3, r1, r3
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	605a      	str	r2, [r3, #4]
}
 8004dc6:	bf00      	nop
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <LL_GPIO_SetPinSpeed>:
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b08b      	sub	sp, #44	; 0x2c
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	689a      	ldr	r2, [r3, #8]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	fa93 f3a3 	rbit	r3, r3
 8004dec:	613b      	str	r3, [r7, #16]
  return result;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d101      	bne.n	8004dfc <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8004df8:	2320      	movs	r3, #32
 8004dfa:	e003      	b.n	8004e04 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	fab3 f383 	clz	r3, r3
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	2103      	movs	r1, #3
 8004e08:	fa01 f303 	lsl.w	r3, r1, r3
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	401a      	ands	r2, r3
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	61fb      	str	r3, [r7, #28]
  return result;
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8004e26:	2320      	movs	r3, #32
 8004e28:	e003      	b.n	8004e32 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2c:	fab3 f383 	clz	r3, r3
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	609a      	str	r2, [r3, #8]
}
 8004e40:	bf00      	nop
 8004e42:	372c      	adds	r7, #44	; 0x2c
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <LL_GPIO_SetPinPull>:
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b08b      	sub	sp, #44	; 0x2c
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	fa93 f3a3 	rbit	r3, r3
 8004e66:	613b      	str	r3, [r7, #16]
  return result;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8004e72:	2320      	movs	r3, #32
 8004e74:	e003      	b.n	8004e7e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	fab3 f383 	clz	r3, r3
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	2103      	movs	r1, #3
 8004e82:	fa01 f303 	lsl.w	r3, r1, r3
 8004e86:	43db      	mvns	r3, r3
 8004e88:	401a      	ands	r2, r3
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8e:	6a3b      	ldr	r3, [r7, #32]
 8004e90:	fa93 f3a3 	rbit	r3, r3
 8004e94:	61fb      	str	r3, [r7, #28]
  return result;
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8004ea0:	2320      	movs	r3, #32
 8004ea2:	e003      	b.n	8004eac <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	fab3 f383 	clz	r3, r3
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	60da      	str	r2, [r3, #12]
}
 8004eba:	bf00      	nop
 8004ebc:	372c      	adds	r7, #44	; 0x2c
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <LL_GPIO_SetAFPin_0_7>:
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	b08b      	sub	sp, #44	; 0x2c
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	60f8      	str	r0, [r7, #12]
 8004ece:	60b9      	str	r1, [r7, #8]
 8004ed0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6a1a      	ldr	r2, [r3, #32]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	fa93 f3a3 	rbit	r3, r3
 8004ee0:	613b      	str	r3, [r7, #16]
  return result;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8004eec:	2320      	movs	r3, #32
 8004eee:	e003      	b.n	8004ef8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	fab3 f383 	clz	r3, r3
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	210f      	movs	r1, #15
 8004efc:	fa01 f303 	lsl.w	r3, r1, r3
 8004f00:	43db      	mvns	r3, r3
 8004f02:	401a      	ands	r2, r3
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f08:	6a3b      	ldr	r3, [r7, #32]
 8004f0a:	fa93 f3a3 	rbit	r3, r3
 8004f0e:	61fb      	str	r3, [r7, #28]
  return result;
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8004f1a:	2320      	movs	r3, #32
 8004f1c:	e003      	b.n	8004f26 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	fab3 f383 	clz	r3, r3
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	621a      	str	r2, [r3, #32]
}
 8004f34:	bf00      	nop
 8004f36:	372c      	adds	r7, #44	; 0x2c
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <LL_GPIO_SetAFPin_8_15>:
{
 8004f40:	b480      	push	{r7}
 8004f42:	b08b      	sub	sp, #44	; 0x2c
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	0a1b      	lsrs	r3, r3, #8
 8004f54:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	fa93 f3a3 	rbit	r3, r3
 8004f5c:	613b      	str	r3, [r7, #16]
  return result;
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8004f68:	2320      	movs	r3, #32
 8004f6a:	e003      	b.n	8004f74 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	fab3 f383 	clz	r3, r3
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	210f      	movs	r1, #15
 8004f78:	fa01 f303 	lsl.w	r3, r1, r3
 8004f7c:	43db      	mvns	r3, r3
 8004f7e:	401a      	ands	r2, r3
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	0a1b      	lsrs	r3, r3, #8
 8004f84:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f86:	6a3b      	ldr	r3, [r7, #32]
 8004f88:	fa93 f3a3 	rbit	r3, r3
 8004f8c:	61fb      	str	r3, [r7, #28]
  return result;
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8004f98:	2320      	movs	r3, #32
 8004f9a:	e003      	b.n	8004fa4 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fac:	431a      	orrs	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004fb2:	bf00      	nop
 8004fb4:	372c      	adds	r7, #44	; 0x2c
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b08a      	sub	sp, #40	; 0x28
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	fa93 f3a3 	rbit	r3, r3
 8004fdc:	617b      	str	r3, [r7, #20]
  return result;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <LL_GPIO_Init+0x2e>
    return 32U;
 8004fe8:	2320      	movs	r3, #32
 8004fea:	e003      	b.n	8004ff4 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	fab3 f383 	clz	r3, r3
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004ff6:	e057      	b.n	80050a8 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005000:	fa01 f303 	lsl.w	r3, r1, r3
 8005004:	4013      	ands	r3, r2
 8005006:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d049      	beq.n	80050a2 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d003      	beq.n	800501e <LL_GPIO_Init+0x60>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d10d      	bne.n	800503a <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	461a      	mov	r2, r3
 8005024:	6a39      	ldr	r1, [r7, #32]
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f7ff fed3 	bl	8004dd2 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	461a      	mov	r2, r3
 8005032:	6a39      	ldr	r1, [r7, #32]
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff feb4 	bl	8004da2 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	461a      	mov	r2, r3
 8005040:	6a39      	ldr	r1, [r7, #32]
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7ff ff02 	bl	8004e4c <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	2b02      	cmp	r3, #2
 800504e:	d121      	bne.n	8005094 <LL_GPIO_Init+0xd6>
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	fa93 f3a3 	rbit	r3, r3
 800505a:	60bb      	str	r3, [r7, #8]
  return result;
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <LL_GPIO_Init+0xac>
    return 32U;
 8005066:	2320      	movs	r3, #32
 8005068:	e003      	b.n	8005072 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	fab3 f383 	clz	r3, r3
 8005070:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005072:	2b07      	cmp	r3, #7
 8005074:	d807      	bhi.n	8005086 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	461a      	mov	r2, r3
 800507c:	6a39      	ldr	r1, [r7, #32]
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7ff ff21 	bl	8004ec6 <LL_GPIO_SetAFPin_0_7>
 8005084:	e006      	b.n	8005094 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	461a      	mov	r2, r3
 800508c:	6a39      	ldr	r1, [r7, #32]
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7ff ff56 	bl	8004f40 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	461a      	mov	r2, r3
 800509a:	6a39      	ldr	r1, [r7, #32]
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7ff fe43 	bl	8004d28 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	3301      	adds	r3, #1
 80050a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	fa22 f303 	lsr.w	r3, r2, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1a0      	bne.n	8004ff8 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3728      	adds	r7, #40	; 0x28
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <LL_SPI_IsEnabled>:
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d0:	2b40      	cmp	r3, #64	; 0x40
 80050d2:	d101      	bne.n	80050d8 <LL_SPI_IsEnabled+0x18>
 80050d4:	2301      	movs	r3, #1
 80050d6:	e000      	b.n	80050da <LL_SPI_IsEnabled+0x1a>
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	370c      	adds	r7, #12
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr

080050e6 <LL_SPI_SetCRCPolynomial>:
{
 80050e6:	b480      	push	{r7}
 80050e8:	b083      	sub	sp, #12
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
 80050ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	461a      	mov	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	611a      	str	r2, [r3, #16]
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b084      	sub	sp, #16
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7ff ffd3 	bl	80050c0 <LL_SPI_IsEnabled>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d139      	bne.n	8005194 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005128:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	6811      	ldr	r1, [r2, #0]
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	6852      	ldr	r2, [r2, #4]
 8005134:	4311      	orrs	r1, r2
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	6892      	ldr	r2, [r2, #8]
 800513a:	4311      	orrs	r1, r2
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	68d2      	ldr	r2, [r2, #12]
 8005140:	4311      	orrs	r1, r2
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	6912      	ldr	r2, [r2, #16]
 8005146:	4311      	orrs	r1, r2
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	6952      	ldr	r2, [r2, #20]
 800514c:	4311      	orrs	r1, r2
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	6992      	ldr	r2, [r2, #24]
 8005152:	4311      	orrs	r1, r2
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	69d2      	ldr	r2, [r2, #28]
 8005158:	4311      	orrs	r1, r2
 800515a:	683a      	ldr	r2, [r7, #0]
 800515c:	6a12      	ldr	r2, [r2, #32]
 800515e:	430a      	orrs	r2, r1
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f023 0204 	bic.w	r2, r3, #4
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	0c1b      	lsrs	r3, r3, #16
 8005174:	431a      	orrs	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6a1b      	ldr	r3, [r3, #32]
 800517e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005182:	d105      	bne.n	8005190 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	4619      	mov	r1, r3
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff ffab 	bl	80050e6 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8005190:	2300      	movs	r3, #0
 8005192:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	61da      	str	r2, [r3, #28]
  return status;
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <std>:
 80051ac:	2300      	movs	r3, #0
 80051ae:	b510      	push	{r4, lr}
 80051b0:	4604      	mov	r4, r0
 80051b2:	e9c0 3300 	strd	r3, r3, [r0]
 80051b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051ba:	6083      	str	r3, [r0, #8]
 80051bc:	8181      	strh	r1, [r0, #12]
 80051be:	6643      	str	r3, [r0, #100]	; 0x64
 80051c0:	81c2      	strh	r2, [r0, #14]
 80051c2:	6183      	str	r3, [r0, #24]
 80051c4:	4619      	mov	r1, r3
 80051c6:	2208      	movs	r2, #8
 80051c8:	305c      	adds	r0, #92	; 0x5c
 80051ca:	f000 f9f7 	bl	80055bc <memset>
 80051ce:	4b0d      	ldr	r3, [pc, #52]	; (8005204 <std+0x58>)
 80051d0:	6263      	str	r3, [r4, #36]	; 0x24
 80051d2:	4b0d      	ldr	r3, [pc, #52]	; (8005208 <std+0x5c>)
 80051d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80051d6:	4b0d      	ldr	r3, [pc, #52]	; (800520c <std+0x60>)
 80051d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80051da:	4b0d      	ldr	r3, [pc, #52]	; (8005210 <std+0x64>)
 80051dc:	6323      	str	r3, [r4, #48]	; 0x30
 80051de:	4b0d      	ldr	r3, [pc, #52]	; (8005214 <std+0x68>)
 80051e0:	6224      	str	r4, [r4, #32]
 80051e2:	429c      	cmp	r4, r3
 80051e4:	d006      	beq.n	80051f4 <std+0x48>
 80051e6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80051ea:	4294      	cmp	r4, r2
 80051ec:	d002      	beq.n	80051f4 <std+0x48>
 80051ee:	33d0      	adds	r3, #208	; 0xd0
 80051f0:	429c      	cmp	r4, r3
 80051f2:	d105      	bne.n	8005200 <std+0x54>
 80051f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80051f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051fc:	f000 ba56 	b.w	80056ac <__retarget_lock_init_recursive>
 8005200:	bd10      	pop	{r4, pc}
 8005202:	bf00      	nop
 8005204:	0800540d 	.word	0x0800540d
 8005208:	0800542f 	.word	0x0800542f
 800520c:	08005467 	.word	0x08005467
 8005210:	0800548b 	.word	0x0800548b
 8005214:	200001f8 	.word	0x200001f8

08005218 <stdio_exit_handler>:
 8005218:	4a02      	ldr	r2, [pc, #8]	; (8005224 <stdio_exit_handler+0xc>)
 800521a:	4903      	ldr	r1, [pc, #12]	; (8005228 <stdio_exit_handler+0x10>)
 800521c:	4803      	ldr	r0, [pc, #12]	; (800522c <stdio_exit_handler+0x14>)
 800521e:	f000 b869 	b.w	80052f4 <_fwalk_sglue>
 8005222:	bf00      	nop
 8005224:	20000010 	.word	0x20000010
 8005228:	08005f59 	.word	0x08005f59
 800522c:	2000001c 	.word	0x2000001c

08005230 <cleanup_stdio>:
 8005230:	6841      	ldr	r1, [r0, #4]
 8005232:	4b0c      	ldr	r3, [pc, #48]	; (8005264 <cleanup_stdio+0x34>)
 8005234:	4299      	cmp	r1, r3
 8005236:	b510      	push	{r4, lr}
 8005238:	4604      	mov	r4, r0
 800523a:	d001      	beq.n	8005240 <cleanup_stdio+0x10>
 800523c:	f000 fe8c 	bl	8005f58 <_fflush_r>
 8005240:	68a1      	ldr	r1, [r4, #8]
 8005242:	4b09      	ldr	r3, [pc, #36]	; (8005268 <cleanup_stdio+0x38>)
 8005244:	4299      	cmp	r1, r3
 8005246:	d002      	beq.n	800524e <cleanup_stdio+0x1e>
 8005248:	4620      	mov	r0, r4
 800524a:	f000 fe85 	bl	8005f58 <_fflush_r>
 800524e:	68e1      	ldr	r1, [r4, #12]
 8005250:	4b06      	ldr	r3, [pc, #24]	; (800526c <cleanup_stdio+0x3c>)
 8005252:	4299      	cmp	r1, r3
 8005254:	d004      	beq.n	8005260 <cleanup_stdio+0x30>
 8005256:	4620      	mov	r0, r4
 8005258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800525c:	f000 be7c 	b.w	8005f58 <_fflush_r>
 8005260:	bd10      	pop	{r4, pc}
 8005262:	bf00      	nop
 8005264:	200001f8 	.word	0x200001f8
 8005268:	20000260 	.word	0x20000260
 800526c:	200002c8 	.word	0x200002c8

08005270 <global_stdio_init.part.0>:
 8005270:	b510      	push	{r4, lr}
 8005272:	4b0b      	ldr	r3, [pc, #44]	; (80052a0 <global_stdio_init.part.0+0x30>)
 8005274:	4c0b      	ldr	r4, [pc, #44]	; (80052a4 <global_stdio_init.part.0+0x34>)
 8005276:	4a0c      	ldr	r2, [pc, #48]	; (80052a8 <global_stdio_init.part.0+0x38>)
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	4620      	mov	r0, r4
 800527c:	2200      	movs	r2, #0
 800527e:	2104      	movs	r1, #4
 8005280:	f7ff ff94 	bl	80051ac <std>
 8005284:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005288:	2201      	movs	r2, #1
 800528a:	2109      	movs	r1, #9
 800528c:	f7ff ff8e 	bl	80051ac <std>
 8005290:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005294:	2202      	movs	r2, #2
 8005296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800529a:	2112      	movs	r1, #18
 800529c:	f7ff bf86 	b.w	80051ac <std>
 80052a0:	20000330 	.word	0x20000330
 80052a4:	200001f8 	.word	0x200001f8
 80052a8:	08005219 	.word	0x08005219

080052ac <__sfp_lock_acquire>:
 80052ac:	4801      	ldr	r0, [pc, #4]	; (80052b4 <__sfp_lock_acquire+0x8>)
 80052ae:	f000 b9fe 	b.w	80056ae <__retarget_lock_acquire_recursive>
 80052b2:	bf00      	nop
 80052b4:	20000339 	.word	0x20000339

080052b8 <__sfp_lock_release>:
 80052b8:	4801      	ldr	r0, [pc, #4]	; (80052c0 <__sfp_lock_release+0x8>)
 80052ba:	f000 b9f9 	b.w	80056b0 <__retarget_lock_release_recursive>
 80052be:	bf00      	nop
 80052c0:	20000339 	.word	0x20000339

080052c4 <__sinit>:
 80052c4:	b510      	push	{r4, lr}
 80052c6:	4604      	mov	r4, r0
 80052c8:	f7ff fff0 	bl	80052ac <__sfp_lock_acquire>
 80052cc:	6a23      	ldr	r3, [r4, #32]
 80052ce:	b11b      	cbz	r3, 80052d8 <__sinit+0x14>
 80052d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052d4:	f7ff bff0 	b.w	80052b8 <__sfp_lock_release>
 80052d8:	4b04      	ldr	r3, [pc, #16]	; (80052ec <__sinit+0x28>)
 80052da:	6223      	str	r3, [r4, #32]
 80052dc:	4b04      	ldr	r3, [pc, #16]	; (80052f0 <__sinit+0x2c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1f5      	bne.n	80052d0 <__sinit+0xc>
 80052e4:	f7ff ffc4 	bl	8005270 <global_stdio_init.part.0>
 80052e8:	e7f2      	b.n	80052d0 <__sinit+0xc>
 80052ea:	bf00      	nop
 80052ec:	08005231 	.word	0x08005231
 80052f0:	20000330 	.word	0x20000330

080052f4 <_fwalk_sglue>:
 80052f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052f8:	4607      	mov	r7, r0
 80052fa:	4688      	mov	r8, r1
 80052fc:	4614      	mov	r4, r2
 80052fe:	2600      	movs	r6, #0
 8005300:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005304:	f1b9 0901 	subs.w	r9, r9, #1
 8005308:	d505      	bpl.n	8005316 <_fwalk_sglue+0x22>
 800530a:	6824      	ldr	r4, [r4, #0]
 800530c:	2c00      	cmp	r4, #0
 800530e:	d1f7      	bne.n	8005300 <_fwalk_sglue+0xc>
 8005310:	4630      	mov	r0, r6
 8005312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005316:	89ab      	ldrh	r3, [r5, #12]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d907      	bls.n	800532c <_fwalk_sglue+0x38>
 800531c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005320:	3301      	adds	r3, #1
 8005322:	d003      	beq.n	800532c <_fwalk_sglue+0x38>
 8005324:	4629      	mov	r1, r5
 8005326:	4638      	mov	r0, r7
 8005328:	47c0      	blx	r8
 800532a:	4306      	orrs	r6, r0
 800532c:	3568      	adds	r5, #104	; 0x68
 800532e:	e7e9      	b.n	8005304 <_fwalk_sglue+0x10>

08005330 <iprintf>:
 8005330:	b40f      	push	{r0, r1, r2, r3}
 8005332:	b507      	push	{r0, r1, r2, lr}
 8005334:	4906      	ldr	r1, [pc, #24]	; (8005350 <iprintf+0x20>)
 8005336:	ab04      	add	r3, sp, #16
 8005338:	6808      	ldr	r0, [r1, #0]
 800533a:	f853 2b04 	ldr.w	r2, [r3], #4
 800533e:	6881      	ldr	r1, [r0, #8]
 8005340:	9301      	str	r3, [sp, #4]
 8005342:	f000 fad9 	bl	80058f8 <_vfiprintf_r>
 8005346:	b003      	add	sp, #12
 8005348:	f85d eb04 	ldr.w	lr, [sp], #4
 800534c:	b004      	add	sp, #16
 800534e:	4770      	bx	lr
 8005350:	20000068 	.word	0x20000068

08005354 <_puts_r>:
 8005354:	6a03      	ldr	r3, [r0, #32]
 8005356:	b570      	push	{r4, r5, r6, lr}
 8005358:	6884      	ldr	r4, [r0, #8]
 800535a:	4605      	mov	r5, r0
 800535c:	460e      	mov	r6, r1
 800535e:	b90b      	cbnz	r3, 8005364 <_puts_r+0x10>
 8005360:	f7ff ffb0 	bl	80052c4 <__sinit>
 8005364:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005366:	07db      	lsls	r3, r3, #31
 8005368:	d405      	bmi.n	8005376 <_puts_r+0x22>
 800536a:	89a3      	ldrh	r3, [r4, #12]
 800536c:	0598      	lsls	r0, r3, #22
 800536e:	d402      	bmi.n	8005376 <_puts_r+0x22>
 8005370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005372:	f000 f99c 	bl	80056ae <__retarget_lock_acquire_recursive>
 8005376:	89a3      	ldrh	r3, [r4, #12]
 8005378:	0719      	lsls	r1, r3, #28
 800537a:	d513      	bpl.n	80053a4 <_puts_r+0x50>
 800537c:	6923      	ldr	r3, [r4, #16]
 800537e:	b18b      	cbz	r3, 80053a4 <_puts_r+0x50>
 8005380:	3e01      	subs	r6, #1
 8005382:	68a3      	ldr	r3, [r4, #8]
 8005384:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005388:	3b01      	subs	r3, #1
 800538a:	60a3      	str	r3, [r4, #8]
 800538c:	b9e9      	cbnz	r1, 80053ca <_puts_r+0x76>
 800538e:	2b00      	cmp	r3, #0
 8005390:	da2e      	bge.n	80053f0 <_puts_r+0x9c>
 8005392:	4622      	mov	r2, r4
 8005394:	210a      	movs	r1, #10
 8005396:	4628      	mov	r0, r5
 8005398:	f000 f87b 	bl	8005492 <__swbuf_r>
 800539c:	3001      	adds	r0, #1
 800539e:	d007      	beq.n	80053b0 <_puts_r+0x5c>
 80053a0:	250a      	movs	r5, #10
 80053a2:	e007      	b.n	80053b4 <_puts_r+0x60>
 80053a4:	4621      	mov	r1, r4
 80053a6:	4628      	mov	r0, r5
 80053a8:	f000 f8b0 	bl	800550c <__swsetup_r>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d0e7      	beq.n	8005380 <_puts_r+0x2c>
 80053b0:	f04f 35ff 	mov.w	r5, #4294967295
 80053b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053b6:	07da      	lsls	r2, r3, #31
 80053b8:	d405      	bmi.n	80053c6 <_puts_r+0x72>
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	059b      	lsls	r3, r3, #22
 80053be:	d402      	bmi.n	80053c6 <_puts_r+0x72>
 80053c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053c2:	f000 f975 	bl	80056b0 <__retarget_lock_release_recursive>
 80053c6:	4628      	mov	r0, r5
 80053c8:	bd70      	pop	{r4, r5, r6, pc}
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	da04      	bge.n	80053d8 <_puts_r+0x84>
 80053ce:	69a2      	ldr	r2, [r4, #24]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	dc06      	bgt.n	80053e2 <_puts_r+0x8e>
 80053d4:	290a      	cmp	r1, #10
 80053d6:	d004      	beq.n	80053e2 <_puts_r+0x8e>
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	6022      	str	r2, [r4, #0]
 80053de:	7019      	strb	r1, [r3, #0]
 80053e0:	e7cf      	b.n	8005382 <_puts_r+0x2e>
 80053e2:	4622      	mov	r2, r4
 80053e4:	4628      	mov	r0, r5
 80053e6:	f000 f854 	bl	8005492 <__swbuf_r>
 80053ea:	3001      	adds	r0, #1
 80053ec:	d1c9      	bne.n	8005382 <_puts_r+0x2e>
 80053ee:	e7df      	b.n	80053b0 <_puts_r+0x5c>
 80053f0:	6823      	ldr	r3, [r4, #0]
 80053f2:	250a      	movs	r5, #10
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	6022      	str	r2, [r4, #0]
 80053f8:	701d      	strb	r5, [r3, #0]
 80053fa:	e7db      	b.n	80053b4 <_puts_r+0x60>

080053fc <puts>:
 80053fc:	4b02      	ldr	r3, [pc, #8]	; (8005408 <puts+0xc>)
 80053fe:	4601      	mov	r1, r0
 8005400:	6818      	ldr	r0, [r3, #0]
 8005402:	f7ff bfa7 	b.w	8005354 <_puts_r>
 8005406:	bf00      	nop
 8005408:	20000068 	.word	0x20000068

0800540c <__sread>:
 800540c:	b510      	push	{r4, lr}
 800540e:	460c      	mov	r4, r1
 8005410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005414:	f000 f8fc 	bl	8005610 <_read_r>
 8005418:	2800      	cmp	r0, #0
 800541a:	bfab      	itete	ge
 800541c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800541e:	89a3      	ldrhlt	r3, [r4, #12]
 8005420:	181b      	addge	r3, r3, r0
 8005422:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005426:	bfac      	ite	ge
 8005428:	6563      	strge	r3, [r4, #84]	; 0x54
 800542a:	81a3      	strhlt	r3, [r4, #12]
 800542c:	bd10      	pop	{r4, pc}

0800542e <__swrite>:
 800542e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005432:	461f      	mov	r7, r3
 8005434:	898b      	ldrh	r3, [r1, #12]
 8005436:	05db      	lsls	r3, r3, #23
 8005438:	4605      	mov	r5, r0
 800543a:	460c      	mov	r4, r1
 800543c:	4616      	mov	r6, r2
 800543e:	d505      	bpl.n	800544c <__swrite+0x1e>
 8005440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005444:	2302      	movs	r3, #2
 8005446:	2200      	movs	r2, #0
 8005448:	f000 f8d0 	bl	80055ec <_lseek_r>
 800544c:	89a3      	ldrh	r3, [r4, #12]
 800544e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005452:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005456:	81a3      	strh	r3, [r4, #12]
 8005458:	4632      	mov	r2, r6
 800545a:	463b      	mov	r3, r7
 800545c:	4628      	mov	r0, r5
 800545e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005462:	f000 b8e7 	b.w	8005634 <_write_r>

08005466 <__sseek>:
 8005466:	b510      	push	{r4, lr}
 8005468:	460c      	mov	r4, r1
 800546a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800546e:	f000 f8bd 	bl	80055ec <_lseek_r>
 8005472:	1c43      	adds	r3, r0, #1
 8005474:	89a3      	ldrh	r3, [r4, #12]
 8005476:	bf15      	itete	ne
 8005478:	6560      	strne	r0, [r4, #84]	; 0x54
 800547a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800547e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005482:	81a3      	strheq	r3, [r4, #12]
 8005484:	bf18      	it	ne
 8005486:	81a3      	strhne	r3, [r4, #12]
 8005488:	bd10      	pop	{r4, pc}

0800548a <__sclose>:
 800548a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800548e:	f000 b89d 	b.w	80055cc <_close_r>

08005492 <__swbuf_r>:
 8005492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005494:	460e      	mov	r6, r1
 8005496:	4614      	mov	r4, r2
 8005498:	4605      	mov	r5, r0
 800549a:	b118      	cbz	r0, 80054a4 <__swbuf_r+0x12>
 800549c:	6a03      	ldr	r3, [r0, #32]
 800549e:	b90b      	cbnz	r3, 80054a4 <__swbuf_r+0x12>
 80054a0:	f7ff ff10 	bl	80052c4 <__sinit>
 80054a4:	69a3      	ldr	r3, [r4, #24]
 80054a6:	60a3      	str	r3, [r4, #8]
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	071a      	lsls	r2, r3, #28
 80054ac:	d525      	bpl.n	80054fa <__swbuf_r+0x68>
 80054ae:	6923      	ldr	r3, [r4, #16]
 80054b0:	b31b      	cbz	r3, 80054fa <__swbuf_r+0x68>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	6922      	ldr	r2, [r4, #16]
 80054b6:	1a98      	subs	r0, r3, r2
 80054b8:	6963      	ldr	r3, [r4, #20]
 80054ba:	b2f6      	uxtb	r6, r6
 80054bc:	4283      	cmp	r3, r0
 80054be:	4637      	mov	r7, r6
 80054c0:	dc04      	bgt.n	80054cc <__swbuf_r+0x3a>
 80054c2:	4621      	mov	r1, r4
 80054c4:	4628      	mov	r0, r5
 80054c6:	f000 fd47 	bl	8005f58 <_fflush_r>
 80054ca:	b9e0      	cbnz	r0, 8005506 <__swbuf_r+0x74>
 80054cc:	68a3      	ldr	r3, [r4, #8]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	60a3      	str	r3, [r4, #8]
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	1c5a      	adds	r2, r3, #1
 80054d6:	6022      	str	r2, [r4, #0]
 80054d8:	701e      	strb	r6, [r3, #0]
 80054da:	6962      	ldr	r2, [r4, #20]
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	429a      	cmp	r2, r3
 80054e0:	d004      	beq.n	80054ec <__swbuf_r+0x5a>
 80054e2:	89a3      	ldrh	r3, [r4, #12]
 80054e4:	07db      	lsls	r3, r3, #31
 80054e6:	d506      	bpl.n	80054f6 <__swbuf_r+0x64>
 80054e8:	2e0a      	cmp	r6, #10
 80054ea:	d104      	bne.n	80054f6 <__swbuf_r+0x64>
 80054ec:	4621      	mov	r1, r4
 80054ee:	4628      	mov	r0, r5
 80054f0:	f000 fd32 	bl	8005f58 <_fflush_r>
 80054f4:	b938      	cbnz	r0, 8005506 <__swbuf_r+0x74>
 80054f6:	4638      	mov	r0, r7
 80054f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054fa:	4621      	mov	r1, r4
 80054fc:	4628      	mov	r0, r5
 80054fe:	f000 f805 	bl	800550c <__swsetup_r>
 8005502:	2800      	cmp	r0, #0
 8005504:	d0d5      	beq.n	80054b2 <__swbuf_r+0x20>
 8005506:	f04f 37ff 	mov.w	r7, #4294967295
 800550a:	e7f4      	b.n	80054f6 <__swbuf_r+0x64>

0800550c <__swsetup_r>:
 800550c:	b538      	push	{r3, r4, r5, lr}
 800550e:	4b2a      	ldr	r3, [pc, #168]	; (80055b8 <__swsetup_r+0xac>)
 8005510:	4605      	mov	r5, r0
 8005512:	6818      	ldr	r0, [r3, #0]
 8005514:	460c      	mov	r4, r1
 8005516:	b118      	cbz	r0, 8005520 <__swsetup_r+0x14>
 8005518:	6a03      	ldr	r3, [r0, #32]
 800551a:	b90b      	cbnz	r3, 8005520 <__swsetup_r+0x14>
 800551c:	f7ff fed2 	bl	80052c4 <__sinit>
 8005520:	89a3      	ldrh	r3, [r4, #12]
 8005522:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005526:	0718      	lsls	r0, r3, #28
 8005528:	d422      	bmi.n	8005570 <__swsetup_r+0x64>
 800552a:	06d9      	lsls	r1, r3, #27
 800552c:	d407      	bmi.n	800553e <__swsetup_r+0x32>
 800552e:	2309      	movs	r3, #9
 8005530:	602b      	str	r3, [r5, #0]
 8005532:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005536:	81a3      	strh	r3, [r4, #12]
 8005538:	f04f 30ff 	mov.w	r0, #4294967295
 800553c:	e034      	b.n	80055a8 <__swsetup_r+0x9c>
 800553e:	0758      	lsls	r0, r3, #29
 8005540:	d512      	bpl.n	8005568 <__swsetup_r+0x5c>
 8005542:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005544:	b141      	cbz	r1, 8005558 <__swsetup_r+0x4c>
 8005546:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800554a:	4299      	cmp	r1, r3
 800554c:	d002      	beq.n	8005554 <__swsetup_r+0x48>
 800554e:	4628      	mov	r0, r5
 8005550:	f000 f8b0 	bl	80056b4 <_free_r>
 8005554:	2300      	movs	r3, #0
 8005556:	6363      	str	r3, [r4, #52]	; 0x34
 8005558:	89a3      	ldrh	r3, [r4, #12]
 800555a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800555e:	81a3      	strh	r3, [r4, #12]
 8005560:	2300      	movs	r3, #0
 8005562:	6063      	str	r3, [r4, #4]
 8005564:	6923      	ldr	r3, [r4, #16]
 8005566:	6023      	str	r3, [r4, #0]
 8005568:	89a3      	ldrh	r3, [r4, #12]
 800556a:	f043 0308 	orr.w	r3, r3, #8
 800556e:	81a3      	strh	r3, [r4, #12]
 8005570:	6923      	ldr	r3, [r4, #16]
 8005572:	b94b      	cbnz	r3, 8005588 <__swsetup_r+0x7c>
 8005574:	89a3      	ldrh	r3, [r4, #12]
 8005576:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800557a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800557e:	d003      	beq.n	8005588 <__swsetup_r+0x7c>
 8005580:	4621      	mov	r1, r4
 8005582:	4628      	mov	r0, r5
 8005584:	f000 fd36 	bl	8005ff4 <__smakebuf_r>
 8005588:	89a0      	ldrh	r0, [r4, #12]
 800558a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800558e:	f010 0301 	ands.w	r3, r0, #1
 8005592:	d00a      	beq.n	80055aa <__swsetup_r+0x9e>
 8005594:	2300      	movs	r3, #0
 8005596:	60a3      	str	r3, [r4, #8]
 8005598:	6963      	ldr	r3, [r4, #20]
 800559a:	425b      	negs	r3, r3
 800559c:	61a3      	str	r3, [r4, #24]
 800559e:	6923      	ldr	r3, [r4, #16]
 80055a0:	b943      	cbnz	r3, 80055b4 <__swsetup_r+0xa8>
 80055a2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80055a6:	d1c4      	bne.n	8005532 <__swsetup_r+0x26>
 80055a8:	bd38      	pop	{r3, r4, r5, pc}
 80055aa:	0781      	lsls	r1, r0, #30
 80055ac:	bf58      	it	pl
 80055ae:	6963      	ldrpl	r3, [r4, #20]
 80055b0:	60a3      	str	r3, [r4, #8]
 80055b2:	e7f4      	b.n	800559e <__swsetup_r+0x92>
 80055b4:	2000      	movs	r0, #0
 80055b6:	e7f7      	b.n	80055a8 <__swsetup_r+0x9c>
 80055b8:	20000068 	.word	0x20000068

080055bc <memset>:
 80055bc:	4402      	add	r2, r0
 80055be:	4603      	mov	r3, r0
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d100      	bne.n	80055c6 <memset+0xa>
 80055c4:	4770      	bx	lr
 80055c6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ca:	e7f9      	b.n	80055c0 <memset+0x4>

080055cc <_close_r>:
 80055cc:	b538      	push	{r3, r4, r5, lr}
 80055ce:	4d06      	ldr	r5, [pc, #24]	; (80055e8 <_close_r+0x1c>)
 80055d0:	2300      	movs	r3, #0
 80055d2:	4604      	mov	r4, r0
 80055d4:	4608      	mov	r0, r1
 80055d6:	602b      	str	r3, [r5, #0]
 80055d8:	f7fc f9d3 	bl	8001982 <_close>
 80055dc:	1c43      	adds	r3, r0, #1
 80055de:	d102      	bne.n	80055e6 <_close_r+0x1a>
 80055e0:	682b      	ldr	r3, [r5, #0]
 80055e2:	b103      	cbz	r3, 80055e6 <_close_r+0x1a>
 80055e4:	6023      	str	r3, [r4, #0]
 80055e6:	bd38      	pop	{r3, r4, r5, pc}
 80055e8:	20000334 	.word	0x20000334

080055ec <_lseek_r>:
 80055ec:	b538      	push	{r3, r4, r5, lr}
 80055ee:	4d07      	ldr	r5, [pc, #28]	; (800560c <_lseek_r+0x20>)
 80055f0:	4604      	mov	r4, r0
 80055f2:	4608      	mov	r0, r1
 80055f4:	4611      	mov	r1, r2
 80055f6:	2200      	movs	r2, #0
 80055f8:	602a      	str	r2, [r5, #0]
 80055fa:	461a      	mov	r2, r3
 80055fc:	f7fc f9e8 	bl	80019d0 <_lseek>
 8005600:	1c43      	adds	r3, r0, #1
 8005602:	d102      	bne.n	800560a <_lseek_r+0x1e>
 8005604:	682b      	ldr	r3, [r5, #0]
 8005606:	b103      	cbz	r3, 800560a <_lseek_r+0x1e>
 8005608:	6023      	str	r3, [r4, #0]
 800560a:	bd38      	pop	{r3, r4, r5, pc}
 800560c:	20000334 	.word	0x20000334

08005610 <_read_r>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	4d07      	ldr	r5, [pc, #28]	; (8005630 <_read_r+0x20>)
 8005614:	4604      	mov	r4, r0
 8005616:	4608      	mov	r0, r1
 8005618:	4611      	mov	r1, r2
 800561a:	2200      	movs	r2, #0
 800561c:	602a      	str	r2, [r5, #0]
 800561e:	461a      	mov	r2, r3
 8005620:	f7fc f992 	bl	8001948 <_read>
 8005624:	1c43      	adds	r3, r0, #1
 8005626:	d102      	bne.n	800562e <_read_r+0x1e>
 8005628:	682b      	ldr	r3, [r5, #0]
 800562a:	b103      	cbz	r3, 800562e <_read_r+0x1e>
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	bd38      	pop	{r3, r4, r5, pc}
 8005630:	20000334 	.word	0x20000334

08005634 <_write_r>:
 8005634:	b538      	push	{r3, r4, r5, lr}
 8005636:	4d07      	ldr	r5, [pc, #28]	; (8005654 <_write_r+0x20>)
 8005638:	4604      	mov	r4, r0
 800563a:	4608      	mov	r0, r1
 800563c:	4611      	mov	r1, r2
 800563e:	2200      	movs	r2, #0
 8005640:	602a      	str	r2, [r5, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	f7fb ff52 	bl	80014ec <_write>
 8005648:	1c43      	adds	r3, r0, #1
 800564a:	d102      	bne.n	8005652 <_write_r+0x1e>
 800564c:	682b      	ldr	r3, [r5, #0]
 800564e:	b103      	cbz	r3, 8005652 <_write_r+0x1e>
 8005650:	6023      	str	r3, [r4, #0]
 8005652:	bd38      	pop	{r3, r4, r5, pc}
 8005654:	20000334 	.word	0x20000334

08005658 <__errno>:
 8005658:	4b01      	ldr	r3, [pc, #4]	; (8005660 <__errno+0x8>)
 800565a:	6818      	ldr	r0, [r3, #0]
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	20000068 	.word	0x20000068

08005664 <__libc_init_array>:
 8005664:	b570      	push	{r4, r5, r6, lr}
 8005666:	4d0d      	ldr	r5, [pc, #52]	; (800569c <__libc_init_array+0x38>)
 8005668:	4c0d      	ldr	r4, [pc, #52]	; (80056a0 <__libc_init_array+0x3c>)
 800566a:	1b64      	subs	r4, r4, r5
 800566c:	10a4      	asrs	r4, r4, #2
 800566e:	2600      	movs	r6, #0
 8005670:	42a6      	cmp	r6, r4
 8005672:	d109      	bne.n	8005688 <__libc_init_array+0x24>
 8005674:	4d0b      	ldr	r5, [pc, #44]	; (80056a4 <__libc_init_array+0x40>)
 8005676:	4c0c      	ldr	r4, [pc, #48]	; (80056a8 <__libc_init_array+0x44>)
 8005678:	f001 fb7a 	bl	8006d70 <_init>
 800567c:	1b64      	subs	r4, r4, r5
 800567e:	10a4      	asrs	r4, r4, #2
 8005680:	2600      	movs	r6, #0
 8005682:	42a6      	cmp	r6, r4
 8005684:	d105      	bne.n	8005692 <__libc_init_array+0x2e>
 8005686:	bd70      	pop	{r4, r5, r6, pc}
 8005688:	f855 3b04 	ldr.w	r3, [r5], #4
 800568c:	4798      	blx	r3
 800568e:	3601      	adds	r6, #1
 8005690:	e7ee      	b.n	8005670 <__libc_init_array+0xc>
 8005692:	f855 3b04 	ldr.w	r3, [r5], #4
 8005696:	4798      	blx	r3
 8005698:	3601      	adds	r6, #1
 800569a:	e7f2      	b.n	8005682 <__libc_init_array+0x1e>
 800569c:	08006ee4 	.word	0x08006ee4
 80056a0:	08006ee4 	.word	0x08006ee4
 80056a4:	08006ee4 	.word	0x08006ee4
 80056a8:	08006ee8 	.word	0x08006ee8

080056ac <__retarget_lock_init_recursive>:
 80056ac:	4770      	bx	lr

080056ae <__retarget_lock_acquire_recursive>:
 80056ae:	4770      	bx	lr

080056b0 <__retarget_lock_release_recursive>:
 80056b0:	4770      	bx	lr
	...

080056b4 <_free_r>:
 80056b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056b6:	2900      	cmp	r1, #0
 80056b8:	d044      	beq.n	8005744 <_free_r+0x90>
 80056ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056be:	9001      	str	r0, [sp, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f1a1 0404 	sub.w	r4, r1, #4
 80056c6:	bfb8      	it	lt
 80056c8:	18e4      	addlt	r4, r4, r3
 80056ca:	f000 f8df 	bl	800588c <__malloc_lock>
 80056ce:	4a1e      	ldr	r2, [pc, #120]	; (8005748 <_free_r+0x94>)
 80056d0:	9801      	ldr	r0, [sp, #4]
 80056d2:	6813      	ldr	r3, [r2, #0]
 80056d4:	b933      	cbnz	r3, 80056e4 <_free_r+0x30>
 80056d6:	6063      	str	r3, [r4, #4]
 80056d8:	6014      	str	r4, [r2, #0]
 80056da:	b003      	add	sp, #12
 80056dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056e0:	f000 b8da 	b.w	8005898 <__malloc_unlock>
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	d908      	bls.n	80056fa <_free_r+0x46>
 80056e8:	6825      	ldr	r5, [r4, #0]
 80056ea:	1961      	adds	r1, r4, r5
 80056ec:	428b      	cmp	r3, r1
 80056ee:	bf01      	itttt	eq
 80056f0:	6819      	ldreq	r1, [r3, #0]
 80056f2:	685b      	ldreq	r3, [r3, #4]
 80056f4:	1949      	addeq	r1, r1, r5
 80056f6:	6021      	streq	r1, [r4, #0]
 80056f8:	e7ed      	b.n	80056d6 <_free_r+0x22>
 80056fa:	461a      	mov	r2, r3
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	b10b      	cbz	r3, 8005704 <_free_r+0x50>
 8005700:	42a3      	cmp	r3, r4
 8005702:	d9fa      	bls.n	80056fa <_free_r+0x46>
 8005704:	6811      	ldr	r1, [r2, #0]
 8005706:	1855      	adds	r5, r2, r1
 8005708:	42a5      	cmp	r5, r4
 800570a:	d10b      	bne.n	8005724 <_free_r+0x70>
 800570c:	6824      	ldr	r4, [r4, #0]
 800570e:	4421      	add	r1, r4
 8005710:	1854      	adds	r4, r2, r1
 8005712:	42a3      	cmp	r3, r4
 8005714:	6011      	str	r1, [r2, #0]
 8005716:	d1e0      	bne.n	80056da <_free_r+0x26>
 8005718:	681c      	ldr	r4, [r3, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	6053      	str	r3, [r2, #4]
 800571e:	440c      	add	r4, r1
 8005720:	6014      	str	r4, [r2, #0]
 8005722:	e7da      	b.n	80056da <_free_r+0x26>
 8005724:	d902      	bls.n	800572c <_free_r+0x78>
 8005726:	230c      	movs	r3, #12
 8005728:	6003      	str	r3, [r0, #0]
 800572a:	e7d6      	b.n	80056da <_free_r+0x26>
 800572c:	6825      	ldr	r5, [r4, #0]
 800572e:	1961      	adds	r1, r4, r5
 8005730:	428b      	cmp	r3, r1
 8005732:	bf04      	itt	eq
 8005734:	6819      	ldreq	r1, [r3, #0]
 8005736:	685b      	ldreq	r3, [r3, #4]
 8005738:	6063      	str	r3, [r4, #4]
 800573a:	bf04      	itt	eq
 800573c:	1949      	addeq	r1, r1, r5
 800573e:	6021      	streq	r1, [r4, #0]
 8005740:	6054      	str	r4, [r2, #4]
 8005742:	e7ca      	b.n	80056da <_free_r+0x26>
 8005744:	b003      	add	sp, #12
 8005746:	bd30      	pop	{r4, r5, pc}
 8005748:	2000033c 	.word	0x2000033c

0800574c <sbrk_aligned>:
 800574c:	b570      	push	{r4, r5, r6, lr}
 800574e:	4e0e      	ldr	r6, [pc, #56]	; (8005788 <sbrk_aligned+0x3c>)
 8005750:	460c      	mov	r4, r1
 8005752:	6831      	ldr	r1, [r6, #0]
 8005754:	4605      	mov	r5, r0
 8005756:	b911      	cbnz	r1, 800575e <sbrk_aligned+0x12>
 8005758:	f000 fcaa 	bl	80060b0 <_sbrk_r>
 800575c:	6030      	str	r0, [r6, #0]
 800575e:	4621      	mov	r1, r4
 8005760:	4628      	mov	r0, r5
 8005762:	f000 fca5 	bl	80060b0 <_sbrk_r>
 8005766:	1c43      	adds	r3, r0, #1
 8005768:	d00a      	beq.n	8005780 <sbrk_aligned+0x34>
 800576a:	1cc4      	adds	r4, r0, #3
 800576c:	f024 0403 	bic.w	r4, r4, #3
 8005770:	42a0      	cmp	r0, r4
 8005772:	d007      	beq.n	8005784 <sbrk_aligned+0x38>
 8005774:	1a21      	subs	r1, r4, r0
 8005776:	4628      	mov	r0, r5
 8005778:	f000 fc9a 	bl	80060b0 <_sbrk_r>
 800577c:	3001      	adds	r0, #1
 800577e:	d101      	bne.n	8005784 <sbrk_aligned+0x38>
 8005780:	f04f 34ff 	mov.w	r4, #4294967295
 8005784:	4620      	mov	r0, r4
 8005786:	bd70      	pop	{r4, r5, r6, pc}
 8005788:	20000340 	.word	0x20000340

0800578c <_malloc_r>:
 800578c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005790:	1ccd      	adds	r5, r1, #3
 8005792:	f025 0503 	bic.w	r5, r5, #3
 8005796:	3508      	adds	r5, #8
 8005798:	2d0c      	cmp	r5, #12
 800579a:	bf38      	it	cc
 800579c:	250c      	movcc	r5, #12
 800579e:	2d00      	cmp	r5, #0
 80057a0:	4607      	mov	r7, r0
 80057a2:	db01      	blt.n	80057a8 <_malloc_r+0x1c>
 80057a4:	42a9      	cmp	r1, r5
 80057a6:	d905      	bls.n	80057b4 <_malloc_r+0x28>
 80057a8:	230c      	movs	r3, #12
 80057aa:	603b      	str	r3, [r7, #0]
 80057ac:	2600      	movs	r6, #0
 80057ae:	4630      	mov	r0, r6
 80057b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005888 <_malloc_r+0xfc>
 80057b8:	f000 f868 	bl	800588c <__malloc_lock>
 80057bc:	f8d8 3000 	ldr.w	r3, [r8]
 80057c0:	461c      	mov	r4, r3
 80057c2:	bb5c      	cbnz	r4, 800581c <_malloc_r+0x90>
 80057c4:	4629      	mov	r1, r5
 80057c6:	4638      	mov	r0, r7
 80057c8:	f7ff ffc0 	bl	800574c <sbrk_aligned>
 80057cc:	1c43      	adds	r3, r0, #1
 80057ce:	4604      	mov	r4, r0
 80057d0:	d155      	bne.n	800587e <_malloc_r+0xf2>
 80057d2:	f8d8 4000 	ldr.w	r4, [r8]
 80057d6:	4626      	mov	r6, r4
 80057d8:	2e00      	cmp	r6, #0
 80057da:	d145      	bne.n	8005868 <_malloc_r+0xdc>
 80057dc:	2c00      	cmp	r4, #0
 80057de:	d048      	beq.n	8005872 <_malloc_r+0xe6>
 80057e0:	6823      	ldr	r3, [r4, #0]
 80057e2:	4631      	mov	r1, r6
 80057e4:	4638      	mov	r0, r7
 80057e6:	eb04 0903 	add.w	r9, r4, r3
 80057ea:	f000 fc61 	bl	80060b0 <_sbrk_r>
 80057ee:	4581      	cmp	r9, r0
 80057f0:	d13f      	bne.n	8005872 <_malloc_r+0xe6>
 80057f2:	6821      	ldr	r1, [r4, #0]
 80057f4:	1a6d      	subs	r5, r5, r1
 80057f6:	4629      	mov	r1, r5
 80057f8:	4638      	mov	r0, r7
 80057fa:	f7ff ffa7 	bl	800574c <sbrk_aligned>
 80057fe:	3001      	adds	r0, #1
 8005800:	d037      	beq.n	8005872 <_malloc_r+0xe6>
 8005802:	6823      	ldr	r3, [r4, #0]
 8005804:	442b      	add	r3, r5
 8005806:	6023      	str	r3, [r4, #0]
 8005808:	f8d8 3000 	ldr.w	r3, [r8]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d038      	beq.n	8005882 <_malloc_r+0xf6>
 8005810:	685a      	ldr	r2, [r3, #4]
 8005812:	42a2      	cmp	r2, r4
 8005814:	d12b      	bne.n	800586e <_malloc_r+0xe2>
 8005816:	2200      	movs	r2, #0
 8005818:	605a      	str	r2, [r3, #4]
 800581a:	e00f      	b.n	800583c <_malloc_r+0xb0>
 800581c:	6822      	ldr	r2, [r4, #0]
 800581e:	1b52      	subs	r2, r2, r5
 8005820:	d41f      	bmi.n	8005862 <_malloc_r+0xd6>
 8005822:	2a0b      	cmp	r2, #11
 8005824:	d917      	bls.n	8005856 <_malloc_r+0xca>
 8005826:	1961      	adds	r1, r4, r5
 8005828:	42a3      	cmp	r3, r4
 800582a:	6025      	str	r5, [r4, #0]
 800582c:	bf18      	it	ne
 800582e:	6059      	strne	r1, [r3, #4]
 8005830:	6863      	ldr	r3, [r4, #4]
 8005832:	bf08      	it	eq
 8005834:	f8c8 1000 	streq.w	r1, [r8]
 8005838:	5162      	str	r2, [r4, r5]
 800583a:	604b      	str	r3, [r1, #4]
 800583c:	4638      	mov	r0, r7
 800583e:	f104 060b 	add.w	r6, r4, #11
 8005842:	f000 f829 	bl	8005898 <__malloc_unlock>
 8005846:	f026 0607 	bic.w	r6, r6, #7
 800584a:	1d23      	adds	r3, r4, #4
 800584c:	1af2      	subs	r2, r6, r3
 800584e:	d0ae      	beq.n	80057ae <_malloc_r+0x22>
 8005850:	1b9b      	subs	r3, r3, r6
 8005852:	50a3      	str	r3, [r4, r2]
 8005854:	e7ab      	b.n	80057ae <_malloc_r+0x22>
 8005856:	42a3      	cmp	r3, r4
 8005858:	6862      	ldr	r2, [r4, #4]
 800585a:	d1dd      	bne.n	8005818 <_malloc_r+0x8c>
 800585c:	f8c8 2000 	str.w	r2, [r8]
 8005860:	e7ec      	b.n	800583c <_malloc_r+0xb0>
 8005862:	4623      	mov	r3, r4
 8005864:	6864      	ldr	r4, [r4, #4]
 8005866:	e7ac      	b.n	80057c2 <_malloc_r+0x36>
 8005868:	4634      	mov	r4, r6
 800586a:	6876      	ldr	r6, [r6, #4]
 800586c:	e7b4      	b.n	80057d8 <_malloc_r+0x4c>
 800586e:	4613      	mov	r3, r2
 8005870:	e7cc      	b.n	800580c <_malloc_r+0x80>
 8005872:	230c      	movs	r3, #12
 8005874:	603b      	str	r3, [r7, #0]
 8005876:	4638      	mov	r0, r7
 8005878:	f000 f80e 	bl	8005898 <__malloc_unlock>
 800587c:	e797      	b.n	80057ae <_malloc_r+0x22>
 800587e:	6025      	str	r5, [r4, #0]
 8005880:	e7dc      	b.n	800583c <_malloc_r+0xb0>
 8005882:	605b      	str	r3, [r3, #4]
 8005884:	deff      	udf	#255	; 0xff
 8005886:	bf00      	nop
 8005888:	2000033c 	.word	0x2000033c

0800588c <__malloc_lock>:
 800588c:	4801      	ldr	r0, [pc, #4]	; (8005894 <__malloc_lock+0x8>)
 800588e:	f7ff bf0e 	b.w	80056ae <__retarget_lock_acquire_recursive>
 8005892:	bf00      	nop
 8005894:	20000338 	.word	0x20000338

08005898 <__malloc_unlock>:
 8005898:	4801      	ldr	r0, [pc, #4]	; (80058a0 <__malloc_unlock+0x8>)
 800589a:	f7ff bf09 	b.w	80056b0 <__retarget_lock_release_recursive>
 800589e:	bf00      	nop
 80058a0:	20000338 	.word	0x20000338

080058a4 <__sfputc_r>:
 80058a4:	6893      	ldr	r3, [r2, #8]
 80058a6:	3b01      	subs	r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	b410      	push	{r4}
 80058ac:	6093      	str	r3, [r2, #8]
 80058ae:	da08      	bge.n	80058c2 <__sfputc_r+0x1e>
 80058b0:	6994      	ldr	r4, [r2, #24]
 80058b2:	42a3      	cmp	r3, r4
 80058b4:	db01      	blt.n	80058ba <__sfputc_r+0x16>
 80058b6:	290a      	cmp	r1, #10
 80058b8:	d103      	bne.n	80058c2 <__sfputc_r+0x1e>
 80058ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058be:	f7ff bde8 	b.w	8005492 <__swbuf_r>
 80058c2:	6813      	ldr	r3, [r2, #0]
 80058c4:	1c58      	adds	r0, r3, #1
 80058c6:	6010      	str	r0, [r2, #0]
 80058c8:	7019      	strb	r1, [r3, #0]
 80058ca:	4608      	mov	r0, r1
 80058cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <__sfputs_r>:
 80058d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d4:	4606      	mov	r6, r0
 80058d6:	460f      	mov	r7, r1
 80058d8:	4614      	mov	r4, r2
 80058da:	18d5      	adds	r5, r2, r3
 80058dc:	42ac      	cmp	r4, r5
 80058de:	d101      	bne.n	80058e4 <__sfputs_r+0x12>
 80058e0:	2000      	movs	r0, #0
 80058e2:	e007      	b.n	80058f4 <__sfputs_r+0x22>
 80058e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e8:	463a      	mov	r2, r7
 80058ea:	4630      	mov	r0, r6
 80058ec:	f7ff ffda 	bl	80058a4 <__sfputc_r>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d1f3      	bne.n	80058dc <__sfputs_r+0xa>
 80058f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058f8 <_vfiprintf_r>:
 80058f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058fc:	460d      	mov	r5, r1
 80058fe:	b09d      	sub	sp, #116	; 0x74
 8005900:	4614      	mov	r4, r2
 8005902:	4698      	mov	r8, r3
 8005904:	4606      	mov	r6, r0
 8005906:	b118      	cbz	r0, 8005910 <_vfiprintf_r+0x18>
 8005908:	6a03      	ldr	r3, [r0, #32]
 800590a:	b90b      	cbnz	r3, 8005910 <_vfiprintf_r+0x18>
 800590c:	f7ff fcda 	bl	80052c4 <__sinit>
 8005910:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005912:	07d9      	lsls	r1, r3, #31
 8005914:	d405      	bmi.n	8005922 <_vfiprintf_r+0x2a>
 8005916:	89ab      	ldrh	r3, [r5, #12]
 8005918:	059a      	lsls	r2, r3, #22
 800591a:	d402      	bmi.n	8005922 <_vfiprintf_r+0x2a>
 800591c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800591e:	f7ff fec6 	bl	80056ae <__retarget_lock_acquire_recursive>
 8005922:	89ab      	ldrh	r3, [r5, #12]
 8005924:	071b      	lsls	r3, r3, #28
 8005926:	d501      	bpl.n	800592c <_vfiprintf_r+0x34>
 8005928:	692b      	ldr	r3, [r5, #16]
 800592a:	b99b      	cbnz	r3, 8005954 <_vfiprintf_r+0x5c>
 800592c:	4629      	mov	r1, r5
 800592e:	4630      	mov	r0, r6
 8005930:	f7ff fdec 	bl	800550c <__swsetup_r>
 8005934:	b170      	cbz	r0, 8005954 <_vfiprintf_r+0x5c>
 8005936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005938:	07dc      	lsls	r4, r3, #31
 800593a:	d504      	bpl.n	8005946 <_vfiprintf_r+0x4e>
 800593c:	f04f 30ff 	mov.w	r0, #4294967295
 8005940:	b01d      	add	sp, #116	; 0x74
 8005942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005946:	89ab      	ldrh	r3, [r5, #12]
 8005948:	0598      	lsls	r0, r3, #22
 800594a:	d4f7      	bmi.n	800593c <_vfiprintf_r+0x44>
 800594c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800594e:	f7ff feaf 	bl	80056b0 <__retarget_lock_release_recursive>
 8005952:	e7f3      	b.n	800593c <_vfiprintf_r+0x44>
 8005954:	2300      	movs	r3, #0
 8005956:	9309      	str	r3, [sp, #36]	; 0x24
 8005958:	2320      	movs	r3, #32
 800595a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800595e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005962:	2330      	movs	r3, #48	; 0x30
 8005964:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005b18 <_vfiprintf_r+0x220>
 8005968:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800596c:	f04f 0901 	mov.w	r9, #1
 8005970:	4623      	mov	r3, r4
 8005972:	469a      	mov	sl, r3
 8005974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005978:	b10a      	cbz	r2, 800597e <_vfiprintf_r+0x86>
 800597a:	2a25      	cmp	r2, #37	; 0x25
 800597c:	d1f9      	bne.n	8005972 <_vfiprintf_r+0x7a>
 800597e:	ebba 0b04 	subs.w	fp, sl, r4
 8005982:	d00b      	beq.n	800599c <_vfiprintf_r+0xa4>
 8005984:	465b      	mov	r3, fp
 8005986:	4622      	mov	r2, r4
 8005988:	4629      	mov	r1, r5
 800598a:	4630      	mov	r0, r6
 800598c:	f7ff ffa1 	bl	80058d2 <__sfputs_r>
 8005990:	3001      	adds	r0, #1
 8005992:	f000 80a9 	beq.w	8005ae8 <_vfiprintf_r+0x1f0>
 8005996:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005998:	445a      	add	r2, fp
 800599a:	9209      	str	r2, [sp, #36]	; 0x24
 800599c:	f89a 3000 	ldrb.w	r3, [sl]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80a1 	beq.w	8005ae8 <_vfiprintf_r+0x1f0>
 80059a6:	2300      	movs	r3, #0
 80059a8:	f04f 32ff 	mov.w	r2, #4294967295
 80059ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059b0:	f10a 0a01 	add.w	sl, sl, #1
 80059b4:	9304      	str	r3, [sp, #16]
 80059b6:	9307      	str	r3, [sp, #28]
 80059b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059bc:	931a      	str	r3, [sp, #104]	; 0x68
 80059be:	4654      	mov	r4, sl
 80059c0:	2205      	movs	r2, #5
 80059c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059c6:	4854      	ldr	r0, [pc, #336]	; (8005b18 <_vfiprintf_r+0x220>)
 80059c8:	f7fa fc02 	bl	80001d0 <memchr>
 80059cc:	9a04      	ldr	r2, [sp, #16]
 80059ce:	b9d8      	cbnz	r0, 8005a08 <_vfiprintf_r+0x110>
 80059d0:	06d1      	lsls	r1, r2, #27
 80059d2:	bf44      	itt	mi
 80059d4:	2320      	movmi	r3, #32
 80059d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059da:	0713      	lsls	r3, r2, #28
 80059dc:	bf44      	itt	mi
 80059de:	232b      	movmi	r3, #43	; 0x2b
 80059e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059e4:	f89a 3000 	ldrb.w	r3, [sl]
 80059e8:	2b2a      	cmp	r3, #42	; 0x2a
 80059ea:	d015      	beq.n	8005a18 <_vfiprintf_r+0x120>
 80059ec:	9a07      	ldr	r2, [sp, #28]
 80059ee:	4654      	mov	r4, sl
 80059f0:	2000      	movs	r0, #0
 80059f2:	f04f 0c0a 	mov.w	ip, #10
 80059f6:	4621      	mov	r1, r4
 80059f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059fc:	3b30      	subs	r3, #48	; 0x30
 80059fe:	2b09      	cmp	r3, #9
 8005a00:	d94d      	bls.n	8005a9e <_vfiprintf_r+0x1a6>
 8005a02:	b1b0      	cbz	r0, 8005a32 <_vfiprintf_r+0x13a>
 8005a04:	9207      	str	r2, [sp, #28]
 8005a06:	e014      	b.n	8005a32 <_vfiprintf_r+0x13a>
 8005a08:	eba0 0308 	sub.w	r3, r0, r8
 8005a0c:	fa09 f303 	lsl.w	r3, r9, r3
 8005a10:	4313      	orrs	r3, r2
 8005a12:	9304      	str	r3, [sp, #16]
 8005a14:	46a2      	mov	sl, r4
 8005a16:	e7d2      	b.n	80059be <_vfiprintf_r+0xc6>
 8005a18:	9b03      	ldr	r3, [sp, #12]
 8005a1a:	1d19      	adds	r1, r3, #4
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	9103      	str	r1, [sp, #12]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	bfbb      	ittet	lt
 8005a24:	425b      	neglt	r3, r3
 8005a26:	f042 0202 	orrlt.w	r2, r2, #2
 8005a2a:	9307      	strge	r3, [sp, #28]
 8005a2c:	9307      	strlt	r3, [sp, #28]
 8005a2e:	bfb8      	it	lt
 8005a30:	9204      	strlt	r2, [sp, #16]
 8005a32:	7823      	ldrb	r3, [r4, #0]
 8005a34:	2b2e      	cmp	r3, #46	; 0x2e
 8005a36:	d10c      	bne.n	8005a52 <_vfiprintf_r+0x15a>
 8005a38:	7863      	ldrb	r3, [r4, #1]
 8005a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8005a3c:	d134      	bne.n	8005aa8 <_vfiprintf_r+0x1b0>
 8005a3e:	9b03      	ldr	r3, [sp, #12]
 8005a40:	1d1a      	adds	r2, r3, #4
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	9203      	str	r2, [sp, #12]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bfb8      	it	lt
 8005a4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a4e:	3402      	adds	r4, #2
 8005a50:	9305      	str	r3, [sp, #20]
 8005a52:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005b28 <_vfiprintf_r+0x230>
 8005a56:	7821      	ldrb	r1, [r4, #0]
 8005a58:	2203      	movs	r2, #3
 8005a5a:	4650      	mov	r0, sl
 8005a5c:	f7fa fbb8 	bl	80001d0 <memchr>
 8005a60:	b138      	cbz	r0, 8005a72 <_vfiprintf_r+0x17a>
 8005a62:	9b04      	ldr	r3, [sp, #16]
 8005a64:	eba0 000a 	sub.w	r0, r0, sl
 8005a68:	2240      	movs	r2, #64	; 0x40
 8005a6a:	4082      	lsls	r2, r0
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	3401      	adds	r4, #1
 8005a70:	9304      	str	r3, [sp, #16]
 8005a72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a76:	4829      	ldr	r0, [pc, #164]	; (8005b1c <_vfiprintf_r+0x224>)
 8005a78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a7c:	2206      	movs	r2, #6
 8005a7e:	f7fa fba7 	bl	80001d0 <memchr>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	d03f      	beq.n	8005b06 <_vfiprintf_r+0x20e>
 8005a86:	4b26      	ldr	r3, [pc, #152]	; (8005b20 <_vfiprintf_r+0x228>)
 8005a88:	bb1b      	cbnz	r3, 8005ad2 <_vfiprintf_r+0x1da>
 8005a8a:	9b03      	ldr	r3, [sp, #12]
 8005a8c:	3307      	adds	r3, #7
 8005a8e:	f023 0307 	bic.w	r3, r3, #7
 8005a92:	3308      	adds	r3, #8
 8005a94:	9303      	str	r3, [sp, #12]
 8005a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a98:	443b      	add	r3, r7
 8005a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a9c:	e768      	b.n	8005970 <_vfiprintf_r+0x78>
 8005a9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	2001      	movs	r0, #1
 8005aa6:	e7a6      	b.n	80059f6 <_vfiprintf_r+0xfe>
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	3401      	adds	r4, #1
 8005aac:	9305      	str	r3, [sp, #20]
 8005aae:	4619      	mov	r1, r3
 8005ab0:	f04f 0c0a 	mov.w	ip, #10
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005aba:	3a30      	subs	r2, #48	; 0x30
 8005abc:	2a09      	cmp	r2, #9
 8005abe:	d903      	bls.n	8005ac8 <_vfiprintf_r+0x1d0>
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0c6      	beq.n	8005a52 <_vfiprintf_r+0x15a>
 8005ac4:	9105      	str	r1, [sp, #20]
 8005ac6:	e7c4      	b.n	8005a52 <_vfiprintf_r+0x15a>
 8005ac8:	fb0c 2101 	mla	r1, ip, r1, r2
 8005acc:	4604      	mov	r4, r0
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e7f0      	b.n	8005ab4 <_vfiprintf_r+0x1bc>
 8005ad2:	ab03      	add	r3, sp, #12
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	462a      	mov	r2, r5
 8005ad8:	4b12      	ldr	r3, [pc, #72]	; (8005b24 <_vfiprintf_r+0x22c>)
 8005ada:	a904      	add	r1, sp, #16
 8005adc:	4630      	mov	r0, r6
 8005ade:	f3af 8000 	nop.w
 8005ae2:	4607      	mov	r7, r0
 8005ae4:	1c78      	adds	r0, r7, #1
 8005ae6:	d1d6      	bne.n	8005a96 <_vfiprintf_r+0x19e>
 8005ae8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005aea:	07d9      	lsls	r1, r3, #31
 8005aec:	d405      	bmi.n	8005afa <_vfiprintf_r+0x202>
 8005aee:	89ab      	ldrh	r3, [r5, #12]
 8005af0:	059a      	lsls	r2, r3, #22
 8005af2:	d402      	bmi.n	8005afa <_vfiprintf_r+0x202>
 8005af4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005af6:	f7ff fddb 	bl	80056b0 <__retarget_lock_release_recursive>
 8005afa:	89ab      	ldrh	r3, [r5, #12]
 8005afc:	065b      	lsls	r3, r3, #25
 8005afe:	f53f af1d 	bmi.w	800593c <_vfiprintf_r+0x44>
 8005b02:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b04:	e71c      	b.n	8005940 <_vfiprintf_r+0x48>
 8005b06:	ab03      	add	r3, sp, #12
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	462a      	mov	r2, r5
 8005b0c:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <_vfiprintf_r+0x22c>)
 8005b0e:	a904      	add	r1, sp, #16
 8005b10:	4630      	mov	r0, r6
 8005b12:	f000 f879 	bl	8005c08 <_printf_i>
 8005b16:	e7e4      	b.n	8005ae2 <_vfiprintf_r+0x1ea>
 8005b18:	08006e58 	.word	0x08006e58
 8005b1c:	08006e62 	.word	0x08006e62
 8005b20:	00000000 	.word	0x00000000
 8005b24:	080058d3 	.word	0x080058d3
 8005b28:	08006e5e 	.word	0x08006e5e

08005b2c <_printf_common>:
 8005b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b30:	4616      	mov	r6, r2
 8005b32:	4699      	mov	r9, r3
 8005b34:	688a      	ldr	r2, [r1, #8]
 8005b36:	690b      	ldr	r3, [r1, #16]
 8005b38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	bfb8      	it	lt
 8005b40:	4613      	movlt	r3, r2
 8005b42:	6033      	str	r3, [r6, #0]
 8005b44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b48:	4607      	mov	r7, r0
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	b10a      	cbz	r2, 8005b52 <_printf_common+0x26>
 8005b4e:	3301      	adds	r3, #1
 8005b50:	6033      	str	r3, [r6, #0]
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	0699      	lsls	r1, r3, #26
 8005b56:	bf42      	ittt	mi
 8005b58:	6833      	ldrmi	r3, [r6, #0]
 8005b5a:	3302      	addmi	r3, #2
 8005b5c:	6033      	strmi	r3, [r6, #0]
 8005b5e:	6825      	ldr	r5, [r4, #0]
 8005b60:	f015 0506 	ands.w	r5, r5, #6
 8005b64:	d106      	bne.n	8005b74 <_printf_common+0x48>
 8005b66:	f104 0a19 	add.w	sl, r4, #25
 8005b6a:	68e3      	ldr	r3, [r4, #12]
 8005b6c:	6832      	ldr	r2, [r6, #0]
 8005b6e:	1a9b      	subs	r3, r3, r2
 8005b70:	42ab      	cmp	r3, r5
 8005b72:	dc26      	bgt.n	8005bc2 <_printf_common+0x96>
 8005b74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b78:	1e13      	subs	r3, r2, #0
 8005b7a:	6822      	ldr	r2, [r4, #0]
 8005b7c:	bf18      	it	ne
 8005b7e:	2301      	movne	r3, #1
 8005b80:	0692      	lsls	r2, r2, #26
 8005b82:	d42b      	bmi.n	8005bdc <_printf_common+0xb0>
 8005b84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b88:	4649      	mov	r1, r9
 8005b8a:	4638      	mov	r0, r7
 8005b8c:	47c0      	blx	r8
 8005b8e:	3001      	adds	r0, #1
 8005b90:	d01e      	beq.n	8005bd0 <_printf_common+0xa4>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	6922      	ldr	r2, [r4, #16]
 8005b96:	f003 0306 	and.w	r3, r3, #6
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	bf02      	ittt	eq
 8005b9e:	68e5      	ldreq	r5, [r4, #12]
 8005ba0:	6833      	ldreq	r3, [r6, #0]
 8005ba2:	1aed      	subeq	r5, r5, r3
 8005ba4:	68a3      	ldr	r3, [r4, #8]
 8005ba6:	bf0c      	ite	eq
 8005ba8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bac:	2500      	movne	r5, #0
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	bfc4      	itt	gt
 8005bb2:	1a9b      	subgt	r3, r3, r2
 8005bb4:	18ed      	addgt	r5, r5, r3
 8005bb6:	2600      	movs	r6, #0
 8005bb8:	341a      	adds	r4, #26
 8005bba:	42b5      	cmp	r5, r6
 8005bbc:	d11a      	bne.n	8005bf4 <_printf_common+0xc8>
 8005bbe:	2000      	movs	r0, #0
 8005bc0:	e008      	b.n	8005bd4 <_printf_common+0xa8>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	4652      	mov	r2, sl
 8005bc6:	4649      	mov	r1, r9
 8005bc8:	4638      	mov	r0, r7
 8005bca:	47c0      	blx	r8
 8005bcc:	3001      	adds	r0, #1
 8005bce:	d103      	bne.n	8005bd8 <_printf_common+0xac>
 8005bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bd8:	3501      	adds	r5, #1
 8005bda:	e7c6      	b.n	8005b6a <_printf_common+0x3e>
 8005bdc:	18e1      	adds	r1, r4, r3
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	2030      	movs	r0, #48	; 0x30
 8005be2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005be6:	4422      	add	r2, r4
 8005be8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005bec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bf0:	3302      	adds	r3, #2
 8005bf2:	e7c7      	b.n	8005b84 <_printf_common+0x58>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	4622      	mov	r2, r4
 8005bf8:	4649      	mov	r1, r9
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	47c0      	blx	r8
 8005bfe:	3001      	adds	r0, #1
 8005c00:	d0e6      	beq.n	8005bd0 <_printf_common+0xa4>
 8005c02:	3601      	adds	r6, #1
 8005c04:	e7d9      	b.n	8005bba <_printf_common+0x8e>
	...

08005c08 <_printf_i>:
 8005c08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c0c:	7e0f      	ldrb	r7, [r1, #24]
 8005c0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c10:	2f78      	cmp	r7, #120	; 0x78
 8005c12:	4691      	mov	r9, r2
 8005c14:	4680      	mov	r8, r0
 8005c16:	460c      	mov	r4, r1
 8005c18:	469a      	mov	sl, r3
 8005c1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c1e:	d807      	bhi.n	8005c30 <_printf_i+0x28>
 8005c20:	2f62      	cmp	r7, #98	; 0x62
 8005c22:	d80a      	bhi.n	8005c3a <_printf_i+0x32>
 8005c24:	2f00      	cmp	r7, #0
 8005c26:	f000 80d4 	beq.w	8005dd2 <_printf_i+0x1ca>
 8005c2a:	2f58      	cmp	r7, #88	; 0x58
 8005c2c:	f000 80c0 	beq.w	8005db0 <_printf_i+0x1a8>
 8005c30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c38:	e03a      	b.n	8005cb0 <_printf_i+0xa8>
 8005c3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c3e:	2b15      	cmp	r3, #21
 8005c40:	d8f6      	bhi.n	8005c30 <_printf_i+0x28>
 8005c42:	a101      	add	r1, pc, #4	; (adr r1, 8005c48 <_printf_i+0x40>)
 8005c44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c48:	08005ca1 	.word	0x08005ca1
 8005c4c:	08005cb5 	.word	0x08005cb5
 8005c50:	08005c31 	.word	0x08005c31
 8005c54:	08005c31 	.word	0x08005c31
 8005c58:	08005c31 	.word	0x08005c31
 8005c5c:	08005c31 	.word	0x08005c31
 8005c60:	08005cb5 	.word	0x08005cb5
 8005c64:	08005c31 	.word	0x08005c31
 8005c68:	08005c31 	.word	0x08005c31
 8005c6c:	08005c31 	.word	0x08005c31
 8005c70:	08005c31 	.word	0x08005c31
 8005c74:	08005db9 	.word	0x08005db9
 8005c78:	08005ce1 	.word	0x08005ce1
 8005c7c:	08005d73 	.word	0x08005d73
 8005c80:	08005c31 	.word	0x08005c31
 8005c84:	08005c31 	.word	0x08005c31
 8005c88:	08005ddb 	.word	0x08005ddb
 8005c8c:	08005c31 	.word	0x08005c31
 8005c90:	08005ce1 	.word	0x08005ce1
 8005c94:	08005c31 	.word	0x08005c31
 8005c98:	08005c31 	.word	0x08005c31
 8005c9c:	08005d7b 	.word	0x08005d7b
 8005ca0:	682b      	ldr	r3, [r5, #0]
 8005ca2:	1d1a      	adds	r2, r3, #4
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	602a      	str	r2, [r5, #0]
 8005ca8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e09f      	b.n	8005df4 <_printf_i+0x1ec>
 8005cb4:	6820      	ldr	r0, [r4, #0]
 8005cb6:	682b      	ldr	r3, [r5, #0]
 8005cb8:	0607      	lsls	r7, r0, #24
 8005cba:	f103 0104 	add.w	r1, r3, #4
 8005cbe:	6029      	str	r1, [r5, #0]
 8005cc0:	d501      	bpl.n	8005cc6 <_printf_i+0xbe>
 8005cc2:	681e      	ldr	r6, [r3, #0]
 8005cc4:	e003      	b.n	8005cce <_printf_i+0xc6>
 8005cc6:	0646      	lsls	r6, r0, #25
 8005cc8:	d5fb      	bpl.n	8005cc2 <_printf_i+0xba>
 8005cca:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005cce:	2e00      	cmp	r6, #0
 8005cd0:	da03      	bge.n	8005cda <_printf_i+0xd2>
 8005cd2:	232d      	movs	r3, #45	; 0x2d
 8005cd4:	4276      	negs	r6, r6
 8005cd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cda:	485a      	ldr	r0, [pc, #360]	; (8005e44 <_printf_i+0x23c>)
 8005cdc:	230a      	movs	r3, #10
 8005cde:	e012      	b.n	8005d06 <_printf_i+0xfe>
 8005ce0:	682b      	ldr	r3, [r5, #0]
 8005ce2:	6820      	ldr	r0, [r4, #0]
 8005ce4:	1d19      	adds	r1, r3, #4
 8005ce6:	6029      	str	r1, [r5, #0]
 8005ce8:	0605      	lsls	r5, r0, #24
 8005cea:	d501      	bpl.n	8005cf0 <_printf_i+0xe8>
 8005cec:	681e      	ldr	r6, [r3, #0]
 8005cee:	e002      	b.n	8005cf6 <_printf_i+0xee>
 8005cf0:	0641      	lsls	r1, r0, #25
 8005cf2:	d5fb      	bpl.n	8005cec <_printf_i+0xe4>
 8005cf4:	881e      	ldrh	r6, [r3, #0]
 8005cf6:	4853      	ldr	r0, [pc, #332]	; (8005e44 <_printf_i+0x23c>)
 8005cf8:	2f6f      	cmp	r7, #111	; 0x6f
 8005cfa:	bf0c      	ite	eq
 8005cfc:	2308      	moveq	r3, #8
 8005cfe:	230a      	movne	r3, #10
 8005d00:	2100      	movs	r1, #0
 8005d02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d06:	6865      	ldr	r5, [r4, #4]
 8005d08:	60a5      	str	r5, [r4, #8]
 8005d0a:	2d00      	cmp	r5, #0
 8005d0c:	bfa2      	ittt	ge
 8005d0e:	6821      	ldrge	r1, [r4, #0]
 8005d10:	f021 0104 	bicge.w	r1, r1, #4
 8005d14:	6021      	strge	r1, [r4, #0]
 8005d16:	b90e      	cbnz	r6, 8005d1c <_printf_i+0x114>
 8005d18:	2d00      	cmp	r5, #0
 8005d1a:	d04b      	beq.n	8005db4 <_printf_i+0x1ac>
 8005d1c:	4615      	mov	r5, r2
 8005d1e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d22:	fb03 6711 	mls	r7, r3, r1, r6
 8005d26:	5dc7      	ldrb	r7, [r0, r7]
 8005d28:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d2c:	4637      	mov	r7, r6
 8005d2e:	42bb      	cmp	r3, r7
 8005d30:	460e      	mov	r6, r1
 8005d32:	d9f4      	bls.n	8005d1e <_printf_i+0x116>
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d10b      	bne.n	8005d50 <_printf_i+0x148>
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	07de      	lsls	r6, r3, #31
 8005d3c:	d508      	bpl.n	8005d50 <_printf_i+0x148>
 8005d3e:	6923      	ldr	r3, [r4, #16]
 8005d40:	6861      	ldr	r1, [r4, #4]
 8005d42:	4299      	cmp	r1, r3
 8005d44:	bfde      	ittt	le
 8005d46:	2330      	movle	r3, #48	; 0x30
 8005d48:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d4c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005d50:	1b52      	subs	r2, r2, r5
 8005d52:	6122      	str	r2, [r4, #16]
 8005d54:	f8cd a000 	str.w	sl, [sp]
 8005d58:	464b      	mov	r3, r9
 8005d5a:	aa03      	add	r2, sp, #12
 8005d5c:	4621      	mov	r1, r4
 8005d5e:	4640      	mov	r0, r8
 8005d60:	f7ff fee4 	bl	8005b2c <_printf_common>
 8005d64:	3001      	adds	r0, #1
 8005d66:	d14a      	bne.n	8005dfe <_printf_i+0x1f6>
 8005d68:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6c:	b004      	add	sp, #16
 8005d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	f043 0320 	orr.w	r3, r3, #32
 8005d78:	6023      	str	r3, [r4, #0]
 8005d7a:	4833      	ldr	r0, [pc, #204]	; (8005e48 <_printf_i+0x240>)
 8005d7c:	2778      	movs	r7, #120	; 0x78
 8005d7e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	6829      	ldr	r1, [r5, #0]
 8005d86:	061f      	lsls	r7, r3, #24
 8005d88:	f851 6b04 	ldr.w	r6, [r1], #4
 8005d8c:	d402      	bmi.n	8005d94 <_printf_i+0x18c>
 8005d8e:	065f      	lsls	r7, r3, #25
 8005d90:	bf48      	it	mi
 8005d92:	b2b6      	uxthmi	r6, r6
 8005d94:	07df      	lsls	r7, r3, #31
 8005d96:	bf48      	it	mi
 8005d98:	f043 0320 	orrmi.w	r3, r3, #32
 8005d9c:	6029      	str	r1, [r5, #0]
 8005d9e:	bf48      	it	mi
 8005da0:	6023      	strmi	r3, [r4, #0]
 8005da2:	b91e      	cbnz	r6, 8005dac <_printf_i+0x1a4>
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	f023 0320 	bic.w	r3, r3, #32
 8005daa:	6023      	str	r3, [r4, #0]
 8005dac:	2310      	movs	r3, #16
 8005dae:	e7a7      	b.n	8005d00 <_printf_i+0xf8>
 8005db0:	4824      	ldr	r0, [pc, #144]	; (8005e44 <_printf_i+0x23c>)
 8005db2:	e7e4      	b.n	8005d7e <_printf_i+0x176>
 8005db4:	4615      	mov	r5, r2
 8005db6:	e7bd      	b.n	8005d34 <_printf_i+0x12c>
 8005db8:	682b      	ldr	r3, [r5, #0]
 8005dba:	6826      	ldr	r6, [r4, #0]
 8005dbc:	6961      	ldr	r1, [r4, #20]
 8005dbe:	1d18      	adds	r0, r3, #4
 8005dc0:	6028      	str	r0, [r5, #0]
 8005dc2:	0635      	lsls	r5, r6, #24
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	d501      	bpl.n	8005dcc <_printf_i+0x1c4>
 8005dc8:	6019      	str	r1, [r3, #0]
 8005dca:	e002      	b.n	8005dd2 <_printf_i+0x1ca>
 8005dcc:	0670      	lsls	r0, r6, #25
 8005dce:	d5fb      	bpl.n	8005dc8 <_printf_i+0x1c0>
 8005dd0:	8019      	strh	r1, [r3, #0]
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	6123      	str	r3, [r4, #16]
 8005dd6:	4615      	mov	r5, r2
 8005dd8:	e7bc      	b.n	8005d54 <_printf_i+0x14c>
 8005dda:	682b      	ldr	r3, [r5, #0]
 8005ddc:	1d1a      	adds	r2, r3, #4
 8005dde:	602a      	str	r2, [r5, #0]
 8005de0:	681d      	ldr	r5, [r3, #0]
 8005de2:	6862      	ldr	r2, [r4, #4]
 8005de4:	2100      	movs	r1, #0
 8005de6:	4628      	mov	r0, r5
 8005de8:	f7fa f9f2 	bl	80001d0 <memchr>
 8005dec:	b108      	cbz	r0, 8005df2 <_printf_i+0x1ea>
 8005dee:	1b40      	subs	r0, r0, r5
 8005df0:	6060      	str	r0, [r4, #4]
 8005df2:	6863      	ldr	r3, [r4, #4]
 8005df4:	6123      	str	r3, [r4, #16]
 8005df6:	2300      	movs	r3, #0
 8005df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dfc:	e7aa      	b.n	8005d54 <_printf_i+0x14c>
 8005dfe:	6923      	ldr	r3, [r4, #16]
 8005e00:	462a      	mov	r2, r5
 8005e02:	4649      	mov	r1, r9
 8005e04:	4640      	mov	r0, r8
 8005e06:	47d0      	blx	sl
 8005e08:	3001      	adds	r0, #1
 8005e0a:	d0ad      	beq.n	8005d68 <_printf_i+0x160>
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	079b      	lsls	r3, r3, #30
 8005e10:	d413      	bmi.n	8005e3a <_printf_i+0x232>
 8005e12:	68e0      	ldr	r0, [r4, #12]
 8005e14:	9b03      	ldr	r3, [sp, #12]
 8005e16:	4298      	cmp	r0, r3
 8005e18:	bfb8      	it	lt
 8005e1a:	4618      	movlt	r0, r3
 8005e1c:	e7a6      	b.n	8005d6c <_printf_i+0x164>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	4632      	mov	r2, r6
 8005e22:	4649      	mov	r1, r9
 8005e24:	4640      	mov	r0, r8
 8005e26:	47d0      	blx	sl
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d09d      	beq.n	8005d68 <_printf_i+0x160>
 8005e2c:	3501      	adds	r5, #1
 8005e2e:	68e3      	ldr	r3, [r4, #12]
 8005e30:	9903      	ldr	r1, [sp, #12]
 8005e32:	1a5b      	subs	r3, r3, r1
 8005e34:	42ab      	cmp	r3, r5
 8005e36:	dcf2      	bgt.n	8005e1e <_printf_i+0x216>
 8005e38:	e7eb      	b.n	8005e12 <_printf_i+0x20a>
 8005e3a:	2500      	movs	r5, #0
 8005e3c:	f104 0619 	add.w	r6, r4, #25
 8005e40:	e7f5      	b.n	8005e2e <_printf_i+0x226>
 8005e42:	bf00      	nop
 8005e44:	08006e69 	.word	0x08006e69
 8005e48:	08006e7a 	.word	0x08006e7a

08005e4c <__sflush_r>:
 8005e4c:	898a      	ldrh	r2, [r1, #12]
 8005e4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e52:	4605      	mov	r5, r0
 8005e54:	0710      	lsls	r0, r2, #28
 8005e56:	460c      	mov	r4, r1
 8005e58:	d458      	bmi.n	8005f0c <__sflush_r+0xc0>
 8005e5a:	684b      	ldr	r3, [r1, #4]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	dc05      	bgt.n	8005e6c <__sflush_r+0x20>
 8005e60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	dc02      	bgt.n	8005e6c <__sflush_r+0x20>
 8005e66:	2000      	movs	r0, #0
 8005e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e6e:	2e00      	cmp	r6, #0
 8005e70:	d0f9      	beq.n	8005e66 <__sflush_r+0x1a>
 8005e72:	2300      	movs	r3, #0
 8005e74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e78:	682f      	ldr	r7, [r5, #0]
 8005e7a:	6a21      	ldr	r1, [r4, #32]
 8005e7c:	602b      	str	r3, [r5, #0]
 8005e7e:	d032      	beq.n	8005ee6 <__sflush_r+0x9a>
 8005e80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e82:	89a3      	ldrh	r3, [r4, #12]
 8005e84:	075a      	lsls	r2, r3, #29
 8005e86:	d505      	bpl.n	8005e94 <__sflush_r+0x48>
 8005e88:	6863      	ldr	r3, [r4, #4]
 8005e8a:	1ac0      	subs	r0, r0, r3
 8005e8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e8e:	b10b      	cbz	r3, 8005e94 <__sflush_r+0x48>
 8005e90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e92:	1ac0      	subs	r0, r0, r3
 8005e94:	2300      	movs	r3, #0
 8005e96:	4602      	mov	r2, r0
 8005e98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e9a:	6a21      	ldr	r1, [r4, #32]
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b0      	blx	r6
 8005ea0:	1c43      	adds	r3, r0, #1
 8005ea2:	89a3      	ldrh	r3, [r4, #12]
 8005ea4:	d106      	bne.n	8005eb4 <__sflush_r+0x68>
 8005ea6:	6829      	ldr	r1, [r5, #0]
 8005ea8:	291d      	cmp	r1, #29
 8005eaa:	d82b      	bhi.n	8005f04 <__sflush_r+0xb8>
 8005eac:	4a29      	ldr	r2, [pc, #164]	; (8005f54 <__sflush_r+0x108>)
 8005eae:	410a      	asrs	r2, r1
 8005eb0:	07d6      	lsls	r6, r2, #31
 8005eb2:	d427      	bmi.n	8005f04 <__sflush_r+0xb8>
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	6062      	str	r2, [r4, #4]
 8005eb8:	04d9      	lsls	r1, r3, #19
 8005eba:	6922      	ldr	r2, [r4, #16]
 8005ebc:	6022      	str	r2, [r4, #0]
 8005ebe:	d504      	bpl.n	8005eca <__sflush_r+0x7e>
 8005ec0:	1c42      	adds	r2, r0, #1
 8005ec2:	d101      	bne.n	8005ec8 <__sflush_r+0x7c>
 8005ec4:	682b      	ldr	r3, [r5, #0]
 8005ec6:	b903      	cbnz	r3, 8005eca <__sflush_r+0x7e>
 8005ec8:	6560      	str	r0, [r4, #84]	; 0x54
 8005eca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ecc:	602f      	str	r7, [r5, #0]
 8005ece:	2900      	cmp	r1, #0
 8005ed0:	d0c9      	beq.n	8005e66 <__sflush_r+0x1a>
 8005ed2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ed6:	4299      	cmp	r1, r3
 8005ed8:	d002      	beq.n	8005ee0 <__sflush_r+0x94>
 8005eda:	4628      	mov	r0, r5
 8005edc:	f7ff fbea 	bl	80056b4 <_free_r>
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	6360      	str	r0, [r4, #52]	; 0x34
 8005ee4:	e7c0      	b.n	8005e68 <__sflush_r+0x1c>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	4628      	mov	r0, r5
 8005eea:	47b0      	blx	r6
 8005eec:	1c41      	adds	r1, r0, #1
 8005eee:	d1c8      	bne.n	8005e82 <__sflush_r+0x36>
 8005ef0:	682b      	ldr	r3, [r5, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0c5      	beq.n	8005e82 <__sflush_r+0x36>
 8005ef6:	2b1d      	cmp	r3, #29
 8005ef8:	d001      	beq.n	8005efe <__sflush_r+0xb2>
 8005efa:	2b16      	cmp	r3, #22
 8005efc:	d101      	bne.n	8005f02 <__sflush_r+0xb6>
 8005efe:	602f      	str	r7, [r5, #0]
 8005f00:	e7b1      	b.n	8005e66 <__sflush_r+0x1a>
 8005f02:	89a3      	ldrh	r3, [r4, #12]
 8005f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f08:	81a3      	strh	r3, [r4, #12]
 8005f0a:	e7ad      	b.n	8005e68 <__sflush_r+0x1c>
 8005f0c:	690f      	ldr	r7, [r1, #16]
 8005f0e:	2f00      	cmp	r7, #0
 8005f10:	d0a9      	beq.n	8005e66 <__sflush_r+0x1a>
 8005f12:	0793      	lsls	r3, r2, #30
 8005f14:	680e      	ldr	r6, [r1, #0]
 8005f16:	bf08      	it	eq
 8005f18:	694b      	ldreq	r3, [r1, #20]
 8005f1a:	600f      	str	r7, [r1, #0]
 8005f1c:	bf18      	it	ne
 8005f1e:	2300      	movne	r3, #0
 8005f20:	eba6 0807 	sub.w	r8, r6, r7
 8005f24:	608b      	str	r3, [r1, #8]
 8005f26:	f1b8 0f00 	cmp.w	r8, #0
 8005f2a:	dd9c      	ble.n	8005e66 <__sflush_r+0x1a>
 8005f2c:	6a21      	ldr	r1, [r4, #32]
 8005f2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f30:	4643      	mov	r3, r8
 8005f32:	463a      	mov	r2, r7
 8005f34:	4628      	mov	r0, r5
 8005f36:	47b0      	blx	r6
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	dc06      	bgt.n	8005f4a <__sflush_r+0xfe>
 8005f3c:	89a3      	ldrh	r3, [r4, #12]
 8005f3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f42:	81a3      	strh	r3, [r4, #12]
 8005f44:	f04f 30ff 	mov.w	r0, #4294967295
 8005f48:	e78e      	b.n	8005e68 <__sflush_r+0x1c>
 8005f4a:	4407      	add	r7, r0
 8005f4c:	eba8 0800 	sub.w	r8, r8, r0
 8005f50:	e7e9      	b.n	8005f26 <__sflush_r+0xda>
 8005f52:	bf00      	nop
 8005f54:	dfbffffe 	.word	0xdfbffffe

08005f58 <_fflush_r>:
 8005f58:	b538      	push	{r3, r4, r5, lr}
 8005f5a:	690b      	ldr	r3, [r1, #16]
 8005f5c:	4605      	mov	r5, r0
 8005f5e:	460c      	mov	r4, r1
 8005f60:	b913      	cbnz	r3, 8005f68 <_fflush_r+0x10>
 8005f62:	2500      	movs	r5, #0
 8005f64:	4628      	mov	r0, r5
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	b118      	cbz	r0, 8005f72 <_fflush_r+0x1a>
 8005f6a:	6a03      	ldr	r3, [r0, #32]
 8005f6c:	b90b      	cbnz	r3, 8005f72 <_fflush_r+0x1a>
 8005f6e:	f7ff f9a9 	bl	80052c4 <__sinit>
 8005f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d0f3      	beq.n	8005f62 <_fflush_r+0xa>
 8005f7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f7c:	07d0      	lsls	r0, r2, #31
 8005f7e:	d404      	bmi.n	8005f8a <_fflush_r+0x32>
 8005f80:	0599      	lsls	r1, r3, #22
 8005f82:	d402      	bmi.n	8005f8a <_fflush_r+0x32>
 8005f84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f86:	f7ff fb92 	bl	80056ae <__retarget_lock_acquire_recursive>
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	4621      	mov	r1, r4
 8005f8e:	f7ff ff5d 	bl	8005e4c <__sflush_r>
 8005f92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f94:	07da      	lsls	r2, r3, #31
 8005f96:	4605      	mov	r5, r0
 8005f98:	d4e4      	bmi.n	8005f64 <_fflush_r+0xc>
 8005f9a:	89a3      	ldrh	r3, [r4, #12]
 8005f9c:	059b      	lsls	r3, r3, #22
 8005f9e:	d4e1      	bmi.n	8005f64 <_fflush_r+0xc>
 8005fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fa2:	f7ff fb85 	bl	80056b0 <__retarget_lock_release_recursive>
 8005fa6:	e7dd      	b.n	8005f64 <_fflush_r+0xc>

08005fa8 <__swhatbuf_r>:
 8005fa8:	b570      	push	{r4, r5, r6, lr}
 8005faa:	460c      	mov	r4, r1
 8005fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb0:	2900      	cmp	r1, #0
 8005fb2:	b096      	sub	sp, #88	; 0x58
 8005fb4:	4615      	mov	r5, r2
 8005fb6:	461e      	mov	r6, r3
 8005fb8:	da0d      	bge.n	8005fd6 <__swhatbuf_r+0x2e>
 8005fba:	89a3      	ldrh	r3, [r4, #12]
 8005fbc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005fc0:	f04f 0100 	mov.w	r1, #0
 8005fc4:	bf0c      	ite	eq
 8005fc6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005fca:	2340      	movne	r3, #64	; 0x40
 8005fcc:	2000      	movs	r0, #0
 8005fce:	6031      	str	r1, [r6, #0]
 8005fd0:	602b      	str	r3, [r5, #0]
 8005fd2:	b016      	add	sp, #88	; 0x58
 8005fd4:	bd70      	pop	{r4, r5, r6, pc}
 8005fd6:	466a      	mov	r2, sp
 8005fd8:	f000 f848 	bl	800606c <_fstat_r>
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	dbec      	blt.n	8005fba <__swhatbuf_r+0x12>
 8005fe0:	9901      	ldr	r1, [sp, #4]
 8005fe2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005fe6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005fea:	4259      	negs	r1, r3
 8005fec:	4159      	adcs	r1, r3
 8005fee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ff2:	e7eb      	b.n	8005fcc <__swhatbuf_r+0x24>

08005ff4 <__smakebuf_r>:
 8005ff4:	898b      	ldrh	r3, [r1, #12]
 8005ff6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ff8:	079d      	lsls	r5, r3, #30
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	460c      	mov	r4, r1
 8005ffe:	d507      	bpl.n	8006010 <__smakebuf_r+0x1c>
 8006000:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006004:	6023      	str	r3, [r4, #0]
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	2301      	movs	r3, #1
 800600a:	6163      	str	r3, [r4, #20]
 800600c:	b002      	add	sp, #8
 800600e:	bd70      	pop	{r4, r5, r6, pc}
 8006010:	ab01      	add	r3, sp, #4
 8006012:	466a      	mov	r2, sp
 8006014:	f7ff ffc8 	bl	8005fa8 <__swhatbuf_r>
 8006018:	9900      	ldr	r1, [sp, #0]
 800601a:	4605      	mov	r5, r0
 800601c:	4630      	mov	r0, r6
 800601e:	f7ff fbb5 	bl	800578c <_malloc_r>
 8006022:	b948      	cbnz	r0, 8006038 <__smakebuf_r+0x44>
 8006024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006028:	059a      	lsls	r2, r3, #22
 800602a:	d4ef      	bmi.n	800600c <__smakebuf_r+0x18>
 800602c:	f023 0303 	bic.w	r3, r3, #3
 8006030:	f043 0302 	orr.w	r3, r3, #2
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	e7e3      	b.n	8006000 <__smakebuf_r+0xc>
 8006038:	89a3      	ldrh	r3, [r4, #12]
 800603a:	6020      	str	r0, [r4, #0]
 800603c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006040:	81a3      	strh	r3, [r4, #12]
 8006042:	9b00      	ldr	r3, [sp, #0]
 8006044:	6163      	str	r3, [r4, #20]
 8006046:	9b01      	ldr	r3, [sp, #4]
 8006048:	6120      	str	r0, [r4, #16]
 800604a:	b15b      	cbz	r3, 8006064 <__smakebuf_r+0x70>
 800604c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006050:	4630      	mov	r0, r6
 8006052:	f000 f81d 	bl	8006090 <_isatty_r>
 8006056:	b128      	cbz	r0, 8006064 <__smakebuf_r+0x70>
 8006058:	89a3      	ldrh	r3, [r4, #12]
 800605a:	f023 0303 	bic.w	r3, r3, #3
 800605e:	f043 0301 	orr.w	r3, r3, #1
 8006062:	81a3      	strh	r3, [r4, #12]
 8006064:	89a3      	ldrh	r3, [r4, #12]
 8006066:	431d      	orrs	r5, r3
 8006068:	81a5      	strh	r5, [r4, #12]
 800606a:	e7cf      	b.n	800600c <__smakebuf_r+0x18>

0800606c <_fstat_r>:
 800606c:	b538      	push	{r3, r4, r5, lr}
 800606e:	4d07      	ldr	r5, [pc, #28]	; (800608c <_fstat_r+0x20>)
 8006070:	2300      	movs	r3, #0
 8006072:	4604      	mov	r4, r0
 8006074:	4608      	mov	r0, r1
 8006076:	4611      	mov	r1, r2
 8006078:	602b      	str	r3, [r5, #0]
 800607a:	f7fb fc8e 	bl	800199a <_fstat>
 800607e:	1c43      	adds	r3, r0, #1
 8006080:	d102      	bne.n	8006088 <_fstat_r+0x1c>
 8006082:	682b      	ldr	r3, [r5, #0]
 8006084:	b103      	cbz	r3, 8006088 <_fstat_r+0x1c>
 8006086:	6023      	str	r3, [r4, #0]
 8006088:	bd38      	pop	{r3, r4, r5, pc}
 800608a:	bf00      	nop
 800608c:	20000334 	.word	0x20000334

08006090 <_isatty_r>:
 8006090:	b538      	push	{r3, r4, r5, lr}
 8006092:	4d06      	ldr	r5, [pc, #24]	; (80060ac <_isatty_r+0x1c>)
 8006094:	2300      	movs	r3, #0
 8006096:	4604      	mov	r4, r0
 8006098:	4608      	mov	r0, r1
 800609a:	602b      	str	r3, [r5, #0]
 800609c:	f7fb fc8d 	bl	80019ba <_isatty>
 80060a0:	1c43      	adds	r3, r0, #1
 80060a2:	d102      	bne.n	80060aa <_isatty_r+0x1a>
 80060a4:	682b      	ldr	r3, [r5, #0]
 80060a6:	b103      	cbz	r3, 80060aa <_isatty_r+0x1a>
 80060a8:	6023      	str	r3, [r4, #0]
 80060aa:	bd38      	pop	{r3, r4, r5, pc}
 80060ac:	20000334 	.word	0x20000334

080060b0 <_sbrk_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4d06      	ldr	r5, [pc, #24]	; (80060cc <_sbrk_r+0x1c>)
 80060b4:	2300      	movs	r3, #0
 80060b6:	4604      	mov	r4, r0
 80060b8:	4608      	mov	r0, r1
 80060ba:	602b      	str	r3, [r5, #0]
 80060bc:	f7fb fc96 	bl	80019ec <_sbrk>
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	d102      	bne.n	80060ca <_sbrk_r+0x1a>
 80060c4:	682b      	ldr	r3, [r5, #0]
 80060c6:	b103      	cbz	r3, 80060ca <_sbrk_r+0x1a>
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	bd38      	pop	{r3, r4, r5, pc}
 80060cc:	20000334 	.word	0x20000334

080060d0 <asinf>:
 80060d0:	b508      	push	{r3, lr}
 80060d2:	ed2d 8b02 	vpush	{d8}
 80060d6:	eeb0 8a40 	vmov.f32	s16, s0
 80060da:	f000 f899 	bl	8006210 <__ieee754_asinf>
 80060de:	eeb4 8a48 	vcmp.f32	s16, s16
 80060e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e6:	eef0 8a40 	vmov.f32	s17, s0
 80060ea:	d615      	bvs.n	8006118 <asinf+0x48>
 80060ec:	eeb0 0a48 	vmov.f32	s0, s16
 80060f0:	f000 f873 	bl	80061da <fabsf>
 80060f4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80060f8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80060fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006100:	dd0a      	ble.n	8006118 <asinf+0x48>
 8006102:	f7ff faa9 	bl	8005658 <__errno>
 8006106:	ecbd 8b02 	vpop	{d8}
 800610a:	2321      	movs	r3, #33	; 0x21
 800610c:	6003      	str	r3, [r0, #0]
 800610e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006112:	4804      	ldr	r0, [pc, #16]	; (8006124 <asinf+0x54>)
 8006114:	f000 b876 	b.w	8006204 <nanf>
 8006118:	eeb0 0a68 	vmov.f32	s0, s17
 800611c:	ecbd 8b02 	vpop	{d8}
 8006120:	bd08      	pop	{r3, pc}
 8006122:	bf00      	nop
 8006124:	08006e5d 	.word	0x08006e5d

08006128 <atan2f>:
 8006128:	f000 b958 	b.w	80063dc <__ieee754_atan2f>

0800612c <powf>:
 800612c:	b508      	push	{r3, lr}
 800612e:	ed2d 8b04 	vpush	{d8-d9}
 8006132:	eeb0 8a60 	vmov.f32	s16, s1
 8006136:	eeb0 9a40 	vmov.f32	s18, s0
 800613a:	f000 f9ef 	bl	800651c <__ieee754_powf>
 800613e:	eeb4 8a48 	vcmp.f32	s16, s16
 8006142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006146:	eef0 8a40 	vmov.f32	s17, s0
 800614a:	d63e      	bvs.n	80061ca <powf+0x9e>
 800614c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8006150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006154:	d112      	bne.n	800617c <powf+0x50>
 8006156:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800615a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800615e:	d039      	beq.n	80061d4 <powf+0xa8>
 8006160:	eeb0 0a48 	vmov.f32	s0, s16
 8006164:	f000 f840 	bl	80061e8 <finitef>
 8006168:	b378      	cbz	r0, 80061ca <powf+0x9e>
 800616a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800616e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006172:	d52a      	bpl.n	80061ca <powf+0x9e>
 8006174:	f7ff fa70 	bl	8005658 <__errno>
 8006178:	2322      	movs	r3, #34	; 0x22
 800617a:	e014      	b.n	80061a6 <powf+0x7a>
 800617c:	f000 f834 	bl	80061e8 <finitef>
 8006180:	b998      	cbnz	r0, 80061aa <powf+0x7e>
 8006182:	eeb0 0a49 	vmov.f32	s0, s18
 8006186:	f000 f82f 	bl	80061e8 <finitef>
 800618a:	b170      	cbz	r0, 80061aa <powf+0x7e>
 800618c:	eeb0 0a48 	vmov.f32	s0, s16
 8006190:	f000 f82a 	bl	80061e8 <finitef>
 8006194:	b148      	cbz	r0, 80061aa <powf+0x7e>
 8006196:	eef4 8a68 	vcmp.f32	s17, s17
 800619a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619e:	d7e9      	bvc.n	8006174 <powf+0x48>
 80061a0:	f7ff fa5a 	bl	8005658 <__errno>
 80061a4:	2321      	movs	r3, #33	; 0x21
 80061a6:	6003      	str	r3, [r0, #0]
 80061a8:	e00f      	b.n	80061ca <powf+0x9e>
 80061aa:	eef5 8a40 	vcmp.f32	s17, #0.0
 80061ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b2:	d10a      	bne.n	80061ca <powf+0x9e>
 80061b4:	eeb0 0a49 	vmov.f32	s0, s18
 80061b8:	f000 f816 	bl	80061e8 <finitef>
 80061bc:	b128      	cbz	r0, 80061ca <powf+0x9e>
 80061be:	eeb0 0a48 	vmov.f32	s0, s16
 80061c2:	f000 f811 	bl	80061e8 <finitef>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d1d4      	bne.n	8006174 <powf+0x48>
 80061ca:	eeb0 0a68 	vmov.f32	s0, s17
 80061ce:	ecbd 8b04 	vpop	{d8-d9}
 80061d2:	bd08      	pop	{r3, pc}
 80061d4:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80061d8:	e7f7      	b.n	80061ca <powf+0x9e>

080061da <fabsf>:
 80061da:	ee10 3a10 	vmov	r3, s0
 80061de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061e2:	ee00 3a10 	vmov	s0, r3
 80061e6:	4770      	bx	lr

080061e8 <finitef>:
 80061e8:	b082      	sub	sp, #8
 80061ea:	ed8d 0a01 	vstr	s0, [sp, #4]
 80061ee:	9801      	ldr	r0, [sp, #4]
 80061f0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80061f4:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80061f8:	bfac      	ite	ge
 80061fa:	2000      	movge	r0, #0
 80061fc:	2001      	movlt	r0, #1
 80061fe:	b002      	add	sp, #8
 8006200:	4770      	bx	lr
	...

08006204 <nanf>:
 8006204:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800620c <nanf+0x8>
 8006208:	4770      	bx	lr
 800620a:	bf00      	nop
 800620c:	7fc00000 	.word	0x7fc00000

08006210 <__ieee754_asinf>:
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	ee10 5a10 	vmov	r5, s0
 8006216:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800621a:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800621e:	ed2d 8b04 	vpush	{d8-d9}
 8006222:	d10c      	bne.n	800623e <__ieee754_asinf+0x2e>
 8006224:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800639c <__ieee754_asinf+0x18c>
 8006228:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80063a0 <__ieee754_asinf+0x190>
 800622c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006230:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006234:	eeb0 0a67 	vmov.f32	s0, s15
 8006238:	ecbd 8b04 	vpop	{d8-d9}
 800623c:	bd38      	pop	{r3, r4, r5, pc}
 800623e:	dd04      	ble.n	800624a <__ieee754_asinf+0x3a>
 8006240:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006244:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006248:	e7f6      	b.n	8006238 <__ieee754_asinf+0x28>
 800624a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800624e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8006252:	da0b      	bge.n	800626c <__ieee754_asinf+0x5c>
 8006254:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8006258:	da52      	bge.n	8006300 <__ieee754_asinf+0xf0>
 800625a:	eddf 7a52 	vldr	s15, [pc, #328]	; 80063a4 <__ieee754_asinf+0x194>
 800625e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8006262:	eef4 7ae8 	vcmpe.f32	s15, s17
 8006266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800626a:	dce5      	bgt.n	8006238 <__ieee754_asinf+0x28>
 800626c:	f7ff ffb5 	bl	80061da <fabsf>
 8006270:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8006274:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006278:	ee20 8a27 	vmul.f32	s16, s0, s15
 800627c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80063a8 <__ieee754_asinf+0x198>
 8006280:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80063ac <__ieee754_asinf+0x19c>
 8006284:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80063b0 <__ieee754_asinf+0x1a0>
 8006288:	eea8 7a27 	vfma.f32	s14, s16, s15
 800628c:	eddf 7a49 	vldr	s15, [pc, #292]	; 80063b4 <__ieee754_asinf+0x1a4>
 8006290:	eee7 7a08 	vfma.f32	s15, s14, s16
 8006294:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80063b8 <__ieee754_asinf+0x1a8>
 8006298:	eea7 7a88 	vfma.f32	s14, s15, s16
 800629c:	eddf 7a47 	vldr	s15, [pc, #284]	; 80063bc <__ieee754_asinf+0x1ac>
 80062a0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80062a4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80063c0 <__ieee754_asinf+0x1b0>
 80062a8:	eea7 9a88 	vfma.f32	s18, s15, s16
 80062ac:	eddf 7a45 	vldr	s15, [pc, #276]	; 80063c4 <__ieee754_asinf+0x1b4>
 80062b0:	eee8 7a07 	vfma.f32	s15, s16, s14
 80062b4:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80063c8 <__ieee754_asinf+0x1b8>
 80062b8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80062bc:	eddf 7a43 	vldr	s15, [pc, #268]	; 80063cc <__ieee754_asinf+0x1bc>
 80062c0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80062c4:	eeb0 0a48 	vmov.f32	s0, s16
 80062c8:	eee7 8a88 	vfma.f32	s17, s15, s16
 80062cc:	f000 fd4c 	bl	8006d68 <__ieee754_sqrtf>
 80062d0:	4b3f      	ldr	r3, [pc, #252]	; (80063d0 <__ieee754_asinf+0x1c0>)
 80062d2:	ee29 9a08 	vmul.f32	s18, s18, s16
 80062d6:	429c      	cmp	r4, r3
 80062d8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80062dc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80062e0:	dd3d      	ble.n	800635e <__ieee754_asinf+0x14e>
 80062e2:	eea0 0a06 	vfma.f32	s0, s0, s12
 80062e6:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80063d4 <__ieee754_asinf+0x1c4>
 80062ea:	eee0 7a26 	vfma.f32	s15, s0, s13
 80062ee:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80063a0 <__ieee754_asinf+0x190>
 80062f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80062f6:	2d00      	cmp	r5, #0
 80062f8:	bfd8      	it	le
 80062fa:	eeb1 0a40 	vnegle.f32	s0, s0
 80062fe:	e79b      	b.n	8006238 <__ieee754_asinf+0x28>
 8006300:	ee60 7a00 	vmul.f32	s15, s0, s0
 8006304:	eddf 6a29 	vldr	s13, [pc, #164]	; 80063ac <__ieee754_asinf+0x19c>
 8006308:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80063a8 <__ieee754_asinf+0x198>
 800630c:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80063c0 <__ieee754_asinf+0x1b0>
 8006310:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8006314:	eddf 6a27 	vldr	s13, [pc, #156]	; 80063b4 <__ieee754_asinf+0x1a4>
 8006318:	eee7 6a27 	vfma.f32	s13, s14, s15
 800631c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80063b8 <__ieee754_asinf+0x1a8>
 8006320:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006324:	eddf 6a25 	vldr	s13, [pc, #148]	; 80063bc <__ieee754_asinf+0x1ac>
 8006328:	eee7 6a27 	vfma.f32	s13, s14, s15
 800632c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80063b0 <__ieee754_asinf+0x1a0>
 8006330:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006334:	eddf 6a23 	vldr	s13, [pc, #140]	; 80063c4 <__ieee754_asinf+0x1b4>
 8006338:	eee7 6a86 	vfma.f32	s13, s15, s12
 800633c:	ed9f 6a22 	vldr	s12, [pc, #136]	; 80063c8 <__ieee754_asinf+0x1b8>
 8006340:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8006344:	eddf 6a21 	vldr	s13, [pc, #132]	; 80063cc <__ieee754_asinf+0x1bc>
 8006348:	eee6 6a27 	vfma.f32	s13, s12, s15
 800634c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006350:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8006354:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8006358:	eea0 0a27 	vfma.f32	s0, s0, s15
 800635c:	e76c      	b.n	8006238 <__ieee754_asinf+0x28>
 800635e:	ee10 3a10 	vmov	r3, s0
 8006362:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006366:	f023 030f 	bic.w	r3, r3, #15
 800636a:	ee07 3a10 	vmov	s14, r3
 800636e:	eea7 8a47 	vfms.f32	s16, s14, s14
 8006372:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006376:	ee30 0a00 	vadd.f32	s0, s0, s0
 800637a:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800637e:	eddf 7a07 	vldr	s15, [pc, #28]	; 800639c <__ieee754_asinf+0x18c>
 8006382:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8006386:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800638a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80063d8 <__ieee754_asinf+0x1c8>
 800638e:	eeb0 6a40 	vmov.f32	s12, s0
 8006392:	eea7 6a66 	vfms.f32	s12, s14, s13
 8006396:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800639a:	e7aa      	b.n	80062f2 <__ieee754_asinf+0xe2>
 800639c:	b33bbd2e 	.word	0xb33bbd2e
 80063a0:	3fc90fdb 	.word	0x3fc90fdb
 80063a4:	7149f2ca 	.word	0x7149f2ca
 80063a8:	3a4f7f04 	.word	0x3a4f7f04
 80063ac:	3811ef08 	.word	0x3811ef08
 80063b0:	3e2aaaab 	.word	0x3e2aaaab
 80063b4:	bd241146 	.word	0xbd241146
 80063b8:	3e4e0aa8 	.word	0x3e4e0aa8
 80063bc:	bea6b090 	.word	0xbea6b090
 80063c0:	3d9dc62e 	.word	0x3d9dc62e
 80063c4:	bf303361 	.word	0xbf303361
 80063c8:	4001572d 	.word	0x4001572d
 80063cc:	c019d139 	.word	0xc019d139
 80063d0:	3f799999 	.word	0x3f799999
 80063d4:	333bbd2e 	.word	0x333bbd2e
 80063d8:	3f490fdb 	.word	0x3f490fdb

080063dc <__ieee754_atan2f>:
 80063dc:	ee10 2a90 	vmov	r2, s1
 80063e0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80063e4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80063e8:	b510      	push	{r4, lr}
 80063ea:	eef0 7a40 	vmov.f32	s15, s0
 80063ee:	dc06      	bgt.n	80063fe <__ieee754_atan2f+0x22>
 80063f0:	ee10 0a10 	vmov	r0, s0
 80063f4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80063f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80063fc:	dd04      	ble.n	8006408 <__ieee754_atan2f+0x2c>
 80063fe:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006402:	eeb0 0a67 	vmov.f32	s0, s15
 8006406:	bd10      	pop	{r4, pc}
 8006408:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800640c:	d103      	bne.n	8006416 <__ieee754_atan2f+0x3a>
 800640e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006412:	f000 bb4d 	b.w	8006ab0 <atanf>
 8006416:	1794      	asrs	r4, r2, #30
 8006418:	f004 0402 	and.w	r4, r4, #2
 800641c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006420:	b943      	cbnz	r3, 8006434 <__ieee754_atan2f+0x58>
 8006422:	2c02      	cmp	r4, #2
 8006424:	d05e      	beq.n	80064e4 <__ieee754_atan2f+0x108>
 8006426:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80064f8 <__ieee754_atan2f+0x11c>
 800642a:	2c03      	cmp	r4, #3
 800642c:	bf08      	it	eq
 800642e:	eef0 7a47 	vmoveq.f32	s15, s14
 8006432:	e7e6      	b.n	8006402 <__ieee754_atan2f+0x26>
 8006434:	b941      	cbnz	r1, 8006448 <__ieee754_atan2f+0x6c>
 8006436:	eddf 7a31 	vldr	s15, [pc, #196]	; 80064fc <__ieee754_atan2f+0x120>
 800643a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006500 <__ieee754_atan2f+0x124>
 800643e:	2800      	cmp	r0, #0
 8006440:	bfb8      	it	lt
 8006442:	eef0 7a47 	vmovlt.f32	s15, s14
 8006446:	e7dc      	b.n	8006402 <__ieee754_atan2f+0x26>
 8006448:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800644c:	d110      	bne.n	8006470 <__ieee754_atan2f+0x94>
 800644e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006452:	f104 34ff 	add.w	r4, r4, #4294967295
 8006456:	d107      	bne.n	8006468 <__ieee754_atan2f+0x8c>
 8006458:	2c02      	cmp	r4, #2
 800645a:	d846      	bhi.n	80064ea <__ieee754_atan2f+0x10e>
 800645c:	4b29      	ldr	r3, [pc, #164]	; (8006504 <__ieee754_atan2f+0x128>)
 800645e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006462:	edd3 7a00 	vldr	s15, [r3]
 8006466:	e7cc      	b.n	8006402 <__ieee754_atan2f+0x26>
 8006468:	2c02      	cmp	r4, #2
 800646a:	d841      	bhi.n	80064f0 <__ieee754_atan2f+0x114>
 800646c:	4b26      	ldr	r3, [pc, #152]	; (8006508 <__ieee754_atan2f+0x12c>)
 800646e:	e7f6      	b.n	800645e <__ieee754_atan2f+0x82>
 8006470:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006474:	d0df      	beq.n	8006436 <__ieee754_atan2f+0x5a>
 8006476:	1a5b      	subs	r3, r3, r1
 8006478:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800647c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8006480:	da1a      	bge.n	80064b8 <__ieee754_atan2f+0xdc>
 8006482:	2a00      	cmp	r2, #0
 8006484:	da01      	bge.n	800648a <__ieee754_atan2f+0xae>
 8006486:	313c      	adds	r1, #60	; 0x3c
 8006488:	db19      	blt.n	80064be <__ieee754_atan2f+0xe2>
 800648a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800648e:	f7ff fea4 	bl	80061da <fabsf>
 8006492:	f000 fb0d 	bl	8006ab0 <atanf>
 8006496:	eef0 7a40 	vmov.f32	s15, s0
 800649a:	2c01      	cmp	r4, #1
 800649c:	d012      	beq.n	80064c4 <__ieee754_atan2f+0xe8>
 800649e:	2c02      	cmp	r4, #2
 80064a0:	d017      	beq.n	80064d2 <__ieee754_atan2f+0xf6>
 80064a2:	2c00      	cmp	r4, #0
 80064a4:	d0ad      	beq.n	8006402 <__ieee754_atan2f+0x26>
 80064a6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800650c <__ieee754_atan2f+0x130>
 80064aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064ae:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8006510 <__ieee754_atan2f+0x134>
 80064b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064b6:	e7a4      	b.n	8006402 <__ieee754_atan2f+0x26>
 80064b8:	eddf 7a10 	vldr	s15, [pc, #64]	; 80064fc <__ieee754_atan2f+0x120>
 80064bc:	e7ed      	b.n	800649a <__ieee754_atan2f+0xbe>
 80064be:	eddf 7a15 	vldr	s15, [pc, #84]	; 8006514 <__ieee754_atan2f+0x138>
 80064c2:	e7ea      	b.n	800649a <__ieee754_atan2f+0xbe>
 80064c4:	ee17 3a90 	vmov	r3, s15
 80064c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80064cc:	ee07 3a90 	vmov	s15, r3
 80064d0:	e797      	b.n	8006402 <__ieee754_atan2f+0x26>
 80064d2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800650c <__ieee754_atan2f+0x130>
 80064d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064da:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8006510 <__ieee754_atan2f+0x134>
 80064de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064e2:	e78e      	b.n	8006402 <__ieee754_atan2f+0x26>
 80064e4:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8006510 <__ieee754_atan2f+0x134>
 80064e8:	e78b      	b.n	8006402 <__ieee754_atan2f+0x26>
 80064ea:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8006518 <__ieee754_atan2f+0x13c>
 80064ee:	e788      	b.n	8006402 <__ieee754_atan2f+0x26>
 80064f0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006514 <__ieee754_atan2f+0x138>
 80064f4:	e785      	b.n	8006402 <__ieee754_atan2f+0x26>
 80064f6:	bf00      	nop
 80064f8:	c0490fdb 	.word	0xc0490fdb
 80064fc:	3fc90fdb 	.word	0x3fc90fdb
 8006500:	bfc90fdb 	.word	0xbfc90fdb
 8006504:	08006e8c 	.word	0x08006e8c
 8006508:	08006e98 	.word	0x08006e98
 800650c:	33bbbd2e 	.word	0x33bbbd2e
 8006510:	40490fdb 	.word	0x40490fdb
 8006514:	00000000 	.word	0x00000000
 8006518:	3f490fdb 	.word	0x3f490fdb

0800651c <__ieee754_powf>:
 800651c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006520:	ee10 4a90 	vmov	r4, s1
 8006524:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8006528:	ed2d 8b02 	vpush	{d8}
 800652c:	ee10 7a10 	vmov	r7, s0
 8006530:	eeb0 8a40 	vmov.f32	s16, s0
 8006534:	eef0 8a60 	vmov.f32	s17, s1
 8006538:	d10c      	bne.n	8006554 <__ieee754_powf+0x38>
 800653a:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 800653e:	007f      	lsls	r7, r7, #1
 8006540:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 8006544:	f240 8292 	bls.w	8006a6c <__ieee754_powf+0x550>
 8006548:	ee38 0a28 	vadd.f32	s0, s16, s17
 800654c:	ecbd 8b02 	vpop	{d8}
 8006550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006554:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 8006558:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800655c:	dcf4      	bgt.n	8006548 <__ieee754_powf+0x2c>
 800655e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8006562:	dd08      	ble.n	8006576 <__ieee754_powf+0x5a>
 8006564:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006568:	d1ee      	bne.n	8006548 <__ieee754_powf+0x2c>
 800656a:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800656e:	0064      	lsls	r4, r4, #1
 8006570:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8006574:	e7e6      	b.n	8006544 <__ieee754_powf+0x28>
 8006576:	2f00      	cmp	r7, #0
 8006578:	da20      	bge.n	80065bc <__ieee754_powf+0xa0>
 800657a:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800657e:	da2d      	bge.n	80065dc <__ieee754_powf+0xc0>
 8006580:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8006584:	f2c0 827b 	blt.w	8006a7e <__ieee754_powf+0x562>
 8006588:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800658c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8006590:	fa48 f603 	asr.w	r6, r8, r3
 8006594:	fa06 f303 	lsl.w	r3, r6, r3
 8006598:	4543      	cmp	r3, r8
 800659a:	f040 8270 	bne.w	8006a7e <__ieee754_powf+0x562>
 800659e:	f006 0601 	and.w	r6, r6, #1
 80065a2:	f1c6 0602 	rsb	r6, r6, #2
 80065a6:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80065aa:	d11f      	bne.n	80065ec <__ieee754_powf+0xd0>
 80065ac:	2c00      	cmp	r4, #0
 80065ae:	f280 8263 	bge.w	8006a78 <__ieee754_powf+0x55c>
 80065b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80065b6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80065ba:	e7c7      	b.n	800654c <__ieee754_powf+0x30>
 80065bc:	2600      	movs	r6, #0
 80065be:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 80065c2:	d1f0      	bne.n	80065a6 <__ieee754_powf+0x8a>
 80065c4:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 80065c8:	f000 8250 	beq.w	8006a6c <__ieee754_powf+0x550>
 80065cc:	dd08      	ble.n	80065e0 <__ieee754_powf+0xc4>
 80065ce:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80068d4 <__ieee754_powf+0x3b8>
 80065d2:	2c00      	cmp	r4, #0
 80065d4:	bfa8      	it	ge
 80065d6:	eeb0 0a68 	vmovge.f32	s0, s17
 80065da:	e7b7      	b.n	800654c <__ieee754_powf+0x30>
 80065dc:	2602      	movs	r6, #2
 80065de:	e7ee      	b.n	80065be <__ieee754_powf+0xa2>
 80065e0:	2c00      	cmp	r4, #0
 80065e2:	f280 8246 	bge.w	8006a72 <__ieee754_powf+0x556>
 80065e6:	eeb1 0a68 	vneg.f32	s0, s17
 80065ea:	e7af      	b.n	800654c <__ieee754_powf+0x30>
 80065ec:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80065f0:	d102      	bne.n	80065f8 <__ieee754_powf+0xdc>
 80065f2:	ee28 0a08 	vmul.f32	s0, s16, s16
 80065f6:	e7a9      	b.n	800654c <__ieee754_powf+0x30>
 80065f8:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80065fc:	eeb0 0a48 	vmov.f32	s0, s16
 8006600:	d107      	bne.n	8006612 <__ieee754_powf+0xf6>
 8006602:	2f00      	cmp	r7, #0
 8006604:	db05      	blt.n	8006612 <__ieee754_powf+0xf6>
 8006606:	ecbd 8b02 	vpop	{d8}
 800660a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800660e:	f000 bbab 	b.w	8006d68 <__ieee754_sqrtf>
 8006612:	f7ff fde2 	bl	80061da <fabsf>
 8006616:	b125      	cbz	r5, 8006622 <__ieee754_powf+0x106>
 8006618:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 800661c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8006620:	d115      	bne.n	800664e <__ieee754_powf+0x132>
 8006622:	2c00      	cmp	r4, #0
 8006624:	bfbc      	itt	lt
 8006626:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800662a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800662e:	2f00      	cmp	r7, #0
 8006630:	da8c      	bge.n	800654c <__ieee754_powf+0x30>
 8006632:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8006636:	4335      	orrs	r5, r6
 8006638:	d104      	bne.n	8006644 <__ieee754_powf+0x128>
 800663a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800663e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006642:	e783      	b.n	800654c <__ieee754_powf+0x30>
 8006644:	2e01      	cmp	r6, #1
 8006646:	d181      	bne.n	800654c <__ieee754_powf+0x30>
 8006648:	eeb1 0a40 	vneg.f32	s0, s0
 800664c:	e77e      	b.n	800654c <__ieee754_powf+0x30>
 800664e:	0ff8      	lsrs	r0, r7, #31
 8006650:	3801      	subs	r0, #1
 8006652:	ea56 0300 	orrs.w	r3, r6, r0
 8006656:	d104      	bne.n	8006662 <__ieee754_powf+0x146>
 8006658:	ee38 8a48 	vsub.f32	s16, s16, s16
 800665c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006660:	e774      	b.n	800654c <__ieee754_powf+0x30>
 8006662:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8006666:	dd73      	ble.n	8006750 <__ieee754_powf+0x234>
 8006668:	4b9b      	ldr	r3, [pc, #620]	; (80068d8 <__ieee754_powf+0x3bc>)
 800666a:	429d      	cmp	r5, r3
 800666c:	dc08      	bgt.n	8006680 <__ieee754_powf+0x164>
 800666e:	2c00      	cmp	r4, #0
 8006670:	da0b      	bge.n	800668a <__ieee754_powf+0x16e>
 8006672:	2000      	movs	r0, #0
 8006674:	ecbd 8b02 	vpop	{d8}
 8006678:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800667c:	f000 bb6e 	b.w	8006d5c <__math_oflowf>
 8006680:	4b96      	ldr	r3, [pc, #600]	; (80068dc <__ieee754_powf+0x3c0>)
 8006682:	429d      	cmp	r5, r3
 8006684:	dd08      	ble.n	8006698 <__ieee754_powf+0x17c>
 8006686:	2c00      	cmp	r4, #0
 8006688:	dcf3      	bgt.n	8006672 <__ieee754_powf+0x156>
 800668a:	2000      	movs	r0, #0
 800668c:	ecbd 8b02 	vpop	{d8}
 8006690:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006694:	f000 bb5c 	b.w	8006d50 <__math_uflowf>
 8006698:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800669c:	ee30 0a67 	vsub.f32	s0, s0, s15
 80066a0:	eddf 6a8f 	vldr	s13, [pc, #572]	; 80068e0 <__ieee754_powf+0x3c4>
 80066a4:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80066a8:	eee0 6a67 	vfms.f32	s13, s0, s15
 80066ac:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80066b0:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80066b4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80066b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066bc:	eddf 7a89 	vldr	s15, [pc, #548]	; 80068e4 <__ieee754_powf+0x3c8>
 80066c0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80066c4:	ed9f 7a88 	vldr	s14, [pc, #544]	; 80068e8 <__ieee754_powf+0x3cc>
 80066c8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80066cc:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80068ec <__ieee754_powf+0x3d0>
 80066d0:	eef0 6a67 	vmov.f32	s13, s15
 80066d4:	eee0 6a07 	vfma.f32	s13, s0, s14
 80066d8:	ee16 3a90 	vmov	r3, s13
 80066dc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80066e0:	f023 030f 	bic.w	r3, r3, #15
 80066e4:	ee06 3a90 	vmov	s13, r3
 80066e8:	eee0 6a47 	vfms.f32	s13, s0, s14
 80066ec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80066f0:	3e01      	subs	r6, #1
 80066f2:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 80066f6:	4306      	orrs	r6, r0
 80066f8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80066fc:	f024 040f 	bic.w	r4, r4, #15
 8006700:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8006704:	bf08      	it	eq
 8006706:	eeb0 8a47 	vmoveq.f32	s16, s14
 800670a:	ee07 4a10 	vmov	s14, r4
 800670e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8006712:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8006716:	ee07 3a90 	vmov	s15, r3
 800671a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800671e:	ee07 4a10 	vmov	s14, r4
 8006722:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006726:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800672a:	ee17 1a10 	vmov	r1, s14
 800672e:	2900      	cmp	r1, #0
 8006730:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006734:	f340 817c 	ble.w	8006a30 <__ieee754_powf+0x514>
 8006738:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800673c:	f340 80f8 	ble.w	8006930 <__ieee754_powf+0x414>
 8006740:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006748:	bf4c      	ite	mi
 800674a:	2001      	movmi	r0, #1
 800674c:	2000      	movpl	r0, #0
 800674e:	e791      	b.n	8006674 <__ieee754_powf+0x158>
 8006750:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 8006754:	bf01      	itttt	eq
 8006756:	eddf 7a66 	vldreq	s15, [pc, #408]	; 80068f0 <__ieee754_powf+0x3d4>
 800675a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800675e:	f06f 0317 	mvneq.w	r3, #23
 8006762:	ee17 5a90 	vmoveq	r5, s15
 8006766:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800676a:	bf18      	it	ne
 800676c:	2300      	movne	r3, #0
 800676e:	3a7f      	subs	r2, #127	; 0x7f
 8006770:	441a      	add	r2, r3
 8006772:	4b60      	ldr	r3, [pc, #384]	; (80068f4 <__ieee754_powf+0x3d8>)
 8006774:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8006778:	429d      	cmp	r5, r3
 800677a:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800677e:	dd06      	ble.n	800678e <__ieee754_powf+0x272>
 8006780:	4b5d      	ldr	r3, [pc, #372]	; (80068f8 <__ieee754_powf+0x3dc>)
 8006782:	429d      	cmp	r5, r3
 8006784:	f340 80a4 	ble.w	80068d0 <__ieee754_powf+0x3b4>
 8006788:	3201      	adds	r2, #1
 800678a:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800678e:	2500      	movs	r5, #0
 8006790:	4b5a      	ldr	r3, [pc, #360]	; (80068fc <__ieee754_powf+0x3e0>)
 8006792:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8006796:	ee07 1a10 	vmov	s14, r1
 800679a:	edd3 5a00 	vldr	s11, [r3]
 800679e:	4b58      	ldr	r3, [pc, #352]	; (8006900 <__ieee754_powf+0x3e4>)
 80067a0:	ee75 7a87 	vadd.f32	s15, s11, s14
 80067a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067a8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 80067ac:	1049      	asrs	r1, r1, #1
 80067ae:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80067b2:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80067b6:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 80067ba:	ee37 6a65 	vsub.f32	s12, s14, s11
 80067be:	ee07 1a90 	vmov	s15, r1
 80067c2:	ee26 5a24 	vmul.f32	s10, s12, s9
 80067c6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 80067ca:	ee15 7a10 	vmov	r7, s10
 80067ce:	401f      	ands	r7, r3
 80067d0:	ee06 7a90 	vmov	s13, r7
 80067d4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 80067d8:	ee37 7a65 	vsub.f32	s14, s14, s11
 80067dc:	ee65 7a05 	vmul.f32	s15, s10, s10
 80067e0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80067e4:	eddf 5a47 	vldr	s11, [pc, #284]	; 8006904 <__ieee754_powf+0x3e8>
 80067e8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8006908 <__ieee754_powf+0x3ec>
 80067ec:	eee7 5a87 	vfma.f32	s11, s15, s14
 80067f0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800690c <__ieee754_powf+0x3f0>
 80067f4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80067f8:	eddf 5a39 	vldr	s11, [pc, #228]	; 80068e0 <__ieee754_powf+0x3c4>
 80067fc:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006800:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8006910 <__ieee754_powf+0x3f4>
 8006804:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006808:	eddf 5a42 	vldr	s11, [pc, #264]	; 8006914 <__ieee754_powf+0x3f8>
 800680c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006810:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006814:	ee35 7a26 	vadd.f32	s14, s10, s13
 8006818:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800681c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006820:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8006824:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8006828:	eef0 5a67 	vmov.f32	s11, s15
 800682c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8006830:	ee75 5a87 	vadd.f32	s11, s11, s14
 8006834:	ee15 1a90 	vmov	r1, s11
 8006838:	4019      	ands	r1, r3
 800683a:	ee05 1a90 	vmov	s11, r1
 800683e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006842:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8006846:	ee77 7a67 	vsub.f32	s15, s14, s15
 800684a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800684e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006852:	eeb0 6a67 	vmov.f32	s12, s15
 8006856:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800685a:	ee16 1a10 	vmov	r1, s12
 800685e:	4019      	ands	r1, r3
 8006860:	ee07 1a10 	vmov	s14, r1
 8006864:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8006868:	ee06 1a10 	vmov	s12, r1
 800686c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006870:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006918 <__ieee754_powf+0x3fc>
 8006874:	4929      	ldr	r1, [pc, #164]	; (800691c <__ieee754_powf+0x400>)
 8006876:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8006920 <__ieee754_powf+0x404>
 800687a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800687e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006924 <__ieee754_powf+0x408>
 8006882:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006886:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800688a:	ed91 7a00 	vldr	s14, [r1]
 800688e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006892:	ee07 2a10 	vmov	s14, r2
 8006896:	eef0 6a67 	vmov.f32	s13, s15
 800689a:	4a23      	ldr	r2, [pc, #140]	; (8006928 <__ieee754_powf+0x40c>)
 800689c:	eee6 6a25 	vfma.f32	s13, s12, s11
 80068a0:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80068a4:	ed92 5a00 	vldr	s10, [r2]
 80068a8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80068ac:	ee76 6a85 	vadd.f32	s13, s13, s10
 80068b0:	ee76 6a87 	vadd.f32	s13, s13, s14
 80068b4:	ee16 2a90 	vmov	r2, s13
 80068b8:	4013      	ands	r3, r2
 80068ba:	ee06 3a90 	vmov	s13, r3
 80068be:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80068c2:	ee37 7a45 	vsub.f32	s14, s14, s10
 80068c6:	eea6 7a65 	vfms.f32	s14, s12, s11
 80068ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068ce:	e70f      	b.n	80066f0 <__ieee754_powf+0x1d4>
 80068d0:	2501      	movs	r5, #1
 80068d2:	e75d      	b.n	8006790 <__ieee754_powf+0x274>
 80068d4:	00000000 	.word	0x00000000
 80068d8:	3f7ffff3 	.word	0x3f7ffff3
 80068dc:	3f800007 	.word	0x3f800007
 80068e0:	3eaaaaab 	.word	0x3eaaaaab
 80068e4:	3fb8aa3b 	.word	0x3fb8aa3b
 80068e8:	36eca570 	.word	0x36eca570
 80068ec:	3fb8aa00 	.word	0x3fb8aa00
 80068f0:	4b800000 	.word	0x4b800000
 80068f4:	001cc471 	.word	0x001cc471
 80068f8:	005db3d6 	.word	0x005db3d6
 80068fc:	08006ea4 	.word	0x08006ea4
 8006900:	fffff000 	.word	0xfffff000
 8006904:	3e6c3255 	.word	0x3e6c3255
 8006908:	3e53f142 	.word	0x3e53f142
 800690c:	3e8ba305 	.word	0x3e8ba305
 8006910:	3edb6db7 	.word	0x3edb6db7
 8006914:	3f19999a 	.word	0x3f19999a
 8006918:	3f76384f 	.word	0x3f76384f
 800691c:	08006eb4 	.word	0x08006eb4
 8006920:	3f763800 	.word	0x3f763800
 8006924:	369dc3a0 	.word	0x369dc3a0
 8006928:	08006eac 	.word	0x08006eac
 800692c:	3338aa3c 	.word	0x3338aa3c
 8006930:	f040 8093 	bne.w	8006a5a <__ieee754_powf+0x53e>
 8006934:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800692c <__ieee754_powf+0x410>
 8006938:	ee37 7a67 	vsub.f32	s14, s14, s15
 800693c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006940:	eef4 6ac7 	vcmpe.f32	s13, s14
 8006944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006948:	f73f aefa 	bgt.w	8006740 <__ieee754_powf+0x224>
 800694c:	15db      	asrs	r3, r3, #23
 800694e:	3b7e      	subs	r3, #126	; 0x7e
 8006950:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8006954:	4118      	asrs	r0, r3
 8006956:	4408      	add	r0, r1
 8006958:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800695c:	4a49      	ldr	r2, [pc, #292]	; (8006a84 <__ieee754_powf+0x568>)
 800695e:	3b7f      	subs	r3, #127	; 0x7f
 8006960:	411a      	asrs	r2, r3
 8006962:	4002      	ands	r2, r0
 8006964:	ee07 2a10 	vmov	s14, r2
 8006968:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800696c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006970:	f1c3 0317 	rsb	r3, r3, #23
 8006974:	4118      	asrs	r0, r3
 8006976:	2900      	cmp	r1, #0
 8006978:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800697c:	bfb8      	it	lt
 800697e:	4240      	neglt	r0, r0
 8006980:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8006984:	eddf 6a40 	vldr	s13, [pc, #256]	; 8006a88 <__ieee754_powf+0x56c>
 8006988:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8006a8c <__ieee754_powf+0x570>
 800698c:	ee17 3a10 	vmov	r3, s14
 8006990:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006994:	f023 030f 	bic.w	r3, r3, #15
 8006998:	ee07 3a10 	vmov	s14, r3
 800699c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80069a4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80069a8:	eddf 7a39 	vldr	s15, [pc, #228]	; 8006a90 <__ieee754_powf+0x574>
 80069ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069b0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80069b4:	eef0 6a67 	vmov.f32	s13, s15
 80069b8:	eee7 6a06 	vfma.f32	s13, s14, s12
 80069bc:	eef0 5a66 	vmov.f32	s11, s13
 80069c0:	eee7 5a46 	vfms.f32	s11, s14, s12
 80069c4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80069c8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80069cc:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8006a94 <__ieee754_powf+0x578>
 80069d0:	eddf 5a31 	vldr	s11, [pc, #196]	; 8006a98 <__ieee754_powf+0x57c>
 80069d4:	eea7 6a25 	vfma.f32	s12, s14, s11
 80069d8:	eddf 5a30 	vldr	s11, [pc, #192]	; 8006a9c <__ieee754_powf+0x580>
 80069dc:	eee6 5a07 	vfma.f32	s11, s12, s14
 80069e0:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8006aa0 <__ieee754_powf+0x584>
 80069e4:	eea5 6a87 	vfma.f32	s12, s11, s14
 80069e8:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006aa4 <__ieee754_powf+0x588>
 80069ec:	eee6 5a07 	vfma.f32	s11, s12, s14
 80069f0:	eeb0 6a66 	vmov.f32	s12, s13
 80069f4:	eea5 6ac7 	vfms.f32	s12, s11, s14
 80069f8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80069fc:	ee66 5a86 	vmul.f32	s11, s13, s12
 8006a00:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006a04:	eee6 7aa7 	vfma.f32	s15, s13, s15
 8006a08:	ee85 7a86 	vdiv.f32	s14, s11, s12
 8006a0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a10:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006a14:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006a18:	ee10 3a10 	vmov	r3, s0
 8006a1c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8006a20:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a24:	da1f      	bge.n	8006a66 <__ieee754_powf+0x54a>
 8006a26:	f000 f917 	bl	8006c58 <scalbnf>
 8006a2a:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006a2e:	e58d      	b.n	800654c <__ieee754_powf+0x30>
 8006a30:	4a1d      	ldr	r2, [pc, #116]	; (8006aa8 <__ieee754_powf+0x58c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	dd07      	ble.n	8006a46 <__ieee754_powf+0x52a>
 8006a36:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3e:	bf4c      	ite	mi
 8006a40:	2001      	movmi	r0, #1
 8006a42:	2000      	movpl	r0, #0
 8006a44:	e622      	b.n	800668c <__ieee754_powf+0x170>
 8006a46:	d108      	bne.n	8006a5a <__ieee754_powf+0x53e>
 8006a48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006a4c:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a54:	f6ff af7a 	blt.w	800694c <__ieee754_powf+0x430>
 8006a58:	e7ed      	b.n	8006a36 <__ieee754_powf+0x51a>
 8006a5a:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8006a5e:	f73f af75 	bgt.w	800694c <__ieee754_powf+0x430>
 8006a62:	2000      	movs	r0, #0
 8006a64:	e78c      	b.n	8006980 <__ieee754_powf+0x464>
 8006a66:	ee00 3a10 	vmov	s0, r3
 8006a6a:	e7de      	b.n	8006a2a <__ieee754_powf+0x50e>
 8006a6c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006a70:	e56c      	b.n	800654c <__ieee754_powf+0x30>
 8006a72:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8006aac <__ieee754_powf+0x590>
 8006a76:	e569      	b.n	800654c <__ieee754_powf+0x30>
 8006a78:	eeb0 0a48 	vmov.f32	s0, s16
 8006a7c:	e566      	b.n	800654c <__ieee754_powf+0x30>
 8006a7e:	2600      	movs	r6, #0
 8006a80:	e591      	b.n	80065a6 <__ieee754_powf+0x8a>
 8006a82:	bf00      	nop
 8006a84:	ff800000 	.word	0xff800000
 8006a88:	3f317218 	.word	0x3f317218
 8006a8c:	3f317200 	.word	0x3f317200
 8006a90:	35bfbe8c 	.word	0x35bfbe8c
 8006a94:	b5ddea0e 	.word	0xb5ddea0e
 8006a98:	3331bb4c 	.word	0x3331bb4c
 8006a9c:	388ab355 	.word	0x388ab355
 8006aa0:	bb360b61 	.word	0xbb360b61
 8006aa4:	3e2aaaab 	.word	0x3e2aaaab
 8006aa8:	43160000 	.word	0x43160000
 8006aac:	00000000 	.word	0x00000000

08006ab0 <atanf>:
 8006ab0:	b538      	push	{r3, r4, r5, lr}
 8006ab2:	ee10 5a10 	vmov	r5, s0
 8006ab6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8006aba:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8006abe:	eef0 7a40 	vmov.f32	s15, s0
 8006ac2:	db10      	blt.n	8006ae6 <atanf+0x36>
 8006ac4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006ac8:	dd04      	ble.n	8006ad4 <atanf+0x24>
 8006aca:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006ace:	eeb0 0a67 	vmov.f32	s0, s15
 8006ad2:	bd38      	pop	{r3, r4, r5, pc}
 8006ad4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8006c0c <atanf+0x15c>
 8006ad8:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8006c10 <atanf+0x160>
 8006adc:	2d00      	cmp	r5, #0
 8006ade:	bfd8      	it	le
 8006ae0:	eef0 7a47 	vmovle.f32	s15, s14
 8006ae4:	e7f3      	b.n	8006ace <atanf+0x1e>
 8006ae6:	4b4b      	ldr	r3, [pc, #300]	; (8006c14 <atanf+0x164>)
 8006ae8:	429c      	cmp	r4, r3
 8006aea:	dc10      	bgt.n	8006b0e <atanf+0x5e>
 8006aec:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8006af0:	da0a      	bge.n	8006b08 <atanf+0x58>
 8006af2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006c18 <atanf+0x168>
 8006af6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006afa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006afe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b06:	dce2      	bgt.n	8006ace <atanf+0x1e>
 8006b08:	f04f 33ff 	mov.w	r3, #4294967295
 8006b0c:	e013      	b.n	8006b36 <atanf+0x86>
 8006b0e:	f7ff fb64 	bl	80061da <fabsf>
 8006b12:	4b42      	ldr	r3, [pc, #264]	; (8006c1c <atanf+0x16c>)
 8006b14:	429c      	cmp	r4, r3
 8006b16:	dc4f      	bgt.n	8006bb8 <atanf+0x108>
 8006b18:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8006b1c:	429c      	cmp	r4, r3
 8006b1e:	dc41      	bgt.n	8006ba4 <atanf+0xf4>
 8006b20:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8006b24:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006b28:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006b32:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8006b3c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8006c20 <atanf+0x170>
 8006b40:	eddf 5a38 	vldr	s11, [pc, #224]	; 8006c24 <atanf+0x174>
 8006b44:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8006c28 <atanf+0x178>
 8006b48:	ee66 6a06 	vmul.f32	s13, s12, s12
 8006b4c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006b50:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8006c2c <atanf+0x17c>
 8006b54:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006b58:	eddf 5a35 	vldr	s11, [pc, #212]	; 8006c30 <atanf+0x180>
 8006b5c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006b60:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8006c34 <atanf+0x184>
 8006b64:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006b68:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006c38 <atanf+0x188>
 8006b6c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006b70:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8006c3c <atanf+0x18c>
 8006b74:	eea6 5a87 	vfma.f32	s10, s13, s14
 8006b78:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006c40 <atanf+0x190>
 8006b7c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006b80:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8006c44 <atanf+0x194>
 8006b84:	eea7 5a26 	vfma.f32	s10, s14, s13
 8006b88:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8006c48 <atanf+0x198>
 8006b8c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006b90:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006b94:	eea5 7a86 	vfma.f32	s14, s11, s12
 8006b98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006b9c:	d121      	bne.n	8006be2 <atanf+0x132>
 8006b9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ba2:	e794      	b.n	8006ace <atanf+0x1e>
 8006ba4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006ba8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006bac:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006bb6:	e7be      	b.n	8006b36 <atanf+0x86>
 8006bb8:	4b24      	ldr	r3, [pc, #144]	; (8006c4c <atanf+0x19c>)
 8006bba:	429c      	cmp	r4, r3
 8006bbc:	dc0b      	bgt.n	8006bd6 <atanf+0x126>
 8006bbe:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8006bc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006bc6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006bca:	2302      	movs	r3, #2
 8006bcc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006bd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bd4:	e7af      	b.n	8006b36 <atanf+0x86>
 8006bd6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006bda:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006bde:	2303      	movs	r3, #3
 8006be0:	e7a9      	b.n	8006b36 <atanf+0x86>
 8006be2:	4a1b      	ldr	r2, [pc, #108]	; (8006c50 <atanf+0x1a0>)
 8006be4:	491b      	ldr	r1, [pc, #108]	; (8006c54 <atanf+0x1a4>)
 8006be6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006bea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006bee:	edd3 6a00 	vldr	s13, [r3]
 8006bf2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006bf6:	2d00      	cmp	r5, #0
 8006bf8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006bfc:	edd2 7a00 	vldr	s15, [r2]
 8006c00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c04:	bfb8      	it	lt
 8006c06:	eef1 7a67 	vneglt.f32	s15, s15
 8006c0a:	e760      	b.n	8006ace <atanf+0x1e>
 8006c0c:	3fc90fdb 	.word	0x3fc90fdb
 8006c10:	bfc90fdb 	.word	0xbfc90fdb
 8006c14:	3edfffff 	.word	0x3edfffff
 8006c18:	7149f2ca 	.word	0x7149f2ca
 8006c1c:	3f97ffff 	.word	0x3f97ffff
 8006c20:	3c8569d7 	.word	0x3c8569d7
 8006c24:	3d4bda59 	.word	0x3d4bda59
 8006c28:	bd6ef16b 	.word	0xbd6ef16b
 8006c2c:	3d886b35 	.word	0x3d886b35
 8006c30:	3dba2e6e 	.word	0x3dba2e6e
 8006c34:	3e124925 	.word	0x3e124925
 8006c38:	3eaaaaab 	.word	0x3eaaaaab
 8006c3c:	bd15a221 	.word	0xbd15a221
 8006c40:	bd9d8795 	.word	0xbd9d8795
 8006c44:	bde38e38 	.word	0xbde38e38
 8006c48:	be4ccccd 	.word	0xbe4ccccd
 8006c4c:	401bffff 	.word	0x401bffff
 8006c50:	08006ebc 	.word	0x08006ebc
 8006c54:	08006ecc 	.word	0x08006ecc

08006c58 <scalbnf>:
 8006c58:	ee10 3a10 	vmov	r3, s0
 8006c5c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8006c60:	d02b      	beq.n	8006cba <scalbnf+0x62>
 8006c62:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8006c66:	d302      	bcc.n	8006c6e <scalbnf+0x16>
 8006c68:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006c6c:	4770      	bx	lr
 8006c6e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8006c72:	d123      	bne.n	8006cbc <scalbnf+0x64>
 8006c74:	4b24      	ldr	r3, [pc, #144]	; (8006d08 <scalbnf+0xb0>)
 8006c76:	eddf 7a25 	vldr	s15, [pc, #148]	; 8006d0c <scalbnf+0xb4>
 8006c7a:	4298      	cmp	r0, r3
 8006c7c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006c80:	db17      	blt.n	8006cb2 <scalbnf+0x5a>
 8006c82:	ee10 3a10 	vmov	r3, s0
 8006c86:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006c8a:	3a19      	subs	r2, #25
 8006c8c:	f24c 3150 	movw	r1, #50000	; 0xc350
 8006c90:	4288      	cmp	r0, r1
 8006c92:	dd15      	ble.n	8006cc0 <scalbnf+0x68>
 8006c94:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006d10 <scalbnf+0xb8>
 8006c98:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8006d14 <scalbnf+0xbc>
 8006c9c:	ee10 3a10 	vmov	r3, s0
 8006ca0:	eeb0 7a67 	vmov.f32	s14, s15
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	bfb8      	it	lt
 8006ca8:	eef0 7a66 	vmovlt.f32	s15, s13
 8006cac:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006cb0:	4770      	bx	lr
 8006cb2:	eddf 7a19 	vldr	s15, [pc, #100]	; 8006d18 <scalbnf+0xc0>
 8006cb6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006cba:	4770      	bx	lr
 8006cbc:	0dd2      	lsrs	r2, r2, #23
 8006cbe:	e7e5      	b.n	8006c8c <scalbnf+0x34>
 8006cc0:	4410      	add	r0, r2
 8006cc2:	28fe      	cmp	r0, #254	; 0xfe
 8006cc4:	dce6      	bgt.n	8006c94 <scalbnf+0x3c>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	dd06      	ble.n	8006cd8 <scalbnf+0x80>
 8006cca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006cce:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006cd2:	ee00 3a10 	vmov	s0, r3
 8006cd6:	4770      	bx	lr
 8006cd8:	f110 0f16 	cmn.w	r0, #22
 8006cdc:	da09      	bge.n	8006cf2 <scalbnf+0x9a>
 8006cde:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8006d18 <scalbnf+0xc0>
 8006ce2:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8006d1c <scalbnf+0xc4>
 8006ce6:	ee10 3a10 	vmov	r3, s0
 8006cea:	eeb0 7a67 	vmov.f32	s14, s15
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	e7d9      	b.n	8006ca6 <scalbnf+0x4e>
 8006cf2:	3019      	adds	r0, #25
 8006cf4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006cf8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006cfc:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8006d20 <scalbnf+0xc8>
 8006d00:	ee07 3a90 	vmov	s15, r3
 8006d04:	e7d7      	b.n	8006cb6 <scalbnf+0x5e>
 8006d06:	bf00      	nop
 8006d08:	ffff3cb0 	.word	0xffff3cb0
 8006d0c:	4c000000 	.word	0x4c000000
 8006d10:	7149f2ca 	.word	0x7149f2ca
 8006d14:	f149f2ca 	.word	0xf149f2ca
 8006d18:	0da24260 	.word	0x0da24260
 8006d1c:	8da24260 	.word	0x8da24260
 8006d20:	33000000 	.word	0x33000000

08006d24 <with_errnof>:
 8006d24:	b513      	push	{r0, r1, r4, lr}
 8006d26:	4604      	mov	r4, r0
 8006d28:	ed8d 0a01 	vstr	s0, [sp, #4]
 8006d2c:	f7fe fc94 	bl	8005658 <__errno>
 8006d30:	ed9d 0a01 	vldr	s0, [sp, #4]
 8006d34:	6004      	str	r4, [r0, #0]
 8006d36:	b002      	add	sp, #8
 8006d38:	bd10      	pop	{r4, pc}

08006d3a <xflowf>:
 8006d3a:	b130      	cbz	r0, 8006d4a <xflowf+0x10>
 8006d3c:	eef1 7a40 	vneg.f32	s15, s0
 8006d40:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006d44:	2022      	movs	r0, #34	; 0x22
 8006d46:	f7ff bfed 	b.w	8006d24 <with_errnof>
 8006d4a:	eef0 7a40 	vmov.f32	s15, s0
 8006d4e:	e7f7      	b.n	8006d40 <xflowf+0x6>

08006d50 <__math_uflowf>:
 8006d50:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006d58 <__math_uflowf+0x8>
 8006d54:	f7ff bff1 	b.w	8006d3a <xflowf>
 8006d58:	10000000 	.word	0x10000000

08006d5c <__math_oflowf>:
 8006d5c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006d64 <__math_oflowf+0x8>
 8006d60:	f7ff bfeb 	b.w	8006d3a <xflowf>
 8006d64:	70000000 	.word	0x70000000

08006d68 <__ieee754_sqrtf>:
 8006d68:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006d6c:	4770      	bx	lr
	...

08006d70 <_init>:
 8006d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d72:	bf00      	nop
 8006d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d76:	bc08      	pop	{r3}
 8006d78:	469e      	mov	lr, r3
 8006d7a:	4770      	bx	lr

08006d7c <_fini>:
 8006d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d7e:	bf00      	nop
 8006d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d82:	bc08      	pop	{r3}
 8006d84:	469e      	mov	lr, r3
 8006d86:	4770      	bx	lr
