{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583937034489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583937034503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 17:30:33 2020 " "Processing started: Wed Mar 11 17:30:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583937034503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937034503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Manipulator_SMK -c Manipulator_SMK " "Command: quartus_map --read_settings_files=on --write_settings_files=off Manipulator_SMK -c Manipulator_SMK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937034503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583937036820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583937036820 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ADC_controller.qsys " "Elaborating Platform Designer system entity \"ADC_controller.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937056193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:00 Progress: Loading HW_4_SPDS_test/ADC_controller.qsys " "2020.03.11.18:31:00 Progress: Loading HW_4_SPDS_test/ADC_controller.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937060242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:00 Progress: Reading input file " "2020.03.11.18:31:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937060791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:00 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\] " "2020.03.11.18:31:00 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937060871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:01 Progress: Parameterizing module adc_mega_0 " "2020.03.11.18:31:01 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937061829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:01 Progress: Building connections " "2020.03.11.18:31:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937061832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:01 Progress: Parameterizing connections " "2020.03.11.18:31:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937061832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:01 Progress: Validating " "2020.03.11.18:31:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937061854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.11.18:31:01 Progress: Done reading input file " "2020.03.11.18:31:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937061904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_controller: Generating ADC_controller \"ADC_controller\" for QUARTUS_SYNTH " "ADC_controller: Generating ADC_controller \"ADC_controller\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937062808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063430 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063431 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063431 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063443 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063443 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063454 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063455 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063477 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063477 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063487 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063488 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063500 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063501 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063514 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063515 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063531 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063531 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063545 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063546 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063566 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063566 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063582 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/SEDOY/AppData/Local/Temp/alt8332_410709810402188194.dir/0002_sopcgen/ADC_controller_adc_mega_0.v " "Adc_mega_0: C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/SEDOY/AppData/Local/Temp/alt8332_410709810402188194.dir/0002_sopcgen/ADC_controller_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937063594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"ADC_controller\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"ADC_controller\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937069627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_controller: Done \"ADC_controller\" with 2 modules, 15 files " "ADC_controller: Done \"ADC_controller\" with 2 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937069643 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ADC_controller.qsys " "Finished elaborating Platform Designer system entity \"ADC_controller.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937070443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070512 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DUR_CLOCK_NUM DE10_LITE_Golden_Top.v 30 UI.v(12) " "Verilog HDL macro warning at UI.v(12): overriding existing definition for macro \"DUR_CLOCK_NUM\", which was defined in \"DE10_LITE_Golden_Top.v\", line 30" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1583937070528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui.v 1 1 " "Found 1 design units, including 1 entities, in source file ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Found entity 1: UI" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_geneator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_geneator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Geneator " "Found entity 1: PWM_Geneator" {  } { { "PWM_Geneator.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/PWM_Geneator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_controller " "Found entity 1: ADC_controller" {  } { { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_controller_adc_mega_0 " "Found entity 1: ADC_controller_adc_mega_0" {  } { { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070626 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583937070644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc_controller/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc_controller/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937070804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937070804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583937071702 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071708 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071708 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(63) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(63) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071708 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(66) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(66) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(69) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(69) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(72) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(72) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(75) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(75) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(78) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(78) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(88) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(88) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(101) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(101) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071709 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(52) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(52) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(57) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(57) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(58) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(58) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(102) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(102) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(109) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(109) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583937071710 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_controller ADC_controller:ADC_controller_template " "Elaborating entity \"ADC_controller\" for hierarchy \"ADC_controller:ADC_controller_template\"" {  } { { "DE10_LITE_Golden_Top.v" "ADC_controller_template" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937071779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_controller_adc_mega_0 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0 " "Elaborating entity \"ADC_controller_adc_mega_0\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\"" {  } { { "db/ip/adc_controller/adc_controller.v" "adc_mega_0" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937071800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "ADC_CTRL" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937071827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072144 ""}  } { { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583937072144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/max10_adc_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937072253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937072253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "control_internal" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583937072358 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072416 ""}  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583937072416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937072741 ""}  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583937072741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937072829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937072829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937072891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937072891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937072944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937072944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937072948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937073050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937073050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937073160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937073160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937073242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937073242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "sequencer_internal" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "sample_store_internal" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937073608 ""}  } { { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583937073608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937073671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937073671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UI UI:UI_0 " "Elaborating entity \"UI\" for hierarchy \"UI:UI_0\"" {  } { { "DE10_LITE_Golden_Top.v" "UI_0" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UI.v(28) " "Verilog HDL assignment warning at UI.v(28): truncated value with size 32 to match size of target (10)" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583937073715 "|DE10_LITE_Golden_Top|UI:UI_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 UI.v(31) " "Verilog HDL assignment warning at UI.v(31): truncated value with size 32 to match size of target (22)" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583937073715 "|DE10_LITE_Golden_Top|UI:UI_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UI.v(39) " "Verilog HDL assignment warning at UI.v(39): truncated value with size 32 to match size of target (10)" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583937073716 "|DE10_LITE_Golden_Top|UI:UI_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 UI.v(42) " "Verilog HDL assignment warning at UI.v(42): truncated value with size 32 to match size of target (22)" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583937073716 "|DE10_LITE_Golden_Top|UI:UI_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Geneator PWM_Geneator:PWM_Geneator_0 " "Elaborating entity \"PWM_Geneator\" for hierarchy \"PWM_Geneator:PWM_Geneator_0\"" {  } { { "DE10_LITE_Golden_Top.v" "PWM_Geneator_0" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937073750 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1583937073885 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[10\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074189 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[11\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074189 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074189 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074189 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074189 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_v5s1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 287 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074189 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583937074189 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583937074189 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074546 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583937074546 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583937074546 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC_controller:ADC_controller_template\|ADC_controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "db/ip/adc_controller/submodules/altera_modular_adc_control.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_modular_adc_control.v" 121 0 0 } } { "db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/de10_lite_adc_core_modular_adc_0.v" 117 0 0 } } { "db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/submodules/adc_controller_adc_mega_0.v" 58 0 0 } } { "db/ip/adc_controller/adc_controller.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/ip/adc_controller/adc_controller.v" 41 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074588 "|DE10_LITE_Golden_Top|ADC_controller:ADC_controller_template|ADC_controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583937074588 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583937074588 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "UI:UI_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UI:UI_0\|Mult0\"" {  } { { "UI.v" "Mult0" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074782 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UI:UI_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UI:UI_1\|Mult0\"" {  } { { "UI.v" "Mult0" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074782 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "UI:UI_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UI:UI_2\|Mult0\"" {  } { { "UI.v" "Mult0" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937074782 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583937074782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937074921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UI:UI_0\|lpm_mult:Mult0 " "Instantiated megafunction \"UI:UI_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583937074921 ""}  } { { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583937074921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937075055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937075144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937075243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937075318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937075318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937075379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937075431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583937075506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937075506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UI:UI_0\|lpm_mult:Mult0\|altshift:external_latency_ffs UI:UI_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UI:UI_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "UI.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/UI.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937075603 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583937076207 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583937076235 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1583937076235 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583937076235 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1583937076235 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937076364 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937076364 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937076364 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1583937076364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583937076364 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583937076364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583937076463 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583937076945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/output_files/Manipulator_SMK.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/HW_4_SPDS_test/output_files/Manipulator_SMK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937077184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583937077744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583937077744 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/17.1/HW_4_SPDS_test/DE10_LITE_Golden_Top.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583937078169 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583937078169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "785 " "Implemented 785 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583937078171 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583937078171 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583937078171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "588 " "Implemented 588 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583937078171 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583937078171 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583937078171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583937078171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583937078285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 17:31:18 2020 " "Processing ended: Wed Mar 11 17:31:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583937078285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583937078285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583937078285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583937078285 ""}
