/** 
 * \file fpgagen6_bf_axi_rxdma_types.h Automatically generated file with generator ver 0.0.16.0.
 * 
 * \brief Contains BitField functions to support FPGAGEN6 transceiver device.
 * 
 * FPGAGEN6 BITFIELD VERSION: 0.0.0.11
 * 
 * Disclaimer Legal Disclaimer
 * 
 * Copyright 2015 - 2023 Analog Devices Inc.
 * 
 * Released under the FPGAGEN6 API license, for more information see the "LICENSE.PDF" file in this zip file.
 */

#ifndef _FPGAGEN6_BF_AXI_RXDMA_TYPES_H_
#define _FPGAGEN6_BF_AXI_RXDMA_TYPES_H_

typedef enum fpgagen6_BfAxiRxdmaChanAddr
{
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_0    =    0x40010000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_1    =    0x40011000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_2    =    0x40012000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_3    =    0x40013000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_4    =    0x40014000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_5    =    0x40015000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_6    =    0x40016000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_7    =    0x40017000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_8    =    0x40018000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_9    =    0x40019000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_10    =    0x4001A000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_11    =    0x4001B000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_12    =    0x4001C000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_13    =    0x4001D000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_14    =    0x4001E000,
    FPGAGEN6_BF_ADRV904X_ADS10_ADS10V1_TOP_AXI_RXDMA_15    =    0x4001F000
} fpgagen6_BfAxiRxdmaChanAddr_e;

#endif // _FPGAGEN6_BF_AXI_RXDMA_TYPES_H_

