Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 18 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 14:33:26 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             201.00
  Critical Path Length:          2.45
  Critical Path Slack:          -1.58
  Critical Path Clk Period:      0.90
  Total Negative Slack:      -1725.75
  No. of Violating Paths:     4939.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:        -18.58
  No. of Hold Violations:      567.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         30
  Hierarchical Port Count:       7865
  Leaf Cell Count:             167773
  Buf/Inv Cell Count:           37026
  Buf Cell Count:                1420
  Inv Cell Count:               35606
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    143403
  Sequential Cell Count:        24370
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    98675.303128
  Noncombinational Area: 80638.149870
  Buf/Inv Area:          14941.079869
  Total Buffer Area:          1592.98
  Total Inverter Area:       13348.10
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            179313.452998
  Design Area:          179313.452998


  Design Rules
  -----------------------------------
  Total Number of Nets:        170349
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:             1062.00
  Overall Compile Wall Clock Time:  1083.42

  --------------------------------------------------------------------

  Design  WNS: 1.58  TNS: 1725.75  Number of Violating Paths: 4939


  Design (Hold)  WNS: 0.07  TNS: 18.58  Number of Violating Paths: 567

  --------------------------------------------------------------------


1
