// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_i_i,
        sub_i_i59,
        mul_ln3,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        activate_en,
        zext_ln3,
        cmp_i_i36_mid111,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        trunc_ln3
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] sub_i_i;
input  [5:0] sub_i_i59;
input  [12:0] mul_ln3;
output  [111:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
input  [31:0] activate_en;
input  [7:0] zext_ln3;
input  [0:0] cmp_i_i36_mid111;
input  [111:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [28:0] trunc_ln3;

reg ap_idle;
reg outStream_TVALID;
reg inStream_TREADY;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln1027_reg_808;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    outStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    inStream_TDATA_blk_n;
reg   [15:0] curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] curr_output_data_sub_data_1_V_1_reg_235;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] indvar_flatten_load_reg_803;
wire   [0:0] icmp_ln1027_fu_334_p2;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_808_pp0_iter8_reg;
wire   [12:0] add_ln1027_1_fu_340_p2;
reg   [12:0] add_ln1027_1_reg_812;
wire   [0:0] icmp_ln1027_1_fu_349_p2;
reg   [0:0] icmp_ln1027_1_reg_817;
wire   [0:0] and_ln14_fu_367_p2;
reg   [0:0] and_ln14_reg_826;
wire   [3:0] select_ln17_fu_379_p3;
reg   [3:0] select_ln17_reg_832;
wire   [4:0] shl_ln_fu_391_p3;
reg   [4:0] shl_ln_reg_838;
wire   [0:0] p_Result_s_fu_415_p2;
reg   [0:0] p_Result_s_reg_845;
reg   [0:0] p_Result_s_reg_845_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_845_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_845_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_845_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_845_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_845_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_845_pp0_iter7_reg;
wire   [15:0] curr_input_data_sub_data_0_V_fu_516_p1;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
reg    ap_block_state34_pp0_stage1_iter8;
reg    ap_block_pp0_stage1_11001;
reg   [15:0] curr_input_data_sub_data_1_V_reg_855;
reg   [15:0] curr_input_data_sub_data_2_V_reg_861;
reg   [15:0] curr_input_data_sub_data_3_V_reg_867;
wire   [0:0] p_Result_1_fu_571_p2;
reg   [0:0] p_Result_1_reg_873;
reg   [0:0] p_Result_1_reg_873_pp0_iter1_reg;
reg   [0:0] p_Result_1_reg_873_pp0_iter2_reg;
reg   [0:0] p_Result_1_reg_873_pp0_iter3_reg;
reg   [0:0] p_Result_1_reg_873_pp0_iter4_reg;
reg   [0:0] p_Result_1_reg_873_pp0_iter5_reg;
reg   [0:0] p_Result_1_reg_873_pp0_iter6_reg;
reg   [0:0] p_Result_1_reg_873_pp0_iter7_reg;
wire   [0:0] curr_output_last_V_fu_588_p2;
reg   [0:0] curr_output_last_V_reg_877;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter1_reg;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter2_reg;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter3_reg;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter4_reg;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter5_reg;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter6_reg;
reg   [0:0] curr_output_last_V_reg_877_pp0_iter7_reg;
reg   [5:0] tmp_s_reg_882;
reg   [5:0] tmp_s_reg_882_pp0_iter1_reg;
reg   [5:0] tmp_s_reg_882_pp0_iter2_reg;
reg   [5:0] tmp_s_reg_882_pp0_iter3_reg;
reg   [5:0] tmp_s_reg_882_pp0_iter4_reg;
reg   [5:0] tmp_s_reg_882_pp0_iter5_reg;
reg   [5:0] tmp_s_reg_882_pp0_iter6_reg;
reg   [5:0] tmp_s_reg_882_pp0_iter7_reg;
reg   [4:0] tmp_1_reg_887;
reg   [4:0] tmp_1_reg_887_pp0_iter1_reg;
reg   [4:0] tmp_1_reg_887_pp0_iter2_reg;
reg   [4:0] tmp_1_reg_887_pp0_iter3_reg;
reg   [4:0] tmp_1_reg_887_pp0_iter4_reg;
reg   [4:0] tmp_1_reg_887_pp0_iter5_reg;
reg   [4:0] tmp_1_reg_887_pp0_iter6_reg;
reg   [4:0] tmp_1_reg_887_pp0_iter7_reg;
reg   [17:0] tmp_4_reg_892;
reg   [17:0] tmp_4_reg_892_pp0_iter1_reg;
reg   [17:0] tmp_4_reg_892_pp0_iter2_reg;
reg   [17:0] tmp_4_reg_892_pp0_iter3_reg;
reg   [17:0] tmp_4_reg_892_pp0_iter4_reg;
reg   [17:0] tmp_4_reg_892_pp0_iter5_reg;
reg   [17:0] tmp_4_reg_892_pp0_iter6_reg;
reg   [17:0] tmp_4_reg_892_pp0_iter7_reg;
wire   [0:0] p_Result_2_fu_658_p2;
reg   [0:0] p_Result_2_reg_897;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] p_Result_2_reg_897_pp0_iter1_reg;
reg   [0:0] p_Result_2_reg_897_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_897_pp0_iter3_reg;
reg   [0:0] p_Result_2_reg_897_pp0_iter4_reg;
reg   [0:0] p_Result_2_reg_897_pp0_iter5_reg;
reg   [0:0] p_Result_2_reg_897_pp0_iter6_reg;
reg   [0:0] p_Result_2_reg_897_pp0_iter7_reg;
wire   [0:0] p_Result_3_fu_684_p2;
reg   [0:0] p_Result_3_reg_901;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] p_Result_3_reg_901_pp0_iter1_reg;
reg   [0:0] p_Result_3_reg_901_pp0_iter2_reg;
reg   [0:0] p_Result_3_reg_901_pp0_iter3_reg;
reg   [0:0] p_Result_3_reg_901_pp0_iter4_reg;
reg   [0:0] p_Result_3_reg_901_pp0_iter5_reg;
reg   [0:0] p_Result_3_reg_901_pp0_iter6_reg;
reg   [0:0] p_Result_3_reg_901_pp0_iter7_reg;
wire   [15:0] grp_logistic_activate_fu_263_ap_return;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
wire    grp_logistic_activate_fu_263_ap_start;
wire    grp_logistic_activate_fu_263_ap_done;
wire    grp_logistic_activate_fu_263_ap_idle;
wire    grp_logistic_activate_fu_263_ap_ready;
reg    grp_logistic_activate_fu_263_ap_ce;
reg   [15:0] grp_logistic_activate_fu_263_val_in;
reg    ap_predicate_op106_call_state2;
reg    ap_predicate_op123_call_state3;
reg    ap_predicate_op132_call_state4;
reg    ap_predicate_op147_call_state5;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state6_pp0_stage1_iter1_ignore_call0;
wire    ap_block_state10_pp0_stage1_iter2_ignore_call0;
wire    ap_block_state14_pp0_stage1_iter3_ignore_call0;
wire    ap_block_state18_pp0_stage1_iter4_ignore_call0;
wire    ap_block_state22_pp0_stage1_iter5_ignore_call0;
wire    ap_block_state26_pp0_stage1_iter6_ignore_call0;
wire    ap_block_state30_pp0_stage1_iter7_ignore_call0;
reg    ap_block_state34_pp0_stage1_iter8_ignore_call0;
reg    ap_block_pp0_stage1_11001_ignoreCallOp106;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call0;
wire    ap_block_state7_pp0_stage2_iter1_ignore_call0;
wire    ap_block_state11_pp0_stage2_iter2_ignore_call0;
wire    ap_block_state15_pp0_stage2_iter3_ignore_call0;
wire    ap_block_state19_pp0_stage2_iter4_ignore_call0;
wire    ap_block_state23_pp0_stage2_iter5_ignore_call0;
wire    ap_block_state27_pp0_stage2_iter6_ignore_call0;
wire    ap_block_state31_pp0_stage2_iter7_ignore_call0;
wire    ap_block_pp0_stage2_11001_ignoreCallOp122;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call0;
wire    ap_block_state8_pp0_stage3_iter1_ignore_call0;
wire    ap_block_state12_pp0_stage3_iter2_ignore_call0;
wire    ap_block_state16_pp0_stage3_iter3_ignore_call0;
wire    ap_block_state20_pp0_stage3_iter4_ignore_call0;
wire    ap_block_state24_pp0_stage3_iter5_ignore_call0;
wire    ap_block_state28_pp0_stage3_iter6_ignore_call0;
wire    ap_block_state32_pp0_stage3_iter7_ignore_call0;
wire    ap_block_pp0_stage3_11001_ignoreCallOp130;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state29_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter8_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp144;
reg   [15:0] ap_phi_reg_pp0_iter0_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter1_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter2_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter3_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter4_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter5_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter6_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter7_curr_output_data_sub_data_0_V_1_reg_225;
reg   [15:0] ap_phi_reg_pp0_iter0_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter1_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter2_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter3_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter4_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter5_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter6_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter7_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter8_curr_output_data_sub_data_1_V_1_reg_235;
reg   [15:0] ap_phi_reg_pp0_iter0_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter1_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter2_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter3_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter4_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter5_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter6_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter7_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_reg_pp0_iter8_curr_output_data_sub_data_2_V_1_reg_245;
reg   [15:0] ap_phi_mux_curr_output_data_sub_data_3_V_1_phi_fu_257_p4;
reg   [15:0] ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_1_reg_254;
wire   [15:0] ap_phi_reg_pp0_iter0_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_1_reg_254;
reg   [15:0] ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_1_reg_254;
reg    grp_logistic_activate_fu_263_ap_start_reg;
reg    ap_predicate_op106_call_state2_state1;
reg    ap_predicate_op123_call_state3_state2;
reg    ap_predicate_op132_call_state4_state3;
reg    ap_predicate_op147_call_state5_state4;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
reg   [3:0] input_ch_idx_fu_150;
wire   [3:0] input_ch_idx_1_fu_690_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_input_ch_idx_load;
reg   [4:0] col_idx_fu_154;
wire   [4:0] select_ln1027_1_fu_509_p3;
reg   [8:0] indvar_flatten_fu_158;
wire   [8:0] select_ln1027_2_fu_700_p3;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [4:0] row_idx_fu_162;
wire   [4:0] select_ln1027_fu_480_p3;
reg   [12:0] indvar_flatten15_fu_166;
reg   [12:0] ap_sig_allocacmp_indvar_flatten15_load;
reg    ap_block_pp0_stage1_01001;
wire   [8:0] zext_ln3_cast_fu_299_p1;
wire   [0:0] icmp_ln20_fu_361_p2;
wire   [0:0] xor_ln14_fu_355_p2;
wire   [0:0] or_ln17_fu_373_p2;
wire   [2:0] trunc_ln31_fu_387_p1;
wire   [28:0] zext_ln779_fu_399_p1;
wire   [28:0] shl_ln779_fu_403_p2;
wire   [28:0] and_ln779_fu_409_p2;
wire   [5:0] row_idx_cast_fu_427_p1;
wire   [5:0] col_idx_cast_fu_436_p1;
wire   [4:0] add_ln14_fu_452_p2;
wire   [5:0] row_idx_cast_mid1_fu_458_p1;
wire   [0:0] cmp_i_i27_mid1_fu_462_p2;
wire   [0:0] cmp_i_i27_fu_431_p2;
wire   [0:0] cmp_i_i36_fu_440_p2;
wire   [4:0] select_ln14_fu_445_p3;
wire   [4:0] col_idx_3_fu_487_p2;
wire   [5:0] col_idx_cast_mid1_fu_493_p1;
wire   [0:0] cmp_i_i36_mid1_fu_497_p2;
wire   [0:0] select_ln14_2_fu_474_p3;
wire   [4:0] or_ln36_fu_551_p2;
wire   [31:0] zext_ln779_1_fu_556_p1;
wire   [31:0] shl_ln779_1_fu_560_p2;
wire   [31:0] and_ln779_1_fu_566_p2;
wire   [0:0] select_ln14_1_fu_467_p3;
wire   [0:0] icmp_ln56_fu_577_p2;
wire   [0:0] and_ln57_fu_582_p2;
wire   [0:0] select_ln17_1_fu_502_p3;
wire   [4:0] or_ln41_fu_638_p2;
wire   [31:0] zext_ln779_2_fu_643_p1;
wire   [31:0] shl_ln779_2_fu_647_p2;
wire   [31:0] and_ln779_2_fu_653_p2;
wire   [4:0] or_ln46_fu_664_p2;
wire   [31:0] zext_ln779_3_fu_669_p1;
wire   [31:0] shl_ln779_3_fu_673_p2;
wire   [31:0] and_ln779_3_fu_679_p2;
wire   [8:0] add_ln1027_fu_695_p2;
wire   [109:0] tmp_6_fu_717_p12;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage1;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_832;
reg    ap_condition_307;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_logistic_activate_fu_263_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

yolo_yolo_top_logistic_activate grp_logistic_activate_fu_263(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_logistic_activate_fu_263_ap_start),
    .ap_done(grp_logistic_activate_fu_263_ap_done),
    .ap_idle(grp_logistic_activate_fu_263_ap_idle),
    .ap_ready(grp_logistic_activate_fu_263_ap_ready),
    .ap_ce(grp_logistic_activate_fu_263_ap_ce),
    .val_in(grp_logistic_activate_fu_263_val_in),
    .ap_return(grp_logistic_activate_fu_263_ap_return)
);

yolo_yolo_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_logistic_activate_fu_263_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op147_call_state5_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_predicate_op132_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op123_call_state3_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op106_call_state2_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            grp_logistic_activate_fu_263_ap_start_reg <= 1'b1;
        end else if ((grp_logistic_activate_fu_263_ap_ready == 1'b1)) begin
            grp_logistic_activate_fu_263_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_832)) begin
        if (((icmp_ln1027_reg_808 == 1'd0) & (p_Result_3_fu_684_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_1_reg_254 <= curr_input_data_sub_data_3_V_reg_867;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter0_curr_output_data_sub_data_3_V_1_reg_254;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_s_reg_845_pp0_iter7_reg == 1'd0) & (icmp_ln1027_reg_808_pp0_iter7_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter7_curr_output_data_sub_data_0_V_1_reg_225 <= grp_logistic_activate_fu_263_ap_return;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter7_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter6_curr_output_data_sub_data_0_V_1_reg_225;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_307)) begin
        if (((p_Result_1_reg_873_pp0_iter7_reg == 1'd0) & (icmp_ln1027_reg_808_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_curr_output_data_sub_data_1_V_1_reg_235 <= grp_logistic_activate_fu_263_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter7_curr_output_data_sub_data_1_V_1_reg_235;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (p_Result_2_reg_897_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_808_pp0_iter7_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter8_curr_output_data_sub_data_2_V_1_reg_245 <= grp_logistic_activate_fu_263_ap_return;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter8_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter7_curr_output_data_sub_data_2_V_1_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_idx_fu_154 <= 5'd0;
    end else if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_idx_fu_154 <= select_ln1027_1_fu_509_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten15_fu_166 <= 13'd0;
    end else if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten15_fu_166 <= add_ln1027_1_reg_812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten_fu_158 <= 9'd0;
    end else if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        indvar_flatten_fu_158 <= select_ln1027_2_fu_700_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        input_ch_idx_fu_150 <= 4'd0;
    end else if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        input_ch_idx_fu_150 <= input_ch_idx_1_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        row_idx_fu_162 <= 5'd0;
    end else if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        row_idx_fu_162 <= select_ln1027_fu_480_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1027_1_reg_812 <= add_ln1027_1_fu_340_p2;
        icmp_ln1027_reg_808 <= icmp_ln1027_fu_334_p2;
        icmp_ln1027_reg_808_pp0_iter1_reg <= icmp_ln1027_reg_808;
        icmp_ln1027_reg_808_pp0_iter2_reg <= icmp_ln1027_reg_808_pp0_iter1_reg;
        icmp_ln1027_reg_808_pp0_iter3_reg <= icmp_ln1027_reg_808_pp0_iter2_reg;
        icmp_ln1027_reg_808_pp0_iter4_reg <= icmp_ln1027_reg_808_pp0_iter3_reg;
        icmp_ln1027_reg_808_pp0_iter5_reg <= icmp_ln1027_reg_808_pp0_iter4_reg;
        icmp_ln1027_reg_808_pp0_iter6_reg <= icmp_ln1027_reg_808_pp0_iter5_reg;
        icmp_ln1027_reg_808_pp0_iter7_reg <= icmp_ln1027_reg_808_pp0_iter6_reg;
        icmp_ln1027_reg_808_pp0_iter8_reg <= icmp_ln1027_reg_808_pp0_iter7_reg;
        indvar_flatten_load_reg_803 <= ap_sig_allocacmp_indvar_flatten_load;
        p_Result_s_reg_845_pp0_iter1_reg <= p_Result_s_reg_845;
        p_Result_s_reg_845_pp0_iter2_reg <= p_Result_s_reg_845_pp0_iter1_reg;
        p_Result_s_reg_845_pp0_iter3_reg <= p_Result_s_reg_845_pp0_iter2_reg;
        p_Result_s_reg_845_pp0_iter4_reg <= p_Result_s_reg_845_pp0_iter3_reg;
        p_Result_s_reg_845_pp0_iter5_reg <= p_Result_s_reg_845_pp0_iter4_reg;
        p_Result_s_reg_845_pp0_iter6_reg <= p_Result_s_reg_845_pp0_iter5_reg;
        p_Result_s_reg_845_pp0_iter7_reg <= p_Result_s_reg_845_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_334_p2 == 1'd0))) begin
        and_ln14_reg_826 <= and_ln14_fu_367_p2;
        icmp_ln1027_1_reg_817 <= icmp_ln1027_1_fu_349_p2;
        p_Result_s_reg_845 <= p_Result_s_fu_415_p2;
        select_ln17_reg_832 <= select_ln17_fu_379_p3;
        shl_ln_reg_838[4 : 2] <= shl_ln_fu_391_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_Result_s_reg_845 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_curr_output_data_sub_data_0_V_1_reg_225 <= curr_input_data_sub_data_0_V_fu_516_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (p_Result_1_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter0_curr_output_data_sub_data_1_V_1_reg_235 <= {{inStream_TDATA[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (p_Result_2_fu_658_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter0_curr_output_data_sub_data_2_V_1_reg_245 <= curr_input_data_sub_data_2_V_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter0_curr_output_data_sub_data_0_V_1_reg_225;
        ap_phi_reg_pp0_iter1_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter0_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter1_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter0_curr_output_data_sub_data_2_V_1_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter1_curr_output_data_sub_data_0_V_1_reg_225;
        ap_phi_reg_pp0_iter2_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter1_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter2_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter1_curr_output_data_sub_data_2_V_1_reg_245;
        ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter3_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter2_curr_output_data_sub_data_0_V_1_reg_225;
        ap_phi_reg_pp0_iter3_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter2_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter3_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter2_curr_output_data_sub_data_2_V_1_reg_245;
        ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter4_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter3_curr_output_data_sub_data_0_V_1_reg_225;
        ap_phi_reg_pp0_iter4_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter3_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter4_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter3_curr_output_data_sub_data_2_V_1_reg_245;
        ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter5_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter4_curr_output_data_sub_data_0_V_1_reg_225;
        ap_phi_reg_pp0_iter5_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter4_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter5_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter4_curr_output_data_sub_data_2_V_1_reg_245;
        ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter6_curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter5_curr_output_data_sub_data_0_V_1_reg_225;
        ap_phi_reg_pp0_iter6_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter5_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter6_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter5_curr_output_data_sub_data_2_V_1_reg_245;
        ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter7_curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter6_curr_output_data_sub_data_1_V_1_reg_235;
        ap_phi_reg_pp0_iter7_curr_output_data_sub_data_2_V_1_reg_245 <= ap_phi_reg_pp0_iter6_curr_output_data_sub_data_2_V_1_reg_245;
        ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_1_reg_254 <= ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_1_reg_254;
        curr_output_data_sub_data_0_V_1_reg_225 <= ap_phi_reg_pp0_iter7_curr_output_data_sub_data_0_V_1_reg_225;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        curr_input_data_sub_data_1_V_reg_855 <= {{inStream_TDATA[31:16]}};
        curr_input_data_sub_data_2_V_reg_861 <= {{inStream_TDATA[47:32]}};
        curr_input_data_sub_data_3_V_reg_867 <= {{inStream_TDATA[63:48]}};
        curr_output_last_V_reg_877 <= curr_output_last_V_fu_588_p2;
        p_Result_1_reg_873 <= p_Result_1_fu_571_p2;
        tmp_1_reg_887 <= {{inStream_TDATA[100:96]}};
        tmp_4_reg_892 <= {{inStream_TDATA[81:64]}};
        tmp_s_reg_882 <= {{inStream_TDATA[109:104]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        curr_output_data_sub_data_1_V_1_reg_235 <= ap_phi_reg_pp0_iter8_curr_output_data_sub_data_1_V_1_reg_235;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        curr_output_last_V_reg_877_pp0_iter1_reg <= curr_output_last_V_reg_877;
        curr_output_last_V_reg_877_pp0_iter2_reg <= curr_output_last_V_reg_877_pp0_iter1_reg;
        curr_output_last_V_reg_877_pp0_iter3_reg <= curr_output_last_V_reg_877_pp0_iter2_reg;
        curr_output_last_V_reg_877_pp0_iter4_reg <= curr_output_last_V_reg_877_pp0_iter3_reg;
        curr_output_last_V_reg_877_pp0_iter5_reg <= curr_output_last_V_reg_877_pp0_iter4_reg;
        curr_output_last_V_reg_877_pp0_iter6_reg <= curr_output_last_V_reg_877_pp0_iter5_reg;
        curr_output_last_V_reg_877_pp0_iter7_reg <= curr_output_last_V_reg_877_pp0_iter6_reg;
        p_Result_1_reg_873_pp0_iter1_reg <= p_Result_1_reg_873;
        p_Result_1_reg_873_pp0_iter2_reg <= p_Result_1_reg_873_pp0_iter1_reg;
        p_Result_1_reg_873_pp0_iter3_reg <= p_Result_1_reg_873_pp0_iter2_reg;
        p_Result_1_reg_873_pp0_iter4_reg <= p_Result_1_reg_873_pp0_iter3_reg;
        p_Result_1_reg_873_pp0_iter5_reg <= p_Result_1_reg_873_pp0_iter4_reg;
        p_Result_1_reg_873_pp0_iter6_reg <= p_Result_1_reg_873_pp0_iter5_reg;
        p_Result_1_reg_873_pp0_iter7_reg <= p_Result_1_reg_873_pp0_iter6_reg;
        tmp_1_reg_887_pp0_iter1_reg <= tmp_1_reg_887;
        tmp_1_reg_887_pp0_iter2_reg <= tmp_1_reg_887_pp0_iter1_reg;
        tmp_1_reg_887_pp0_iter3_reg <= tmp_1_reg_887_pp0_iter2_reg;
        tmp_1_reg_887_pp0_iter4_reg <= tmp_1_reg_887_pp0_iter3_reg;
        tmp_1_reg_887_pp0_iter5_reg <= tmp_1_reg_887_pp0_iter4_reg;
        tmp_1_reg_887_pp0_iter6_reg <= tmp_1_reg_887_pp0_iter5_reg;
        tmp_1_reg_887_pp0_iter7_reg <= tmp_1_reg_887_pp0_iter6_reg;
        tmp_4_reg_892_pp0_iter1_reg <= tmp_4_reg_892;
        tmp_4_reg_892_pp0_iter2_reg <= tmp_4_reg_892_pp0_iter1_reg;
        tmp_4_reg_892_pp0_iter3_reg <= tmp_4_reg_892_pp0_iter2_reg;
        tmp_4_reg_892_pp0_iter4_reg <= tmp_4_reg_892_pp0_iter3_reg;
        tmp_4_reg_892_pp0_iter5_reg <= tmp_4_reg_892_pp0_iter4_reg;
        tmp_4_reg_892_pp0_iter6_reg <= tmp_4_reg_892_pp0_iter5_reg;
        tmp_4_reg_892_pp0_iter7_reg <= tmp_4_reg_892_pp0_iter6_reg;
        tmp_s_reg_882_pp0_iter1_reg <= tmp_s_reg_882;
        tmp_s_reg_882_pp0_iter2_reg <= tmp_s_reg_882_pp0_iter1_reg;
        tmp_s_reg_882_pp0_iter3_reg <= tmp_s_reg_882_pp0_iter2_reg;
        tmp_s_reg_882_pp0_iter4_reg <= tmp_s_reg_882_pp0_iter3_reg;
        tmp_s_reg_882_pp0_iter5_reg <= tmp_s_reg_882_pp0_iter4_reg;
        tmp_s_reg_882_pp0_iter6_reg <= tmp_s_reg_882_pp0_iter5_reg;
        tmp_s_reg_882_pp0_iter7_reg <= tmp_s_reg_882_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_2_reg_897 <= p_Result_2_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_2_reg_897_pp0_iter1_reg <= p_Result_2_reg_897;
        p_Result_2_reg_897_pp0_iter2_reg <= p_Result_2_reg_897_pp0_iter1_reg;
        p_Result_2_reg_897_pp0_iter3_reg <= p_Result_2_reg_897_pp0_iter2_reg;
        p_Result_2_reg_897_pp0_iter4_reg <= p_Result_2_reg_897_pp0_iter3_reg;
        p_Result_2_reg_897_pp0_iter5_reg <= p_Result_2_reg_897_pp0_iter4_reg;
        p_Result_2_reg_897_pp0_iter6_reg <= p_Result_2_reg_897_pp0_iter5_reg;
        p_Result_2_reg_897_pp0_iter7_reg <= p_Result_2_reg_897_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Result_3_reg_901 <= p_Result_3_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Result_3_reg_901_pp0_iter1_reg <= p_Result_3_reg_901;
        p_Result_3_reg_901_pp0_iter2_reg <= p_Result_3_reg_901_pp0_iter1_reg;
        p_Result_3_reg_901_pp0_iter3_reg <= p_Result_3_reg_901_pp0_iter2_reg;
        p_Result_3_reg_901_pp0_iter4_reg <= p_Result_3_reg_901_pp0_iter3_reg;
        p_Result_3_reg_901_pp0_iter5_reg <= p_Result_3_reg_901_pp0_iter4_reg;
        p_Result_3_reg_901_pp0_iter6_reg <= p_Result_3_reg_901_pp0_iter5_reg;
        p_Result_3_reg_901_pp0_iter7_reg <= p_Result_3_reg_901_pp0_iter6_reg;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_808 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_reg_808_pp0_iter7_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter7_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_3_reg_901_pp0_iter7_reg == 1'd0) & (icmp_ln1027_reg_808_pp0_iter8_reg == 1'd0))) begin
        ap_phi_mux_curr_output_data_sub_data_3_V_1_phi_fu_257_p4 = grp_logistic_activate_fu_263_ap_return;
    end else begin
        ap_phi_mux_curr_output_data_sub_data_3_V_1_phi_fu_257_p4 = ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_1_reg_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten15_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten15_load = indvar_flatten15_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_input_ch_idx_load = 4'd0;
    end else begin
        ap_sig_allocacmp_input_ch_idx_load = input_ch_idx_fu_150;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp144) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp130) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_logistic_activate_fu_263_ap_ce = 1'b1;
    end else begin
        grp_logistic_activate_fu_263_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op147_call_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_logistic_activate_fu_263_val_in = curr_input_data_sub_data_3_V_reg_867;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op132_call_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_logistic_activate_fu_263_val_in = curr_input_data_sub_data_2_V_reg_861;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op123_call_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_logistic_activate_fu_263_val_in = curr_input_data_sub_data_1_V_reg_855;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op106_call_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_logistic_activate_fu_263_val_in = curr_input_data_sub_data_0_V_fu_516_p1;
    end else begin
        grp_logistic_activate_fu_263_val_in = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inStream_TDATA_blk_n = inStream_TVALID;
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_808 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inStream_TREADY = 1'b1;
    end else begin
        inStream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outStream_TDATA_blk_n = outStream_TREADY;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        outStream_TVALID = 1'b1;
    end else begin
        outStream_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter7_stage1) & (ap_idle_pp0_0to6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1027_1_fu_340_p2 = (ap_sig_allocacmp_indvar_flatten15_load + 13'd1);

assign add_ln1027_fu_695_p2 = (indvar_flatten_load_reg_803 + 9'd1);

assign add_ln14_fu_452_p2 = (row_idx_fu_162 + 5'd1);

assign and_ln14_fu_367_p2 = (xor_ln14_fu_355_p2 & icmp_ln20_fu_361_p2);

assign and_ln57_fu_582_p2 = (select_ln14_1_fu_467_p3 & icmp_ln56_fu_577_p2);

assign and_ln779_1_fu_566_p2 = (shl_ln779_1_fu_560_p2 & activate_en);

assign and_ln779_2_fu_653_p2 = (shl_ln779_2_fu_647_p2 & activate_en);

assign and_ln779_3_fu_679_p2 = (shl_ln779_3_fu_673_p2 & activate_en);

assign and_ln779_fu_409_p2 = (trunc_ln3 & shl_ln779_fu_403_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp144 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((outStream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((inStream_TVALID == 1'b0) & (icmp_ln1027_reg_808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((outStream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((inStream_TVALID == 1'b0) & (icmp_ln1027_reg_808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp106 = (((outStream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((inStream_TVALID == 1'b0) & (icmp_ln1027_reg_808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((outStream_TREADY == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((inStream_TVALID == 1'b0) & (icmp_ln1027_reg_808 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp122 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp130 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((inStream_TVALID == 1'b0) & (icmp_ln1027_reg_808 == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call0 = ((inStream_TVALID == 1'b0) & (icmp_ln1027_reg_808 == 1'd0));
end

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp0_stage1_iter8 = (outStream_TREADY == 1'b0);
end

always @ (*) begin
    ap_block_state34_pp0_stage1_iter8_ignore_call0 = (outStream_TREADY == 1'b0);
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_307 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_832 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_phi_reg_pp0_iter0_curr_output_data_sub_data_3_V_1_reg_254 = 'bx;

always @ (*) begin
    ap_predicate_op106_call_state2 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_s_reg_845 == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_call_state2_state1 = ((p_Result_s_fu_415_p2 == 1'd0) & (icmp_ln1027_fu_334_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op123_call_state3 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_1_reg_873 == 1'd0));
end

always @ (*) begin
    ap_predicate_op123_call_state3_state2 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_1_fu_571_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_call_state4 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_2_reg_897 == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_call_state4_state3 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_2_fu_658_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_call_state5 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_3_reg_901 == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_call_state5_state4 = ((icmp_ln1027_reg_808 == 1'd0) & (p_Result_3_fu_684_p2 == 1'd0));
end

assign cmp_i_i27_fu_431_p2 = ((sub_i_i == row_idx_cast_fu_427_p1) ? 1'b1 : 1'b0);

assign cmp_i_i27_mid1_fu_462_p2 = ((sub_i_i == row_idx_cast_mid1_fu_458_p1) ? 1'b1 : 1'b0);

assign cmp_i_i36_fu_440_p2 = ((sub_i_i59 == col_idx_cast_fu_436_p1) ? 1'b1 : 1'b0);

assign cmp_i_i36_mid1_fu_497_p2 = ((sub_i_i59 == col_idx_cast_mid1_fu_493_p1) ? 1'b1 : 1'b0);

assign col_idx_3_fu_487_p2 = (select_ln14_fu_445_p3 + 5'd1);

assign col_idx_cast_fu_436_p1 = col_idx_fu_154;

assign col_idx_cast_mid1_fu_493_p1 = col_idx_3_fu_487_p2;

assign curr_input_data_sub_data_0_V_fu_516_p1 = inStream_TDATA[15:0];

assign curr_output_last_V_fu_588_p2 = (select_ln17_1_fu_502_p3 & and_ln57_fu_582_p2);

assign grp_logistic_activate_fu_263_ap_start = grp_logistic_activate_fu_263_ap_start_reg;

assign icmp_ln1027_1_fu_349_p2 = ((ap_sig_allocacmp_indvar_flatten_load == zext_ln3_cast_fu_299_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_334_p2 = ((ap_sig_allocacmp_indvar_flatten15_load == mul_ln3) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_361_p2 = ((ap_sig_allocacmp_input_ch_idx_load == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_577_p2 = ((select_ln17_reg_832 == 4'd7) ? 1'b1 : 1'b0);

assign input_ch_idx_1_fu_690_p2 = (select_ln17_reg_832 + 4'd1);

assign or_ln17_fu_373_p2 = (icmp_ln1027_1_fu_349_p2 | and_ln14_fu_367_p2);

assign or_ln36_fu_551_p2 = (shl_ln_reg_838 | 5'd1);

assign or_ln41_fu_638_p2 = (shl_ln_reg_838 | 5'd2);

assign or_ln46_fu_664_p2 = (shl_ln_reg_838 | 5'd3);

assign outStream_TDATA = tmp_6_fu_717_p12;

assign p_Result_1_fu_571_p2 = ((and_ln779_1_fu_566_p2 == 32'd0) ? 1'b1 : 1'b0);

assign p_Result_2_fu_658_p2 = ((and_ln779_2_fu_653_p2 == 32'd0) ? 1'b1 : 1'b0);

assign p_Result_3_fu_684_p2 = ((and_ln779_3_fu_679_p2 == 32'd0) ? 1'b1 : 1'b0);

assign p_Result_s_fu_415_p2 = ((and_ln779_fu_409_p2 == 29'd0) ? 1'b1 : 1'b0);

assign row_idx_cast_fu_427_p1 = row_idx_fu_162;

assign row_idx_cast_mid1_fu_458_p1 = add_ln14_fu_452_p2;

assign select_ln1027_1_fu_509_p3 = ((and_ln14_reg_826[0:0] == 1'b1) ? col_idx_3_fu_487_p2 : select_ln14_fu_445_p3);

assign select_ln1027_2_fu_700_p3 = ((icmp_ln1027_1_reg_817[0:0] == 1'b1) ? 9'd1 : add_ln1027_fu_695_p2);

assign select_ln1027_fu_480_p3 = ((icmp_ln1027_1_reg_817[0:0] == 1'b1) ? add_ln14_fu_452_p2 : row_idx_fu_162);

assign select_ln14_1_fu_467_p3 = ((icmp_ln1027_1_reg_817[0:0] == 1'b1) ? cmp_i_i27_mid1_fu_462_p2 : cmp_i_i27_fu_431_p2);

assign select_ln14_2_fu_474_p3 = ((icmp_ln1027_1_reg_817[0:0] == 1'b1) ? cmp_i_i36_mid111 : cmp_i_i36_fu_440_p2);

assign select_ln14_fu_445_p3 = ((icmp_ln1027_1_reg_817[0:0] == 1'b1) ? 5'd0 : col_idx_fu_154);

assign select_ln17_1_fu_502_p3 = ((and_ln14_reg_826[0:0] == 1'b1) ? cmp_i_i36_mid1_fu_497_p2 : select_ln14_2_fu_474_p3);

assign select_ln17_fu_379_p3 = ((or_ln17_fu_373_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_input_ch_idx_load);

assign shl_ln779_1_fu_560_p2 = 32'd1 << zext_ln779_1_fu_556_p1;

assign shl_ln779_2_fu_647_p2 = 32'd1 << zext_ln779_2_fu_643_p1;

assign shl_ln779_3_fu_673_p2 = 32'd1 << zext_ln779_3_fu_669_p1;

assign shl_ln779_fu_403_p2 = 29'd1 << zext_ln779_fu_399_p1;

assign shl_ln_fu_391_p3 = {{trunc_ln31_fu_387_p1}, {2'd0}};

assign tmp_6_fu_717_p12 = {{{{{{{{{{{tmp_s_reg_882_pp0_iter7_reg}, {3'd0}}, {tmp_1_reg_887_pp0_iter7_reg}}, {7'd0}}, {curr_output_last_V_reg_877_pp0_iter7_reg}}, {6'd0}}, {tmp_4_reg_892_pp0_iter7_reg}}, {ap_phi_mux_curr_output_data_sub_data_3_V_1_phi_fu_257_p4}}, {ap_phi_reg_pp0_iter8_curr_output_data_sub_data_2_V_1_reg_245}}, {curr_output_data_sub_data_1_V_1_reg_235}}, {curr_output_data_sub_data_0_V_1_reg_225}};

assign trunc_ln31_fu_387_p1 = select_ln17_fu_379_p3[2:0];

assign xor_ln14_fu_355_p2 = (icmp_ln1027_1_fu_349_p2 ^ 1'd1);

assign zext_ln3_cast_fu_299_p1 = zext_ln3;

assign zext_ln779_1_fu_556_p1 = or_ln36_fu_551_p2;

assign zext_ln779_2_fu_643_p1 = or_ln41_fu_638_p2;

assign zext_ln779_3_fu_669_p1 = or_ln46_fu_664_p2;

assign zext_ln779_fu_399_p1 = shl_ln_fu_391_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_838[1:0] <= 2'b00;
end

endmodule //yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3
