Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 13 14:59:48 2024
| Host         : MajiLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     677         
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (941)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1847)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (941)
--------------------------
 There are 677 register/latch pins with no clock driven by root clock pin: CLKDIV/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1847)
---------------------------------------------------
 There are 1847 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.053        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.053        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.320ns (59.183%)  route 1.600ns (40.817%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.424    CLKDIV/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.081 r  CLKDIV/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    CLKDIV/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  CLKDIV/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    CLKDIV/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  CLKDIV/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    CLKDIV/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  CLKDIV/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    CLKDIV/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  CLKDIV/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    CLKDIV/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  CLKDIV/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    CLKDIV/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.981 r  CLKDIV/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.840    CLKDIV/data0[28]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.307     9.147 r  CLKDIV/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.147    CLKDIV/counter[28]
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[28]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.031    15.199    CLKDIV/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 2.327ns (59.865%)  route 1.560ns (40.135%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.424    CLKDIV/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.081 r  CLKDIV/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    CLKDIV/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  CLKDIV/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    CLKDIV/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  CLKDIV/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    CLKDIV/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  CLKDIV/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    CLKDIV/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  CLKDIV/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    CLKDIV/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  CLKDIV/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    CLKDIV/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.989 r  CLKDIV/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.819     8.808    CLKDIV/data0[26]
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.306     9.114 r  CLKDIV/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.114    CLKDIV/counter[26]
    SLICE_X55Y95         FDCE                                         r  CLKDIV/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    CLKDIV/CLK
    SLICE_X55Y95         FDCE                                         r  CLKDIV/counter_reg[26]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y95         FDCE (Setup_fdce_C_D)        0.029    15.179    CLKDIV/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.828ns (22.056%)  route 2.926ns (77.944%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  CLKDIV/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.507    CLKDIV/counter_reg_n_0_[13]
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  CLKDIV/counter[31]_i_7/O
                         net (fo=1, routed)           0.445     7.076    CLKDIV/counter[31]_i_7_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.200 r  CLKDIV/counter[31]_i_2/O
                         net (fo=32, routed)          1.658     8.858    CLKDIV/counter[31]_i_2_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.982 r  CLKDIV/clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.982    CLKDIV/clk_out_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  CLKDIV/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    CLKDIV/CLK
    SLICE_X55Y96         FDCE                                         r  CLKDIV/clk_out_reg/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.029    15.179    CLKDIV/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 2.210ns (58.721%)  route 1.554ns (41.279%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.424    CLKDIV/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.081 r  CLKDIV/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    CLKDIV/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  CLKDIV/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    CLKDIV/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  CLKDIV/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    CLKDIV/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  CLKDIV/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    CLKDIV/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  CLKDIV/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    CLKDIV/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.872 r  CLKDIV/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.812     8.684    CLKDIV/data0[22]
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.306     8.990 r  CLKDIV/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.990    CLKDIV/counter[22]
    SLICE_X57Y94         FDCE                                         r  CLKDIV/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y94         FDCE                                         r  CLKDIV/counter_reg[22]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.031    15.199    CLKDIV/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.263%)  route 2.891ns (77.737%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y90         FDCE                                         r  CLKDIV/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[6]/Q
                         net (fo=2, routed)           0.669     6.352    CLKDIV/counter_reg_n_0_[6]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.476 r  CLKDIV/counter[31]_i_8/O
                         net (fo=1, routed)           0.403     6.879    CLKDIV/counter[31]_i_8_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.003 r  CLKDIV/counter[31]_i_3/O
                         net (fo=32, routed)          1.819     8.822    CLKDIV/counter[31]_i_3_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124     8.946 r  CLKDIV/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.946    CLKDIV/counter[30]
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[30]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.031    15.199    CLKDIV/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.828ns (22.275%)  route 2.889ns (77.725%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y90         FDCE                                         r  CLKDIV/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[6]/Q
                         net (fo=2, routed)           0.669     6.352    CLKDIV/counter_reg_n_0_[6]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.476 r  CLKDIV/counter[31]_i_8/O
                         net (fo=1, routed)           0.403     6.879    CLKDIV/counter[31]_i_8_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.003 r  CLKDIV/counter[31]_i_3/O
                         net (fo=32, routed)          1.817     8.820    CLKDIV/counter[31]_i_3_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124     8.944 r  CLKDIV/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     8.944    CLKDIV/counter[29]
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[29]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.029    15.197    CLKDIV/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.086ns (56.591%)  route 1.600ns (43.409%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.424    CLKDIV/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.081 r  CLKDIV/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    CLKDIV/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  CLKDIV/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    CLKDIV/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  CLKDIV/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    CLKDIV/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  CLKDIV/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    CLKDIV/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.747 r  CLKDIV/counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.606    CLKDIV/data0[20]
    SLICE_X57Y93         LUT5 (Prop_lut5_I4_O)        0.307     8.913 r  CLKDIV/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.913    CLKDIV/counter[20]
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[20]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y93         FDCE (Setup_fdce_C_D)        0.031    15.199    CLKDIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.355ns (64.149%)  route 1.316ns (35.851%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    CLKDIV/CLK
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  CLKDIV/counter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.424    CLKDIV/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.081 r  CLKDIV/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    CLKDIV/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  CLKDIV/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    CLKDIV/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  CLKDIV/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.315    CLKDIV/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  CLKDIV/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    CLKDIV/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  CLKDIV/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    CLKDIV/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  CLKDIV/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.666    CLKDIV/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  CLKDIV/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.783    CLKDIV/counter_reg[28]_i_2_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.022 r  CLKDIV/counter_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.575     8.597    CLKDIV/data0[31]
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.301     8.898 r  CLKDIV/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.898    CLKDIV/counter[31]
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[31]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.031    15.199    CLKDIV/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.828ns (22.687%)  route 2.822ns (77.313%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.228    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  CLKDIV/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.507    CLKDIV/counter_reg_n_0_[13]
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  CLKDIV/counter[31]_i_7/O
                         net (fo=1, routed)           0.445     7.076    CLKDIV/counter[31]_i_7_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.200 r  CLKDIV/counter[31]_i_2/O
                         net (fo=32, routed)          1.553     8.753    CLKDIV/counter[31]_i_2_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.877 r  CLKDIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.877    CLKDIV/counter[25]
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[25]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.029    15.197    CLKDIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.828ns (22.805%)  route 2.803ns (77.195%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  CLKDIV/counter_reg[28]/Q
                         net (fo=2, routed)           0.820     6.505    CLKDIV/counter_reg_n_0_[28]
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.629 r  CLKDIV/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.032    CLKDIV/counter[31]_i_9_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.156 r  CLKDIV/counter[31]_i_4/O
                         net (fo=32, routed)          1.580     8.735    CLKDIV/counter[31]_i_4_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I2_O)        0.124     8.859 r  CLKDIV/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.859    CLKDIV/counter[9]
    SLICE_X55Y91         FDCE                                         r  CLKDIV/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    CLKDIV/CLK
    SLICE_X55Y91         FDCE                                         r  CLKDIV/counter_reg[9]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031    15.180    CLKDIV/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    CLKDIV/CLK
    SLICE_X55Y89         FDCE                                         r  CLKDIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  CLKDIV/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.791    CLKDIV/counter_reg_n_0_[0]
    SLICE_X55Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  CLKDIV/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    CLKDIV/counter[0]
    SLICE_X55Y89         FDCE                                         r  CLKDIV/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    CLKDIV/CLK
    SLICE_X55Y89         FDCE                                         r  CLKDIV/counter_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X55Y89         FDCE (Hold_fdce_C_D)         0.091     1.572    CLKDIV/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.231ns (46.882%)  route 0.262ns (53.118%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    CLKDIV/CLK
    SLICE_X55Y89         FDCE                                         r  CLKDIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  CLKDIV/counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.756    CLKDIV/counter_reg_n_0_[0]
    SLICE_X57Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  CLKDIV/counter[31]_i_3/O
                         net (fo=32, routed)          0.128     1.929    CLKDIV/counter[31]_i_3_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  CLKDIV/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.974    CLKDIV/counter[3]
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    CLKDIV/CLK
    SLICE_X57Y89         FDCE                                         r  CLKDIV/counter_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X57Y89         FDCE (Hold_fdce_C_D)         0.092     1.610    CLKDIV/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.579%)  route 0.265ns (53.421%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X55Y95         FDCE                                         r  CLKDIV/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  CLKDIV/counter_reg[26]/Q
                         net (fo=2, routed)           0.123     1.747    CLKDIV/counter_reg_n_0_[26]
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  CLKDIV/counter[31]_i_4/O
                         net (fo=32, routed)          0.142     1.934    CLKDIV/counter[31]_i_4_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.979 r  CLKDIV/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.979    CLKDIV/counter[28]
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[28]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.092     1.612    CLKDIV/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 CLKDIV/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X55Y96         FDCE                                         r  CLKDIV/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  CLKDIV/clk_out_reg/Q
                         net (fo=2, routed)           0.287     1.912    CLKDIV/clkout
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.957 r  CLKDIV/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.957    CLKDIV/clk_out_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  CLKDIV/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y96         FDCE                                         r  CLKDIV/clk_out_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    CLKDIV/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.915%)  route 0.283ns (55.085%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  CLKDIV/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.743    CLKDIV/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  CLKDIV/counter[31]_i_5/O
                         net (fo=32, routed)          0.165     1.953    CLKDIV/counter[31]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  CLKDIV/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.998    CLKDIV/counter[20]
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[20]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.092     1.592    CLKDIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.798%)  route 0.322ns (58.202%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  CLKDIV/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.743    CLKDIV/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  CLKDIV/counter[31]_i_5/O
                         net (fo=32, routed)          0.203     1.991    CLKDIV/counter[31]_i_5_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  CLKDIV/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.036    CLKDIV/counter[24]
    SLICE_X55Y94         FDCE                                         r  CLKDIV/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y94         FDCE                                         r  CLKDIV/counter_reg[24]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.092     1.611    CLKDIV/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.722%)  route 0.323ns (58.278%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  CLKDIV/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.743    CLKDIV/counter_reg_n_0_[16]
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.788 r  CLKDIV/counter[31]_i_5/O
                         net (fo=32, routed)          0.204     1.992    CLKDIV/counter[31]_i_5_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.037 r  CLKDIV/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.037    CLKDIV/counter[23]
    SLICE_X55Y94         FDCE                                         r  CLKDIV/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y94         FDCE                                         r  CLKDIV/counter_reg[23]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.091     1.610    CLKDIV/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.621%)  route 0.338ns (59.379%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X57Y91         FDCE                                         r  CLKDIV/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  CLKDIV/counter_reg[8]/Q
                         net (fo=2, routed)           0.210     1.834    CLKDIV/counter_reg_n_0_[8]
    SLICE_X55Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.879 r  CLKDIV/counter[31]_i_2/O
                         net (fo=32, routed)          0.128     2.007    CLKDIV/counter[31]_i_2_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I0_O)        0.045     2.052 r  CLKDIV/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.052    CLKDIV/counter[9]
    SLICE_X55Y91         FDCE                                         r  CLKDIV/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    CLKDIV/CLK
    SLICE_X55Y91         FDCE                                         r  CLKDIV/counter_reg[9]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.092     1.610    CLKDIV/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.535%)  route 0.339ns (59.465%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLKDIV/CLK
    SLICE_X55Y95         FDCE                                         r  CLKDIV/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  CLKDIV/counter_reg[26]/Q
                         net (fo=2, routed)           0.123     1.747    CLKDIV/counter_reg_n_0_[26]
    SLICE_X57Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  CLKDIV/counter[31]_i_4/O
                         net (fo=32, routed)          0.216     2.008    CLKDIV/counter[31]_i_4_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I2_O)        0.045     2.053 r  CLKDIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.053    CLKDIV/counter[25]
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[25]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.091     1.611    CLKDIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.066%)  route 0.346ns (59.934%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    CLKDIV/CLK
    SLICE_X55Y89         FDCE                                         r  CLKDIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  CLKDIV/counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.756    CLKDIV/counter_reg_n_0_[0]
    SLICE_X57Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  CLKDIV/counter[31]_i_3/O
                         net (fo=32, routed)          0.212     2.013    CLKDIV/counter[31]_i_3_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I1_O)        0.045     2.058 r  CLKDIV/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.058    CLKDIV/counter[6]
    SLICE_X57Y90         FDCE                                         r  CLKDIV/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X57Y90         FDCE                                         r  CLKDIV/counter_reg[6]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.092     1.611    CLKDIV/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    CLKDIV/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y89    CLKDIV/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y91    CLKDIV/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y91    CLKDIV/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91    CLKDIV/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    CLKDIV/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92    CLKDIV/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    CLKDIV/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    CLKDIV/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CLKDIV/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CLKDIV/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    CLKDIV/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    CLKDIV/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    CLKDIV/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    CLKDIV/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CLKDIV/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    CLKDIV/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    CLKDIV/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    CLKDIV/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    CLKDIV/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    CLKDIV/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    CLKDIV/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1863 Endpoints
Min Delay          1863 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[11][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.796ns  (logic 3.262ns (13.708%)  route 20.534ns (86.292%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.847    16.830    DP/rb/C2_12
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  DP/rb/R[15][31]_i_25/O
                         net (fo=1, routed)           0.417    17.372    DP/pc1/C2_27
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    17.496 r  DP/pc1/R[15][31]_i_20/O
                         net (fo=3, routed)           1.216    18.712    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124    18.836 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.706    19.542    DP/in_reg/C2_2
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    19.666 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.666    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212    19.878 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.645    20.523    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.299    20.822 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.688    21.509    DP/pc1/R_reg[1][30]
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124    21.633 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          2.162    23.796    DP/rb/D[30]
    SLICE_X12Y111        FDRE                                         r  DP/rb/R_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[1][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.467ns  (logic 3.262ns (13.900%)  route 20.205ns (86.100%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.847    16.830    DP/rb/C2_12
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  DP/rb/R[15][31]_i_25/O
                         net (fo=1, routed)           0.417    17.372    DP/pc1/C2_27
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    17.496 r  DP/pc1/R[15][31]_i_20/O
                         net (fo=3, routed)           1.216    18.712    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124    18.836 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.706    19.542    DP/in_reg/C2_2
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    19.666 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.666    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212    19.878 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.645    20.523    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.299    20.822 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.688    21.509    DP/pc1/R_reg[1][30]
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124    21.633 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.834    23.467    DP/rb/D[30]
    SLICE_X12Y112        FDRE                                         r  DP/rb/R_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[8][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.293ns  (logic 3.257ns (13.983%)  route 20.036ns (86.017%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.847    16.830    DP/rb/C2_12
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  DP/rb/R[15][31]_i_25/O
                         net (fo=1, routed)           0.417    17.372    DP/pc1/C2_27
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    17.496 r  DP/pc1/R[15][31]_i_20/O
                         net (fo=3, routed)           1.064    18.560    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124    18.684 r  DP/pc1/R[15][31]_i_16/O
                         net (fo=1, routed)           0.727    19.411    DP/pc1/alu/sub_res[31]
    SLICE_X6Y111         LUT6 (Prop_lut6_I1_O)        0.124    19.535 r  DP/pc1/R[15][31]_i_14/O
                         net (fo=1, routed)           0.000    19.535    DP/in_reg/R[15][31]_i_7_0
    SLICE_X6Y111         MUXF7 (Prop_muxf7_I0_O)      0.209    19.744 r  DP/in_reg/R_reg[15][31]_i_11/O
                         net (fo=1, routed)           0.763    20.507    DP/in_reg/R_reg[15][31]_i_11_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.297    20.804 r  DP/in_reg/R[15][31]_i_7/O
                         net (fo=2, routed)           0.466    21.270    DP/pc1/R_reg[1][31]_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.124    21.394 r  DP/pc1/R[15][31]_i_2/O
                         net (fo=16, routed)          1.900    23.293    DP/rb/D[31]
    SLICE_X13Y119        FDRE                                         r  DP/rb/R_reg[8][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.276ns  (logic 3.363ns (14.449%)  route 19.913ns (85.551%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=7 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.982    16.965    DP/pc1/C2
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.152    17.117 r  DP/pc1/R[15][28]_i_17/O
                         net (fo=3, routed)           0.614    17.731    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/lower_adder/B1/C2
    SLICE_X12Y110        LUT5 (Prop_lut5_I0_O)        0.326    18.057 r  DP/pc1/R[15][27]_i_13/O
                         net (fo=1, routed)           0.666    18.724    DP/pc1/alu/sub_res[27]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.124    18.848 r  DP/pc1/R[15][27]_i_11/O
                         net (fo=1, routed)           0.000    18.848    DP/in_reg/R[15][27]_i_3_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    19.057 r  DP/in_reg/R_reg[15][27]_i_6/O
                         net (fo=1, routed)           0.492    19.548    DP/in_reg/R_reg[15][27]_i_6_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.297    19.845 r  DP/in_reg/R[15][27]_i_3/O
                         net (fo=2, routed)           0.676    20.521    DP/pc1/R_reg[1][27]
    SLICE_X9Y111         LUT5 (Prop_lut5_I4_O)        0.124    20.645 r  DP/pc1/R[15][27]_i_1/O
                         net (fo=16, routed)          2.630    23.276    DP/rb/D[27]
    SLICE_X13Y114        FDRE                                         r  DP/rb/R_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[15][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.152ns  (logic 3.257ns (14.068%)  route 19.895ns (85.932%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.847    16.830    DP/rb/C2_12
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  DP/rb/R[15][31]_i_25/O
                         net (fo=1, routed)           0.417    17.372    DP/pc1/C2_27
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    17.496 r  DP/pc1/R[15][31]_i_20/O
                         net (fo=3, routed)           1.064    18.560    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124    18.684 r  DP/pc1/R[15][31]_i_16/O
                         net (fo=1, routed)           0.727    19.411    DP/pc1/alu/sub_res[31]
    SLICE_X6Y111         LUT6 (Prop_lut6_I1_O)        0.124    19.535 r  DP/pc1/R[15][31]_i_14/O
                         net (fo=1, routed)           0.000    19.535    DP/in_reg/R[15][31]_i_7_0
    SLICE_X6Y111         MUXF7 (Prop_muxf7_I0_O)      0.209    19.744 r  DP/in_reg/R_reg[15][31]_i_11/O
                         net (fo=1, routed)           0.763    20.507    DP/in_reg/R_reg[15][31]_i_11_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.297    20.804 r  DP/in_reg/R[15][31]_i_7/O
                         net (fo=2, routed)           0.466    21.270    DP/pc1/R_reg[1][31]_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.124    21.394 r  DP/pc1/R[15][31]_i_2/O
                         net (fo=16, routed)          1.758    23.152    DP/rb/D[31]
    SLICE_X9Y119         FDRE                                         r  DP/rb/R_reg[15][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[5][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.086ns  (logic 3.363ns (14.567%)  route 19.723ns (85.433%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=7 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.982    16.965    DP/pc1/C2
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.152    17.117 r  DP/pc1/R[15][28]_i_17/O
                         net (fo=3, routed)           0.614    17.731    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/lower_adder/B1/C2
    SLICE_X12Y110        LUT5 (Prop_lut5_I0_O)        0.326    18.057 r  DP/pc1/R[15][27]_i_13/O
                         net (fo=1, routed)           0.666    18.724    DP/pc1/alu/sub_res[27]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.124    18.848 r  DP/pc1/R[15][27]_i_11/O
                         net (fo=1, routed)           0.000    18.848    DP/in_reg/R[15][27]_i_3_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    19.057 r  DP/in_reg/R_reg[15][27]_i_6/O
                         net (fo=1, routed)           0.492    19.548    DP/in_reg/R_reg[15][27]_i_6_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.297    19.845 r  DP/in_reg/R[15][27]_i_3/O
                         net (fo=2, routed)           0.676    20.521    DP/pc1/R_reg[1][27]
    SLICE_X9Y111         LUT5 (Prop_lut5_I4_O)        0.124    20.645 r  DP/pc1/R[15][27]_i_1/O
                         net (fo=16, routed)          2.441    23.086    DP/rb/D[27]
    SLICE_X12Y114        FDRE                                         r  DP/rb/R_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[0][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.083ns  (logic 3.257ns (14.110%)  route 19.826ns (85.890%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.847    16.830    DP/rb/C2_12
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  DP/rb/R[15][31]_i_25/O
                         net (fo=1, routed)           0.417    17.372    DP/pc1/C2_27
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    17.496 r  DP/pc1/R[15][31]_i_20/O
                         net (fo=3, routed)           1.064    18.560    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124    18.684 r  DP/pc1/R[15][31]_i_16/O
                         net (fo=1, routed)           0.727    19.411    DP/pc1/alu/sub_res[31]
    SLICE_X6Y111         LUT6 (Prop_lut6_I1_O)        0.124    19.535 r  DP/pc1/R[15][31]_i_14/O
                         net (fo=1, routed)           0.000    19.535    DP/in_reg/R[15][31]_i_7_0
    SLICE_X6Y111         MUXF7 (Prop_muxf7_I0_O)      0.209    19.744 r  DP/in_reg/R_reg[15][31]_i_11/O
                         net (fo=1, routed)           0.763    20.507    DP/in_reg/R_reg[15][31]_i_11_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.297    20.804 r  DP/in_reg/R[15][31]_i_7/O
                         net (fo=2, routed)           0.466    21.270    DP/pc1/R_reg[1][31]_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.124    21.394 r  DP/pc1/R[15][31]_i_2/O
                         net (fo=16, routed)          1.690    23.083    DP/rb/D[31]
    SLICE_X10Y117        FDRE                                         r  DP/rb/R_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.035ns  (logic 3.262ns (14.161%)  route 19.773ns (85.839%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=5 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.847    16.830    DP/rb/C2_12
    SLICE_X10Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.954 r  DP/rb/R[15][31]_i_25/O
                         net (fo=1, routed)           0.417    17.372    DP/pc1/C2_27
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    17.496 r  DP/pc1/R[15][31]_i_20/O
                         net (fo=3, routed)           1.216    18.712    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.124    18.836 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.706    19.542    DP/in_reg/C2_2
    SLICE_X7Y112         LUT6 (Prop_lut6_I2_O)        0.124    19.666 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    19.666    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212    19.878 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.645    20.523    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.299    20.822 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.688    21.509    DP/pc1/R_reg[1][30]
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124    21.633 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.401    23.035    DP/rb/D[30]
    SLICE_X13Y114        FDRE                                         r  DP/rb/R_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[11][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.946ns  (logic 3.363ns (14.656%)  route 19.583ns (85.344%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=7 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.982    16.965    DP/pc1/C2
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.152    17.117 r  DP/pc1/R[15][28]_i_17/O
                         net (fo=3, routed)           0.614    17.731    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/lower_adder/B1/C2
    SLICE_X12Y110        LUT5 (Prop_lut5_I0_O)        0.326    18.057 r  DP/pc1/R[15][27]_i_13/O
                         net (fo=1, routed)           0.666    18.724    DP/pc1/alu/sub_res[27]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.124    18.848 r  DP/pc1/R[15][27]_i_11/O
                         net (fo=1, routed)           0.000    18.848    DP/in_reg/R[15][27]_i_3_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    19.057 r  DP/in_reg/R_reg[15][27]_i_6/O
                         net (fo=1, routed)           0.492    19.548    DP/in_reg/R_reg[15][27]_i_6_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.297    19.845 r  DP/in_reg/R[15][27]_i_3/O
                         net (fo=2, routed)           0.676    20.521    DP/pc1/R_reg[1][27]
    SLICE_X9Y111         LUT5 (Prop_lut5_I4_O)        0.124    20.645 r  DP/pc1/R[15][27]_i_1/O
                         net (fo=16, routed)          2.301    22.946    DP/rb/D[27]
    SLICE_X13Y120        FDRE                                         r  DP/rb/R_reg[11][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[7][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.850ns  (logic 3.363ns (14.718%)  route 19.487ns (85.282%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=7 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         5.138     5.905    DP/rb/d1_i_212
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.029 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          1.568     7.597    DP/pc1/m3_out[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           1.166     8.888    DP/pc1/cy_out_2_0
    SLICE_X7Y98          LUT5 (Prop_lut5_I0_O)        0.124     9.012 r  DP/pc1/d1_i_194/O
                         net (fo=5, routed)           0.869     9.880    DP/pc1/alu/SUB/adder/lower_adder/lower_adder/upper_adder/cy_out_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124    10.004 r  DP/pc1/d1_i_214/O
                         net (fo=2, routed)           0.846    10.850    DP/pc1/alu/SUB/adder1/lower_adder/lower_adder/upper_adder/B2/C2
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  DP/pc1/R[15][15]_i_24/O
                         net (fo=1, routed)           0.725    11.699    DP/pc1/alu/SUB/adder1/lower_adder/upper_adder/lower_adder/B1/C2
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.124    11.823 r  DP/pc1/R[15][15]_i_20/O
                         net (fo=2, routed)           0.955    12.778    DP/rb/C2_15
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  DP/rb/R[15][20]_i_22/O
                         net (fo=1, routed)           0.932    13.834    DP/pc1/C2_28
    SLICE_X13Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.958 r  DP/pc1/R[15][20]_i_19/O
                         net (fo=2, routed)           0.414    14.373    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B0/C2
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    14.497 r  DP/pc1/R[15][25]_i_23/O
                         net (fo=1, routed)           0.808    15.305    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/lower_adder/B3/C2
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.429 r  DP/pc1/R[15][25]_i_19/O
                         net (fo=1, routed)           0.430    15.859    DP/pc1/alu/SUB/adder1/upper_adder/lower_adder/upper_adder/B1/C2
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.124    15.983 r  DP/pc1/R[15][25]_i_15/O
                         net (fo=4, routed)           0.982    16.965    DP/pc1/C2
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.152    17.117 r  DP/pc1/R[15][28]_i_17/O
                         net (fo=3, routed)           0.614    17.731    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/lower_adder/B1/C2
    SLICE_X12Y110        LUT5 (Prop_lut5_I0_O)        0.326    18.057 r  DP/pc1/R[15][27]_i_13/O
                         net (fo=1, routed)           0.666    18.724    DP/pc1/alu/sub_res[27]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.124    18.848 r  DP/pc1/R[15][27]_i_11/O
                         net (fo=1, routed)           0.000    18.848    DP/in_reg/R[15][27]_i_3_0
    SLICE_X12Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    19.057 r  DP/in_reg/R_reg[15][27]_i_6/O
                         net (fo=1, routed)           0.492    19.548    DP/in_reg/R_reg[15][27]_i_6_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I5_O)        0.297    19.845 r  DP/in_reg/R[15][27]_i_3/O
                         net (fo=2, routed)           0.676    20.521    DP/pc1/R_reg[1][27]
    SLICE_X9Y111         LUT5 (Prop_lut5_I4_O)        0.124    20.645 r  DP/pc1/R[15][27]_i_1/O
                         net (fo=16, routed)          2.205    22.850    DP/rb/D[27]
    SLICE_X15Y117        FDRE                                         r  DP/rb/R_reg[7][27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[26]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.225ns (62.208%)  route 0.137ns (37.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.137     0.362    DP/pc1/pc_reg[0]_0[0]
    SLICE_X4Y112         FDRE                                         r  DP/pc1/pc_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[29]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.225ns (62.208%)  route 0.137ns (37.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.137     0.362    DP/pc1/pc_reg[0]_0[0]
    SLICE_X4Y112         FDRE                                         r  DP/pc1/pc_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/ResetPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[30]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.225ns (62.208%)  route 0.137ns (37.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/ResetPC_reg/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  CP/ResetPC_reg/Q
                         net (fo=33, routed)          0.137     0.362    DP/pc1/pc_reg[0]_0[0]
    SLICE_X4Y112         FDRE                                         r  DP/pc1/pc_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/LoadPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.225ns (61.687%)  route 0.140ns (38.313%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/LoadPC_reg/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  CP/LoadPC_reg/Q
                         net (fo=33, routed)          0.140     0.365    DP/pc1/pc_reg[0]_1[0]
    SLICE_X4Y112         FDRE                                         r  DP/pc1/pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/LoadPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.225ns (61.687%)  route 0.140ns (38.313%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/LoadPC_reg/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  CP/LoadPC_reg/Q
                         net (fo=33, routed)          0.140     0.365    DP/pc1/pc_reg[0]_1[0]
    SLICE_X4Y112         FDRE                                         r  DP/pc1/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/LoadPC_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/pc1/pc_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.225ns (61.687%)  route 0.140ns (38.313%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         LDCE                         0.000     0.000 r  CP/LoadPC_reg/G
    SLICE_X3Y112         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  CP/LoadPC_reg/Q
                         net (fo=33, routed)          0.140     0.365    DP/pc1/pc_reg[0]_1[0]
    SLICE_X4Y112         FDRE                                         r  DP/pc1/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[2][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.303ns (82.508%)  route 0.064ns (17.492%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE                         0.000     0.000 r  DP/rb/R_reg[2][14]/C
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DP/rb/R_reg[2][14]/Q
                         net (fo=2, routed)           0.064     0.228    DP/rb/R_reg[2]_13[14]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045     0.273 r  DP/rb/out1[14]_i_4/O
                         net (fo=1, routed)           0.000     0.273    DP/rb/out1[14]_i_4_n_0
    SLICE_X3Y105         MUXF7 (Prop_muxf7_I0_O)      0.071     0.344 r  DP/rb/out1_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     0.344    DP/rb/out1_reg[14]_i_2_n_0
    SLICE_X3Y105         MUXF8 (Prop_muxf8_I0_O)      0.023     0.367 r  DP/rb/out1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.367    DP/rb/R[14]
    SLICE_X3Y105         FDRE                                         r  DP/rb/out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/out2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.146ns (39.617%)  route 0.223ns (60.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE                         0.000     0.000 r  DP/rb/out2_reg[9]/C
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  DP/rb/out2_reg[9]/Q
                         net (fo=9, routed)           0.223     0.369    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB36_X0Y19         RAMB36E1                                     r  DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[8][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.267ns (72.116%)  route 0.103ns (27.884%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE                         0.000     0.000 r  DP/rb/R_reg[8][13]/C
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[8][13]/Q
                         net (fo=2, routed)           0.103     0.244    DP/rb/R_reg[8]_7[13]
    SLICE_X14Y109        LUT6 (Prop_lut6_I5_O)        0.045     0.289 r  DP/rb/out1[13]_i_6/O
                         net (fo=1, routed)           0.000     0.289    DP/rb/out1[13]_i_6_n_0
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I0_O)      0.062     0.351 r  DP/rb/out1_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     0.351    DP/rb/out1_reg[13]_i_3_n_0
    SLICE_X14Y109        MUXF8 (Prop_muxf8_I1_O)      0.019     0.370 r  DP/rb/out1_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.370    DP/rb/R[13]
    SLICE_X14Y109        FDRE                                         r  DP/rb/out1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[11][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.267ns (72.040%)  route 0.104ns (27.960%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE                         0.000     0.000 r  DP/rb/R_reg[11][25]/C
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[11][25]/Q
                         net (fo=2, routed)           0.104     0.245    DP/rb/R_reg[11]_4[25]
    SLICE_X7Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.290 r  DP/rb/out1[25]_i_6/O
                         net (fo=1, routed)           0.000     0.290    DP/rb/out1[25]_i_6_n_0
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I0_O)      0.062     0.352 r  DP/rb/out1_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     0.352    DP/rb/out1_reg[25]_i_3_n_0
    SLICE_X7Y117         MUXF8 (Prop_muxf8_I1_O)      0.019     0.371 r  DP/rb/out1_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.371    DP/rb/R[25]
    SLICE_X7Y117         FDRE                                         r  DP/rb/out1_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.486ns (22.528%)  route 5.109ns (77.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         5.109     6.595    CLKDIV/reset_all_IBUF
    SLICE_X57Y94         FDCE                                         f  CLKDIV/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    CLKDIV/CLK
    SLICE_X57Y94         FDCE                                         r  CLKDIV/counter_reg[19]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.486ns (22.528%)  route 5.109ns (77.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         5.109     6.595    CLKDIV/reset_all_IBUF
    SLICE_X57Y94         FDCE                                         f  CLKDIV/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    CLKDIV/CLK
    SLICE_X57Y94         FDCE                                         r  CLKDIV/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 1.486ns (22.528%)  route 5.109ns (77.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         5.109     6.595    CLKDIV/reset_all_IBUF
    SLICE_X57Y94         FDCE                                         f  CLKDIV/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    CLKDIV/CLK
    SLICE_X57Y94         FDCE                                         r  CLKDIV/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.486ns (23.011%)  route 4.971ns (76.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.971     6.457    CLKDIV/reset_all_IBUF
    SLICE_X57Y93         FDCE                                         f  CLKDIV/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    CLKDIV/CLK
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[17]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.486ns (23.011%)  route 4.971ns (76.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.971     6.457    CLKDIV/reset_all_IBUF
    SLICE_X57Y93         FDCE                                         f  CLKDIV/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    CLKDIV/CLK
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[18]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.486ns (23.011%)  route 4.971ns (76.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.971     6.457    CLKDIV/reset_all_IBUF
    SLICE_X57Y93         FDCE                                         f  CLKDIV/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    CLKDIV/CLK
    SLICE_X57Y93         FDCE                                         r  CLKDIV/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.486ns (23.552%)  route 4.823ns (76.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.823     6.309    CLKDIV/reset_all_IBUF
    SLICE_X57Y92         FDCE                                         f  CLKDIV/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.486ns (23.552%)  route 4.823ns (76.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.823     6.309    CLKDIV/reset_all_IBUF
    SLICE_X57Y92         FDCE                                         f  CLKDIV/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.486ns (23.552%)  route 4.823ns (76.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.823     6.309    CLKDIV/reset_all_IBUF
    SLICE_X57Y92         FDCE                                         f  CLKDIV/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    CLKDIV/CLK
    SLICE_X57Y92         FDCE                                         r  CLKDIV/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.486ns (23.965%)  route 4.714ns (76.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         4.714     6.200    CLKDIV/reset_all_IBUF
    SLICE_X57Y90         FDCE                                         f  CLKDIV/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.926    CLKDIV/CLK
    SLICE_X57Y90         FDCE                                         r  CLKDIV/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.254ns (12.490%)  route 1.777ns (87.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.777     2.030    CLKDIV/reset_all_IBUF
    SLICE_X55Y95         FDCE                                         f  CLKDIV/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y95         FDCE                                         r  CLKDIV/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.084ns  (logic 0.254ns (12.170%)  route 1.830ns (87.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.830     2.084    CLKDIV/reset_all_IBUF
    SLICE_X55Y96         FDCE                                         f  CLKDIV/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y96         FDCE                                         r  CLKDIV/clk_out_reg/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.254ns (11.934%)  route 1.871ns (88.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.871     2.125    CLKDIV/reset_all_IBUF
    SLICE_X55Y89         FDCE                                         f  CLKDIV/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    CLKDIV/CLK
    SLICE_X55Y89         FDCE                                         r  CLKDIV/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.254ns (11.786%)  route 1.898ns (88.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.898     2.152    CLKDIV/reset_all_IBUF
    SLICE_X57Y95         FDCE                                         f  CLKDIV/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[25]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.254ns (11.786%)  route 1.898ns (88.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.898     2.152    CLKDIV/reset_all_IBUF
    SLICE_X57Y95         FDCE                                         f  CLKDIV/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[27]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.254ns (11.786%)  route 1.898ns (88.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.898     2.152    CLKDIV/reset_all_IBUF
    SLICE_X57Y95         FDCE                                         f  CLKDIV/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y95         FDCE                                         r  CLKDIV/counter_reg[28]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.153ns  (logic 0.254ns (11.779%)  route 1.899ns (88.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.899     2.153    CLKDIV/reset_all_IBUF
    SLICE_X55Y94         FDCE                                         f  CLKDIV/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y94         FDCE                                         r  CLKDIV/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.153ns  (logic 0.254ns (11.779%)  route 1.899ns (88.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.899     2.153    CLKDIV/reset_all_IBUF
    SLICE_X55Y94         FDCE                                         f  CLKDIV/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLKDIV/CLK
    SLICE_X55Y94         FDCE                                         r  CLKDIV/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.205ns  (logic 0.254ns (11.500%)  route 1.951ns (88.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.951     2.205    CLKDIV/reset_all_IBUF
    SLICE_X57Y96         FDCE                                         f  CLKDIV/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[29]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            CLKDIV/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.205ns  (logic 0.254ns (11.500%)  route 1.951ns (88.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=400, routed)         1.951     2.205    CLKDIV/reset_all_IBUF
    SLICE_X57Y96         FDCE                                         f  CLKDIV/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    CLKDIV/CLK
    SLICE_X57Y96         FDCE                                         r  CLKDIV/counter_reg[30]/C





