$date
	Thu Jan 18 21:22:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 32 ! RD2 [31:0] $end
$var wire 32 " RD1 [31:0] $end
$var reg 5 # A1 [4:0] $end
$var reg 5 $ A2 [4:0] $end
$var reg 5 % A3 [4:0] $end
$var reg 32 & WD3 [31:0] $end
$var reg 1 ' WE3 $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$scope module regfile $end
$var wire 5 * A1 [4:0] $end
$var wire 5 + A2 [4:0] $end
$var wire 5 , A3 [4:0] $end
$var wire 32 - WD3 [31:0] $end
$var wire 1 ' WE3 $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 32 . RD2 [31:0] $end
$var wire 32 / RD1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
b0 .
bx -
bx ,
bx +
bx *
0)
1(
x'
bx &
bx %
bx $
bx #
b0 "
b0 !
$end
#50
0(
#100
1(
#150
0(
#200
b1000000011010000000000 "
b1000000011010000000000 /
bx !
bx .
1)
1(
b1 %
b1 ,
b10101 $
b10101 +
b1 #
b1 *
1'
b1000000011010000000000 &
b1000000011010000000000 -
#250
0(
#290
b0 "
b0 /
b0 !
b0 .
0)
#300
b1000000011010000000000 "
b1000000011010000000000 /
bx !
bx .
1)
1(
#320
