Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L microblaze_v11_0_10 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L xlconcat_v2_1_4 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L axi_timer_v2_0_29 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L proc_sys_reset_v5_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_top_behav xil_defaultlib.simulation_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'MCLK' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/new/SNES_toplevel.sv:102]
WARNING: [VRFC 10-5021] port 'v224_mode' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv:226]
WARNING: [VRFC 10-5021] port 'map_active' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv:336]
WARNING: [VRFC 10-5021] port 'ip2intc_irpt' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/sim/snes_block.v:4562]
WARNING: [VRFC 10-5021] port 'bus_struct_reset' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/sim/snes_block.v:5195]
WARNING: [VRFC 10-5021] port 'io0_t' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/sim/snes_block.v:5203]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/sim/snes_block.v:5231]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/sim/snes_block.v:3130]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/sim/snes_block.v:3176]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/new/SNES_toplevel.sv" Line 21. Module SNES_toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" Line 1. Module main_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/new/SNES_toplevel.sv" Line 21. Module SNES_toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" Line 1. Module main_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/V2SV-main/main.sv" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.srcs/sources_1/imports/design_source/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.p65816_pkg
Compiling package xil_defaultlib.ppu_pkg
Compiling package xil_defaultlib.spc700_pkg
Compiling package xil_defaultlib.dsp_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_23.mdm_funcs
Compiling package ieee.std_logic_signed
Compiling package microblaze_v11_0_10.microblaze_types
Compiling package microblaze_v11_0_10.microblaze_isa
Compiling package microblaze_v11_0_10.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_funcs
Compiling package xpm.vcomponents
Compiling package axi_timer_v2_0_29.tc_types
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0_default
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.5,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture rtl of entity xil_defaultlib.MCode [mcode_default]
Compiling architecture rtl of entity xil_defaultlib.AddrGen [addrgen_default]
Compiling architecture rtl of entity xil_defaultlib.bit_adder [bit_adder_default]
Compiling architecture rtl of entity xil_defaultlib.adder4 [adder4_default]
Compiling architecture rtl of entity xil_defaultlib.BCDAdder [bcdadder_default]
Compiling architecture rtl of entity xil_defaultlib.AddSubBCD [addsubbcd_default]
Compiling architecture rtl of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rtl of entity xil_defaultlib.P65C816 [p65c816_default]
Compiling architecture rtl of entity xil_defaultlib.SCPU [scpu_default]
Compiling architecture rtl of entity xil_defaultlib.SWRAM [swram_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_cgram
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_oam
Compiling module xil_defaultlib.HOAM
Compiling module xil_defaultlib.SPR_BUF
Compiling architecture rtl of entity xil_defaultlib.SPPU [sppu_default]
Compiling architecture rtl of entity xil_defaultlib.SPC700_MCode [spc700_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.SPC700_AddrGen [spc700_addrgen_default]
Compiling architecture rtl of entity xil_defaultlib.SPC700_AddSub [spc700_addsub_default]
Compiling architecture rtl of entity xil_defaultlib.SPC700_BCDAdj [spc700_bcdadj_default]
Compiling architecture rtl of entity xil_defaultlib.SPC700_ALU [spc700_alu_default]
Compiling architecture rtl of entity xil_defaultlib.MulDiv [muldiv_default]
Compiling architecture rtl of entity xil_defaultlib.SPC700 [spc700_default]
Compiling architecture rtl of entity xil_defaultlib.SMP [smp_default]
Compiling architecture syn of entity xil_defaultlib.CEGen [cegen_default]
Compiling module xil_defaultlib.REGRAM
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_brr_buf
Compiling architecture rtl of entity xil_defaultlib.DSP [dsp_default]
Compiling architecture rtl of entity xil_defaultlib.SNES [snes_default]
Compiling architecture rtl of entity xil_defaultlib.OBC1 [obc1_default]
Compiling architecture rtl of entity xil_defaultlib.SRTC [srtc_default]
Compiling architecture rtl of entity xil_defaultlib.DSP_LHRomMap [\DSP_LHRomMap(use_dspn='U')\]
Compiling module xil_defaultlib.main_default
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture snes_block_axi_gpio_1_1_arch of entity xil_defaultlib.snes_block_axi_gpio_1_1 [snes_block_axi_gpio_1_1_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture snes_block_axi_gpio_0_1_arch of entity xil_defaultlib.snes_block_axi_gpio_0_1 [snes_block_axi_gpio_0_1_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.baudrate [\baudrate(c_ratio=45)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_rx [\uartlite_rx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_tx [\uartlite_tx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_core [\uartlite_core(c_family="spartan...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.axi_uartlite [\axi_uartlite(c_family="spartan7...]
Compiling architecture snes_block_axi_uartlite_0_0_arch of entity xil_defaultlib.snes_block_axi_uartlite_0_0 [snes_block_axi_uartlite_0_0_defa...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture snes_block_axi_gpio_0_0_arch of entity xil_defaultlib.snes_block_axi_gpio_0_0 [snes_block_axi_gpio_0_0_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_is_dual=1,c_...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture snes_block_axi_gpio_1_0_arch of entity xil_defaultlib.snes_block_axi_gpio_1_0 [snes_block_axi_gpio_1_0_default]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture snes_block_axi_gpio_2_0_arch of entity xil_defaultlib.snes_block_axi_gpio_2_0 [snes_block_axi_gpio_2_0_default]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_23.MB_BSCANE2 [\MB_BSCANE2(c_target=spartan7,jt...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_23.MB_LUT1 [\MB_LUT1(c_target=spartan7,init=...]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(init_out=1,preselect_i...]
Compiling architecture bufgce_1_v of entity unisim.BUFGCE_1 [bufgce_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_BUFGCE_1 [\MB_BUFGCE_1(c_target=spartan7)\]
Compiling architecture imp of entity mdm_v3_2_23.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_FDC_1 [\MB_FDC_1(c_target=spartan7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_FDRE_1 [\MB_FDRE_1(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture imp of entity mdm_v3_2_23.JTAG_CONTROL [\JTAG_CONTROL(c_target=spartan7,...]
Compiling architecture imp of entity mdm_v3_2_23.MDM_Core [\MDM_Core(c_target=spartan7,c_jt...]
Compiling architecture imp of entity mdm_v3_2_23.MDM [\MDM(c_family="spartan7",c_devic...]
Compiling architecture snes_block_mdm_1_1_arch of entity xil_defaultlib.snes_block_mdm_1_1 [snes_block_mdm_1_1_default]
Compiling architecture imp of entity microblaze_v11_0_10.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture imp of entity microblaze_v11_0_10.comparator [\comparator(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.comparator [\comparator(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture imp of entity microblaze_v11_0_10.cachehit_detect [\cachehit_detect(c_addr_size=32,...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_RAMB36 [\MB_RAMB36(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.RAM_Module [\RAM_Module(c_id=700,c_target=sp...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=4,read_wi...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_RAMB36 [\MB_RAMB36(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.RAM_Module [\RAM_Module(c_id=800,c_target=sp...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDSE [\MB_FDSE(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Cache_Interface [\Cache_Interface(c_target=sparta...]
Compiling architecture imp of entity microblaze_v11_0_10.DCache_wb [\DCache_wb(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.stream_cache [\stream_cache(c_target=spartan7,...]
Compiling architecture lru_module of entity microblaze_v11_0_10.LRU_Module [\LRU_Module(c_line_size_log2=3)\]
Compiling architecture imp of entity microblaze_v11_0_10.victim_cache [\victim_cache(c_target=spartan7,...]
Compiling architecture imp of entity microblaze_v11_0_10.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_RAMB36 [\MB_RAMB36(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.RAM_Module [\RAM_Module(c_id=1200,c_target=s...]
Compiling architecture imp of entity microblaze_v11_0_10.RAM_Module [\RAM_Module(c_id=1300,c_target=s...]
Compiling architecture imp of entity microblaze_v11_0_10.Cache_Interface [\Cache_Interface(c_target=sparta...]
Compiling architecture imp of entity microblaze_v11_0_10.Icache [\Icache(c_target=spartan7,c_use_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000011111111111")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1001100100101011")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001111111001")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1110000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRLC16E [\MB_SRLC16E(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.address_hit [\address_hit(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_10.address_hit [\address_hit(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_10.address_data_hit [\address_data_hit(c_target=spart...]
Compiling architecture imp of entity microblaze_v11_0_10.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_10.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_10.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_AND2B1L [\MB_AND2B1L(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXCY [\MB_MUXCY(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.carry_or [\carry_or(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.carry_and [\carry_and(c_target=spartan7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDRE [\MB_FDRE(c_target=spartan7)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=spartan...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXF7 [\MB_MUXF7(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDR [\MB_FDR(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDS [\MB_FDS(c_target=spartan7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_10.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_10.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Div_unit_gti [\Div_unit_gti(c_target=spartan7,...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_RAM32M [\MB_RAM32M(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MULT_AND [\MB_MULT_AND(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXF7 [\MB_MUXF7(c_target=rtl)\]
Compiling architecture imp of entity microblaze_v11_0_10.carry_equal [\carry_equal(c_target=rtl,size=8...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0111...]
Compiling architecture imp of entity microblaze_v11_0_10.count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity microblaze_v11_0_10.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_10.WB_Mux_Bit [\WB_Mux_Bit(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.WB_Mux_Bit [\WB_Mux_Bit(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.WB_Mux_Bit [\WB_Mux_Bit(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_10.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_10.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_10.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_10.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.mux_bus [\mux_bus(c_target=spartan7,c_all...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.carry_compare_const [\carry_compare_const(c_target=sp...]
Compiling architecture imp of entity microblaze_v11_0_10.carry_compare [\carry_compare(c_target=spartan7...]
Compiling architecture imp of entity microblaze_v11_0_10.carry_compare [\carry_compare(c_target=spartan7...]
Compiling architecture imp of entity microblaze_v11_0_10.find_first_bit [\find_first_bit(c_mant_size=23,c...]
Compiling architecture imp of entity microblaze_v11_0_10.FPU_ADDSUB [\FPU_ADDSUB(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.FPU_MUL [\FPU_MUL(c_target=spartan7,c_pre...]
Compiling architecture imp of entity microblaze_v11_0_10.FPU_DIV [\FPU_DIV(c_target=spartan7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_10.Fpu [\Fpu(c_data_size=32,c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_10.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_10.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze_Core [\MicroBlaze_Core(c_freq=83333333...]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze [\MicroBlaze(c_freq=83333333,g_te...]
Compiling architecture snes_block_microblaze_0_1_arch of entity xil_defaultlib.snes_block_microblaze_0_1 [snes_block_microblaze_0_1_defaul...]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_17.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_17.intc_core [\intc_core(c_family="spartan7",c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_17.axi_intc [\axi_intc(c_family="spartan7",c_...]
Compiling architecture snes_block_microblaze_0_axi_intc_1_arch of entity xil_defaultlib.snes_block_microblaze_0_axi_intc_1 [snes_block_microblaze_0_axi_intc...]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.snes_block_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_J8WI2S
Compiling module xil_defaultlib.m01_couplers_imp_8XVO3M
Compiling module xil_defaultlib.snes_block_auto_pc_1
Compiling module xil_defaultlib.m02_couplers_imp_13U0E14
Compiling module xil_defaultlib.snes_block_auto_pc_2
Compiling module xil_defaultlib.m03_couplers_imp_1T7030U
Compiling module xil_defaultlib.snes_block_auto_pc_3
Compiling module xil_defaultlib.m04_couplers_imp_38W065
Compiling module xil_defaultlib.snes_block_auto_pc_4
Compiling module xil_defaultlib.m05_couplers_imp_UR1VA3
Compiling module xil_defaultlib.snes_block_auto_pc_5
Compiling module xil_defaultlib.m06_couplers_imp_1HOQBTD
Compiling module xil_defaultlib.snes_block_auto_pc_6
Compiling module xil_defaultlib.m07_couplers_imp_19J795J
Compiling module xil_defaultlib.snes_block_auto_pc_7
Compiling module xil_defaultlib.m08_couplers_imp_1O2RTPY
Compiling module xil_defaultlib.snes_block_auto_pc_8
Compiling module xil_defaultlib.m09_couplers_imp_1GOPQI8
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.snes_block_auto_pc_9
Compiling module xil_defaultlib.s00_couplers_imp_AUMMH1
Compiling module xil_defaultlib.s01_couplers_imp_IG3VGJ
Compiling module xil_defaultlib.s02_couplers_imp_1TZN3D5
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.snes_block_xbar_0
Compiling module xil_defaultlib.snes_block_microblaze_0_axi_peri...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture snes_block_dlmb_bram_if_cntlr_1_arch of entity xil_defaultlib.snes_block_dlmb_bram_if_cntlr_1 [snes_block_dlmb_bram_if_cntlr_1_...]
Compiling architecture imp of entity lmb_v10_v3_0_12.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture snes_block_dlmb_v10_1_arch of entity xil_defaultlib.snes_block_dlmb_v10_1 [snes_block_dlmb_v10_1_default]
Compiling architecture snes_block_ilmb_bram_if_cntlr_1_arch of entity xil_defaultlib.snes_block_ilmb_bram_if_cntlr_1 [snes_block_ilmb_bram_if_cntlr_1_...]
Compiling architecture snes_block_ilmb_v10_1_arch of entity xil_defaultlib.snes_block_ilmb_v10_1 [snes_block_ilmb_v10_1_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.snes_block_lmb_bram_1
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_V8...
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.snes_block_microblaze_0_xlconcat...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE",IBUF_LOW...
Compiling module unisims_ver.IBUFGDS(DIFF_TERM="TRUE",IBUF_LO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf_defaul...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_A' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:709]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_B' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:708]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_C' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:707]
WARNING: [VRFC 10-8809] cannot index into scalar type parameter/localparam 'PRESENT_DATA_D' [D:/Spring2024Schoolwork/ECE385/ECE385-SP24-Final-Project/SNESonUrbana/SNESonUrbana.ip_user_files/bd/snes_block/ip/snes_block_mig_7series_0_1/snes_block_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:706]
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.LUT4(INIT=16'b1100110011001010)
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.snes_block_mig_7series_0_1_mig_d...
Compiling module xil_defaultlib.snes_block_mig_7series_0_1
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture snes_block_rst_mig_7series_0_83m_1_arch of entity xil_defaultlib.snes_block_rst_mig_7series_0_83M_1 [snes_block_rst_mig_7series_0_83m...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=7,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdr_v of entity unisim.FDR [\FDR(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.cross_clk_sync_fifo_1 [\cross_clk_sync_fifo_1(c_family=...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.counter_f [\counter_f(c_num_bits=4)(1,8)\]
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture implementation of entity lib_fifo_v1_0_16.async_fifo_fg [\async_fifo_fg(c_allow_2n_depth=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_fifo_ifmodule [\qspi_fifo_ifmodule(c_num_transf...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_occupancy_reg [\qspi_occupancy_reg(c_occupancy_...]
Compiling architecture fd_v of entity unisim.FD [\FD(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_mode_0_module [\qspi_mode_0_module(c_sck_ratio=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_status_slave_sel_reg [\qspi_status_slave_sel_reg(c_spi...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.reset_sync_module [reset_sync_module_default]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_cntrl_reg [\qspi_cntrl_reg(c_s_axi_data_wid...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_quad_spi_v3_2_26.soft_reset [\soft_reset(c_reset_width=16)\]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_core_interface [\qspi_core_interface(c_family="s...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.axi_quad_spi_top [\axi_quad_spi_top(c_family="spar...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.axi_quad_spi [\axi_quad_spi(c_family="spartan7...]
Compiling architecture snes_block_axi_quad_spi_0_0_arch of entity xil_defaultlib.snes_block_axi_quad_spi_0_0 [snes_block_axi_quad_spi_0_0_defa...]
Compiling architecture imp of entity axi_timer_v2_0_29.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="s...]
Compiling architecture imp of entity axi_timer_v2_0_29.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_29.count_module [\count_module(c_family="spartan7...]
Compiling architecture imp of entity axi_timer_v2_0_29.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_29.tc_core [\tc_core(c_family="spartan7",c_o...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_29.axi_timer [\axi_timer(c_family="spartan7",c...]
Compiling architecture snes_block_axi_timer_0_0_arch of entity xil_defaultlib.snes_block_axi_timer_0_0 [snes_block_axi_timer_0_0_default]
Compiling module xil_defaultlib.snes_block
Compiling module xil_defaultlib.WRAM
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_aram
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_vram
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.SNES_toplevel
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_top_behav
