(footprint "SMAF" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 77ce0126-d238-441e-b08a-ad98a17be645)
  )
  (fp_text value "SMAF" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp cfec46ed-8a2f-4df8-a516-e1889888a770)
  )
  (fp_poly (pts
      (xy -3.35 -0.95)
      (xy -2.55 -0.95)
      (xy -2.55 -1.725)
      (xy 2.55 -1.725)
      (xy 2.55 -0.95)
      (xy 3.35 -0.95)
      (xy 3.35 0.95)
      (xy 2.55 0.95)
      (xy 2.55 1.725)
      (xy -2.55 1.725)
      (xy -2.55 0.95)
      (xy -3.35 0.95)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp ccd65c0d-884c-4dcc-b03f-f20aeaeb326b))
  (fp_text reference ">NAME" (at -0.3 -2.7 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp f09d8523-28c3-4b10-8a71-625b618a70c3)
  )
  (fp_text value ">VALUE" (at -0.3 -1.7 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 11c0bb97-4910-4f57-bddc-e8509c7ce110)
  )
  (fp_line (start -2.3 -1.475) (end 2.3 -1.475) (layer "F.SilkS") (width 0.127) (tstamp 955f621a-482d-4345-85d3-2eb9845efde8))
  (fp_line (start -2.3 1.475) (end 2.3 1.475) (layer "F.SilkS") (width 0.127) (tstamp ce1b1794-09c8-4b86-804a-b3c0e3eea977))
  (fp_line (start -2.3 -1.475) (end -2.3 -1.04) (layer "F.SilkS") (width 0.127) (tstamp d00d721b-0ea9-4bcb-a454-4b193567c958))
  (fp_line (start 2.3 -1.475) (end 2.3 -1.04) (layer "F.SilkS") (width 0.127) (tstamp 8ee08bee-6e12-4c06-bce6-89c8a6597cf6))
  (fp_line (start -2.3 1.475) (end -2.3 1.04) (layer "F.SilkS") (width 0.127) (tstamp 1fd04b6e-4cab-49f6-93ea-44a686d3ae04))
  (fp_line (start 2.3 1.475) (end 2.3 1.04) (layer "F.SilkS") (width 0.127) (tstamp 332dbca2-1344-42c1-ac7e-8908bafffd78))
  (fp_line (start -0.4 -1.36) (end -0.4 1.36) (layer "F.SilkS") (width 0.254) (tstamp 3de38eb7-b3ba-4236-b577-7f24e1f13ccc))
  (pad "CATHODE" smd rect (at -2 0) (size 2.5 1.7) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 29cdad89-34ff-47c3-8605-9909e7ec8d96))
  (pad "ANODE" smd rect (at 2 0) (size 2.5 1.7) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp c28d7d2e-1d98-4fba-820b-c58110c7f565))
)
