{
  "Top": "winograd",
  "RtlTop": "winograd",
  "RtlPrefix": "",
  "RtlSubPrefix": "winograd_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexu",
    "Device": "xcvu440_CIV",
    "Package": "-flgb2377",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_g": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "in_g_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "in_g_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in_d": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "in_d_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "in_d_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_y": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "out_y_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "out_y_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "winograd"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "97",
    "Latency": "96"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "winograd",
    "Version": "1.0",
    "DisplayName": "Winograd",
    "Revision": "2114273471",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_winograd_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/winograd.cpp"],
    "TestBench": ["..\/..\/winograd_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/winograd_CTRL_s_axi.vhd",
      "impl\/vhdl\/winograd_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/winograd_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/winograd_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/winograd_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/winograd_gmem_m_axi.vhd",
      "impl\/vhdl\/winograd_winograd_Pipeline_compute_Y.vhd",
      "impl\/vhdl\/winograd_winograd_Pipeline_read_d.vhd",
      "impl\/vhdl\/winograd_winograd_Pipeline_read_g.vhd",
      "impl\/vhdl\/winograd.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/winograd_CTRL_s_axi.v",
      "impl\/verilog\/winograd_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/winograd_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/winograd_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/winograd_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/winograd_gmem_m_axi.v",
      "impl\/verilog\/winograd_winograd_Pipeline_compute_Y.v",
      "impl\/verilog\/winograd_winograd_Pipeline_read_d.v",
      "impl\/verilog\/winograd_winograd_Pipeline_read_g.v",
      "impl\/verilog\/winograd.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/winograd_v1_0\/data\/winograd.mdd",
      "impl\/misc\/drivers\/winograd_v1_0\/data\/winograd.tcl",
      "impl\/misc\/drivers\/winograd_v1_0\/data\/winograd.yaml",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/xwinograd.c",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/xwinograd.h",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/xwinograd_hw.h",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/xwinograd_linux.c",
      "impl\/misc\/drivers\/winograd_v1_0\/src\/xwinograd_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/winograd.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_g_1",
          "access": "W",
          "description": "Data signal of in_g",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_g",
              "access": "W",
              "description": "Bit 31 to 0 of in_g"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_g_2",
          "access": "W",
          "description": "Data signal of in_g",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_g",
              "access": "W",
              "description": "Bit 63 to 32 of in_g"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in_d_1",
          "access": "W",
          "description": "Data signal of in_d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_d",
              "access": "W",
              "description": "Bit 31 to 0 of in_d"
            }]
        },
        {
          "offset": "0x20",
          "name": "in_d_2",
          "access": "W",
          "description": "Data signal of in_d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_d",
              "access": "W",
              "description": "Bit 63 to 32 of in_d"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_y_1",
          "access": "W",
          "description": "Data signal of out_y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_y",
              "access": "W",
              "description": "Bit 31 to 0 of out_y"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_y_2",
          "access": "W",
          "description": "Data signal of out_y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_y",
              "access": "W",
              "description": "Bit 63 to 32 of out_y"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in_g"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in_d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out_y"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in_g"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in_g"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in_d"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in_d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_y"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_y"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "winograd",
      "BindInstances": "faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U40 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U41 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U40 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U40 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U40 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U41 faddfsub_32ns_32ns_32_5_full_dsp_1_U37 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U42 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 faddfsub_32ns_32ns_32_5_full_dsp_1_U37 fsub_32ns_32ns_32_5_full_dsp_1_U38 fadd_32ns_32ns_32_5_full_dsp_1_U39 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 xor_ln93_2_fu_574_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U37 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 fsub_32ns_32ns_32_5_full_dsp_1_U38 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 xor_ln93_fu_609_p2 fmul_32ns_32ns_32_4_max_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U41 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U34 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 faddfsub_32ns_32ns_32_5_full_dsp_1_U35 faddfsub_32ns_32ns_32_5_full_dsp_1_U37 faddfsub_32ns_32ns_32_5_full_dsp_1_U36 CTRL_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "winograd_Pipeline_read_g",
          "InstanceName": "grp_winograd_Pipeline_read_g_fu_234",
          "BindInstances": "icmp_ln34_fu_225_p2 add_ln34_fu_231_p2 icmp_ln36_fu_243_p2 add_ln38_fu_249_p2 j_1_fu_255_p3 i_1_fu_263_p3 j_2_fu_282_p2"
        },
        {
          "ModuleName": "winograd_Pipeline_read_d",
          "InstanceName": "grp_winograd_Pipeline_read_d_fu_250",
          "BindInstances": "icmp_ln45_fu_268_p2 add_ln45_fu_274_p2 icmp_ln47_fu_286_p2 add_ln49_fu_292_p2 j_fu_298_p3 i_fu_307_p3 j_3_fu_325_p2"
        },
        {
          "ModuleName": "winograd_Pipeline_compute_Y",
          "InstanceName": "grp_winograd_Pipeline_compute_Y_fu_269",
          "BindInstances": "icmp_ln108_fu_124_p2 add_ln108_fu_130_p2 cmp287_fu_148_p2 select_ln111_fu_154_p3 select_ln111_1_fu_162_p3 select_ln111_2_fu_170_p3 select_ln111_3_fu_178_p3"
        }
      ]
    },
    "Info": {
      "winograd_Pipeline_read_g": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "winograd_Pipeline_read_d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "winograd_Pipeline_compute_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "winograd": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "winograd_Pipeline_read_g": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "read_g",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "781",
          "AVAIL_FF": "5065920",
          "UTIL_FF": "~0",
          "LUT": "272",
          "AVAIL_LUT": "2532960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5040",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2880",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "winograd_Pipeline_read_d": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "read_d",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "878",
          "AVAIL_FF": "5065920",
          "UTIL_FF": "~0",
          "LUT": "273",
          "AVAIL_LUT": "2532960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5040",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2880",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "winograd_Pipeline_compute_Y": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.033"
        },
        "Loops": [{
            "Name": "compute_Y",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "285",
          "AVAIL_FF": "5065920",
          "UTIL_FF": "~0",
          "LUT": "183",
          "AVAIL_LUT": "2532960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5040",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2880",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "winograd": {
        "Latency": {
          "LatencyBest": "96",
          "LatencyAvg": "96",
          "LatencyWorst": "96",
          "PipelineII": "97",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "5040",
          "UTIL_BRAM": "~0",
          "DSP": "21",
          "AVAIL_DSP": "2880",
          "UTIL_DSP": "~0",
          "FF": "6393",
          "AVAIL_FF": "5065920",
          "UTIL_FF": "~0",
          "LUT": "4539",
          "AVAIL_LUT": "2532960",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-23 21:11:03 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
