{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542051124728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542051124730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 17:32:04 2018 " "Processing started: Mon Nov 12 17:32:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542051124730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542051124730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project_EEL5105 -c final_project_EEL5105 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project_EEL5105 -c final_project_EEL5105" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542051124730 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542051125018 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frequency_divisor.vhd " "Can't analyze file -- file frequency_divisor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542051125125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod " "Found design unit 1: decod7seg-decod" {  } { { "decod7seg.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/decod7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125570 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM1-Rom_Arch " "Found design unit 1: ROM1-Rom_Arch" {  } { { "ROM1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/ROM1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/ROM1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bhv " "Found design unit 1: datapath-bhv" {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125572 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-bhv " "Found design unit 1: control-bhv" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125573 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-bhv " "Found design unit 1: multiplexer-bhv" {  } { { "multiplexer.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125574 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_user-bhv " "Found design unit 1: counter_user-bhv" {  } { { "counter_user.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/counter_user.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125575 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_user " "Found entity 1: counter_user" {  } { { "counter_user.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/counter_user.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2x1-bhv " "Found design unit 1: comparator2x1-bhv" {  } { { "comparator2x1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/comparator2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125576 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator2x1 " "Found entity 1: comparator2x1" {  } { { "comparator2x1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/comparator2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_round-bhv " "Found design unit 1: counter_round-bhv" {  } { { "counter_round.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/counter_round.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125577 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_round " "Found entity 1: counter_round" {  } { { "counter_round.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/counter_round.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_time-bhv " "Found design unit 1: counter_time-bhv" {  } { { "counter_time.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/counter_time.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125577 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_time " "Found entity 1: counter_time" {  } { { "counter_time.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/counter_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-top " "Found design unit 1: main-top" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125578 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2x1-bhv " "Found design unit 1: multiplexer2x1-bhv" {  } { { "multiplexer2x1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125579 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2x1 " "Found entity 1: multiplexer2x1" {  } { { "multiplexer2x1.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file column_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 column_decoder-bhv " "Found design unit 1: column_decoder-bhv" {  } { { "column_decoder.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/column_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125580 ""} { "Info" "ISGN_ENTITY_NAME" "1 column_decoder " "Found entity 1: column_decoder" {  } { { "column_decoder.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/column_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_1bit-bhv " "Found design unit 1: multiplexer_1bit-bhv" {  } { { "multiplexer_1bit.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125581 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_1bit " "Found entity 1: multiplexer_1bit" {  } { { "multiplexer_1bit.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542051125581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542051125671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buttonSync.vhd 2 1 " "Using design file buttonSync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonSync-ButtonSyncImpl " "Found design unit 1: buttonSync-ButtonSyncImpl" {  } { { "buttonSync.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/buttonSync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125679 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonSync " "Found entity 1: buttonSync" {  } { { "buttonSync.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/buttonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542051125679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonSync buttonSync:btn_sync " "Elaborating entity \"buttonSync\" for hierarchy \"buttonSync:btn_sync\"" {  } { { "main.vhd" "btn_sync" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "main.vhd" "ctrl" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125685 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "BTN control.vhd(30) " "VHDL warning at control.vhd(30): sensitivity list already contains BTN" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 30 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1542051125686 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state control.vhd(32) " "VHDL Process Statement warning at control.vhd(32): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542051125686 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state control.vhd(38) " "VHDL Process Statement warning at control.vhd(38): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542051125686 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state control.vhd(50) " "VHDL Process Statement warning at control.vhd(50): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542051125686 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state control.vhd(62) " "VHDL Process Statement warning at control.vhd(62): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542051125686 "|control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state control.vhd(90) " "VHDL Process Statement warning at control.vhd(90): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/control.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542051125687 "|control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "main.vhd" "data" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125688 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "end_time datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"end_time\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542051125690 "|main|datapath:data"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LINHA datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"LINHA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542051125690 "|main|datapath:data"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sw_error_s datapath.vhd(27) " "VHDL Signal Declaration warning at datapath.vhd(27): used implicit default value for signal \"sw_error_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542051125690 "|main|datapath:data"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "end_time_s datapath.vhd(27) " "VHDL Signal Declaration warning at datapath.vhd(27): used implicit default value for signal \"end_time_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542051125690 "|main|datapath:data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coluna_7seg datapath.vhd(31) " "Verilog HDL or VHDL warning at datapath.vhd(31): object \"coluna_7seg\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542051125690 "|main|datapath:data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROUNDLSB_7seg datapath.vhd(31) " "Verilog HDL or VHDL warning at datapath.vhd(31): object \"ROUNDLSB_7seg\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542051125690 "|main|datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_round datapath:data\|counter_round:count_r " "Elaborating entity \"counter_round\" for hierarchy \"datapath:data\|counter_round:count_r\"" {  } { { "datapath.vhd" "count_r" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_user datapath:data\|counter_user:counter_user0 " "Elaborating entity \"counter_user\" for hierarchy \"datapath:data\|counter_user:counter_user0\"" {  } { { "datapath.vhd" "counter_user0" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "REGISTRADOR.vhd 2 1 " "Using design file REGISTRADOR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-behv " "Found design unit 1: REGISTRADOR-behv" {  } { { "REGISTRADOR.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/REGISTRADOR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125700 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "REGISTRADOR.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/REGISTRADOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542051125700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR datapath:data\|REGISTRADOR:reg " "Elaborating entity \"REGISTRADOR\" for hierarchy \"datapath:data\|REGISTRADOR:reg\"" {  } { { "datapath.vhd" "reg" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125702 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ROM0.vhd 2 1 " "Using design file ROM0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM0-Rom_Arch " "Found design unit 1: ROM0-Rom_Arch" {  } { { "ROM0.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/ROM0.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125706 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM0 " "Found entity 1: ROM0" {  } { { "ROM0.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/ROM0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542051125706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM0 datapath:data\|ROM0:memoria0 " "Elaborating entity \"ROM0\" for hierarchy \"datapath:data\|ROM0:memoria0\"" {  } { { "datapath.vhd" "memoria0" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 datapath:data\|ROM1:memoria1 " "Elaborating entity \"ROM1\" for hierarchy \"datapath:data\|ROM1:memoria1\"" {  } { { "datapath.vhd" "memoria1" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2x1 datapath:data\|multiplexer2x1:muxcomparacao " "Elaborating entity \"multiplexer2x1\" for hierarchy \"datapath:data\|multiplexer2x1:muxcomparacao\"" {  } { { "datapath.vhd" "muxcomparacao" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator2x1 datapath:data\|comparator2x1:comparacaolinha " "Elaborating entity \"comparator2x1\" for hierarchy \"datapath:data\|comparator2x1:comparacaolinha\"" {  } { { "datapath.vhd" "comparacaolinha" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_decoder datapath:data\|column_decoder:column " "Elaborating entity \"column_decoder\" for hierarchy \"datapath:data\|column_decoder:column\"" {  } { { "datapath.vhd" "column" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125727 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_divider.vhd 2 1 " "Using design file frequency_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-top " "Found design unit 1: frequency_divider-top" {  } { { "frequency_divider.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/frequency_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125731 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/frequency_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542051125731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1542051125731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider datapath:data\|frequency_divider:fre_div " "Elaborating entity \"frequency_divider\" for hierarchy \"datapath:data\|frequency_divider:fre_div\"" {  } { { "datapath.vhd" "fre_div" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR datapath:data\|frequency_divider:fre_div\|REGISTRADOR:REG " "Elaborating entity \"REGISTRADOR\" for hierarchy \"datapath:data\|frequency_divider:fre_div\|REGISTRADOR:REG\"" {  } { { "frequency_divider.vhd" "REG" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/frequency_divider.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_1bit datapath:data\|frequency_divider:fre_div\|multiplexer_1bit:mux " "Elaborating entity \"multiplexer_1bit\" for hierarchy \"datapath:data\|frequency_divider:fre_div\|multiplexer_1bit:mux\"" {  } { { "frequency_divider.vhd" "mux" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/frequency_divider.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_time datapath:data\|counter_time:time_counter " "Elaborating entity \"counter_time\" for hierarchy \"datapath:data\|counter_time:time_counter\"" {  } { { "datapath.vhd" "time_counter" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer datapath:data\|multiplexer:disp7seg5 " "Elaborating entity \"multiplexer\" for hierarchy \"datapath:data\|multiplexer:disp7seg5\"" {  } { { "datapath.vhd" "disp7seg5" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg datapath:data\|decod7seg:decod7seg4_01 " "Elaborating entity \"decod7seg\" for hierarchy \"datapath:data\|decod7seg:decod7seg4_01\"" {  } { { "datapath.vhd" "decod7seg4_01" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/datapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542051125742 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "datapath:data\|frequency_divider:fre_div\|multiplexer_1bit:mux\|Mux0 " "Found clock multiplexer datapath:data\|frequency_divider:fre_div\|multiplexer_1bit:mux\|Mux0" {  } { { "multiplexer_1bit.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/multiplexer_1bit.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1542051126038 "|main|datapath:data|frequency_divider:fre_div|multiplexer_1bit:mux|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1542051126038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542051126604 "|main|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542051126604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542051126761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542051126976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542051127152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127152 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.vhd" "" { Text "/home/luizaff/Documents/fpEEL5105_clone/final_project_EEL5105/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542051127237 "|main|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542051127237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542051127238 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542051127238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542051127238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542051127238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542051127252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 17:32:07 2018 " "Processing ended: Mon Nov 12 17:32:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542051127252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542051127252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542051127252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542051127252 ""}
