-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w16a16/amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block7.vhd
-- Created: 2025-02-19 19:19:31
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block7
-- Source Path: model_pqt_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 6/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block7 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block7;


ARCHITECTURE rtl OF amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block7 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"fd26", X"fe94", X"f816", X"010c", X"0544", X"fe89", X"ae3e", X"241a", X"17e0", X"0c3e", X"f430", X"0bc0", X"fa76", X"da61",
                                                        X"e946", X"2c33", X"fa01", X"226b", X"eb3b", X"e2f7", X"012e", X"ffeb", X"0012", X"15aa", X"21e9", X"2b6d", X"fc57", X"1456",
                                                        X"f2dd", X"dc52", X"0c88", X"ff01", X"0413", X"f472", X"0913", X"fe44", X"ee9f", X"2ef9", X"fc99", X"0843", X"f69b", X"c04c",
                                                        X"f7cf", X"21c6", X"ef4e", X"f789", X"ffa9", X"2736", X"2b87", X"fced", X"fbd2", X"c355", X"b1e6", X"291c", X"ff7e", X"c2fd",
                                                        X"ee98", X"0073", X"f357", X"2b14", X"1e81", X"d5cf", X"fa85", X"2e97", X"e24f", X"1583", X"0f3b", X"07ef", X"ec96", X"f788",
                                                        X"d02e", X"24d2", X"f5a4", X"de59", X"fb60", X"ffe2", X"2e79", X"febb", X"ff22", X"eece", X"fb1d", X"f8eb", X"dfdd", X"237e",
                                                        X"de04", X"e3d0", X"1c16", X"ffb6", X"f626", X"ee2d", X"fba7", X"c639", X"1f96", X"fdb4", X"f8b9", X"34a0", X"24c9", X"fe07",
                                                        X"3cb7", X"06d3", X"c9cb", X"c1c6", X"1a93", X"2bf3", X"d24c", X"2fc4", X"1ea7", X"eb09", X"f748", X"d56a", X"fcca", X"0741",
                                                        X"e73f", X"107a", X"c289", X"fe4b", X"fcc3", X"2d63", X"012f", X"f54e", X"0d76", X"f27e", X"d4aa", X"0140", X"232e", X"e595",
                                                        X"fcf1", X"fdea");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fdea";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

