<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 12.1 for a basic two-stage CMOS operational amplifier configuration in the text book.</p> <p>The CMOS op-amp topology with a resistance <img src="images/3657-12-7P-i1.png" /> included in series with <img src="images/3657-12-7P-i2.png" /> is shown in Figure 1.</p> <p> <img src="images/3657-12-7P-i3.png" alt="Picture 1" /></p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Determine the value of frequency located at pole for which a phase margin of<img src="images/3657-12-7P-i4.png" />.</p> <p> <img src="images/3657-12-7P-i5.png" /> </p> <p>Substitute <img src="images/3657-12-7P-i6.png" />for <img src="images/3657-12-7P-i7.png" /> and <img src="images/3657-12-7P-i8.png" />for <img src="images/3657-12-7P-i9.png" />in the equation.</p> <p> <img src="images/3657-12-7P-i10.png" /> </p> <p> <img src="images/3657-12-7P-i11.png" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Determine the value of output resistance of the second stage.</p> <p> <img src="images/3657-12-7P-i12.png" /> </p> <p>Substitute <img src="images/3657-12-7P-i13.png" /> for <img src="images/3657-12-7P-i14.png" /> and <img src="images/3657-12-7P-i15.png" /> for <img src="images/3657-12-7P-i16.png" />in the equation.</p> <p> <img src="images/3657-12-7P-i17.png" /> </p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Determine the transconductance of the transistor<img src="images/3657-12-7P-i18.png" />.</p> <p> <img src="images/3657-12-7P-i19.png" /> </p> <p>Substitute <img src="images/3657-12-7P-i20.png" /> for <img src="images/3657-12-7P-i21.png" />in the equation.</p> <p> <img src="images/3657-12-7P-i22.png" /> </p> <p>Thus, the value of transconductance, <img src="images/3657-12-7P-i23.png" />is<img src="images/3657-12-7P-i24.png" />.</p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>Determine the value of resistance connected in series with the frequency compensation capacitor.</p> <p> <img src="images/3657-12-7P-i25.png" /> </p> <p>Substitute <img src="images/3657-12-7P-i26.png" /> for <img src="images/3657-12-7P-i27.png" />in the equation.</p> <p> <img src="images/3657-12-7P-i28.png" /> </p> <p>Thus, the value of resistance connected in series with the frequency compensation capacitor, <img src="images/3657-12-7P-i29.png" /> is<img src="images/3657-12-7P-i30.png" />.</p> <p> </div><h4><strong>Step 6:</strong></h4><div class="answer">Determine the value of slew rate.</p> <p> <img src="images/3657-12-7P-i31.png" /> </p> <p>Substitute <img src="images/3657-12-7P-i32.png" />for <img src="images/3657-12-7P-i33.png" /> and <img src="images/3657-12-7P-i34.png" />for <img src="images/3657-12-7P-i35.png" />in the equation.</p> <p> <img src="images/3657-12-7P-i36.png" /> </p> <p>Thus, the value of slew rate for the two stage CMOS operational amplifier, <img src="images/3657-12-7P-i37.png" /> is<img src="images/3657-12-7P-i38.png" />.</p> </div><h4><strong>Step 7:</strong></h4><div class="answer"> <p>Determine the value of frequency compensation capacitance for the two stage CMOS operational amplifier.</p> <p> <img src="images/3657-12-7P-i39.png" /> </p> <p>Substitute <img src="images/3657-12-7P-i40.png" />for <img src="images/3657-12-7P-i41.png" /> and <img src="images/3657-12-7P-i42.png" />for <img src="images/3657-12-7P-i43.png" />in the equation.</p> <p> <img src="images/3657-12-7P-i44.png" /> </p> <p>Thus, the value of frequency compensation capacitance for the two stage CMOS operational amplifier, <img src="images/3657-12-7P-i45.png" />is<img src="images/3657-12-7P-i46.png" />.</p></div>