

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                           60 # ROP queue latency (default 85)
-dram_latency                          50 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:600.0:300.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 9815c5f383fcceaca23e02e720e86cea  /tmp/tmp.VsQlBAes06/mriq__SIZE1_1
1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.VsQlBAes06/mriq__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.VsQlBAes06/mriq__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.VsQlBAes06/mriq__SIZE1_1 > _cuobjdump_complete_output_boKobH"
Parsing file _cuobjdump_complete_output_boKobH
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/mriq/mriq.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/mriq/mriq.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_SabXYc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_au0wMI
GPGPU-Sim PTX registering constant ck (16384 bytes) to name mapping
262144 pixels in output; 2048 samples in trajectory; using 2048 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z17ComputePhiMag_GPUPfS_S_i' transfer to GPU hardware scheduler
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 898
gpu_sim_insn = 40960
gpu_ipc =      45.6125
gpu_tot_sim_cycle = 898
gpu_tot_sim_insn = 40960
gpu_tot_ipc =      45.6125
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 573
gpu_total_sim_rate=40960
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 32, Miss = 32 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
total_dl1_misses=128
total_dl1_accesses=128
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:

distro:

gpgpu_n_tot_thrd_icount = 43008
gpgpu_n_tot_w_icount = 1344
gpgpu_n_icache_hits = 704
gpgpu_n_icache_misses = 128
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 128
gpgpu_n_l1dcache_write_accesses = 64
gpgpu_n_l1dcache_wirte_misses = 64
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 192
gpgpu_n_ccache_misses = 64
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120	W0_Idle:3248	W0_Scoreboard:2376	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1344
maxmrqlatency = 71 
maxdqlatency = 0 
maxmflatency = 213 
averagemflatency = 128 
max_icnt2mem_latency = 27 
max_icnt2sh_latency = 897 
mrq_lat_table:116 	8 	26 	24 	24 	55 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	22 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:5 	133 	25 	20 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11 	19 	79 	23 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0       462       481         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0       458       479         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0       461       480         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0       457       482         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0       460       480         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 38.000000      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 38.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 40.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 40.000000      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 36.000000      -nan      -nan      -nan      -nan      -nan 
average row locality = 259/10 = 25.900000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0        12        26         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0        12        26         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0        12        26         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0        14        26         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0        14        24         0         0         0         0         0 
total reads: 195
min_bank_accesses = 0!
chip skew: 41/38 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        14         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        14         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12         0         0         0         0         0 
total reads: 64
min_bank_accesses = 0!
chip skew: 14/12 = 1.17
average mf latency per bank:
dram[0]:        162    none      none      none      none      none      none      none      none         133       109    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none         134       107    none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none         133       104    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none         134       102    none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none         135       109    none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        124         0         0         0         0         0         0         0         0       141       200         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0       148       198         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0       146       213         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0       148       210         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0       149       199         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2691 n_nop=2582 n_act=3 n_pre=0 n_req=53 n_rd=82 n_write=24 bw_util=0.07878
n_activity=619 dram_eff=0.3425
bk0: 6a 2672i bk1: 0a 2669i bk2: 0a 2672i bk3: 0a 2657i bk4: 0a 2655i bk5: 0a 2657i bk6: 0a 2654i bk7: 0a 2657i bk8: 0a 2649i bk9: 24a 2645i bk10: 52a 2655i bk11: 0a 2663i bk12: 0a 2656i bk13: 0a 2655i bk14: 0a 2658i bk15: 0a 2632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.945373
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2691 n_nop=2589 n_act=2 n_pre=0 n_req=50 n_rd=76 n_write=24 bw_util=0.07432
n_activity=564 dram_eff=0.3546
bk0: 0a 2672i bk1: 0a 2673i bk2: 0a 2670i bk3: 0a 2657i bk4: 0a 2655i bk5: 0a 2657i bk6: 0a 2659i bk7: 0a 2645i bk8: 0a 2657i bk9: 24a 2651i bk10: 52a 2662i bk11: 0a 2658i bk12: 0a 2660i bk13: 0a 2661i bk14: 0a 2658i bk15: 0a 2651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.617986
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80004f80, atomic=0 1 entries : 0x2b238c827c30 :  mf: uid=  1344, sid02:w15, part=2, addr=0x80004f80, load , size=128, unknown  status = IN_PARTITION_DRAM (897), 

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2691 n_nop=2585 n_act=2 n_pre=0 n_req=52 n_rd=76 n_write=28 bw_util=0.07729
n_activity=590 dram_eff=0.3525
bk0: 0a 2673i bk1: 0a 2672i bk2: 0a 2659i bk3: 0a 2657i bk4: 0a 2657i bk5: 0a 2655i bk6: 0a 2657i bk7: 0a 2649i bk8: 0a 2644i bk9: 24a 2649i bk10: 52a 2644i bk11: 0a 2645i bk12: 0a 2655i bk13: 0a 2662i bk14: 0a 2655i bk15: 0a 2645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.04682
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80005f80, atomic=0 1 entries : 0x2b238c827460 :  mf: uid=  1342, sid04:w15, part=3, addr=0x80005f80, load , size=128, unknown  status = IN_PARTITION_DRAM (897), 

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2691 n_nop=2582 n_act=2 n_pre=0 n_req=54 n_rd=79 n_write=28 bw_util=0.07952
n_activity=608 dram_eff=0.352
bk0: 0a 2672i bk1: 0a 2660i bk2: 0a 2657i bk3: 0a 2657i bk4: 0a 2655i bk5: 0a 2657i bk6: 0a 2655i bk7: 0a 2651i bk8: 0a 2642i bk9: 28a 2646i bk10: 51a 2656i bk11: 0a 2647i bk12: 0a 2658i bk13: 0a 2659i bk14: 0a 2660i bk15: 0a 2649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.00111
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2691 n_nop=2589 n_act=2 n_pre=0 n_req=50 n_rd=76 n_write=24 bw_util=0.07432
n_activity=552 dram_eff=0.3623
bk0: 0a 2673i bk1: 0a 2672i bk2: 0a 2671i bk3: 0a 2670i bk4: 0a 2657i bk5: 0a 2655i bk6: 0a 2651i bk7: 0a 2643i bk8: 0a 2650i bk9: 28a 2649i bk10: 48a 2646i bk11: 0a 2656i bk12: 0a 2655i bk13: 0a 2654i bk14: 0a 2661i bk15: 0a 2648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.840208
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 50, Miss = 41 (0.82), PendingHit = 9 (0.18)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 38, Miss = 38 (1), PendingHit = 0 (0)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 38, Miss = 38 (1), PendingHit = 0 (0)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 40, Miss = 40 (1), PendingHit = 0 (0)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 38, Miss = 38 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 0.956

icnt_total_pkts_mem_to_simt=756
icnt_total_pkts_simt_to_mem=460

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 5.40686
% Accepted packets = 0 at node 0 (avg = 0.0111421)
lat(1) = 5.40686;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0545961 0.0479109 0.0523677 0.0534819 0.0479109 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 13.8235
% Accepted packets = 0 at node 0 (avg = 0.0183117)
lat(2) = 13.8235;
thru(2,:) = [ 0 0.105292 0.105292 0.105292 0.105292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.608865
% throughput change = 0.391534
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 5.40686 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0111421 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 122 15 2 1 8 0 2 4 5 7 2 3 1 0 1 6 5 1 0 2 4 5 0 0 1 2 2 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (204 samples)
traffic_manager/hop_stats_freq = [ 0 204 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 13.8235 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0183117 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 58 6 1 1 8 3 2 4 6 4 3 2 2 2 4 24 1 2 2 1 20 0 0 2 1 19 1 2 0 0 10 0 0 1 2 4 0 0 0 0 5 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (204 samples)
traffic_manager/hop_stats_freq = [ 0 204 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 40960 (inst/sec)
gpgpu_simulation_rate = 898 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z12ComputeQ_GPUiiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 45530810
gpu_sim_insn = 26720086245
gpu_ipc =     586.8573
gpu_tot_sim_cycle = 45531708
gpu_tot_sim_insn = 26720127205
gpu_tot_ipc =     586.8466
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4952
gpu_stall_icnt2sh    = 16351
gpu_total_sim_rate=621542
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2920, Miss = 2920 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2952, Miss = 2952 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2952, Miss = 2952 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2992, Miss = 2992 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3072, Miss = 3072 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2920, Miss = 2920 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3040, Miss = 3040 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2880, Miss = 2880 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2960, Miss = 2960 (1), PendingHit = 0 (0)
total_dl1_misses=41088
total_dl1_accesses=41088
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 
distro:
117309, 117343, 117309, 117377, 117309, 117377, 117275, 117411, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 
gpgpu_n_tot_thrd_icount = 31585304576
gpgpu_n_tot_w_icount = 987040768
gpgpu_n_icache_hits = 551917810
gpgpu_n_icache_misses = 28462120
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 41088
gpgpu_n_l1dcache_write_accesses = 16448
gpgpu_n_l1dcache_wirte_misses = 5356
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 36920901
gpgpu_n_ccache_misses = 885435
gpgpu_n_stall_shd_mem = 96880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41088
gpgpu_n_mem_write_global = 16448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 66574
gpgpu_n_load_insn  = 2629632
gpgpu_n_store_insn = 1052672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = -2147483648
gpgpu_n_param_mem_insn = 272121856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 74190
gpgpu_stall_shd_mem[c_mem][bk_conf] = 74190
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22690
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124516088	W0_Idle:85889671	W0_Scoreboard:37971695	W1:66515	W2:96152	W3:150841	W4:147101	W5:104499	W6:76942	W7:91562	W8:114631	W9:210324	W10:1724735	W11:3905291	W12:3419210	W13:6314514	W14:17239139	W15:54317992	W16:102851088	W17:54317992	W18:17239139	W19:6314514	W20:3419210	W21:3905291	W22:1724735	W23:210324	W24:114631	W25:91562	W26:76942	W27:104499	W28:147101	W29:150841	W30:96152	W31:45577	W32:708251722
maxmrqlatency = 71 
maxdqlatency = 0 
maxmflatency = 482 
averagemflatency = 89 
max_icnt2mem_latency = 298 
max_icnt2sh_latency = 45531707 
mrq_lat_table:53377 	298 	754 	497 	283 	79 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	107141 	15403 	1566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:2369052 	126575 	14970 	1879 	396 	282 	636 	596 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	82361 	18625 	6091 	579 	6 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	896 	1792 	3216 	
mf_lat_pw_table:6104 	4376 	0 	0 	0 	0 	48650 	100 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
maximum service time to same row:
dram[0]:   4718133   4660249   4666979   4731113   4445635   4685964   4543115   4532976   4641721   4587043   4738885   4676795   4536487   4742630   4625587   4582571 
dram[1]:   4718130   4660247   4666978   4731113   4445633   4685960   4543111   4532976   4641722   4587025   4738858   4676794   4536487   4742626   4625586   4582569 
dram[2]:   4718132   4660234   4666966   4731113   4445623   4685958   4543105   4532984   4641722   4587010   4738772   4676792   4536488   4742626   4625569   4582570 
dram[3]:   4718139   4660242   4666979   4731113   4445634   4685947   4543117   4532975   4641722   4587026   4738886   4676794   4536465   4742624   4625567   4582572 
dram[4]:   4737730   4662749   4696337   4735453   4543363   4688979   4615411   4540618   4682901   4600353   4748347   4677591   4602065   4749061   4667966   4596420 
average row accesses per activate:
dram[0]: 27.240000 14.122449 16.341463 18.542856 21.933332 12.218182 16.799999 10.857142 23.466667  7.955555 16.130434 16.761906 13.037037 13.803922 23.466667  8.524390 
dram[1]: 20.636364 12.140351 14.866667 18.514286 17.315790 13.176471 13.440000  9.771428 18.526316  7.458333 14.269231 15.304348 12.571428 15.644444 17.600000  9.184211 
dram[2]: 23.655172 13.568627 13.137255 18.514286 18.333334 12.218182 16.000000 11.213115 22.000000  7.617021 17.714285 16.761906 10.352942 13.283019 19.555555  8.961538 
dram[3]: 23.689655 12.105263 12.641509 18.514286 15.348837 13.176471 14.608696 10.238806 18.526316  8.348837 16.909090 14.666667 10.057143 15.644444 18.526316  9.197369 
dram[4]: 25.296297 13.018867 12.200000 19.606060 16.500000 12.679245 15.272727 10.718750 17.600000  7.804348 15.416667 16.000000 10.830770 14.367347 19.555555  8.737500 
average row locality = 55294/4045 = 13.669716
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       521       532       512       512       512       512       512       512       512       524       538       512       512       512       512       512 
dram[1]:       520       532       512       512       512       512       512       512       512       524       538       512       512       512       512       512 
dram[2]:       526       532       512       512       512       512       512       512       512       524       538       512       512       512       512       512 
dram[3]:       527       530       512       512       512       512       512       512       512       526       538       512       512       512       512       512 
dram[4]:       523       530       512       512       512       512       512       512       512       526       536       512       512       512       512       512 
total reads: 41305
bank skew: 538/512 = 1.05
chip skew: 8265/8258 = 1.00
number of total write accesses:
dram[0]:       160       160       158       137       146       160       160       172       192       192       204       192       192       192       192       187 
dram[1]:       161       160       157       136       146       160       160       172       192       192       204       192       192       192       192       186 
dram[2]:       160       160       158       136       148       160       160       172       192       192       206       192       192       192       192       187 
dram[3]:       160       160       158       136       148       160       160       174       192       192       206       192       192       192       192       187 
dram[4]:       160       160       159       135       148       160       160       174       192       192       204       192       192       192       192       187 
total reads: 13989
bank skew: 206/135 = 1.53
chip skew: 2801/2794 = 1.00
average mf latency per bank:
dram[0]:        426      1112       124       129       124       128       128       123       120       121       116       113       114       114       119       120
dram[1]:        426      1114       127       131       126       130       130       124       123       123       117       114       115       115       121       122
dram[2]:        422      1114       126       132       127       130       130       123       123       124       116       113       115       114       120       121
dram[3]:        420      1015       123       128       125       127       128       122       120       122       115       112       113       113       117       119
dram[4]:        527      1017       125       130       126       129       130       123       122       123       117       114       115       114       119       121
maximum mf latency per bank:
dram[0]:        438       338       360       377       365       376       432       443       346       368       318       243       261       281       369       382
dram[1]:        445       377       404       410       412       433       472       449       383       401       365       261       278       327       410       400
dram[2]:        385       363       411       424       438       429       435       440       410       401       340       258       266       306       377       389
dram[3]:        330       325       302       344       360       377       409       412       351       332       295       205       217       265       327       380
dram[4]:        387       401       393       408       397       461       482       468       372       367       350       247       266       305       349       398

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=136595118 n_nop=136571496 n_act=764 n_pre=748 n_req=11055 n_rd=16518 n_write=5592 bw_util=0.0003237
n_activity=168850 dram_eff=0.2619
bk0: 1042a 136590523i bk1: 1064a 136590758i bk2: 1024a 136590255i bk3: 1024a 136589819i bk4: 1024a 136590155i bk5: 1024a 136590088i bk6: 1024a 136590457i bk7: 1024a 136590138i bk8: 1024a 136589981i bk9: 1048a 136589597i bk10: 1076a 136590344i bk11: 1024a 136589965i bk12: 1024a 136589726i bk13: 1024a 136588955i bk14: 1024a 136587204i bk15: 1024a 136572977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=8.81071e-05
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=136595118 n_nop=136571372 n_act=829 n_pre=813 n_req=11052 n_rd=16516 n_write=5588 bw_util=0.0003236
n_activity=169467 dram_eff=0.2609
bk0: 1040a 136590559i bk1: 1064a 136590141i bk2: 1024a 136590215i bk3: 1024a 136589612i bk4: 1024a 136589993i bk5: 1024a 136589779i bk6: 1024a 136590830i bk7: 1024a 136590623i bk8: 1024a 136590017i bk9: 1048a 136589544i bk10: 1076a 136590381i bk11: 1024a 136589819i bk12: 1024a 136590139i bk13: 1024a 136589507i bk14: 1024a 136586816i bk15: 1024a 136571269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=8.83487e-05
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=136595118 n_nop=136571398 n_act=805 n_pre=789 n_req=11063 n_rd=16528 n_write=5598 bw_util=0.000324
n_activity=169589 dram_eff=0.2609
bk0: 1052a 136590124i bk1: 1064a 136590474i bk2: 1024a 136591061i bk3: 1024a 136590300i bk4: 1024a 136590380i bk5: 1024a 136589704i bk6: 1024a 136590974i bk7: 1024a 136590539i bk8: 1024a 136590586i bk9: 1048a 136589903i bk10: 1076a 136589369i bk11: 1024a 136589271i bk12: 1024a 136589549i bk13: 1024a 136589733i bk14: 1024a 136586623i bk15: 1024a 136572184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=9.16943e-05
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=136595118 n_nop=136571350 n_act=826 n_pre=810 n_req=11066 n_rd=16530 n_write=5602 bw_util=0.0003241
n_activity=170400 dram_eff=0.2598
bk0: 1054a 136589699i bk1: 1060a 136590409i bk2: 1024a 136590867i bk3: 1024a 136590525i bk4: 1024a 136590847i bk5: 1024a 136590505i bk6: 1024a 136590653i bk7: 1024a 136590370i bk8: 1024a 136590573i bk9: 1052a 136589813i bk10: 1076a 136590415i bk11: 1024a 136590371i bk12: 1024a 136590058i bk13: 1024a 136589417i bk14: 1024a 136585743i bk15: 1024a 136570717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=9.67092e-05
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=136595118 n_nop=136571372 n_act=823 n_pre=807 n_req=11058 n_rd=16518 n_write=5598 bw_util=0.0003238
n_activity=170282 dram_eff=0.2598
bk0: 1046a 136590356i bk1: 1060a 136590814i bk2: 1024a 136590031i bk3: 1024a 136589688i bk4: 1024a 136589992i bk5: 1024a 136589772i bk6: 1024a 136590723i bk7: 1024a 136590339i bk8: 1024a 136590075i bk9: 1052a 136589316i bk10: 1072a 136590225i bk11: 1024a 136589905i bk12: 1024a 136590316i bk13: 1024a 136589987i bk14: 1024a 136587000i bk15: 1024a 136571688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=9.44177e-05
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 25869, Miss = 8259 (0.319), PendingHit = 10 (0.000387)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 193969, Miss = 8258 (0.0426), PendingHit = 9 (4.64e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 780441, Miss = 8264 (0.0106), PendingHit = 23 (2.95e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1053110, Miss = 8265 (0.00785), PendingHit = 29 (2.75e-05)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 461014, Miss = 8259 (0.0179), PendingHit = 15 (3.25e-05)
L2 Cache Total Miss Rate = 0.016

icnt_total_pkts_mem_to_simt=12373075
icnt_total_pkts_simt_to_mem=2580195

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 1.13877
% Accepted packets = 0 at node 0 (avg = 0.00123172)
lat(3) = 1.13877;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.000427436 0.00227357 0.00871404 0.0117084 0.00520615 0 0 0 0 ];
% latency change    = 11.139
% throughput change = 13.8668
Traffic 1 Stat
%=================================
% Average latency = 5.10342
% Accepted packets = 0 at node 14 (avg = 0.00590728)
lat(4) = 5.10342;
thru(4,:) = [ 0.00992315 0.00991296 0.00991576 0.00995404 0.0101373 0.00993457 0.0101999 0.00932692 0.00932137 0.00929095 0.0092798 0.00936656 0.00934405 0.00996028 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.776861
% throughput change = 0.791491
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 3.27282 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.00618689 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 2473976 21283 263 244 7909 1007 430 2923 2595 1947 157 20 13 11 14 13 22 2 17 3 6 1 9 3 5 1 5 2 8 0 11 3 7 7 5 3 6 3 7 0 2 0 11 3 4 2 9 4 9 4 4 2 8 1 5 2 8 2 10 2 4 4 9 1 10 2 10 3 11 4 6 3 5 5 13 4 10 2 7 1 14 2 10 4 13 4 9 3 8 2 6 3 10 0 7 6 9 4 10 3 9 3 10 4 9 1 7 1 8 1 8 7 9 4 10 3 9 0 11 1 15 3 8 2 9 1 9 4 11 2 6 3 8 1 5 3 15 2 10 1 2 2 8 3 3 1 6 3 5 1 5 4 11 3 5 2 11 1 12 1 12 1 4 1 6 3 8 0 5 0 12 2 4 2 4 1 8 1 6 0 5 2 7 0 6 0 6 0 5 2 8 3 5 0 5 2 8 1 4 2 10 0 4 4 3 3 2 1 7 0 4 1 4 0 3 3 3 0 8 1 12 0 1 2 3 0 3 3 5 1 5 1 1 1 4 2 10 3 1 6 6 2 4 2 6 0 3 3 4 2 1 3 3 1 6 1 2 1 2 2 1 0 6 4 3 3 2 3 4 1 6 1 6 1 3 2 2 2 3 0 0 1 2 1 4 2 4 2 2 0 1 0 2 3 2 4 2 0 2 2 2 4 4 1 3 3 3 2 1 6 1 1 2 0 0 3 1 6 2 4 2 2 1 2 2 4 0 0 1 1 1 6 0 0 2 3 2 1 3 5 0 2 1 1 0 2 0 0 1 2 1 1 0 1 2 2 3 4 4 1 1 3 0 0 1 4 1 3 0 2 0 2 1 1 1 1 0 0 0 1 0 3 1 5 1 2 1 2 1 1 0 0 0 0 0 2 0 1 0 0 0 1 1 0 1 1 0 0 0 0 1 0 1 0 1 1 0 2 0 2 0 1 0 0 0 2 1 0 0 0 0 1 0 0 0 0 0 2 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (2514403 samples)
traffic_manager/hop_stats_freq = [ 0 2514403 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 9.46348 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0121095 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 15807 326 64678 755 2299470 41932 3221 63730 7107 1669 3331 1649 1137 1818 714 1644 638 547 476 391 737 342 244 253 178 294 147 104 107 94 118 70 46 60 46 57 24 21 28 24 29 16 6 11 16 14 10 11 4 12 9 1 2 2 2 3 1 2 2 3 0 2 0 0 0 0 1 1 1 0 3 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (2514403 samples)
traffic_manager/hop_stats_freq = [ 0 2514403 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 11 hrs, 56 min, 30 sec (42990 sec)
gpgpu_simulation_rate = 621542 (inst/sec)
gpgpu_simulation_rate = 1059 (cycle/sec)

kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z12ComputeQ_GPUiiPfS_S_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 45576620
gpu_sim_insn = 26719814652
gpu_ipc =     586.2614
gpu_tot_sim_cycle = 91108328
gpu_tot_sim_insn = 53439941857
gpu_tot_ipc =     586.5539
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9275
gpu_stall_icnt2sh    = 32025
gpu_total_sim_rate=605743
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5960, Miss = 5960 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5872, Miss = 5872 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5992, Miss = 5992 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5992, Miss = 5992 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5992, Miss = 5992 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5800, Miss = 5800 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5960, Miss = 5960 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5800, Miss = 5800 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5800, Miss = 5800 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5760, Miss = 5760 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5840, Miss = 5840 (1), PendingHit = 0 (0)
total_dl1_misses=82048
total_dl1_accesses=82048
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 
distro:
117309, 117343, 117309, 117377, 117309, 117377, 117275, 117411, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120539, 120539, 120539, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120522, 120522, 120539, 120522, 120539, 120522, 120539, 120522, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120488, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120539, 120367, 120367, 120367, 120367, 120367, 120367, 120367, 120367, 120418, 120367, 120418, 120418, 120418, 120384, 120452, 120384, 120435, 120350, 120435, 120367, 120435, 120401, 120435, 120401, 120469, 120231, 120401, 120316, 120401, 120384, 120401, 120384, 120418, 120435, 120418, 120435, 120418, 120435, 120401, 120401, 120401, 120333, 120401, 120333, 120401, 120299, 120418, 120299, 120469, 120299, 120469, 120265, 120537, 120231, 120571, 120231, 120605, 120214, 120571, 120248, 120503, 120282, 120469, 120282, 120265, 120503, 120299, 120469, 120333, 120452, 120299, 120435, 120435, 120367, 120435, 120367, 120435, 120367, 120435, 120401, 120435, 120401, 120435, 120401, 120435, 120367, 120452, 120367, 120418, 120384, 120418, 120384, 120418, 120384, 120384, 120384, 120401, 120333, 120401, 120333, 120435, 120333, 120435, 120333, 120231, 120537, 120265, 120503, 120299, 120503, 120333, 120452, 120537, 120265, 120435, 120333, 120435, 120401, 120435, 120367, 120469, 120367, 120435, 120367, 120418, 120367, 120418, 120384, 120350, 120265, 120350, 120299, 120350, 120333, 120384, 120350, 120435, 120401, 120435, 120367, 120452, 120367, 120418, 120384, 120418, 120384, 120418, 120384, 120418, 120384, 120384, 120418, 120384, 120401, 120367, 120401, 120333, 120401, 120299, 120401, 120418, 120418, 120452, 120384, 120452, 120384, 120384, 120418, 120384, 120418, 120384, 120418, 120384, 120435, 120384, 120435, 120418, 120401, 120418, 120401, 120401, 120435, 120401, 120435, 120435, 120384, 120435, 120384, 120401, 120384, 120435, 120384, 120316, 120418, 120384, 120418, 120418, 120435, 120418, 120435, 120435, 120367, 120435, 120367, 120418, 120384, 120418, 120384, 120384, 120401, 120333, 120401, 120333, 120401, 120333, 120367, 120418, 120384, 120418, 120384, 120384, 120384, 120418, 120418, 120418, 120418, 120350, 120452, 120282, 120571, 120282, 120571, 120435, 120384, 120401, 120350, 120401, 120350, 120401, 120350, 120316, 120435, 120350, 120401, 120384, 120401, 120350, 120435, 120333, 120367, 120333, 120367, 120333, 120384, 120350, 120350, 120605, 120197, 120571, 120214, 120520, 120231, 120537, 120231, 120333, 120401, 120333, 120401, 120333, 120350, 120316, 120350, 120401, 120384, 120401, 120384, 120435, 120384, 120435, 120384, 120435, 120384, 120435, 120384, 120401, 120350, 120401, 120367, 120401, 120435, 120401, 120401, 120367, 120401, 120333, 120435, 120401, 120299, 120435, 120299, 120435, 120299, 120469, 120265, 120503, 120265, 120571, 120231, 120605, 120197, 120571, 120282, 120384, 120418, 120384, 120435, 120384, 120401, 120418, 120435, 120384, 120333, 120401, 120333, 120401, 120333, 120401, 120333, 120299, 120435, 120333, 120384, 120299, 120350, 120282, 120350, 120350, 120316, 120350, 120316, 120384, 120316, 120384, 120299, 120384, 120435, 120384, 120435, 120384, 120435, 120384, 120401, 120452, 120384, 120418, 120418, 120384, 120418, 120384, 120418, 120299, 120401, 120265, 120435, 120265, 120469, 120265, 120537, 120265, 120537, 120231, 120571, 120197, 120605, 120197, 120605, 120435, 120384, 120452, 120384, 120418, 120384, 120418, 120384, 120350, 120282, 120350, 120316, 120350, 120350, 120384, 120333, 120435, 120350, 120435, 120350, 120435, 120401, 120435, 120401, 120435, 120401, 120435, 120333, 120435, 120265, 120537, 120282, 120401, 120333, 120401, 120299, 120435, 120350, 120435, 120384, 120384, 120384, 120418, 120418, 120418, 120418, 120384, 120418, 120401, 120316, 120401, 120333, 120401, 120333, 120435, 120333, 120384, 120435, 120350, 120435, 120350, 120401, 120384, 120401, 120435, 120299, 120401, 120333, 120401, 120333, 120367, 120333, 120554, 120214, 120554, 120248, 120520, 120265, 120486, 120265, 120384, 120435, 120350, 120401, 120384, 120401, 120333, 120401, 120299, 120350, 120299, 120418, 120248, 120418, 120282, 120452, 120537, 120265, 120469, 120265, 120435, 120265, 120401, 120299, 120384, 120418, 120384, 120418, 120384, 120418, 120384, 120418, 120418, 120418, 120418, 120384, 120452, 120384, 120452, 120384, 120333, 120401, 120333, 120367, 120367, 120401, 120333, 120384, 120333, 120401, 120333, 120401, 120333, 120367, 120333, 120367, 120350, 120282, 120418, 120316, 120418, 120333, 120469, 120333, 120350, 120316, 120350, 120282, 120418, 120299, 120435, 120299, 120469, 120333, 120469, 120265, 120503, 120265, 120503, 120214, 120554, 120231, 120605, 120197, 120571, 120231, 120537, 120231, 120384, 120418, 120384, 120418, 120384, 120418, 120384, 120384, 120469, 120282, 120435, 120316, 120401, 120350, 120401, 120384, 120435, 120384, 120435, 120401, 120435, 120401, 120435, 120401, 120435, 120367, 120435, 120384, 120435, 120384, 120418, 120384, 120384, 120316, 120384, 120350, 120384, 120367, 120367, 120333, 120401, 120435, 120401, 120435, 120367, 120435, 120367, 120401, 120367, 120401, 120401, 120435, 120384, 120435, 120384, 120435, 120265, 120384, 120282, 120350, 120316, 120350, 120316, 120384, 
gpgpu_n_tot_thrd_icount = 3014660448
gpgpu_n_tot_w_icount = 1973256331
gpgpu_n_icache_hits = 1103410248
gpgpu_n_icache_misses = 56271581
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 82048
gpgpu_n_l1dcache_write_accesses = 32832
gpgpu_n_l1dcache_wirte_misses = 10729
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 73777457
gpgpu_n_ccache_misses = 1834959
gpgpu_n_stall_shd_mem = 214202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 82048
gpgpu_n_mem_write_global = 32832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 133134
gpgpu_n_load_insn  = 5251072
gpgpu_n_store_insn = 2101248
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 544227328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 163676
gpgpu_stall_shd_mem[c_mem][bk_conf] = 163676
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 50526
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:248956482	W0_Idle:171981917	W0_Scoreboard:76132412	W1:227590	W2:269195	W3:405977	W4:393601	W5:399619	W6:386155	W7:467211	W8:635477	W9:747286	W10:2292552	W11:5199365	W12:6763025	W13:12487418	W14:37604578	W15:108228120	W16:202990676	W17:108228120	W18:37604578	W19:12487418	W20:6763025	W21:5199365	W22:2292552	W23:747286	W24:635477	W25:467211	W26:386155	W27:399619	W28:393601	W29:405977	W30:269195	W31:204612	W32:1417274295
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 563 
averagemflatency = 89 
max_icnt2mem_latency = 380 
max_icnt2sh_latency = 91108327 
mrq_lat_table:106620 	714 	1885 	1822 	949 	689 	143 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	211998 	32744 	3268 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:4759641 	252727 	29655 	4153 	868 	538 	1394 	1106 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	164273 	36287 	13223 	1389 	10 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	896 	1792 	3216 	
mf_lat_pw_table:6104 	12010 	8750 	0 	0 	0 	96694 	203 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        46        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        44        32        32        32        32        32 
maximum service time to same row:
dram[0]:   4783200   4774018   4774761   4782694   4718771   4685964   4750424   4753274   4774374   4762166   4783929   4775704   4746711   4782736   4766402   4759649 
dram[1]:   4783193   4774018   4774761   4782685   4718770   4685960   4750424   4753274   4774370   4762152   4783962   4775704   4746710   4782736   4766402   4759650 
dram[2]:   4783190   4774006   4666966   4782685   4718758   4685958   4750426   4753269   4774370   4762167   4783658   4775704   4746709   4782739   4766397   4759653 
dram[3]:   4783205   4774006   4666979   4782688   4718755   4685947   4750407   4753269   4774370   4762178   4783747   4775703   4746709   4782707   4766399   4759655 
dram[4]:   4782816   4774510   4774405   4780789   4742911   4768775   4760919   4748497   4773939   4758522   4783702   4773827   4759113   4782747   4772537   4756630 
average row accesses per activate:
dram[0]: 12.639640  9.655172 10.553846 13.372549 12.495496  8.233918 11.447154  7.593583 11.900826  7.370558  9.879194 10.586466 10.666667  9.324503 13.940594  7.578378 
dram[1]: 10.447762  9.715278  9.956522 13.009523 11.276423  8.855346 10.748092  7.717391 12.307693  7.082927  9.142858 10.914729 10.057143  9.513514 12.350877  8.295858 
dram[2]: 10.666667  9.715278  9.092715 12.757010 12.192983  8.431138 12.034188  8.255814 12.521739  6.881516  9.098765 11.636364  8.691358  9.263158 12.917431  8.503031 
dram[3]: 10.659091  8.955129  9.340137 12.766356 10.944881  9.202615 11.086615  8.125714 10.909091  7.233831  8.773809 10.129497  8.282353  9.643836 12.800000  8.247059 
dram[4]: 11.691667  9.251656  9.737589 15.155556 11.393442  8.533334 11.447154  7.770492 11.428572  7.306533  9.006135 10.748092  9.449664  9.386666 14.080000  8.484848 
average row locality = 112824/11489 = 9.820176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1033      1044      1024      1024      1024      1024      1024      1024      1024      1036      1050      1024      1024      1024      1024      1024 
dram[1]:      1032      1044      1024      1024      1024      1024      1024      1024      1024      1036      1050      1024      1024      1024      1024      1024 
dram[2]:      1038      1044      1024      1024      1024      1024      1024      1024      1024      1036      1050      1024      1024      1024      1024      1024 
dram[3]:      1039      1042      1024      1024      1024      1024      1024      1024      1024      1038      1050      1024      1024      1024      1024      1024 
dram[4]:      1035      1042      1024      1024      1024      1024      1024      1024      1024      1038      1048      1024      1024      1024      1024      1024 
total reads: 82265
bank skew: 1050/1024 = 1.03
chip skew: 16457/16450 = 1.00
number of total write accesses:
dram[0]:       370       356       348       340       363       384       384       396       416       416       422       384       384       384       384       378 
dram[1]:       368       355       350       342       363       384       384       396       416       416       422       384       384       384       384       378 
dram[2]:       370       355       349       341       366       384       384       396       416       416       424       384       384       384       384       379 
dram[3]:       368       355       349       342       366       384       384       398       416       416       424       384       384       384       384       378 
dram[4]:       368       355       349       340       366       384       384       398       416       416       420       384       384       384       384       376 
total reads: 30559
bank skew: 424/340 = 1.25
chip skew: 6116/6108 = 1.00
average mf latency per bank:
dram[0]:        413      1099       122       123       119       122       122       119       119       119       115       114       115       115       119       120
dram[1]:        413      1101       123       123       119       123       123       118       120       120       115       114       116       116       120       121
dram[2]:        411      1102       124       125       122       126       126       120       122       123       116       114       115       115       119       121
dram[3]:        410      1003       121       122       119       122       123       119       119       120       114       114       115       114       118       120
dram[4]:        511      1004       122       123       120       123       123       119       119       120       115       114       116       115       119       121
maximum mf latency per bank:
dram[0]:        438       379       360       377       411       391       432       443       385       368       371       243       298       317       369       382
dram[1]:        445       407       404       410       412       433       472       449       383       401       365       297       297       332       410       400
dram[2]:        385       426       493       454       563       496       523       504       484       481       451       276       280       306       377       395
dram[3]:        347       409       333       388       377       392       412       431       361       386       348       279       308       312       337       389
dram[4]:        387       401       393       408       397       461       482       468       372       367       350       275       297       312       367       398

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273324975 n_nop=273275371 n_act=2250 n_pre=2234 n_req=22560 n_rd=32902 n_write=12218 bw_util=0.0003302
n_activity=350446 dram_eff=0.2575
bk0: 2066a 273314940i bk1: 2088a 273315347i bk2: 2048a 273315270i bk3: 2048a 273314525i bk4: 2048a 273315054i bk5: 2048a 273314525i bk6: 2048a 273314959i bk7: 2048a 273314214i bk8: 2048a 273314159i bk9: 2072a 273313118i bk10: 2100a 273314060i bk11: 2048a 273313081i bk12: 2048a 273312602i bk13: 2048a 273311068i bk14: 2048a 273304163i bk15: 2048a 273265454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.000211155
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273324975 n_nop=273275267 n_act=2302 n_pre=2286 n_req=22560 n_rd=32900 n_write=12220 bw_util=0.0003302
n_activity=351021 dram_eff=0.2571
bk0: 2064a 273315177i bk1: 2088a 273314744i bk2: 2048a 273315162i bk3: 2048a 273313992i bk4: 2048a 273314759i bk5: 2048a 273314266i bk6: 2048a 273315847i bk7: 2048a 273314993i bk8: 2048a 273314370i bk9: 2072a 273312822i bk10: 2100a 273314062i bk11: 2048a 273313094i bk12: 2048a 273313008i bk13: 2048a 273311390i bk14: 2048a 273304390i bk15: 2048a 273263412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00020585
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273324975 n_nop=273275245 n_act=2301 n_pre=2285 n_req=22572 n_rd=32912 n_write=12232 bw_util=0.0003303
n_activity=351338 dram_eff=0.257
bk0: 2076a 273314680i bk1: 2088a 273315269i bk2: 2048a 273316411i bk3: 2048a 273315356i bk4: 2048a 273315706i bk5: 2048a 273314573i bk6: 2048a 273316203i bk7: 2048a 273314891i bk8: 2048a 273314796i bk9: 2072a 273313102i bk10: 2100a 273313197i bk11: 2048a 273312146i bk12: 2048a 273312359i bk13: 2048a 273311733i bk14: 2048a 273303241i bk15: 2048a 273264311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.000206132
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273324975 n_nop=273275125 n_act=2360 n_pre=2344 n_req=22573 n_rd=32914 n_write=12232 bw_util=0.0003303
n_activity=353379 dram_eff=0.2555
bk0: 2078a 273313758i bk1: 2084a 273314710i bk2: 2048a 273315702i bk3: 2048a 273314988i bk4: 2048a 273315844i bk5: 2048a 273315595i bk6: 2048a 273316071i bk7: 2048a 273315215i bk8: 2048a 273314941i bk9: 2076a 273313108i bk10: 2100a 273313992i bk11: 2048a 273313685i bk12: 2048a 273312930i bk13: 2048a 273311288i bk14: 2048a 273302584i bk15: 2048a 273261901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00021589
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273324975 n_nop=273275317 n_act=2278 n_pre=2262 n_req=22559 n_rd=32902 n_write=12216 bw_util=0.0003301
n_activity=351763 dram_eff=0.2565
bk0: 2070a 273315397i bk1: 2084a 273315482i bk2: 2048a 273314816i bk3: 2048a 273314090i bk4: 2048a 273314315i bk5: 2048a 273314496i bk6: 2048a 273316002i bk7: 2048a 273315380i bk8: 2048a 273314002i bk9: 2076a 273312724i bk10: 2096a 273313622i bk11: 2048a 273313001i bk12: 2048a 273313219i bk13: 2048a 273311716i bk14: 2048a 273304690i bk15: 2048a 273264561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.000208206
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 51633, Miss = 16451 (0.319), PendingHit = 10 (0.000194)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 390973, Miss = 16450 (0.0421), PendingHit = 9 (2.3e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1568783, Miss = 16456 (0.0105), PendingHit = 23 (1.47e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 2114135, Miss = 16457 (0.00778), PendingHit = 29 (1.37e-05)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 924616, Miss = 16451 (0.0178), PendingHit = 15 (1.62e-05)
L2 Cache Total Miss Rate = 0.016

icnt_total_pkts_mem_to_simt=24853104
icnt_total_pkts_simt_to_mem=5181468

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 1.14409
% Accepted packets = 0 at node 0 (avg = 0.00124075)
lat(5) = 1.14409;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.000426403 0.002305 0.00879238 0.0117839 0.00522972 0 0 0 0 ];
% latency change    = 3.46069
% throughput change = 3.76104
Traffic 1 Stat
%=================================
% Average latency = 5.11374
% Accepted packets = 0 at node 14 (avg = 0.00595272)
lat(6) = 5.11374;
thru(6,:) = [ 0.0100782 0.00998363 0.0100849 0.00995748 0.0099483 0.0094468 0.00998626 0.00949161 0.00994057 0.00998851 0.00954372 0.00951426 0.00945777 0.00949057 0 0 0 0 0 0 0 0 0 ];
% latency change    = 0.776272
% throughput change = 0.791565
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 2.56324 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.00453818 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 2495116 21486 340 324 7923 1080 431 2737 2528 1990 173 67 54 21 13 21 30 5 18 11 16 2 5 1 12 0 1 3 5 1 6 1 11 1 4 2 5 3 7 0 10 0 8 0 4 1 1 0 5 1 8 1 5 3 5 4 7 3 4 2 8 1 7 1 9 0 8 1 7 1 6 2 8 1 12 2 3 5 13 6 7 3 10 8 10 5 8 0 7 1 9 1 10 4 5 7 13 3 5 0 11 6 7 3 6 3 7 1 11 4 8 1 9 5 5 3 5 1 8 1 5 3 8 3 7 3 9 4 11 3 8 1 6 1 10 2 2 1 6 3 8 1 4 1 5 2 7 1 10 2 8 5 5 5 6 5 13 3 15 1 7 4 13 2 8 2 11 3 8 3 7 1 13 2 12 2 6 3 12 1 6 2 7 1 8 3 13 9 16 3 6 4 14 3 7 2 6 1 9 1 6 1 8 3 9 0 4 1 6 3 10 4 8 3 6 1 5 2 6 1 7 2 4 0 3 0 4 4 3 0 5 5 2 1 3 1 4 1 3 2 4 1 3 0 3 2 2 1 3 6 4 1 2 1 5 2 7 1 1 0 1 1 3 1 1 1 5 2 1 0 5 0 1 3 4 3 2 1 3 0 1 1 4 1 3 0 1 1 1 0 3 0 2 1 0 1 6 0 2 3 4 0 4 0 2 0 3 1 1 1 0 0 2 0 2 0 4 0 4 0 3 2 5 1 3 0 3 2 1 0 6 0 1 0 3 0 4 1 1 2 1 1 1 1 3 1 2 2 5 0 1 1 2 0 3 0 1 0 1 0 0 0 1 0 1 1 3 0 1 1 2 1 1 0 1 0 1 1 2 0 0 0 2 0 1 1 0 1 1 0 2 0 0 0 0 0 3 0 1 0 1 1 0 0 0 0 2 0 4 0 0 0 0 0 2 0 0 1 0 0 1 0 0 1 3 0 0 0 2 2 0 0 2 0 1 0 0 0 0 0 0 1 0 0 1 1 1 1 1 1 0 0 1 0 0 0 1 0 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 2 1 0 2 0 1 0 1 0 2 0 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (5050140 samples)
traffic_manager/hop_stats_freq = [ 0 5050140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.01356 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0100572 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 15503 344 64775 810 2319264 43001 3371 63249 6824 1794 2905 1662 1325 1750 990 1670 771 605 586 491 754 406 332 376 250 375 182 145 166 122 172 90 68 76 63 89 38 35 40 33 44 23 27 17 10 23 11 6 9 10 12 7 2 3 5 10 1 1 3 2 3 2 1 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (5050140 samples)
traffic_manager/hop_stats_freq = [ 0 5050140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 1 days, 0 hrs, 30 min, 22 sec (88222 sec)
gpgpu_simulation_rate = 605743 (inst/sec)
gpgpu_simulation_rate = 1032 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
