
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.4CVOBx
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2597.984 ; gain = 0.000 ; free physical = 2214 ; free virtual = 8392
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.OxyEKx/xdc/top_level.xdc
# import_ip /tmp/tmp.OxyEKx/ip/fb.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
import_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.605 ; gain = 62.621 ; free physical = 2175 ; free virtual = 8358
# read_verilog -sv /tmp/tmp.OxyEKx/src/scale2.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/aggregate.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.OxyEKx/src/mirror.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/convolution.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/clk_wiz_0_clk_wiz.v
# read_verilog -sv /tmp/tmp.OxyEKx/src/ether.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/top_level.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/reverse_bit_order.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/ethernet_clk_wiz.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/divider.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/crc32.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/cksum.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/rgb_to_ycrcb.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/rotate2.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/camera_clk_wiz.v
# read_verilog -sv /tmp/tmp.OxyEKx/src/xadc_wiz_0.v
# read_verilog -sv /tmp/tmp.OxyEKx/src/threshold.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/mirror2.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/camera.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.OxyEKx/src/kernels.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/buffer.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/eth_packer.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/image_sprite.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/filter.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.OxyEKx/src/rotate.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/vga.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/compare.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/scale.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/seven_segment_controller.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/recover.sv
# read_verilog -sv /tmp/tmp.OxyEKx/src/compare2.sv
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fb'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top fb -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1570820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.605 ; gain = 0.000 ; free physical = 1376 ; free virtual = 7584
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fb' [/home/builder/.gen/sources_1/ip/fb/synth/fb.vhd:75]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: fb.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 76800 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 76800 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 19 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.744051 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/builder/.gen/sources_1/ip/fb/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/builder/.gen/sources_1/ip/fb/synth/fb.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'fb' (0#1) [/home/builder/.gen/sources_1/ip/fb/synth/fb.vhd:75]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2670.605 ; gain = 10.000 ; free physical = 1411 ; free virtual = 7620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2670.605 ; gain = 10.000 ; free physical = 1411 ; free virtual = 7620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2670.605 ; gain = 10.000 ; free physical = 1411 ; free virtual = 7620
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2670.605 ; gain = 0.000 ; free physical = 1403 ; free virtual = 7611
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.082 ; gain = 0.000 ; free physical = 1336 ; free virtual = 7544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2775.082 ; gain = 0.000 ; free physical = 1336 ; free virtual = 7544
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1411 ; free virtual = 7619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1411 ; free virtual = 7619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1411 ; free virtual = 7619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1403 ; free virtual = 7612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1397 ; free virtual = 7615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1270 ; free virtual = 7488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1269 ; free virtual = 7487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1267 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT5     |    35|
|3     |LUT6     |    99|
|4     |MUXF7    |    32|
|5     |RAMB36E1 |    19|
|6     |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1266 ; free virtual = 7485
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2775.082 ; gain = 10.000 ; free physical = 1317 ; free virtual = 7535
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1317 ; free virtual = 7535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.082 ; gain = 0.000 ; free physical = 1410 ; free virtual = 7628
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/fb/fb_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.082 ; gain = 0.000 ; free physical = 1337 ; free virtual = 7555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eede1eb9
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:29 . Memory (MB): peak = 2775.082 ; gain = 114.477 ; free physical = 1550 ; free virtual = 7768
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/fb/fb.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 2807.098 ; gain = 146.492 ; free physical = 1652 ; free virtual = 7862
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2815.102 ; gain = 0.000 ; free physical = 1260 ; free virtual = 7470
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.OxyEKx/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/tmp/tmp.OxyEKx/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 19.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/tmp/tmp.OxyEKx/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'camera' [/tmp/tmp.OxyEKx/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.OxyEKx/src/camera.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/tmp/tmp.OxyEKx/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/tmp/tmp.OxyEKx/src/recover.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/tmp/tmp.OxyEKx/src/recover.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter' [/tmp/tmp.OxyEKx/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/tmp/tmp.OxyEKx/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_1_clock_ram.v:11]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_1_clock_ram.v:11]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:141]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:142]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:163]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:164]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:185]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:186]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:207]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.OxyEKx/src/buffer.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [/tmp/tmp.OxyEKx/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/tmp/tmp.OxyEKx/src/convolution.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels' [/tmp/tmp.OxyEKx/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/tmp/tmp.OxyEKx/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/tmp/tmp.OxyEKx/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/tmp/tmp.OxyEKx/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/tmp/tmp.OxyEKx/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/tmp/tmp.OxyEKx/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/tmp/tmp.OxyEKx/src/threshold.sv:1]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.OxyEKx/src/threshold.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/tmp/tmp.OxyEKx/src/threshold.sv:1]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.OxyEKx/src/center_of_mass.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.OxyEKx/src/center_of_mass.sv:59]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.OxyEKx/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.OxyEKx/src/divider.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.OxyEKx/src/center_of_mass.sv:114]
WARNING: [Synth 8-689] width (10) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.OxyEKx/src/center_of_mass.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.OxyEKx/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'compare' [/tmp/tmp.OxyEKx/src/compare.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [/tmp/tmp.OxyEKx/src/compare.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.OxyEKx/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.OxyEKx/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.OxyEKx/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mirror2' [/tmp/tmp.OxyEKx/src/mirror2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror2' (0#1) [/tmp/tmp.OxyEKx/src/mirror2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scale2' [/tmp/tmp.OxyEKx/src/scale2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale2' (0#1) [/tmp/tmp.OxyEKx/src/scale2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.OxyEKx/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.OxyEKx/src/vga_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reverse_bit_order' [/tmp/tmp.OxyEKx/src/reverse_bit_order.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.OxyEKx/src/reverse_bit_order.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'reverse_bit_order' (0#1) [/tmp/tmp.OxyEKx/src/reverse_bit_order.sv:4]
INFO: [Synth 8-6157] synthesizing module 'eth_packer' [/tmp/tmp.OxyEKx/src/eth_packer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.OxyEKx/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.OxyEKx/src/crc32.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.OxyEKx/src/eth_packer.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'eth_packer' (0#1) [/tmp/tmp.OxyEKx/src/eth_packer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/tmp/tmp.OxyEKx/src/aggregate.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (0#1) [/tmp/tmp.OxyEKx/src/aggregate.sv:3]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.OxyEKx/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.OxyEKx/src/seven_segment_controller.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.OxyEKx/src/seven_segment_controller.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.OxyEKx/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.OxyEKx/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cached_pixels_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cached_pixels_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_red_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_red_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_green_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_green_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_blue_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_blue_reg 
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/tmp/tmp.OxyEKx/src/convolution.sv:51]
WARNING: [Synth 8-6014] Unused sequential element x_com_current_reg was removed.  [/tmp/tmp.OxyEKx/src/compare.sv:89]
WARNING: [Synth 8-6014] Unused sequential element y_com_current_reg was removed.  [/tmp/tmp.OxyEKx/src/compare.sv:90]
WARNING: [Synth 8-6014] Unused sequential element audio_counter_reg was removed.  [/tmp/tmp.OxyEKx/src/reverse_bit_order.sv:67]
WARNING: [Synth 8-6014] Unused sequential element audio_counter_reg was removed.  [/tmp/tmp.OxyEKx/src/eth_packer.sv:143]
WARNING: [Synth 8-6014] Unused sequential element buffer2_reg was removed.  [/tmp/tmp.OxyEKx/src/aggregate.sv:36]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[7] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[6] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[5] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[4] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[2] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[1] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[0] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:125]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[7] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[6] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[5] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[4] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[2] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[1] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[0] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:126]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[7] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[6] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[5] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[4] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[2] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[1] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[0] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:127]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[7] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[6] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[5] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[4] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:128]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[7] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[6] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[5] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[4] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:129]
WARNING: [Synth 8-6014] Unused sequential element mux_pixel_pipe_reg was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:130]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_rec_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:131]
WARNING: [Synth 8-6014] Unused sequential element hcount_rec_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:132]
WARNING: [Synth 8-6014] Unused sequential element vcount_rec_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:133]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[3] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:134]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[2] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:134]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[1] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:134]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[0] was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:134]
WARNING: [Synth 8-6014] Unused sequential element old_txen_reg was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:457]
WARNING: [Synth 8-6014] Unused sequential element flip_reg was removed.  [/tmp/tmp.OxyEKx/src/top_level.sv:467]
WARNING: [Synth 8-7129] Port axiiv in module eth_packer is either unconnected or has no load
WARNING: [Synth 8-7129] Port mirror_in in module mirror2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_crsdv in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2815.102 ; gain = 0.000 ; free physical = 1263 ; free virtual = 7474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2818.070 ; gain = 2.969 ; free physical = 1267 ; free virtual = 7479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2818.070 ; gain = 2.969 ; free physical = 1267 ; free virtual = 7479
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2818.070 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7472
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.OxyEKx/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.OxyEKx/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.OxyEKx/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.816 ; gain = 0.000 ; free physical = 1193 ; free virtual = 7404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2976.816 ; gain = 0.000 ; free physical = 1193 ; free virtual = 7404
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1278 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1278 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1278 ; free virtual = 7489
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'inner_state_reg' in module 'compare'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reverse_bit_order'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_packer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SUMMING |                              000 |                              000
            INITIALIZING |                              001 |                              001
                 WAITING |                              010 |                              010
               RETURNING |                              011 |                              011
              RESTARTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CALCULATE |                              000 |                              000
                   CHECK |                              001 |                              001
                   WAIT1 |                              010 |                              010
                 RECEIVE |                              011 |                              011
                   STORE |                              100 |                              100
                   WAIT2 |                              101 |                              101
                 VGAREAD |                              110 |                              110
                   WAIT3 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inner_state_reg' using encoding 'sequential' in module 'compare'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SendAddress |                              001 |                               00
               SendPixel |                              010 |                               01
               SendAudio |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'reverse_bit_order'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                             0000
                 SendPre |                              001 |                             0001
            SendDestAddr |                              010 |                             0011
          SendSourceAddr |                              011 |                             0100
              SendLength |                              100 |                             0101
                SendData |                              101 |                             0110
                SendTail |                              110 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_packer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1281 ; free virtual = 7494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   4 Input   22 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   9 Input   16 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	               32 Bit    Registers := 12    
	               29 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 32    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 42    
+---RAMs : 
	             600K Bit	(76800 X 8 bit)          RAMs := 2     
	               5K Bit	(320 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   5 Input   29 Bit        Muxes := 2     
	   5 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 21    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 5     
	   7 Input   13 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 69    
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
DSP Report: Generating DSP pixel_addr_forbram_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register pixel_addr_forbram_reg is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: operator pixel_addr_forbram0 is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: operator pixel_addr_forbram1 is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: Generating DSP com_address_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register com_address_reg is absorbed into DSP com_address_reg.
DSP Report: operator com_address0 is absorbed into DSP com_address_reg.
DSP Report: operator com_address1 is absorbed into DSP com_address_reg.
DSP Report: Generating DSP mirror2_m/pixel_addr_out0, operation Mode is: (C:0x140)+(D+A)*(B:0x140).
DSP Report: register mirror2_m/vcount_temp_reg is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/vcount_temp0 is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/pixel_addr_out0 is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/pixel_addr_out1 is absorbed into DSP mirror2_m/pixel_addr_out0.
WARNING: [Synth 8-7129] Port axiiv in module eth_packer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port eth_crsdv in module top_level is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_0/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_1) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_1/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_2) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_2/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_3) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram__1.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1222 ; free virtual = 7449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A*(B:0x74))'             | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'       | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')'    | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'            | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'             | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'             | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'            | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compare      | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|compare      | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|mirror2      | (C:0x140)+(D+A)*(B:0x140) | 8      | 9      | 9      | 6      | 17     | 0    | 0    | 0    | 0    | 1     | 0    | 0    | 
+-------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1129 ; free virtual = 7356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1122 ; free virtual = 7349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
|xilinx_true_dual_port_read_first_2_clock_ram: | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 24     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer_vga/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1119 ; free virtual = 7346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | hsync_pipe_reg[2]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_pipe_reg[2]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | pixel_data_rec_pipe_reg[2][10] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compare      | (C'+A''*B)'     | 10     | 9      | 11     | -      | 17     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|compare      | (C'+A'*B)'      | 10     | 9      | 11     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|mirror2      | C+(D+A')'*B     | 8      | 9      | 9      | 6      | 17     | 1    | 0    | 0    | 0    | 1     | 0    | 0    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A'*B)'    | 10     | 9      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B')')' | 10     | 10     | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   150|
|3     |DSP48E1    |    10|
|9     |LUT1       |    86|
|10    |LUT2       |   356|
|11    |LUT3       |   122|
|12    |LUT4       |   254|
|13    |LUT5       |    90|
|14    |LUT6       |   217|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |     4|
|17    |RAMB36E1   |    48|
|20    |SRL16E     |     6|
|21    |FDRE       |   918|
|22    |FDSE       |    42|
|23    |IBUF       |    25|
|24    |OBUF       |    51|
|25    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1118 ; free virtual = 7345
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 2976.816 ; gain = 2.969 ; free physical = 1164 ; free virtual = 7391
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2976.816 ; gain = 161.715 ; free physical = 1164 ; free virtual = 7391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2976.816 ; gain = 0.000 ; free physical = 1258 ; free virtual = 7485
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.OxyEKx/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.OxyEKx/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.816 ; gain = 0.000 ; free physical = 1205 ; free virtual = 7432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ce7b95a6
INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 92 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:38 . Memory (MB): peak = 2976.816 ; gain = 169.719 ; free physical = 1461 ; free virtual = 7687
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2984.820 ; gain = 8.004 ; free physical = 1477 ; free virtual = 7704

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 241b59ef1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.820 ; gain = 0.000 ; free physical = 1206 ; free virtual = 7433

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 64 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2279dad1d

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3120.820 ; gain = 0.000 ; free physical = 997 ; free virtual = 7223
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dcceca1f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3120.820 ; gain = 0.000 ; free physical = 997 ; free virtual = 7223
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dadf769d

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3120.820 ; gain = 0.000 ; free physical = 997 ; free virtual = 7223
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1dadf769d

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3152.836 ; gain = 32.016 ; free physical = 997 ; free virtual = 7223
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1dadf769d

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3152.836 ; gain = 32.016 ; free physical = 997 ; free virtual = 7223
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dadf769d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3152.836 ; gain = 32.016 ; free physical = 997 ; free virtual = 7223
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3152.836 ; gain = 0.000 ; free physical = 996 ; free virtual = 7223
Ending Logic Optimization Task | Checksum: 2314e5eaf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3152.836 ; gain = 32.016 ; free physical = 996 ; free virtual = 7223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 8 Total Ports: 96
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: db66942e

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1190 ; free virtual = 7417
Ending Power Optimization Task | Checksum: db66942e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3336.898 ; gain = 184.062 ; free physical = 1193 ; free virtual = 7420

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1825cac82

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 986 ; free virtual = 7221
Ending Final Cleanup Task | Checksum: 1825cac82

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7414

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7414
Ending Netlist Obfuscation Task | Checksum: 1825cac82

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7414
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3336.898 ; gain = 360.082 ; free physical = 1179 ; free virtual = 7414
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7369
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9bc3ac5a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7369
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7369

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90b1941f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1163 ; free virtual = 7398

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12bf999be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7411

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12bf999be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7411
Phase 1 Placer Initialization | Checksum: 12bf999be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1176 ; free virtual = 7411

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14909f736

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1173 ; free virtual = 7407

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 93cb29fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1172 ; free virtual = 7407

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 93cb29fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1172 ; free virtual = 7407

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 90 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 0 LUT, combined 41 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1157 ; free virtual = 7393

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             41  |                    41  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 4beda430

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1157 ; free virtual = 7392
Phase 2.4 Global Placement Core | Checksum: 13f8742f8

Time (s): cpu = 00:03:10 ; elapsed = 00:01:08 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1126 ; free virtual = 7369
Phase 2 Global Placement | Checksum: 13f8742f8

Time (s): cpu = 00:03:10 ; elapsed = 00:01:08 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1126 ; free virtual = 7369

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10acd3524

Time (s): cpu = 00:03:10 ; elapsed = 00:01:08 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1120 ; free virtual = 7364

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d6c6aa4e

Time (s): cpu = 00:03:12 ; elapsed = 00:01:09 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1125 ; free virtual = 7368

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 122e6893e

Time (s): cpu = 00:03:13 ; elapsed = 00:01:10 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1117 ; free virtual = 7360

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13a1ab541

Time (s): cpu = 00:03:13 ; elapsed = 00:01:10 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1116 ; free virtual = 7359

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e50d9b87

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12086e2fe

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f94c0efb

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322
Phase 3 Detail Placement | Checksum: f94c0efb

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 7322

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1346024e1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.991 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19cb02af1

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f36cc3b0

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322
Phase 4.1.1.1 BUFG Insertion | Checksum: 1346024e1

Time (s): cpu = 00:03:17 ; elapsed = 00:01:12 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.991. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15a95ab32

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322
Phase 4.1 Post Commit Optimization | Checksum: 15a95ab32

Time (s): cpu = 00:03:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7322

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15a95ab32

Time (s): cpu = 00:03:18 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 7322

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15a95ab32

Time (s): cpu = 00:03:18 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7324
Phase 4.3 Placer Reporting | Checksum: 15a95ab32

Time (s): cpu = 00:03:18 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7324

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7324

Time (s): cpu = 00:03:18 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192aba686

Time (s): cpu = 00:03:18 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7324
Ending Placer Task | Checksum: 144e9bedc

Time (s): cpu = 00:03:18 ; elapsed = 00:01:13 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 7324
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:22 ; elapsed = 00:01:15 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1104 ; free virtual = 7347
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7e48fa18 ConstDB: 0 ShapeSum: c6a0c4c4 RouteDB: 0
Post Restoration Checksum: NetGraph: 4601e6cd NumContArr: fdd698e4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 143d87fb1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1195 ; free virtual = 6244

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 143d87fb1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1168 ; free virtual = 6211

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 143d87fb1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1170 ; free virtual = 6213
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2dbe1683f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.148  | TNS=0.000  | WHS=-0.189 | THS=-22.364|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00130565 %
  Global Horizontal Routing Utilization  = 0.00106564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1967
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1967
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f6786dae

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1138 ; free virtual = 6181

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f6786dae

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1138 ; free virtual = 6181
Phase 3 Initial Routing | Checksum: 26ef78544

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1056 ; free virtual = 6109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.903  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 224c01d16

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1092 ; free virtual = 6145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.903  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d1b47fb5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1083 ; free virtual = 6136
Phase 4 Rip-up And Reroute | Checksum: 1d1b47fb5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1083 ; free virtual = 6136

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15256406a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6132
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.982  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15256406a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6132

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15256406a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6132
Phase 5 Delay and Skew Optimization | Checksum: 15256406a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6132

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1450bd03d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 6132
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.982  | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17fffb7fd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1079 ; free virtual = 6132
Phase 6 Post Hold Fix | Checksum: 17fffb7fd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6132

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.456718 %
  Global Horizontal Routing Utilization  = 0.633205 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c2be3f70

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1077 ; free virtual = 6131

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c2be3f70

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1077 ; free virtual = 6130

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25c49ebcd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1076 ; free virtual = 6129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.982  | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25c49ebcd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1081 ; free virtual = 6134
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1123 ; free virtual = 6176

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 3336.898 ; gain = 0.000 ; free physical = 1123 ; free virtual = 6176
# write_bitstream -force /tmp/tmp.OxyEKx/obj/out.bit
Command: write_bitstream -force /tmp/tmp.OxyEKx/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mirror2_m/pixel_addr_out0 output mirror2_m/pixel_addr_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comparer/com_address_reg multiplier stage comparer/com_address_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comparer/pixel_addr_forbram_reg multiplier stage comparer/pixel_addr_forbram_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mirror2_m/pixel_addr_out0 multiplier stage mirror2_m/pixel_addr_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbg_reg multiplier stage rgbtoycrcb_m/cbg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbr_reg multiplier stage rgbtoycrcb_m/cbr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crb_reg multiplier stage rgbtoycrcb_m/crb_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crg_reg multiplier stage rgbtoycrcb_m/crg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.OxyEKx/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3496.297 ; gain = 159.398 ; free physical = 1170 ; free virtual = 6251
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 13:59:43 2022...
