

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5'
================================================================
* Date:           Sun Jan 28 21:02:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.516 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20482|    20482|  0.410 ms|  0.410 ms|  20482|  20482|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    20480|    20480|         5|          5|          1|  4096|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     299|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     177|     194|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     123|    -|
|Register         |        -|     -|     229|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     406|     616|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_2_full_dsp_1_U13  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|  177|  194|    0|
    |fcmp_32ns_32ns_1_1_no_dsp_1_U14     |fcmp_32ns_32ns_1_1_no_dsp_1     |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  177|  194|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_211_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln38_fu_188_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln39_1_fu_458_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln39_fu_279_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln40_fu_453_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln42_fu_350_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln43_fu_361_p2       |         +|   0|  0|  15|           8|           8|
    |empty_7_fu_176_p2        |         +|   0|  0|  15|           8|           8|
    |p_mid111_fu_319_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln38_fu_273_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_1_fu_447_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_441_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_182_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln39_fu_197_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln40_fu_267_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln43_1_fu_411_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln43_2_fu_423_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln43_3_fu_429_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln43_fu_405_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln39_fu_285_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_435_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_417_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln38_1_fu_217_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln38_2_fu_241_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln38_3_fu_253_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln38_fu_203_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln39_1_fu_311_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln39_2_fu_325_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln39_3_fu_338_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln39_4_fu_463_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln39_fu_291_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_261_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 299|         177|         120|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |i_fu_66                      |   9|          2|    5|         10|
    |indvar_flatten13_fu_70       |   9|          2|   10|         20|
    |indvar_flatten36_fu_78       |   9|          2|   13|         26|
    |j_fu_62                      |   9|          2|    5|         10|
    |k_fu_74                      |   9|          2|    5|         10|
    |path_address0                |  17|          4|    8|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 123|         28|   51|        122|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln38_reg_535               |  13|   0|   13|          0|
    |add_ln43_reg_570               |   8|   0|    8|          0|
    |add_reg_596                    |  32|   0|   32|          0|
    |ap_CS_fsm                      |   5|   0|    5|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |i_fu_66                        |   5|   0|    5|          0|
    |icmp_ln39_reg_540              |   1|   0|    1|          0|
    |indvar_flatten13_fu_70         |  10|   0|   10|          0|
    |indvar_flatten13_load_reg_527  |  10|   0|   10|          0|
    |indvar_flatten36_fu_78         |  13|   0|   13|          0|
    |j_fu_62                        |   5|   0|    5|          0|
    |k_fu_74                        |   5|   0|    5|          0|
    |path_addr_2_reg_585            |   8|   0|    8|          0|
    |path_load_reg_590              |  32|   0|   32|          0|
    |select_ln38_1_reg_545          |   5|   0|    5|          0|
    |select_ln39_3_reg_555          |   5|   0|    5|          0|
    |select_ln39_reg_550            |   5|   0|    5|          0|
    |tmpa_reg_575                   |  32|   0|   32|          0|
    |tmpb_reg_580                   |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 229|   0|  229|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|path_address0  |  out|    8|   ap_memory|                                                         path|         array|
|path_ce0       |  out|    1|   ap_memory|                                                         path|         array|
|path_we0       |  out|    1|   ap_memory|                                                         path|         array|
|path_d0        |  out|   32|   ap_memory|                                                         path|         array|
|path_q0        |   in|   32|   ap_memory|                                                         path|         array|
|path_address1  |  out|    8|   ap_memory|                                                         path|         array|
|path_ce1       |  out|    1|   ap_memory|                                                         path|         array|
|path_q1        |   in|   32|   ap_memory|                                                         path|         array|
+---------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten36"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten13"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i10 %indvar_flatten13" [fw_no_taffo.c:39]   --->   Operation 20 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [fw_no_taffo.c:38]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i13 %indvar_flatten36" [fw_no_taffo.c:38]   --->   Operation 22 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %k_1" [fw_no_taffo.c:38]   --->   Operation 23 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_1"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0"   --->   Operation 25 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "%empty_7 = add i8 %tmp_5, i8 %zext_ln38" [fw_no_taffo.c:38]   --->   Operation 26 'add' 'empty_7' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.06ns)   --->   "%icmp_ln38 = icmp_eq  i13 %indvar_flatten36_load, i13 4096" [fw_no_taffo.c:38]   --->   Operation 28 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%add_ln38 = add i13 %indvar_flatten36_load, i13 1" [fw_no_taffo.c:38]   --->   Operation 29 'add' 'add_ln38' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc79, void %VITIS_LOOP_53_6.exitStub" [fw_no_taffo.c:38]   --->   Operation 30 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [fw_no_taffo.c:40]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.94ns)   --->   "%icmp_ln39 = icmp_eq  i10 %indvar_flatten13_load, i10 256" [fw_no_taffo.c:39]   --->   Operation 32 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i5 0, i5 %i_1" [fw_no_taffo.c:38]   --->   Operation 33 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.09ns)   --->   "%add_ln38_1 = add i5 %k_1, i5 1" [fw_no_taffo.c:38]   --->   Operation 34 'add' 'add_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i5 %add_ln38_1, i5 %k_1" [fw_no_taffo.c:38]   --->   Operation 35 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %select_ln38_1" [fw_no_taffo.c:38]   --->   Operation 36 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i5 %select_ln38_1" [fw_no_taffo.c:38]   --->   Operation 37 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln38, i4 0" [fw_no_taffo.c:38]   --->   Operation 38 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln38_2 = select i1 %icmp_ln39, i8 0, i8 %tmp_5" [fw_no_taffo.c:38]   --->   Operation 39 'select' 'select_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_2)   --->   "%zext_ln38_2 = zext i5 %add_ln38_1" [fw_no_taffo.c:38]   --->   Operation 40 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_2)   --->   "%select_ln38_3 = select i1 %icmp_ln39, i8 %zext_ln38_2, i8 %empty_7" [fw_no_taffo.c:38]   --->   Operation 41 'select' 'select_ln38_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln39, i1 1" [fw_no_taffo.c:38]   --->   Operation 42 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i5 %j_load, i5 16" [fw_no_taffo.c:40]   --->   Operation 43 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln40, i1 %xor_ln38" [fw_no_taffo.c:38]   --->   Operation 44 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.09ns)   --->   "%add_ln39 = add i5 %select_ln38, i5 1" [fw_no_taffo.c:39]   --->   Operation 45 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %and_ln38, i1 %icmp_ln39" [fw_no_taffo.c:39]   --->   Operation 46 'or' 'or_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39, i5 0, i5 %j_load" [fw_no_taffo.c:39]   --->   Operation 47 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = trunc i5 %add_ln39" [fw_no_taffo.c:39]   --->   Operation 48 'trunc' 'empty_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_9, i4 0" [fw_no_taffo.c:39]   --->   Operation 49 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln39_1 = select i1 %and_ln38, i8 %p_mid1, i8 %select_ln38_2" [fw_no_taffo.c:39]   --->   Operation 50 'select' 'select_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.35ns)   --->   "%p_mid111 = add i8 %p_mid1, i8 %zext_ln38_1" [fw_no_taffo.c:39]   --->   Operation 51 'add' 'p_mid111' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln39_2 = select i1 %and_ln38, i8 %p_mid111, i8 %select_ln38_3" [fw_no_taffo.c:39]   --->   Operation 52 'select' 'select_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln39_2_cast = zext i8 %select_ln39_2" [fw_no_taffo.c:39]   --->   Operation 53 'zext' 'select_ln39_2_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.62ns)   --->   "%select_ln39_3 = select i1 %and_ln38, i5 %add_ln39, i5 %select_ln38" [fw_no_taffo.c:39]   --->   Operation 54 'select' 'select_ln39_3' <Predicate = (!icmp_ln38)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %select_ln39" [fw_no_taffo.c:39]   --->   Operation 55 'zext' 'j_1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i32 %path, i64 0, i64 %select_ln39_2_cast" [fw_no_taffo.c:39]   --->   Operation 56 'getelementptr' 'path_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.26ns)   --->   "%tmpa = load i8 %path_addr" [fw_no_taffo.c:41]   --->   Operation 57 'load' 'tmpa' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (1.35ns)   --->   "%add_ln42 = add i8 %j_1_cast, i8 %p_mid" [fw_no_taffo.c:42]   --->   Operation 58 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %add_ln42" [fw_no_taffo.c:42]   --->   Operation 59 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i32 %path, i64 0, i64 %zext_ln42" [fw_no_taffo.c:42]   --->   Operation 60 'getelementptr' 'path_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.26ns)   --->   "%tmpb = load i8 %path_addr_1" [fw_no_taffo.c:42]   --->   Operation 61 'load' 'tmpb' <Predicate = (!icmp_ln38)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (1.35ns) (out node of the LUT)   --->   "%add_ln43 = add i8 %j_1_cast, i8 %select_ln39_1" [fw_no_taffo.c:43]   --->   Operation 62 'add' 'add_ln43' <Predicate = (!icmp_ln38)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 63 [1/2] (2.26ns)   --->   "%tmpa = load i8 %path_addr" [fw_no_taffo.c:41]   --->   Operation 63 'load' 'tmpa' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/2] (2.26ns)   --->   "%tmpb = load i8 %path_addr_1" [fw_no_taffo.c:42]   --->   Operation 64 'load' 'tmpb' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %add_ln43" [fw_no_taffo.c:43]   --->   Operation 65 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%path_addr_2 = getelementptr i32 %path, i64 0, i64 %zext_ln43" [fw_no_taffo.c:43]   --->   Operation 66 'getelementptr' 'path_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.26ns)   --->   "%path_load = load i8 %path_addr_2" [fw_no_taffo.c:43]   --->   Operation 67 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 13.1>
ST_4 : Operation 68 [1/2] (2.26ns)   --->   "%path_load = load i8 %path_addr_2" [fw_no_taffo.c:43]   --->   Operation 68 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 69 [2/2] (13.1ns)   --->   "%add = fadd i32 %tmpa, i32 %tmpb" [fw_no_taffo.c:43]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 70 [1/2] (13.1ns)   --->   "%add = fadd i32 %tmpa, i32 %tmpb" [fw_no_taffo.c:43]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.5>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [fw_no_taffo.c:25]   --->   Operation 76 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %path_load" [fw_no_taffo.c:43]   --->   Operation 77 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [fw_no_taffo.c:43]   --->   Operation 78 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [fw_no_taffo.c:43]   --->   Operation 79 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %add" [fw_no_taffo.c:43]   --->   Operation 80 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_1, i32 23, i32 30" [fw_no_taffo.c:43]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43_1" [fw_no_taffo.c:43]   --->   Operation 82 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.86ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp, i8 255" [fw_no_taffo.c:43]   --->   Operation 83 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.21ns)   --->   "%icmp_ln43_1 = icmp_eq  i23 %trunc_ln43, i23 0" [fw_no_taffo.c:43]   --->   Operation 84 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43" [fw_no_taffo.c:43]   --->   Operation 85 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.86ns)   --->   "%icmp_ln43_2 = icmp_ne  i8 %tmp_1, i8 255" [fw_no_taffo.c:43]   --->   Operation 86 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.21ns)   --->   "%icmp_ln43_3 = icmp_eq  i23 %trunc_ln43_1, i23 0" [fw_no_taffo.c:43]   --->   Operation 87 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43_1 = or i1 %icmp_ln43_3, i1 %icmp_ln43_2" [fw_no_taffo.c:43]   --->   Operation 88 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (11.7ns)   --->   "%tmp_2 = fcmp_olt  i32 %path_load, i32 %add" [fw_no_taffo.c:43]   --->   Operation 89 'fcmp' 'tmp_2' <Predicate = true> <Delay = 11.7> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %or_ln43_1, i1 %or_ln43" [fw_no_taffo.c:43]   --->   Operation 90 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln43, i1 %tmp_2" [fw_no_taffo.c:43]   --->   Operation 91 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %and_ln43_1, void %if.else, void %for.inc73" [fw_no_taffo.c:44]   --->   Operation 92 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.26ns)   --->   "%store_ln47 = store i32 %add, i8 %path_addr_2" [fw_no_taffo.c:47]   --->   Operation 93 'store' 'store_ln47' <Predicate = (!and_ln43_1)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc73"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!and_ln43_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.09ns)   --->   "%add_ln40 = add i5 %select_ln39, i5 1" [fw_no_taffo.c:40]   --->   Operation 95 'add' 'add_ln40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.34ns)   --->   "%add_ln39_1 = add i10 %indvar_flatten13_load, i10 1" [fw_no_taffo.c:39]   --->   Operation 96 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.51ns)   --->   "%select_ln39_4 = select i1 %icmp_ln39, i10 1, i10 %add_ln39_1" [fw_no_taffo.c:39]   --->   Operation 97 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.84ns)   --->   "%store_ln40 = store i13 %add_ln38, i13 %indvar_flatten36" [fw_no_taffo.c:40]   --->   Operation 98 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 99 [1/1] (0.84ns)   --->   "%store_ln40 = store i5 %select_ln38_1, i5 %k" [fw_no_taffo.c:40]   --->   Operation 99 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 100 [1/1] (0.84ns)   --->   "%store_ln40 = store i10 %select_ln39_4, i10 %indvar_flatten13" [fw_no_taffo.c:40]   --->   Operation 100 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 101 [1/1] (0.84ns)   --->   "%store_ln40 = store i5 %select_ln39_3, i5 %i" [fw_no_taffo.c:40]   --->   Operation 101 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 102 [1/1] (0.84ns)   --->   "%store_ln40 = store i5 %add_ln40, i5 %j" [fw_no_taffo.c:40]   --->   Operation 102 'store' 'store_ln40' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body34" [fw_no_taffo.c:40]   --->   Operation 103 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ path]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0111111]
i                     (alloca           ) [ 0111111]
indvar_flatten13      (alloca           ) [ 0111111]
k                     (alloca           ) [ 0111111]
indvar_flatten36      (alloca           ) [ 0111111]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
i_1                   (load             ) [ 0000000]
indvar_flatten13_load (load             ) [ 0101111]
k_1                   (load             ) [ 0000000]
indvar_flatten36_load (load             ) [ 0000000]
zext_ln38             (zext             ) [ 0000000]
empty                 (trunc            ) [ 0000000]
tmp_5                 (bitconcatenate   ) [ 0000000]
empty_7               (add              ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
icmp_ln38             (icmp             ) [ 0010000]
add_ln38              (add              ) [ 0101111]
br_ln38               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
icmp_ln39             (icmp             ) [ 0101111]
select_ln38           (select           ) [ 0000000]
add_ln38_1            (add              ) [ 0000000]
select_ln38_1         (select           ) [ 0101111]
zext_ln38_1           (zext             ) [ 0000000]
trunc_ln38            (trunc            ) [ 0000000]
p_mid                 (bitconcatenate   ) [ 0000000]
select_ln38_2         (select           ) [ 0000000]
zext_ln38_2           (zext             ) [ 0000000]
select_ln38_3         (select           ) [ 0000000]
xor_ln38              (xor              ) [ 0000000]
icmp_ln40             (icmp             ) [ 0000000]
and_ln38              (and              ) [ 0000000]
add_ln39              (add              ) [ 0000000]
or_ln39               (or               ) [ 0000000]
select_ln39           (select           ) [ 0101111]
empty_9               (trunc            ) [ 0000000]
p_mid1                (bitconcatenate   ) [ 0000000]
select_ln39_1         (select           ) [ 0000000]
p_mid111              (add              ) [ 0000000]
select_ln39_2         (select           ) [ 0000000]
select_ln39_2_cast    (zext             ) [ 0000000]
select_ln39_3         (select           ) [ 0101111]
j_1_cast              (zext             ) [ 0000000]
path_addr             (getelementptr    ) [ 0001000]
add_ln42              (add              ) [ 0000000]
zext_ln42             (zext             ) [ 0000000]
path_addr_1           (getelementptr    ) [ 0001000]
add_ln43              (add              ) [ 0001000]
tmpa                  (load             ) [ 0000110]
tmpb                  (load             ) [ 0000110]
zext_ln43             (zext             ) [ 0000000]
path_addr_2           (getelementptr    ) [ 0100111]
path_load             (load             ) [ 0100011]
add                   (fadd             ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
empty_8               (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln25     (specloopname     ) [ 0000000]
bitcast_ln43          (bitcast          ) [ 0000000]
tmp                   (partselect       ) [ 0000000]
trunc_ln43            (trunc            ) [ 0000000]
bitcast_ln43_1        (bitcast          ) [ 0000000]
tmp_1                 (partselect       ) [ 0000000]
trunc_ln43_1          (trunc            ) [ 0000000]
icmp_ln43             (icmp             ) [ 0000000]
icmp_ln43_1           (icmp             ) [ 0000000]
or_ln43               (or               ) [ 0000000]
icmp_ln43_2           (icmp             ) [ 0000000]
icmp_ln43_3           (icmp             ) [ 0000000]
or_ln43_1             (or               ) [ 0000000]
tmp_2                 (fcmp             ) [ 0000000]
and_ln43              (and              ) [ 0000000]
and_ln43_1            (and              ) [ 0100001]
br_ln44               (br               ) [ 0000000]
store_ln47            (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
add_ln40              (add              ) [ 0000000]
add_ln39_1            (add              ) [ 0000000]
select_ln39_4         (select           ) [ 0000000]
store_ln40            (store            ) [ 0000000]
store_ln40            (store            ) [ 0000000]
store_ln40            (store            ) [ 0000000]
store_ln40            (store            ) [ 0000000]
store_ln40            (store            ) [ 0000000]
br_ln40               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="path">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="path"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_39_4_VITIS_LOOP_40_5_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten13_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="k_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten36_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="path_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="1"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
<pin id="97" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmpa/2 tmpb/2 path_load/3 store_ln47/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="path_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="path_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr_2/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten13_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="k_1_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten36_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="1"/>
<pin id="159" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln38_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln38_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="0"/>
<pin id="184" dir="0" index="1" bw="13" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln38_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln39_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln38_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln38_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln38_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln38_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln38_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_mid_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln38_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln38_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln38_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_3/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln38_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln40_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="and_ln38_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln39_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln39_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln39_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_mid1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln39_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_mid111_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid111/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln39_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln39_2_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln39_2_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln39_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_1_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln42_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln42_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln43_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln43_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="bitcast_ln43_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln43_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bitcast_ln43_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln43_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln43_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln43_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="23" slack="0"/>
<pin id="413" dir="0" index="1" bw="23" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln43_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln43_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_2/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln43_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="23" slack="0"/>
<pin id="431" dir="0" index="1" bw="23" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_3/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln43_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln43_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln43_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln40_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="4"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln39_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="4"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln39_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="4"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="0" index="2" bw="10" slack="0"/>
<pin id="467" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln40_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="4"/>
<pin id="472" dir="0" index="1" bw="13" slack="5"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln40_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="4"/>
<pin id="476" dir="0" index="1" bw="5" slack="5"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln40_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="5"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln40_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="4"/>
<pin id="485" dir="0" index="1" bw="5" slack="5"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln40_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="5"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/6 "/>
</bind>
</comp>

<comp id="492" class="1005" name="j_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="499" class="1005" name="i_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="506" class="1005" name="indvar_flatten13_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="513" class="1005" name="k_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="520" class="1005" name="indvar_flatten36_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="527" class="1005" name="indvar_flatten13_load_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="4"/>
<pin id="529" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="indvar_flatten13_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln38_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="4"/>
<pin id="537" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln39_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="4"/>
<pin id="542" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="545" class="1005" name="select_ln38_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="4"/>
<pin id="547" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="select_ln39_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="4"/>
<pin id="552" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln39_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="4"/>
<pin id="557" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln39_3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="path_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="1"/>
<pin id="562" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="path_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="path_addr_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="1"/>
<pin id="567" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="path_addr_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln43_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmpa_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpa "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmpb_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpb "/>
</bind>
</comp>

<comp id="585" class="1005" name="path_addr_2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="path_addr_2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="path_load_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2"/>
<pin id="592" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="path_load "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="148" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="157" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="157" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="201"><net_src comp="151" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="148" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="154" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="197" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="154" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="197" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="168" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="211" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="197" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="176" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="197" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="194" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="203" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="273" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="197" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="6" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="194" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="279" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="273" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="241" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="303" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="225" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="273" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="253" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="343"><net_src comp="273" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="279" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="203" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="291" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="233" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="365"><net_src comp="346" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="311" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="371" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="374" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="384" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="405" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="391" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="401" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="417" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="119" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="28" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="482"><net_src comp="463" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="491"><net_src comp="453" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="62" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="502"><net_src comp="66" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="509"><net_src comp="70" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="516"><net_src comp="74" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="523"><net_src comp="78" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="530"><net_src comp="151" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="538"><net_src comp="188" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="543"><net_src comp="197" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="548"><net_src comp="217" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="553"><net_src comp="291" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="558"><net_src comp="338" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="563"><net_src comp="82" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="568"><net_src comp="99" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="573"><net_src comp="361" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="578"><net_src comp="89" pin="7"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="583"><net_src comp="89" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="588"><net_src comp="107" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="593"><net_src comp="89" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="599"><net_src comp="115" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: path | {6 }
 - Input state : 
	Port: fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5 : path | {2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln38 : 1
		empty : 1
		tmp_5 : 2
		empty_7 : 3
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		icmp_ln39 : 1
		select_ln38 : 2
		add_ln38_1 : 1
		select_ln38_1 : 2
		zext_ln38_1 : 3
		trunc_ln38 : 3
		p_mid : 4
		select_ln38_2 : 3
		zext_ln38_2 : 2
		select_ln38_3 : 4
		xor_ln38 : 2
		icmp_ln40 : 1
		and_ln38 : 2
		add_ln39 : 3
		or_ln39 : 2
		select_ln39 : 2
		empty_9 : 4
		p_mid1 : 5
		select_ln39_1 : 6
		p_mid111 : 6
		select_ln39_2 : 7
		select_ln39_2_cast : 8
		select_ln39_3 : 2
		j_1_cast : 3
		path_addr : 9
		tmpa : 10
		add_ln42 : 4
		zext_ln42 : 5
		path_addr_1 : 6
		tmpb : 7
		add_ln43 : 4
	State 3
		path_addr_2 : 1
		path_load : 2
	State 4
	State 5
	State 6
		tmp : 1
		trunc_ln43 : 1
		tmp_1 : 1
		trunc_ln43_1 : 1
		icmp_ln43 : 2
		icmp_ln43_1 : 2
		or_ln43 : 3
		icmp_ln43_2 : 2
		icmp_ln43_3 : 2
		or_ln43_1 : 3
		and_ln43 : 3
		and_ln43_1 : 3
		br_ln44 : 3
		select_ln39_4 : 1
		store_ln40 : 2
		store_ln40 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115        |    2    |   177   |   194   |
|----------|---------------------------|---------|---------|---------|
|          |       empty_7_fu_176      |    0    |    0    |    15   |
|          |      add_ln38_fu_188      |    0    |    0    |    20   |
|          |     add_ln38_1_fu_211     |    0    |    0    |    13   |
|          |      add_ln39_fu_279      |    0    |    0    |    13   |
|    add   |      p_mid111_fu_319      |    0    |    0    |    15   |
|          |      add_ln42_fu_350      |    0    |    0    |    15   |
|          |      add_ln43_fu_361      |    0    |    0    |    15   |
|          |      add_ln40_fu_453      |    0    |    0    |    13   |
|          |     add_ln39_1_fu_458     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln38_fu_182     |    0    |    0    |    12   |
|          |      icmp_ln39_fu_197     |    0    |    0    |    11   |
|          |      icmp_ln40_fu_267     |    0    |    0    |    9    |
|   icmp   |      icmp_ln43_fu_405     |    0    |    0    |    11   |
|          |     icmp_ln43_1_fu_411    |    0    |    0    |    15   |
|          |     icmp_ln43_2_fu_423    |    0    |    0    |    11   |
|          |     icmp_ln43_3_fu_429    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln38_fu_203    |    0    |    0    |    5    |
|          |    select_ln38_1_fu_217   |    0    |    0    |    5    |
|          |    select_ln38_2_fu_241   |    0    |    0    |    8    |
|          |    select_ln38_3_fu_253   |    0    |    0    |    8    |
|  select  |     select_ln39_fu_291    |    0    |    0    |    5    |
|          |    select_ln39_1_fu_311   |    0    |    0    |    8    |
|          |    select_ln39_2_fu_325   |    0    |    0    |    8    |
|          |    select_ln39_3_fu_338   |    0    |    0    |    5    |
|          |    select_ln39_4_fu_463   |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln38_fu_273      |    0    |    0    |    2    |
|    and   |      and_ln43_fu_441      |    0    |    0    |    2    |
|          |     and_ln43_1_fu_447     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln39_fu_285      |    0    |    0    |    2    |
|    or    |       or_ln43_fu_417      |    0    |    0    |    2    |
|          |      or_ln43_1_fu_435     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln38_fu_261      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |        tmp_2_fu_119       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln38_fu_160     |    0    |    0    |    0    |
|          |     zext_ln38_1_fu_225    |    0    |    0    |    0    |
|          |     zext_ln38_2_fu_249    |    0    |    0    |    0    |
|   zext   | select_ln39_2_cast_fu_333 |    0    |    0    |    0    |
|          |      j_1_cast_fu_346      |    0    |    0    |    0    |
|          |      zext_ln42_fu_356     |    0    |    0    |    0    |
|          |      zext_ln43_fu_367     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_164       |    0    |    0    |    0    |
|          |     trunc_ln38_fu_229     |    0    |    0    |    0    |
|   trunc  |       empty_9_fu_299      |    0    |    0    |    0    |
|          |     trunc_ln43_fu_384     |    0    |    0    |    0    |
|          |    trunc_ln43_1_fu_401    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_5_fu_168       |    0    |    0    |    0    |
|bitconcatenate|        p_mid_fu_233       |    0    |    0    |    0    |
|          |       p_mid1_fu_303       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         tmp_fu_374        |    0    |    0    |    0    |
|          |        tmp_1_fu_391       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   177   |   490   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln38_reg_535      |   13   |
|       add_ln43_reg_570      |    8   |
|         add_reg_596         |   32   |
|          i_reg_499          |    5   |
|      icmp_ln39_reg_540      |    1   |
|indvar_flatten13_load_reg_527|   10   |
|   indvar_flatten13_reg_506  |   10   |
|   indvar_flatten36_reg_520  |   13   |
|          j_reg_492          |    5   |
|          k_reg_513          |    5   |
|     path_addr_1_reg_565     |    8   |
|     path_addr_2_reg_585     |    8   |
|      path_addr_reg_560      |    8   |
|      path_load_reg_590      |   32   |
|    select_ln38_1_reg_545    |    5   |
|    select_ln39_3_reg_555    |    5   |
|     select_ln39_reg_550     |    5   |
|         tmpa_reg_575        |   32   |
|         tmpb_reg_580        |   32   |
+-----------------------------+--------+
|            Total            |   237  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   4  |   8  |   32   ||    17   |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   || 1.71629 ||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   177  |   490  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   26   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   414  |   516  |
+-----------+--------+--------+--------+--------+
