// Seed: 4076324058
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5
    , id_13,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input tri0 id_9,
    input wire id_10,
    output wire id_11
);
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output tri id_2,
    output wand id_3,
    output wor id_4,
    input wire id_5,
    output logic id_6,
    input tri1 id_7,
    input supply1 id_8,
    input logic id_9,
    output tri1 id_10
);
  wire  id_12;
  logic id_13;
  assign id_6 = id_9;
  wire id_14;
  assign id_13 = id_9;
  reg id_15;
  module_0(
      id_8, id_2, id_4, id_5, id_1, id_5, id_7, id_5, id_1, id_5, id_1, id_10
  );
  always_ff @(posedge id_5);
  always_ff @(1) id_13 <= id_15;
endmodule
