

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_235_18'
================================================================
* Date:           Sat May 11 11:31:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.785 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.160 us|  0.160 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_18  |       18|       18|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      81|    136|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln235_fu_156_p2   |         +|   0|  0|  14|           6|           2|
    |ret_V_34_fu_189_p2    |         +|   0|  0|  37|          30|          30|
    |ret_V_fu_175_p2       |         +|   0|  0|  37|          30|          30|
    |icmp_ln235_fu_132_p2  |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 100|          73|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |   9|          2|    6|         12|
    |i_fu_42                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_42                           |   6|   0|    6|          0|
    |ret_V_34_reg_237                  |  30|   0|   30|          0|
    |ret_V_reg_232                     |  30|   0|   30|          0|
    |zext_ln813_reg_206                |   5|   0|   64|         59|
    |zext_ln813_reg_206_pp0_iter1_reg  |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|   0|  199|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_235_18|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_235_18|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_235_18|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_235_18|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_235_18|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_235_18|  return value|
|arr_6_I_V_address0    |  out|    5|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_ce0         |  out|    1|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_q0          |   in|   29|   ap_memory|                            arr_6_I_V|         array|
|arr_6_I_V_2_address0  |  out|    5|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_ce0       |  out|    1|   ap_memory|                          arr_6_I_V_2|         array|
|arr_6_I_V_2_q0        |   in|   29|   ap_memory|                          arr_6_I_V_2|         array|
|arr_7_I_V_address0    |  out|    5|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_ce0         |  out|    1|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_we0         |  out|    1|   ap_memory|                            arr_7_I_V|         array|
|arr_7_I_V_d0          |  out|   30|   ap_memory|                            arr_7_I_V|         array|
|arr_6_Q_V_address0    |  out|    5|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_ce0         |  out|    1|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_q0          |   in|   29|   ap_memory|                            arr_6_Q_V|         array|
|arr_6_Q_V_2_address0  |  out|    5|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_ce0       |  out|    1|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_6_Q_V_2_q0        |   in|   29|   ap_memory|                          arr_6_Q_V_2|         array|
|arr_7_Q_V_address0    |  out|    5|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_ce0         |  out|    1|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_we0         |  out|    1|   ap_memory|                            arr_7_Q_V|         array|
|arr_7_Q_V_d0          |  out|   30|   ap_memory|                            arr_7_Q_V|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body670"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = load i6 %i" [receiver.cpp:235]   --->   Operation 9 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln235 = icmp_ult  i6 %i_8, i6 34" [receiver.cpp:235]   --->   Operation 11 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %_ZN13ap_fixed_baseILi31ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1214.exitStub, void %for.body670.split" [receiver.cpp:235]   --->   Operation 13 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln813_9 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_8, i32 1, i32 5"   --->   Operation 14 'partselect' 'lshr_ln813_9' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i5 %lshr_ln813_9"   --->   Operation 15 'zext' 'zext_ln813' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_6_I_V_addr = getelementptr i29 %arr_6_I_V, i64 0, i64 %zext_ln813"   --->   Operation 16 'getelementptr' 'arr_6_I_V_addr' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_6_I_V_addr"   --->   Operation 17 'load' 'lhs_V' <Predicate = (icmp_ln235)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_6_I_V_2_addr = getelementptr i29 %arr_6_I_V_2, i64 0, i64 %zext_ln813"   --->   Operation 18 'getelementptr' 'arr_6_I_V_2_addr' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%rhs = load i5 %arr_6_I_V_2_addr"   --->   Operation 19 'load' 'rhs' <Predicate = (icmp_ln235)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_6_Q_V_addr = getelementptr i29 %arr_6_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 20 'getelementptr' 'arr_6_Q_V_addr' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%lhs_V_3 = load i5 %arr_6_Q_V_addr"   --->   Operation 21 'load' 'lhs_V_3' <Predicate = (icmp_ln235)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_6_Q_V_2_addr = getelementptr i29 %arr_6_Q_V_2, i64 0, i64 %zext_ln813"   --->   Operation 22 'getelementptr' 'arr_6_Q_V_2_addr' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%rhs_3 = load i5 %arr_6_Q_V_2_addr"   --->   Operation 23 'load' 'rhs_3' <Predicate = (icmp_ln235)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln235 = add i6 %i_8, i6 2" [receiver.cpp:235]   --->   Operation 24 'add' 'add_ln235' <Predicate = (icmp_ln235)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln235 = store i6 %add_ln235, i6 %i" [receiver.cpp:235]   --->   Operation 25 'store' 'store_ln235' <Predicate = (icmp_ln235)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_6_I_V_addr"   --->   Operation 26 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i29 %lhs_V"   --->   Operation 27 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%rhs = load i5 %arr_6_I_V_2_addr"   --->   Operation 28 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i29 %rhs"   --->   Operation 29 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.46ns)   --->   "%ret_V = add i30 %sext_ln813_7, i30 %sext_ln813"   --->   Operation 30 'add' 'ret_V' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%lhs_V_3 = load i5 %arr_6_Q_V_addr"   --->   Operation 31 'load' 'lhs_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i29 %lhs_V_3"   --->   Operation 32 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%rhs_3 = load i5 %arr_6_Q_V_2_addr"   --->   Operation 33 'load' 'rhs_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i29 %rhs_3"   --->   Operation 34 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.46ns)   --->   "%ret_V_34 = add i30 %sext_ln813_9, i30 %sext_ln813_8"   --->   Operation 35 'add' 'ret_V_34' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [receiver.cpp:235]   --->   Operation 36 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%arr_7_I_V_addr_1 = getelementptr i30 %arr_7_I_V, i64 0, i64 %zext_ln813" [receiver.cpp:236]   --->   Operation 37 'getelementptr' 'arr_7_I_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln236 = store i30 %ret_V, i5 %arr_7_I_V_addr_1" [receiver.cpp:236]   --->   Operation 38 'store' 'store_ln236' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%arr_7_Q_V_addr_1 = getelementptr i30 %arr_7_Q_V, i64 0, i64 %zext_ln813" [receiver.cpp:237]   --->   Operation 39 'getelementptr' 'arr_7_Q_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln237 = store i30 %ret_V_34, i5 %arr_7_Q_V_addr_1" [receiver.cpp:237]   --->   Operation 40 'store' 'store_ln237' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln235 = br void %for.body670" [receiver.cpp:235]   --->   Operation 41 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_6_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_7_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_6_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_7_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_8                (load             ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln235         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
br_ln235           (br               ) [ 0000]
lshr_ln813_9       (partselect       ) [ 0000]
zext_ln813         (zext             ) [ 0111]
arr_6_I_V_addr     (getelementptr    ) [ 0110]
arr_6_I_V_2_addr   (getelementptr    ) [ 0110]
arr_6_Q_V_addr     (getelementptr    ) [ 0110]
arr_6_Q_V_2_addr   (getelementptr    ) [ 0110]
add_ln235          (add              ) [ 0000]
store_ln235        (store            ) [ 0000]
lhs_V              (load             ) [ 0000]
sext_ln813         (sext             ) [ 0000]
rhs                (load             ) [ 0000]
sext_ln813_7       (sext             ) [ 0000]
ret_V              (add              ) [ 0101]
lhs_V_3            (load             ) [ 0000]
sext_ln813_8       (sext             ) [ 0000]
rhs_3              (load             ) [ 0000]
sext_ln813_9       (sext             ) [ 0000]
ret_V_34           (add              ) [ 0101]
specloopname_ln235 (specloopname     ) [ 0000]
arr_7_I_V_addr_1   (getelementptr    ) [ 0000]
store_ln236        (store            ) [ 0000]
arr_7_Q_V_addr_1   (getelementptr    ) [ 0000]
store_ln237        (store            ) [ 0000]
br_ln235           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_6_I_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_6_I_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_7_I_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_I_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_6_Q_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_6_Q_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_7_Q_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_Q_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="arr_6_I_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="29" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_V_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="arr_6_I_V_2_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="29" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_V_2_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arr_6_Q_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="29" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_V_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="arr_6_Q_V_2_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="29" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_V_2_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_7_I_V_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="30" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="2"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_I_V_addr_1/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln236_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="30" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="arr_7_Q_V_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="30" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="2"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_Q_V_addr_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln237_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="30" slack="1"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_8_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln235_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="lshr_ln813_9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln813_9/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln813_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln235_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln235_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln813_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="29" slack="0"/>
<pin id="169" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln813_7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="0"/>
<pin id="173" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_7/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="ret_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="29" slack="0"/>
<pin id="177" dir="0" index="1" bw="29" slack="0"/>
<pin id="178" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln813_8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="29" slack="0"/>
<pin id="183" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_8/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln813_9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="29" slack="0"/>
<pin id="187" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_9/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="ret_V_34_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="29" slack="0"/>
<pin id="191" dir="0" index="1" bw="29" slack="0"/>
<pin id="192" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln235_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="206" class="1005" name="zext_ln813_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="2"/>
<pin id="208" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln813 "/>
</bind>
</comp>

<comp id="212" class="1005" name="arr_6_I_V_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_I_V_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="arr_6_I_V_2_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="1"/>
<pin id="219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_I_V_2_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="arr_6_Q_V_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_Q_V_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="arr_6_Q_V_2_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="1"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_Q_V_2_addr "/>
</bind>
</comp>

<comp id="232" class="1005" name="ret_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="30" slack="1"/>
<pin id="234" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="ret_V_34_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="30" slack="1"/>
<pin id="239" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="160"><net_src comp="129" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="53" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="66" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="79" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="92" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="42" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="205"><net_src comp="132" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="148" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="215"><net_src comp="46" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="220"><net_src comp="59" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="225"><net_src comp="72" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="230"><net_src comp="85" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="235"><net_src comp="175" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="240"><net_src comp="189" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_7_I_V | {3 }
	Port: arr_7_Q_V | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_235_18 : arr_6_I_V | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_235_18 : arr_6_I_V_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_235_18 : arr_6_Q_V | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_235_18 : arr_6_Q_V_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln235 : 2
		br_ln235 : 3
		lshr_ln813_9 : 2
		zext_ln813 : 3
		arr_6_I_V_addr : 4
		lhs_V : 5
		arr_6_I_V_2_addr : 4
		rhs : 5
		arr_6_Q_V_addr : 4
		lhs_V_3 : 5
		arr_6_Q_V_2_addr : 4
		rhs_3 : 5
		add_ln235 : 2
		store_ln235 : 3
	State 2
		sext_ln813 : 1
		sext_ln813_7 : 1
		ret_V : 2
		sext_ln813_8 : 1
		sext_ln813_9 : 1
		ret_V_34 : 2
	State 3
		store_ln236 : 1
		store_ln237 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln235_fu_156  |    0    |    14   |
|    add   |     ret_V_fu_175    |    0    |    36   |
|          |   ret_V_34_fu_189   |    0    |    36   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln235_fu_132  |    0    |    10   |
|----------|---------------------|---------|---------|
|partselect| lshr_ln813_9_fu_138 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln813_fu_148  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln813_fu_167  |    0    |    0    |
|   sext   | sext_ln813_7_fu_171 |    0    |    0    |
|          | sext_ln813_8_fu_181 |    0    |    0    |
|          | sext_ln813_9_fu_185 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    96   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|arr_6_I_V_2_addr_reg_217|    5   |
| arr_6_I_V_addr_reg_212 |    5   |
|arr_6_Q_V_2_addr_reg_227|    5   |
| arr_6_Q_V_addr_reg_222 |    5   |
|        i_reg_195       |    6   |
|   icmp_ln235_reg_202   |    1   |
|    ret_V_34_reg_237    |   30   |
|      ret_V_reg_232     |   30   |
|   zext_ln813_reg_206   |   64   |
+------------------------+--------+
|          Total         |   151  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_92 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   151  |   132  |
+-----------+--------+--------+--------+
