.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2CS_I2C_Prim */
.set I2CS_I2C_Prim__ADR, CYREG_I2C_ADR
.set I2CS_I2C_Prim__CFG, CYREG_I2C_CFG
.set I2CS_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2CS_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2CS_I2C_Prim__CSR, CYREG_I2C_CSR
.set I2CS_I2C_Prim__D, CYREG_I2C_D
.set I2CS_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set I2CS_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2CS_I2C_Prim__PM_ACT_MSK, 0x04
.set I2CS_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2CS_I2C_Prim__PM_STBY_MSK, 0x04
.set I2CS_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2CS_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2CS_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2CS_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2CS_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* I2CS_isr */
.set I2CS_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CS_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CS_isr__INTC_MASK, 0x8000
.set I2CS_isr__INTC_NUMBER, 15
.set I2CS_isr__INTC_PRIOR_NUM, 7
.set I2CS_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2CS_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CS_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWMB1_PWMUDB */
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWMB1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMB1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMB1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWMB1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWMB1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMB1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMB1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWMB1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWMB1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMB1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMB1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMB1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMB1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMB1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWMB1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWMB1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWMB1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWMB1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWMB1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWMB1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWMB1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1

/* PWMB2_PWMUDB */
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PWMB2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMB2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMB2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWMB2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set PWMB2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMB2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMB2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWMB2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWMB2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMB2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMB2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMB2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMB2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMB2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWMB2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWMB2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWMB2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWMB2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWMB2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWMB2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWMB2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1

/* PWMF1_PWMUDB */
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWMF1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMF1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMF1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWMF1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWMF1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMF1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMF1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWMF1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWMF1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMF1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMF1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMF1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMF1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMF1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWMF1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWMF1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWMF1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWMF1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWMF1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWMF1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWMF1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWMF1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWMF1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWMF1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWMF1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWMF1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* PWMF2_PWMUDB */
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWMF2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMF2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMF2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWMF2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWMF2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMF2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMF2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWMF2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PWMF2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMF2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMF2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMF2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMF2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMF2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PWMF2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWMF2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWMF2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWMF2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set PWMF2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set PWMF2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set PWMF2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set PWMF2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWMF2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set PWMF2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set PWMF2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWMF2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* PWMSB_PWMUDB */
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWMSB_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMSB_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMSB_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMSB_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWMSB_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMSB_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMSB_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWMSB_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PWMSB_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMSB_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMSB_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMSB_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMSB_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMSB_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PWMSB_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMSB_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMSB_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWMSB_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set PWMSB_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set PWMSB_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWMSB_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWMSB_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWMSB_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWMSB_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWMSB_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMSB_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL

/* PWMSF_PWMUDB */
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWMSF_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMSF_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMSF_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWMSF_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWMSF_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMSF_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMSF_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWMSF_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWMSF_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMSF_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMSF_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMSF_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMSF_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMSF_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWMSF_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWMSF_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWMSF_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWMSF_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWMSF_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWMSF_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWMSF_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWMSF_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWMSF_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWMSF_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWMSF_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWMSF_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_1__0__MASK, 0x10
.set Pin_1__0__PC, CYREG_PRT12_PC4
.set Pin_1__0__PORT, 12
.set Pin_1__0__SHIFT, 4
.set Pin_1__1__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_1__1__MASK, 0x20
.set Pin_1__1__PC, CYREG_PRT12_PC5
.set Pin_1__1__PORT, 12
.set Pin_1__1__SHIFT, 5
.set Pin_1__AG, CYREG_PRT12_AG
.set Pin_1__BIE, CYREG_PRT12_BIE
.set Pin_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_1__BYP, CYREG_PRT12_BYP
.set Pin_1__DM0, CYREG_PRT12_DM0
.set Pin_1__DM1, CYREG_PRT12_DM1
.set Pin_1__DM2, CYREG_PRT12_DM2
.set Pin_1__DR, CYREG_PRT12_DR
.set Pin_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_1__MASK, 0x30
.set Pin_1__PORT, 12
.set Pin_1__PRT, CYREG_PRT12_PRT
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_1__PS, CYREG_PRT12_PS
.set Pin_1__scl__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_1__scl__MASK, 0x10
.set Pin_1__scl__PC, CYREG_PRT12_PC4
.set Pin_1__scl__PORT, 12
.set Pin_1__scl__SHIFT, 4
.set Pin_1__sda__INTTYPE, CYREG_PICU12_INTTYPE5
.set Pin_1__sda__MASK, 0x20
.set Pin_1__sda__PC, CYREG_PRT12_PC5
.set Pin_1__sda__PORT, 12
.set Pin_1__sda__SHIFT, 5
.set Pin_1__SHIFT, 4
.set Pin_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_1__SLW, CYREG_PRT12_SLW

/* stepB */
.set stepB__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set stepB__0__MASK, 0x08
.set stepB__0__PC, CYREG_PRT2_PC3
.set stepB__0__PORT, 2
.set stepB__0__SHIFT, 3
.set stepB__AG, CYREG_PRT2_AG
.set stepB__AMUX, CYREG_PRT2_AMUX
.set stepB__BIE, CYREG_PRT2_BIE
.set stepB__BIT_MASK, CYREG_PRT2_BIT_MASK
.set stepB__BYP, CYREG_PRT2_BYP
.set stepB__CTL, CYREG_PRT2_CTL
.set stepB__DM0, CYREG_PRT2_DM0
.set stepB__DM1, CYREG_PRT2_DM1
.set stepB__DM2, CYREG_PRT2_DM2
.set stepB__DR, CYREG_PRT2_DR
.set stepB__INP_DIS, CYREG_PRT2_INP_DIS
.set stepB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set stepB__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set stepB__LCD_EN, CYREG_PRT2_LCD_EN
.set stepB__MASK, 0x08
.set stepB__PORT, 2
.set stepB__PRT, CYREG_PRT2_PRT
.set stepB__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set stepB__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set stepB__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set stepB__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set stepB__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set stepB__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set stepB__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set stepB__PS, CYREG_PRT2_PS
.set stepB__SHIFT, 3
.set stepB__SLW, CYREG_PRT2_SLW

/* stepF */
.set stepF__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set stepF__0__MASK, 0x01
.set stepF__0__PC, CYREG_PRT0_PC0
.set stepF__0__PORT, 0
.set stepF__0__SHIFT, 0
.set stepF__AG, CYREG_PRT0_AG
.set stepF__AMUX, CYREG_PRT0_AMUX
.set stepF__BIE, CYREG_PRT0_BIE
.set stepF__BIT_MASK, CYREG_PRT0_BIT_MASK
.set stepF__BYP, CYREG_PRT0_BYP
.set stepF__CTL, CYREG_PRT0_CTL
.set stepF__DM0, CYREG_PRT0_DM0
.set stepF__DM1, CYREG_PRT0_DM1
.set stepF__DM2, CYREG_PRT0_DM2
.set stepF__DR, CYREG_PRT0_DR
.set stepF__INP_DIS, CYREG_PRT0_INP_DIS
.set stepF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set stepF__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set stepF__LCD_EN, CYREG_PRT0_LCD_EN
.set stepF__MASK, 0x01
.set stepF__PORT, 0
.set stepF__PRT, CYREG_PRT0_PRT
.set stepF__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set stepF__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set stepF__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set stepF__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set stepF__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set stepF__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set stepF__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set stepF__PS, CYREG_PRT0_PS
.set stepF__SHIFT, 0
.set stepF__SLW, CYREG_PRT0_SLW

/* MicroB */
.set MicroB__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set MicroB__0__MASK, 0x02
.set MicroB__0__PC, CYREG_PRT2_PC1
.set MicroB__0__PORT, 2
.set MicroB__0__SHIFT, 1
.set MicroB__AG, CYREG_PRT2_AG
.set MicroB__AMUX, CYREG_PRT2_AMUX
.set MicroB__BIE, CYREG_PRT2_BIE
.set MicroB__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MicroB__BYP, CYREG_PRT2_BYP
.set MicroB__CTL, CYREG_PRT2_CTL
.set MicroB__DM0, CYREG_PRT2_DM0
.set MicroB__DM1, CYREG_PRT2_DM1
.set MicroB__DM2, CYREG_PRT2_DM2
.set MicroB__DR, CYREG_PRT2_DR
.set MicroB__INP_DIS, CYREG_PRT2_INP_DIS
.set MicroB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MicroB__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MicroB__LCD_EN, CYREG_PRT2_LCD_EN
.set MicroB__MASK, 0x02
.set MicroB__PORT, 2
.set MicroB__PRT, CYREG_PRT2_PRT
.set MicroB__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MicroB__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MicroB__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MicroB__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MicroB__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MicroB__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MicroB__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MicroB__PS, CYREG_PRT2_PS
.set MicroB__SHIFT, 1
.set MicroB__SLW, CYREG_PRT2_SLW

/* MicroF */
.set MicroF__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set MicroF__0__MASK, 0x01
.set MicroF__0__PC, CYREG_PRT2_PC0
.set MicroF__0__PORT, 2
.set MicroF__0__SHIFT, 0
.set MicroF__AG, CYREG_PRT2_AG
.set MicroF__AMUX, CYREG_PRT2_AMUX
.set MicroF__BIE, CYREG_PRT2_BIE
.set MicroF__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MicroF__BYP, CYREG_PRT2_BYP
.set MicroF__CTL, CYREG_PRT2_CTL
.set MicroF__DM0, CYREG_PRT2_DM0
.set MicroF__DM1, CYREG_PRT2_DM1
.set MicroF__DM2, CYREG_PRT2_DM2
.set MicroF__DR, CYREG_PRT2_DR
.set MicroF__INP_DIS, CYREG_PRT2_INP_DIS
.set MicroF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MicroF__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MicroF__LCD_EN, CYREG_PRT2_LCD_EN
.set MicroF__MASK, 0x01
.set MicroF__PORT, 2
.set MicroF__PRT, CYREG_PRT2_PRT
.set MicroF__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MicroF__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MicroF__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MicroF__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MicroF__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MicroF__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MicroF__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MicroF__PS, CYREG_PRT2_PS
.set MicroF__SHIFT, 0
.set MicroF__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x05
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x20
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x20

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x03
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x08
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x08

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x04
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x10
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x10

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x01
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x02
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x02

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__INDEX, 0x02
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_6__PM_ACT_MSK, 0x04
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_6__PM_STBY_MSK, 0x04

/* CounterB_CounterUDB */
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set CounterB_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set CounterB_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set CounterB_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set CounterB_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set CounterB_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set CounterB_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set CounterB_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set CounterB_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set CounterB_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set CounterB_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set CounterB_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set CounterB_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CounterB_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CounterB_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set CounterB_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set CounterB_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set CounterB_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set CounterB_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set CounterB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set CounterB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set CounterB_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set CounterB_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set CounterB_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set CounterB_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set CounterB_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set CounterB_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set CounterB_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set CounterB_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set CounterB_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set CounterB_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set CounterB_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CounterB_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set CounterB_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set CounterB_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set CounterB_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set CounterB_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* CounterF_CounterUDB */
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set CounterF_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set CounterF_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set CounterF_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set CounterF_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set CounterF_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set CounterF_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set CounterF_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set CounterF_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set CounterF_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set CounterF_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set CounterF_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set CounterF_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CounterF_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CounterF_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set CounterF_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set CounterF_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set CounterF_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set CounterF_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set CounterF_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set CounterF_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set CounterF_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set CounterF_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set CounterF_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set CounterF_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set CounterF_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set CounterF_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set CounterF_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set CounterF_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set CounterF_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set CounterF_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set CounterF_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CounterF_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CounterF_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set CounterF_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set CounterF_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set CounterF_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Dir_stepB */
.set Dir_stepB__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Dir_stepB__0__MASK, 0x04
.set Dir_stepB__0__PC, CYREG_PRT2_PC2
.set Dir_stepB__0__PORT, 2
.set Dir_stepB__0__SHIFT, 2
.set Dir_stepB__AG, CYREG_PRT2_AG
.set Dir_stepB__AMUX, CYREG_PRT2_AMUX
.set Dir_stepB__BIE, CYREG_PRT2_BIE
.set Dir_stepB__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Dir_stepB__BYP, CYREG_PRT2_BYP
.set Dir_stepB__CTL, CYREG_PRT2_CTL
.set Dir_stepB__DM0, CYREG_PRT2_DM0
.set Dir_stepB__DM1, CYREG_PRT2_DM1
.set Dir_stepB__DM2, CYREG_PRT2_DM2
.set Dir_stepB__DR, CYREG_PRT2_DR
.set Dir_stepB__INP_DIS, CYREG_PRT2_INP_DIS
.set Dir_stepB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Dir_stepB__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Dir_stepB__LCD_EN, CYREG_PRT2_LCD_EN
.set Dir_stepB__MASK, 0x04
.set Dir_stepB__PORT, 2
.set Dir_stepB__PRT, CYREG_PRT2_PRT
.set Dir_stepB__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Dir_stepB__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Dir_stepB__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Dir_stepB__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Dir_stepB__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Dir_stepB__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Dir_stepB__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Dir_stepB__PS, CYREG_PRT2_PS
.set Dir_stepB__SHIFT, 2
.set Dir_stepB__SLW, CYREG_PRT2_SLW

/* Dir_stepF */
.set Dir_stepF__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dir_stepF__0__MASK, 0x02
.set Dir_stepF__0__PC, CYREG_PRT0_PC1
.set Dir_stepF__0__PORT, 0
.set Dir_stepF__0__SHIFT, 1
.set Dir_stepF__AG, CYREG_PRT0_AG
.set Dir_stepF__AMUX, CYREG_PRT0_AMUX
.set Dir_stepF__BIE, CYREG_PRT0_BIE
.set Dir_stepF__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Dir_stepF__BYP, CYREG_PRT0_BYP
.set Dir_stepF__CTL, CYREG_PRT0_CTL
.set Dir_stepF__DM0, CYREG_PRT0_DM0
.set Dir_stepF__DM1, CYREG_PRT0_DM1
.set Dir_stepF__DM2, CYREG_PRT0_DM2
.set Dir_stepF__DR, CYREG_PRT0_DR
.set Dir_stepF__INP_DIS, CYREG_PRT0_INP_DIS
.set Dir_stepF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Dir_stepF__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Dir_stepF__LCD_EN, CYREG_PRT0_LCD_EN
.set Dir_stepF__MASK, 0x02
.set Dir_stepF__PORT, 0
.set Dir_stepF__PRT, CYREG_PRT0_PRT
.set Dir_stepF__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Dir_stepF__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Dir_stepF__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Dir_stepF__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Dir_stepF__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Dir_stepF__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Dir_stepF__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Dir_stepF__PS, CYREG_PRT0_PS
.set Dir_stepF__SHIFT, 1
.set Dir_stepF__SLW, CYREG_PRT0_SLW

/* SpeedForW */
.set SpeedForW__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set SpeedForW__0__MASK, 0x40
.set SpeedForW__0__PC, CYREG_PRT3_PC6
.set SpeedForW__0__PORT, 3
.set SpeedForW__0__SHIFT, 6
.set SpeedForW__AG, CYREG_PRT3_AG
.set SpeedForW__AMUX, CYREG_PRT3_AMUX
.set SpeedForW__BIE, CYREG_PRT3_BIE
.set SpeedForW__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SpeedForW__BYP, CYREG_PRT3_BYP
.set SpeedForW__CTL, CYREG_PRT3_CTL
.set SpeedForW__DM0, CYREG_PRT3_DM0
.set SpeedForW__DM1, CYREG_PRT3_DM1
.set SpeedForW__DM2, CYREG_PRT3_DM2
.set SpeedForW__DR, CYREG_PRT3_DR
.set SpeedForW__INP_DIS, CYREG_PRT3_INP_DIS
.set SpeedForW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SpeedForW__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SpeedForW__LCD_EN, CYREG_PRT3_LCD_EN
.set SpeedForW__MASK, 0x40
.set SpeedForW__PORT, 3
.set SpeedForW__PRT, CYREG_PRT3_PRT
.set SpeedForW__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SpeedForW__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SpeedForW__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SpeedForW__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SpeedForW__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SpeedForW__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SpeedForW__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SpeedForW__PS, CYREG_PRT3_PS
.set SpeedForW__SHIFT, 6
.set SpeedForW__SLW, CYREG_PRT3_SLW

/* SpeedBackW */
.set SpeedBackW__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set SpeedBackW__0__MASK, 0x80
.set SpeedBackW__0__PC, CYREG_PRT3_PC7
.set SpeedBackW__0__PORT, 3
.set SpeedBackW__0__SHIFT, 7
.set SpeedBackW__AG, CYREG_PRT3_AG
.set SpeedBackW__AMUX, CYREG_PRT3_AMUX
.set SpeedBackW__BIE, CYREG_PRT3_BIE
.set SpeedBackW__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SpeedBackW__BYP, CYREG_PRT3_BYP
.set SpeedBackW__CTL, CYREG_PRT3_CTL
.set SpeedBackW__DM0, CYREG_PRT3_DM0
.set SpeedBackW__DM1, CYREG_PRT3_DM1
.set SpeedBackW__DM2, CYREG_PRT3_DM2
.set SpeedBackW__DR, CYREG_PRT3_DR
.set SpeedBackW__INP_DIS, CYREG_PRT3_INP_DIS
.set SpeedBackW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SpeedBackW__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SpeedBackW__LCD_EN, CYREG_PRT3_LCD_EN
.set SpeedBackW__MASK, 0x80
.set SpeedBackW__PORT, 3
.set SpeedBackW__PRT, CYREG_PRT3_PRT
.set SpeedBackW__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SpeedBackW__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SpeedBackW__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SpeedBackW__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SpeedBackW__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SpeedBackW__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SpeedBackW__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SpeedBackW__PS, CYREG_PRT3_PS
.set SpeedBackW__SHIFT, 7
.set SpeedBackW__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
