// Seed: 307504821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15,
    output wire id_16
    , id_22,
    input tri0 id_17,
    output tri1 id_18,
    output wire id_19
    , id_23,
    output supply0 id_20
);
  assign id_22 = id_13;
  assign id_0  = 1;
  assign id_16 = id_2 != id_7;
  wire id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_22,
      id_24,
      id_23,
      id_24,
      id_23
  );
  wire  id_25;
  logic id_26;
  ;
endmodule
