# NOTE: Do not edit this file.
# Auto generated by Post-Route VHDL Simulation Model
#
design create work .
design open work
adel -all
do -tcl ktest1.vatd
vcom  ktest1.vho
vcom  adc_buff_tb.vhd
vsim +access +r testbench -sdfmax uut=ktest1.sdf
do -tcl adc_buff_tb_vhda.udo 
# End
