<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:department>Computing Sciences</gtr:department><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/7852EBBB-C808-481F-8DAE-65F3E57E48CD"><gtr:id>7852EBBB-C808-481F-8DAE-65F3E57E48CD</gtr:id><gtr:name>Elastix Corp</gtr:name><gtr:address><gtr:line1>420 Blossom Hill Road</gtr:line1><gtr:postCode>95032</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/181A5440-098F-4A5A-9C78-AEBBB58FED25"><gtr:id>181A5440-098F-4A5A-9C78-AEBBB58FED25</gtr:id><gtr:firstName>Maciej</gtr:firstName><gtr:surname>Koutny</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/AAF2C2BA-3876-4509-9BBA-8093E9FD6D6B"><gtr:id>AAF2C2BA-3876-4509-9BBA-8093E9FD6D6B</gtr:id><gtr:firstName>Victor</gtr:firstName><gtr:surname>Khomenko</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/8E9B7559-E005-4EBF-82FF-C319E0891F41"><gtr:id>8E9B7559-E005-4EBF-82FF-C319E0891F41</gtr:id><gtr:firstName>Alexandre</gtr:firstName><gtr:surname>Yakovlev</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FG037809%2F1"><gtr:id>FB4906D2-BFF9-4F8D-A811-83807FD0D1CB</gtr:id><gtr:title>VERification-Driven Asynchronous Design (VERDAD)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G037809/1</gtr:grantReference><gtr:abstractText>This project redefines conventional asynchronous VLSI tool flows, by incorporating verification into the heart of the design process. Assertion-based verification is used to drive the synthesis procedure by analysing the behaviour of circuits to prove properties which may be exploited for optimisation. Using verification as part of the synthesis procedure represents a major paradigm shift from existing approaches where the validity of optimisations is determined statically and verification is performed after synthesis. Combining synthesis and verification will provide practical and theoretical advances in both areas extending beyond the focus of the project domain. Results of the project will be disseminated into the VLSI community in the form of tutorials and workshops with the aim of promoting asynchronous circuits as an effective solution to the problem of process variation.</gtr:abstractText><gtr:fund><gtr:end>2012-10-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-08-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>412143</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The software developed during this project has been used, and is now used, in industry and academia, including delivery of a course at Newcastle University.</gtr:description><gtr:firstYearOfImpact>2011</gtr:firstYearOfImpact><gtr:id>47DD2A5C-5DE4-4F11-9A0A-3F63BB1939EC</gtr:id><gtr:impactTypes/><gtr:outcomeId>545a443f11d092.74778832</gtr:outcomeId><gtr:sector>Education,Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The following research contributions have been made during this project:
? A verification method based on a novel condensed representation of the set of reachable states of the system, called Merged Processes, has been developed and implemented in software tools PUNF and MPSAT.
? A new formalism, called the algebra of Parameterized Graphs, has been developed, and its applicability to the microelectronics design has been demonstrated on several case studies, including the design of a simple processor instruction set.
? A new algorithm for decomposition of Signal Transition Graphs has been developed and implemented in the DESIJ tool; this algorithm is essential for synthesising large asynchronous controllers.
? A new method for computing the optimised parallel composition of labelled Petri nets (in particular, Signal Transition Graphs) has been developed and implemented in the tool PCOMP. Its main advantage is that it allows producing Petri nets with fewer redundant places, without incurring any significant overhead in terms of the runtime. Such Petri nets are advantageous for the decomposition algorithm (see above).
? An algorithm for logic decomposition of asynchronous circuits based on Petri net unfoldings has been developed and implemented in MPSAT.
? A method for asynchronous circuit re-synthesis has been implemented in the WORKCRAFT tool.
? An automated approach to synthesis of robust controllers for sub-threshold digital systems based on dual-rail implementation of control logic has been proposed and implemented in the MPSAT tool.
? A new way of constructing N-way arbiter circuits have been proposed. The main idea is to perform arbitrations between all pairs of requests, and then make decision on what grant to issue based on their outcomes. Crucially, all the mutual exclusion elements in such an arbiter work in parallel. This 'flat' arbitration is prone to new threats such as formation of cycles (leading to deadlocks), and thus special care has to be taken to cope with such situations.
? A polynomial translation of Finite Control Processes (an important decidable fragment of pi-calculus) to safe Petri nets have been developed and implemented in the FCP2PN tool. This allows for verification of systems with mobility using efficient techniques for Petri nets.
? Theoretical contributions to the theory of concurrency have been made, including the definition of semantics and the development of synthesis algorithms for several concurrency models.
? A method for efficient verification of the Diagnosability and Predictability properties using parallel LTL-X model checking based on Petri net unfoldings has been developed and implemented in the PUNF tool.</gtr:description><gtr:exploitationPathways>The tools developed during this project have direct applications in the area of microelectronics design, and the links to the other existing tools make the industrial adoption quite straightforward.</gtr:exploitationPathways><gtr:id>8EADAB24-84BC-473A-AC7A-317A2F876D06</gtr:id><gtr:outcomeId>r-3112299454.50304037764db08</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs><gtr:researchDatabaseAndModelOutput><gtr:description>Merged processes are a recently proposed condensed representation of a Petri net's behaviour similar to branching processes (unfoldings), which copes well not only with concurrency, but also with other sources of state space explosion like sequences of choices. They are by orders of magnitude more compact than traditional unfoldings, and yet can be used for efficient formal verification.



However, constructing complete merged processes is difficult, and the only known algorithm was based on building a (potentially much larger) complete unfolding prefix of a Petri net, whose nodes are then merged. Obviously, this significantly reduces their appeal as a representation that can be used for practical verification.



As a part of VERDAD project, we have developed an algorithm that avoids constructing the intermediate unfolding prefix, and builds a complete merged process directly from a Petri net. In particular, a challenging problem of truncating a merged process is solved.</gtr:description><gtr:id>86DDF8CF-3587-4840-8339-5962254F8229</gtr:id><gtr:impact>This algorithm was implemented in the MPSAT tool, which is a part of Workcraft framework. Please see the MPSAT and Workcraft impact in the software section.</gtr:impact><gtr:outcomeId>r-1625046405.592045366d83c3e</gtr:outcomeId><gtr:providedToOthers>true</gtr:providedToOthers><gtr:title>An Algorithm for Direct Construction of Complete Merged Processes</gtr:title><gtr:type>Computer model/algorithm</gtr:type><gtr:yearFirstProvided>2011</gtr:yearFirstProvided></gtr:researchDatabaseAndModelOutput></gtr:researchDatabaseAndModelOutputs><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs><gtr:softwareAndTechnicalProductOutput><gtr:description>Tool for computing the optimised parallel composition of labelled Petri nets</gtr:description><gtr:id>DF58B5FB-3906-4B6A-9D14-DB06DC9A2BAE</gtr:id><gtr:impact>PCOMP is included as a back-end into Workcraft framework, which has a high impact - please see the Workcraft entry in this section.</gtr:impact><gtr:outcomeId>r-6814528151.2425556fd58a10</gtr:outcomeId><gtr:title>PCOMP</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://homepages.cs.ncl.ac.uk/victor.khomenko/tools/UnfoldingTools/current/</gtr:url><gtr:yearFirstProvided>2011</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput><gtr:softwareAndTechnicalProductOutput><gtr:description>A tool implementing a polynomial translation of Finite Control Processes (an important subset of pi-calculus) to safe Petri nets. This allows for verification of systems with mobility using efficient techniques for Petri nets.</gtr:description><gtr:id>E155C5E1-9045-449B-8A70-9E6974F95453</gtr:id><gtr:impact>FCP2PN tool was an implementation of the polynomial translation of Finite Control Processes (an important subset of pi-calculus) to safe Petri nets, that demonstrated its practicality. The possibility of a polynomial translation is of major theoretical importance. We are not aware of any &amp;quot;practical&amp;quot; impact.</gtr:impact><gtr:outcomeId>r-5679827803.4476826fd58b32</gtr:outcomeId><gtr:title>FCP2PN</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://homepages.cs.ncl.ac.uk/victor.khomenko/tools/fcp2pn/</gtr:url><gtr:yearFirstProvided>2012</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput><gtr:softwareAndTechnicalProductOutput><gtr:description>Workcraft is designed to provide a flexible common framework for development of Interpreted Graph Models, including visual editing, (co-)simulation and verification. The tool is platform-independent, highly customisable by means of plug-ins, and is freely available for academic use.</gtr:description><gtr:id>68C36321-0A6D-4D08-9A18-556D04D71851</gtr:id><gtr:impact>* Workcraft framework is used by industry for designing electronic circuits
 * Workcraft framework is used in teaching the theory of concurrency course in the School of Computing Science, Newcastle University</gtr:impact><gtr:outcomeId>r-2738291251.22939356fd58cf4</gtr:outcomeId><gtr:title>Workcraft</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://workcraft.org</gtr:url><gtr:yearFirstProvided>2011</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput><gtr:softwareAndTechnicalProductOutput><gtr:description>Verification tool based on merged processes.</gtr:description><gtr:id>66661CF8-7350-4235-83E8-082739766EEB</gtr:id><gtr:impact>MPSAT is included as a back-end into Workcraft framework, which has a high impact - please see the Workcraft entry in this section.</gtr:impact><gtr:outcomeId>r-9824791950.9418246fd58f56</gtr:outcomeId><gtr:title>MPSAT</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://homepages.cs.ncl.ac.uk/victor.khomenko/tools/UnfoldingTools/current/</gtr:url><gtr:yearFirstProvided>2011</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput><gtr:softwareAndTechnicalProductOutput><gtr:description>Tool for building merged processes, which are used for formal verification.</gtr:description><gtr:id>4AAF4F3D-6C75-488B-B9C8-B695226C9603</gtr:id><gtr:impact>PUNF is included as a back-end into Workcraft framework, which has a high impact - please see the Workcraft entry in this section.</gtr:impact><gtr:outcomeId>r-7955554870.8471986fd58c0e</gtr:outcomeId><gtr:title>PUNF</gtr:title><gtr:type>Software</gtr:type><gtr:url>http://homepages.cs.ncl.ac.uk/victor.khomenko/tools/UnfoldingTools/current/</gtr:url><gtr:yearFirstProvided>2011</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput></gtr:softwareAndTechnicalProductOutputs><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>81DD6565-9C0F-4155-A3D4-8D090E276826</gtr:id><gtr:title>A Polynomial Translation of Pi-calculus (FCP) to Safe Petri Nets</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ed4962bf66c2ac3e3c2d12493fab7693"><gtr:id>ed4962bf66c2ac3e3c2d12493fab7693</gtr:id><gtr:otherNames>Roland Meyer (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>m_69251677951403efc6</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C86CF962-A211-42DA-859D-52F5B3B63EAF</gtr:id><gtr:title>Direct Construction of Complete Merged Processes</gtr:title><gtr:parentPublicationTitle>The Computer Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db616daa7a0c32277caf3e7b68afd26a"><gtr:id>db616daa7a0c32277caf3e7b68afd26a</gtr:id><gtr:otherNames>Khomenko V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_55f93d93d1bb78b7</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C08016F2-F76B-4941-AD83-D4F19A10BC39</gtr:id><gtr:title>On Dual-Rail Control Logic for Enhanced Circuit Robustness</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1687-3</gtr:isbn><gtr:outcomeId>doi_53d0560563223614</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CFEE6021-0537-4196-A3F7-E6EB2248BDFD</gtr:id><gtr:title>A New Type of Behaviour-Preserving Transition Insertions in Unfolding Prefixes</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7da6ce408f2d5f722a8c80ab9a9822e4"><gtr:id>7da6ce408f2d5f722a8c80ab9a9822e4</gtr:id><gtr:otherNames>Victor Khomenko (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>r_238028760463dd252c</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>419085FC-6EC7-4CC2-8AC3-C3B28EB3FA1C</gtr:id><gtr:title>Logic Decomposition of Asynchronous Circuits Using STG Unfoldings</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7da6ce408f2d5f722a8c80ab9a9822e4"><gtr:id>7da6ce408f2d5f722a8c80ab9a9822e4</gtr:id><gtr:otherNames>Victor Khomenko (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>r_805360890463dd2662</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>28E604D0-218A-4F17-B636-A4D1FBAC66C7</gtr:id><gtr:title>Encoding of processor instruction sets with explicit concurrency control</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_55f93d93d1b024d2</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>03148DDA-EBCB-4ABF-B93C-0AF1BDE56372</gtr:id><gtr:title>Step coverability algorithms for communicating systems</gtr:title><gtr:parentPublicationTitle>Science of Computer Programming</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0013d8daf7b15e7dc4038273fcfe6fc3"><gtr:id>0013d8daf7b15e7dc4038273fcfe6fc3</gtr:id><gtr:otherNames>Kleijn J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d009009469102d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>773DE963-19F3-4BD0-BE56-D15D4AAB9B98</gtr:id><gtr:title>STG Decomposition: Partitioning Heuristics</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/636ead68098b162a110f3025a96c3c74"><gtr:id>636ead68098b162a110f3025a96c3c74</gtr:id><gtr:otherNames>Wist D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-61284-974-4</gtr:isbn><gtr:outcomeId>doi_53d05605630dec16</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0B426ED0-5BA8-4697-ACCE-743A55D9BB13</gtr:id><gtr:title>Predictability Verification with Parallel LTL-X Model Checking Based on Petri Net Unfoldings*</gtr:title><gtr:parentPublicationTitle>IFAC Proceedings Volumes</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e98d5310237011345c16a0e0ba745a86"><gtr:id>e98d5310237011345c16a0e0ba745a86</gtr:id><gtr:otherNames>Madalinski A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d08608606ab035</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>20A1EB07-35F5-402D-B991-9329DEDD6285</gtr:id><gtr:title>Diagnosability verification with parallel LTL-X model checking based on Petri net unfoldings</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e98d5310237011345c16a0e0ba745a86"><gtr:id>e98d5310237011345c16a0e0ba745a86</gtr:id><gtr:otherNames>Madalinski A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-8153-8</gtr:isbn><gtr:outcomeId>doi_53d05c05c823f690</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2B4BBC0F-9CEA-48A8-94A5-5F3B7A9121A3</gtr:id><gtr:title>On Dual-Rail Control Logic for Enhanced Circuit Robustness</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b89ffe33d996c07ced3cb058e6a9cf1a"><gtr:id>b89ffe33d996c07ced3cb058e6a9cf1a</gtr:id><gtr:otherNames>Andrey Mokhov (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>r_312718203663dd2b1c</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F807A495-BEAF-47D9-996B-41686234EBE5</gtr:id><gtr:title>Step semantics of boolean nets</gtr:title><gtr:parentPublicationTitle>Acta Informatica</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0013d8daf7b15e7dc4038273fcfe6fc3"><gtr:id>0013d8daf7b15e7dc4038273fcfe6fc3</gtr:id><gtr:otherNames>Kleijn J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53cfd3fd32ba49c5</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5DF3F13A-6007-4FB3-A905-8094F26C6AF7</gtr:id><gtr:title>Recent advances in unfolding technique</gtr:title><gtr:parentPublicationTitle>Theoretical Computer Science</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/87a624690cf79b5572dcbb191bd08969"><gtr:id>87a624690cf79b5572dcbb191bd08969</gtr:id><gtr:otherNames>Bonet B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>doi_55f95d95d5407d65</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8C2948FB-8FAC-461A-8C7D-99818F626741</gtr:id><gtr:title>Optimisation of Balsa Control Path Using STG Resynthesis</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/884a8c1de9d83e28f44e1fe9251ce347"><gtr:id>884a8c1de9d83e28f44e1fe9251ce347</gtr:id><gtr:otherNames>Arseniy Alekseyev (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>m_503698473713d89b46</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F7B81017-E67A-4031-A774-0EA2641E4856</gtr:id><gtr:title>Synthesis of Processor Instruction Sets from High-level ISA Specifications</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b89ffe33d996c07ced3cb058e6a9cf1a"><gtr:id>b89ffe33d996c07ced3cb058e6a9cf1a</gtr:id><gtr:otherNames>Andrey Mokhov (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>r_615570107163df031a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>221146B9-116C-40DB-BBE6-0DD2B0781021</gtr:id><gtr:title>Editorial: Selected Papers from NORCHIP '06</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/60f644483534f298c524eccfc5133f52"><gtr:id>60f644483534f298c524eccfc5133f52</gtr:id><gtr:otherNames>Vesterbacka M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d0310316ff10d5</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0159A950-97B0-43ED-B428-F021D662829B</gtr:id><gtr:title>Improved Parallel Composition of Labelled Petri Nets</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1753a8e981c476218c0d23477bf8d0f3"><gtr:id>1753a8e981c476218c0d23477bf8d0f3</gtr:id><gtr:otherNames>Alekseyev A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-61284-974-4</gtr:isbn><gtr:outcomeId>doi_53d056056300fed4</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1ADEB1CE-BD7E-43C7-BA9C-98E81C8BFABC</gtr:id><gtr:title>A Polynomial Translation of pi-Calculus (FCP) to Safe Petri Nets</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/ed4962bf66c2ac3e3c2d12493fab7693"><gtr:id>ed4962bf66c2ac3e3c2d12493fab7693</gtr:id><gtr:otherNames>Roland Meyer (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>r_374884720463df01ee</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7EBFDEF8-B78F-46ED-B46C-A7EFEF04B58C</gtr:id><gtr:title>Flat Arbiters</gtr:title><gtr:parentPublicationTitle>FUNDAMENTA INFORMATICAE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b89ffe33d996c07ced3cb058e6a9cf1a"><gtr:id>b89ffe33d996c07ced3cb058e6a9cf1a</gtr:id><gtr:otherNames>Andrey Mokhov (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>r_9927173913035c7902</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E33B0E97-865B-4127-99EB-E15237B33AD1</gtr:id><gtr:title>Predictability Verification with Parallel LTL-X Model Checking Based on Petri Net Unfoldings</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/29f4148f9417f61a12c530755ea8834c"><gtr:id>29f4148f9417f61a12c530755ea8834c</gtr:id><gtr:otherNames>Agnes Madalinski (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>r_911342123263de406a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D74FAD6C-C24B-482E-8411-76845F2BEA36</gtr:id><gtr:title>Interpreted graph models</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/abcaea67825b93e5f7e7904a1f5c654d"><gtr:id>abcaea67825b93e5f7e7904a1f5c654d</gtr:id><gtr:otherNames>Poliakov Ivan</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>r_611863432963ebe490</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A6AF14A5-B2B2-46FC-8E19-9DB535EC8D23</gtr:id><gtr:title>Regions of Petri nets with a/sync connections</gtr:title><gtr:parentPublicationTitle>Theoretical Computer Science</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0013d8daf7b15e7dc4038273fcfe6fc3"><gtr:id>0013d8daf7b15e7dc4038273fcfe6fc3</gtr:id><gtr:otherNames>Kleijn J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d00c00c9241697</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6222F2F9-EB92-4FEC-93F9-0855B168F673</gtr:id><gtr:title>Timed Mobility in process algebra and Petri nets</gtr:title><gtr:parentPublicationTitle>The Journal of Logic and Algebraic Programming</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fff82c095a5bc1b4034c8485d4935bbb"><gtr:id>fff82c095a5bc1b4034c8485d4935bbb</gtr:id><gtr:otherNames>Ciobanu G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53cffbffb7c722d3</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CEA8EC16-51A1-4B2A-B0FD-68572E21CB01</gtr:id><gtr:title>Synthesis of General Petri Nets with Localities</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0653f38d78e7ca415a7d4a64b2055464"><gtr:id>0653f38d78e7ca415a7d4a64b2055464</gtr:id><gtr:otherNames>Maciej Koutny (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>m_562152222213ef48e6</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6BF47F3E-154A-4891-87B3-119CECA19897</gtr:id><gtr:title>Classifying Boolean Nets for Region-based Synthesis</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3ed61557cd350529998a33e6568da7fc"><gtr:id>3ed61557cd350529998a33e6568da7fc</gtr:id><gtr:otherNames>Jetty Kleijn (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>m_581611049313e53932</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>432C6807-3345-436B-B1FC-919BBFE8AEB9</gtr:id><gtr:title>Signal transition graph decomposition: internal communication for speed independent circuit implementation</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/636ead68098b162a110f3025a96c3c74"><gtr:id>636ead68098b162a110f3025a96c3c74</gtr:id><gtr:otherNames>Wist D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>doi_53d0310316cdd0d3</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3064D4A2-93BD-41E2-A93C-8926B9C888FE</gtr:id><gtr:title>Mutex Causality in Processes and Traces of General Elementary Nets</gtr:title><gtr:parentPublicationTitle>Fundamenta Informaticae</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3ed61557cd350529998a33e6568da7fc"><gtr:id>3ed61557cd350529998a33e6568da7fc</gtr:id><gtr:otherNames>Jetty Kleijn (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>r_5860754201035c7fe2</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3A51FCA3-AD35-4BAA-A320-94362079D114</gtr:id><gtr:title>Membrane Systems with Qualitative Evolution Rules</gtr:title><gtr:parentPublicationTitle>FUNDAMENTA INFORMATICAE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3ed61557cd350529998a33e6568da7fc"><gtr:id>3ed61557cd350529998a33e6568da7fc</gtr:id><gtr:otherNames>Jetty Kleijn (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>r_3128455184035c7b1e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4EF98AA7-C9D7-48A1-91A8-9D9835C83E23</gtr:id><gtr:title>Algebra of Parametrised Graphs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b89ffe33d996c07ced3cb058e6a9cf1a"><gtr:id>b89ffe33d996c07ced3cb058e6a9cf1a</gtr:id><gtr:otherNames>Andrey Mokhov (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>m_765926358613d811f8</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0D941C1D-AEF0-40BF-B18C-DF1879E201B9</gtr:id><gtr:title>A Polynomial Translation of pi-calculus FCPs to Safe Petri Nets</gtr:title><gtr:parentPublicationTitle>Logical Methods in Computer Science</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db616daa7a0c32277caf3e7b68afd26a"><gtr:id>db616daa7a0c32277caf3e7b68afd26a</gtr:id><gtr:otherNames>Khomenko V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>doi_55f977977652388f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>34EF7C60-6D72-4DE7-AB5E-B2409A4B6012</gtr:id><gtr:title>Localities in systems with a/sync communication</gtr:title><gtr:parentPublicationTitle>Theoretical Computer Science</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0013d8daf7b15e7dc4038273fcfe6fc3"><gtr:id>0013d8daf7b15e7dc4038273fcfe6fc3</gtr:id><gtr:otherNames>Kleijn J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>doi_53d00c00c8e3ea65</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C53C1AF9-AB25-4560-9251-B6B4191A2D11</gtr:id><gtr:title>Formal modelling and transformations of processor instruction sets</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-0117-7</gtr:isbn><gtr:outcomeId>doi_53d05b05b993183d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1F5DC0C3-F39D-4124-817B-492186F13CF4</gtr:id><gtr:title>Automated Synthesis of Instruction Codes in the Context of Micro-architecture Design</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-7266-6</gtr:isbn><gtr:outcomeId>doi_53d0560562f7f6bc</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>67D28949-879E-4D2A-9FE5-954EB358C7E2</gtr:id><gtr:title>Algebra of Parametrised Graphs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b89ffe33d996c07ced3cb058e6a9cf1a"><gtr:id>b89ffe33d996c07ced3cb058e6a9cf1a</gtr:id><gtr:otherNames>Andrey Mokhov (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>r_332449300963de3e12</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>23308C9E-D46F-4D54-B2F8-B8132124757D</gtr:id><gtr:title>An Algorithm for Direct Construction of Complete Merged Processes</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7da6ce408f2d5f722a8c80ab9a9822e4"><gtr:id>7da6ce408f2d5f722a8c80ab9a9822e4</gtr:id><gtr:otherNames>Victor Khomenko (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:outcomeId>r_602215376363de3f34</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1CEE1A0D-5FD9-45D7-8C6F-3FED839C8551</gtr:id><gtr:title>Logic Decomposition of Asynchronous Circuits Using STG Unfoldings</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/db616daa7a0c32277caf3e7b68afd26a"><gtr:id>db616daa7a0c32277caf3e7b68afd26a</gtr:id><gtr:otherNames>Khomenko V</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-61284-973-7</gtr:isbn><gtr:outcomeId>doi_53d056056789740b</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>78E81084-057D-426F-B0FB-1DAE60904541</gtr:id><gtr:title>State space reduction for dynamic process creation</gtr:title><gtr:parentPublicationTitle>Scientific Annals of Computer Science</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/897af3f6ee395a3fb24753a008d941f3"><gtr:id>897af3f6ee395a3fb24753a008d941f3</gtr:id><gtr:otherNames>Hanna Klaudel (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>m_63181510431395cd70</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G037809/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>