{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561084470658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561084470666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:34:30 2019 " "Processing started: Thu Jun 20 21:34:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561084470666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561084470666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off juevesCalculadora -c juevesCalculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off juevesCalculadora -c juevesCalculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561084470666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561084471317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561084471317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamiento " "Found design unit 1: decodificador-comportamiento" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561084481131 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561084481131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561084481131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu192cik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu192cik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU192CIK-funcionamiento " "Found design unit 1: ALU192CIK-funcionamiento" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561084481131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU192CIK " "Found entity 1: ALU192CIK" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561084481131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561084481131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comportamiento " "Found design unit 1: calculadora-comportamiento" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561084481139 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561084481139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561084481139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561084481180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU192CIK ALU192CIK:conexionALU " "Elaborating entity \"ALU192CIK\" for hierarchy \"ALU192CIK:conexionALU\"" {  } { { "calculadora.vhd" "conexionALU" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "co ALU192CIK.vhd(11) " "VHDL Signal Declaration warning at ALU192CIK.vhd(11): used implicit default value for signal \"co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m ALU192CIK.vhd(20) " "VHDL Process Statement warning at ALU192CIK.vhd(20): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seleccion ALU192CIK.vhd(21) " "VHDL Process Statement warning at ALU192CIK.vhd(21): signal \"seleccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(22) " "VHDL Process Statement warning at ALU192CIK.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(23) " "VHDL Process Statement warning at ALU192CIK.vhd(23): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(23) " "VHDL Process Statement warning at ALU192CIK.vhd(23): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(24) " "VHDL Process Statement warning at ALU192CIK.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(24) " "VHDL Process Statement warning at ALU192CIK.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(26) " "VHDL Process Statement warning at ALU192CIK.vhd(26): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(26) " "VHDL Process Statement warning at ALU192CIK.vhd(26): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(27) " "VHDL Process Statement warning at ALU192CIK.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(28) " "VHDL Process Statement warning at ALU192CIK.vhd(28): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(28) " "VHDL Process Statement warning at ALU192CIK.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(29) " "VHDL Process Statement warning at ALU192CIK.vhd(29): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(29) " "VHDL Process Statement warning at ALU192CIK.vhd(29): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(30) " "VHDL Process Statement warning at ALU192CIK.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(30) " "VHDL Process Statement warning at ALU192CIK.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(31) " "VHDL Process Statement warning at ALU192CIK.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(31) " "VHDL Process Statement warning at ALU192CIK.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(32) " "VHDL Process Statement warning at ALU192CIK.vhd(32): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(33) " "VHDL Process Statement warning at ALU192CIK.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(33) " "VHDL Process Statement warning at ALU192CIK.vhd(33): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(35) " "VHDL Process Statement warning at ALU192CIK.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(35) " "VHDL Process Statement warning at ALU192CIK.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(36) " "VHDL Process Statement warning at ALU192CIK.vhd(36): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(36) " "VHDL Process Statement warning at ALU192CIK.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(37) " "VHDL Process Statement warning at ALU192CIK.vhd(37): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m ALU192CIK.vhd(43) " "VHDL Process Statement warning at ALU192CIK.vhd(43): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ci ALU192CIK.vhd(45) " "VHDL Process Statement warning at ALU192CIK.vhd(45): signal \"ci\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seleccion ALU192CIK.vhd(46) " "VHDL Process Statement warning at ALU192CIK.vhd(46): signal \"seleccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(47) " "VHDL Process Statement warning at ALU192CIK.vhd(47): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(48) " "VHDL Process Statement warning at ALU192CIK.vhd(48): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(48) " "VHDL Process Statement warning at ALU192CIK.vhd(48): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(49) " "VHDL Process Statement warning at ALU192CIK.vhd(49): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(49) " "VHDL Process Statement warning at ALU192CIK.vhd(49): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(51) " "VHDL Process Statement warning at ALU192CIK.vhd(51): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(51) " "VHDL Process Statement warning at ALU192CIK.vhd(51): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(52) " "VHDL Process Statement warning at ALU192CIK.vhd(52): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(52) " "VHDL Process Statement warning at ALU192CIK.vhd(52): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(53) " "VHDL Process Statement warning at ALU192CIK.vhd(53): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(53) " "VHDL Process Statement warning at ALU192CIK.vhd(53): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(54) " "VHDL Process Statement warning at ALU192CIK.vhd(54): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(54) " "VHDL Process Statement warning at ALU192CIK.vhd(54): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(55) " "VHDL Process Statement warning at ALU192CIK.vhd(55): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(55) " "VHDL Process Statement warning at ALU192CIK.vhd(55): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(56) " "VHDL Process Statement warning at ALU192CIK.vhd(56): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(56) " "VHDL Process Statement warning at ALU192CIK.vhd(56): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(57) " "VHDL Process Statement warning at ALU192CIK.vhd(57): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(57) " "VHDL Process Statement warning at ALU192CIK.vhd(57): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(58) " "VHDL Process Statement warning at ALU192CIK.vhd(58): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(58) " "VHDL Process Statement warning at ALU192CIK.vhd(58): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(59) " "VHDL Process Statement warning at ALU192CIK.vhd(59): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(60) " "VHDL Process Statement warning at ALU192CIK.vhd(60): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(60) " "VHDL Process Statement warning at ALU192CIK.vhd(60): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(61) " "VHDL Process Statement warning at ALU192CIK.vhd(61): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(61) " "VHDL Process Statement warning at ALU192CIK.vhd(61): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(62) " "VHDL Process Statement warning at ALU192CIK.vhd(62): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ci ALU192CIK.vhd(66) " "VHDL Process Statement warning at ALU192CIK.vhd(66): signal \"ci\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seleccion ALU192CIK.vhd(67) " "VHDL Process Statement warning at ALU192CIK.vhd(67): signal \"seleccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(68) " "VHDL Process Statement warning at ALU192CIK.vhd(68): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(69) " "VHDL Process Statement warning at ALU192CIK.vhd(69): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(69) " "VHDL Process Statement warning at ALU192CIK.vhd(69): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(70) " "VHDL Process Statement warning at ALU192CIK.vhd(70): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(70) " "VHDL Process Statement warning at ALU192CIK.vhd(70): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(72) " "VHDL Process Statement warning at ALU192CIK.vhd(72): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(72) " "VHDL Process Statement warning at ALU192CIK.vhd(72): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(73) " "VHDL Process Statement warning at ALU192CIK.vhd(73): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(73) " "VHDL Process Statement warning at ALU192CIK.vhd(73): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(74) " "VHDL Process Statement warning at ALU192CIK.vhd(74): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(74) " "VHDL Process Statement warning at ALU192CIK.vhd(74): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(75) " "VHDL Process Statement warning at ALU192CIK.vhd(75): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(75) " "VHDL Process Statement warning at ALU192CIK.vhd(75): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(76) " "VHDL Process Statement warning at ALU192CIK.vhd(76): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(76) " "VHDL Process Statement warning at ALU192CIK.vhd(76): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(77) " "VHDL Process Statement warning at ALU192CIK.vhd(77): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(77) " "VHDL Process Statement warning at ALU192CIK.vhd(77): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(78) " "VHDL Process Statement warning at ALU192CIK.vhd(78): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(78) " "VHDL Process Statement warning at ALU192CIK.vhd(78): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(79) " "VHDL Process Statement warning at ALU192CIK.vhd(79): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(79) " "VHDL Process Statement warning at ALU192CIK.vhd(79): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(80) " "VHDL Process Statement warning at ALU192CIK.vhd(80): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(81) " "VHDL Process Statement warning at ALU192CIK.vhd(81): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(81) " "VHDL Process Statement warning at ALU192CIK.vhd(81): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(82) " "VHDL Process Statement warning at ALU192CIK.vhd(82): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU192CIK.vhd(82) " "VHDL Process Statement warning at ALU192CIK.vhd(82): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU192CIK.vhd(83) " "VHDL Process Statement warning at ALU192CIK.vhd(83): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o ALU192CIK.vhd(17) " "VHDL Process Statement warning at ALU192CIK.vhd(17): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "ALU192CIK.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/ALU192CIK.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 "|calculadora|ALU192CIK:conexionALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:deco_entrada_a " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:deco_entrada_a\"" {  } { { "calculadora.vhd" "deco_entrada_a" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561084481242 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a decodificador.vhd(36) " "VHDL Signal Declaration warning at decodificador.vhd(36): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b decodificador.vhd(37) " "VHDL Signal Declaration warning at decodificador.vhd(37): used explicit default value for signal \"b\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c decodificador.vhd(38) " "VHDL Signal Declaration warning at decodificador.vhd(38): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d decodificador.vhd(39) " "VHDL Signal Declaration warning at decodificador.vhd(39): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e decodificador.vhd(40) " "VHDL Signal Declaration warning at decodificador.vhd(40): used explicit default value for signal \"e\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f decodificador.vhd(41) " "VHDL Signal Declaration warning at decodificador.vhd(41): used explicit default value for signal \"f\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n0 decodificador.vhd(42) " "VHDL Signal Declaration warning at decodificador.vhd(42): used explicit default value for signal \"n0\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n1 decodificador.vhd(43) " "VHDL Signal Declaration warning at decodificador.vhd(43): used explicit default value for signal \"n1\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n2 decodificador.vhd(44) " "VHDL Signal Declaration warning at decodificador.vhd(44): used explicit default value for signal \"n2\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n3 decodificador.vhd(45) " "VHDL Signal Declaration warning at decodificador.vhd(45): used explicit default value for signal \"n3\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n4 decodificador.vhd(46) " "VHDL Signal Declaration warning at decodificador.vhd(46): used explicit default value for signal \"n4\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n5 decodificador.vhd(47) " "VHDL Signal Declaration warning at decodificador.vhd(47): used explicit default value for signal \"n5\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n6 decodificador.vhd(48) " "VHDL Signal Declaration warning at decodificador.vhd(48): used explicit default value for signal \"n6\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n7 decodificador.vhd(49) " "VHDL Signal Declaration warning at decodificador.vhd(49): used explicit default value for signal \"n7\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n8 decodificador.vhd(50) " "VHDL Signal Declaration warning at decodificador.vhd(50): used explicit default value for signal \"n8\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n9 decodificador.vhd(51) " "VHDL Signal Declaration warning at decodificador.vhd(51): used explicit default value for signal \"n9\" because signal was never assigned a value" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada decodificador.vhd(56) " "VHDL Process Statement warning at decodificador.vhd(56): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n0 decodificador.vhd(57) " "VHDL Process Statement warning at decodificador.vhd(57): signal \"n0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n1 decodificador.vhd(58) " "VHDL Process Statement warning at decodificador.vhd(58): signal \"n1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n2 decodificador.vhd(59) " "VHDL Process Statement warning at decodificador.vhd(59): signal \"n2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n3 decodificador.vhd(60) " "VHDL Process Statement warning at decodificador.vhd(60): signal \"n3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n4 decodificador.vhd(61) " "VHDL Process Statement warning at decodificador.vhd(61): signal \"n4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n5 decodificador.vhd(62) " "VHDL Process Statement warning at decodificador.vhd(62): signal \"n5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n6 decodificador.vhd(63) " "VHDL Process Statement warning at decodificador.vhd(63): signal \"n6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n7 decodificador.vhd(64) " "VHDL Process Statement warning at decodificador.vhd(64): signal \"n7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n8 decodificador.vhd(65) " "VHDL Process Statement warning at decodificador.vhd(65): signal \"n8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n9 decodificador.vhd(66) " "VHDL Process Statement warning at decodificador.vhd(66): signal \"n9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a decodificador.vhd(67) " "VHDL Process Statement warning at decodificador.vhd(67): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b decodificador.vhd(68) " "VHDL Process Statement warning at decodificador.vhd(68): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c decodificador.vhd(69) " "VHDL Process Statement warning at decodificador.vhd(69): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d decodificador.vhd(70) " "VHDL Process Statement warning at decodificador.vhd(70): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e decodificador.vhd(71) " "VHDL Process Statement warning at decodificador.vhd(71): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f decodificador.vhd(72) " "VHDL Process Statement warning at decodificador.vhd(72): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decodificador.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/decodificador.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561084481258 "|calculadora|decodificador:deco_entrada_a"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[0\] " "Inserted always-enabled tri-state buffer between \"o\[0\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561084481836 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[1\] " "Inserted always-enabled tri-state buffer between \"o\[1\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561084481836 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[2\] " "Inserted always-enabled tri-state buffer between \"o\[2\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561084481836 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "o\[3\] " "Inserted always-enabled tri-state buffer between \"o\[3\]\" and its non-tri-state driver." {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561084481836 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1561084481836 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[0\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561084481837 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[1\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561084481837 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[2\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561084481837 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "o\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"o\[3\]\" is moved to its source" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1561084481837 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1561084481837 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "o\[0\]~synth " "Node \"o\[0\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561084481920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o\[1\]~synth " "Node \"o\[1\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561084481920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o\[2\]~synth " "Node \"o\[2\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561084481920 ""} { "Warning" "WMLS_MLS_NODE_NAME" "o\[3\]~synth " "Node \"o\[3\]~synth\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561084481920 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561084481920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561084481920 "|calculadora|co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561084481920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561084481988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561084482445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561084482445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561084482536 "|calculadora|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561084482536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561084482538 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561084482538 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561084482538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561084482538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561084482538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561084482607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:34:42 2019 " "Processing ended: Thu Jun 20 21:34:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561084482607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561084482607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561084482607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561084482607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561084484269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561084484278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:34:43 2019 " "Processing started: Thu Jun 20 21:34:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561084484278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561084484278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off juevesCalculadora -c juevesCalculadora " "Command: quartus_fit --read_settings_files=off --write_settings_files=off juevesCalculadora -c juevesCalculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561084484278 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561084484453 ""}
{ "Info" "0" "" "Project  = juevesCalculadora" {  } {  } 0 0 "Project  = juevesCalculadora" 0 0 "Fitter" 0 0 1561084484453 ""}
{ "Info" "0" "" "Revision = juevesCalculadora" {  } {  } 0 0 "Revision = juevesCalculadora" 0 0 "Fitter" 0 0 1561084484453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561084484645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561084484645 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "juevesCalculadora 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"juevesCalculadora\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561084484660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561084484719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561084484719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561084485196 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561084485234 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561084485381 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 48 " "No exact pin location assignment(s) for 47 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561084485653 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1561084496920 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561084497045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561084497060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561084497060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561084497060 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561084497060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561084497060 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561084497060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561084497060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561084497060 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561084497060 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561084497083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juevesCalculadora.sdc " "Synopsys Design Constraints File file not found: 'juevesCalculadora.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561084504142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561084504158 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1561084504245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561084505635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561084506737 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561084507441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561084507441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561084508836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y70 X21_Y81 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81" {  } { { "loc" "" { Generic "C:/Users/silve/Documents/Sistemas Digitales/jueves/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81"} { { 12 { 0 ""} 11 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561084513112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561084513112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561084513429 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1561084513429 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561084513429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561084513434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561084515933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561084515973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561084516441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561084516441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561084516909 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561084519376 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o\[0\] a permanently enabled " "Pin o\[0\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { o[0] } } } { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/silve/Documents/Sistemas Digitales/jueves/" { { 0 { 0 ""} 0 19 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561084519672 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o\[1\] a permanently enabled " "Pin o\[1\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { o[1] } } } { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/silve/Documents/Sistemas Digitales/jueves/" { { 0 { 0 ""} 0 18 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561084519672 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o\[2\] a permanently enabled " "Pin o\[2\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { o[2] } } } { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/silve/Documents/Sistemas Digitales/jueves/" { { 0 { 0 ""} 0 17 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561084519672 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o\[3\] a permanently enabled " "Pin o\[3\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { o[3] } } } { "calculadora.vhd" "" { Text "C:/Users/silve/Documents/Sistemas Digitales/jueves/calculadora.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/silve/Documents/Sistemas Digitales/jueves/" { { 0 { 0 ""} 0 16 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561084519672 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1561084519672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/silve/Documents/Sistemas Digitales/jueves/output_files/juevesCalculadora.fit.smsg " "Generated suppressed messages file C:/Users/silve/Documents/Sistemas Digitales/jueves/output_files/juevesCalculadora.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561084519801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6813 " "Peak virtual memory: 6813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561084520808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:35:20 2019 " "Processing ended: Thu Jun 20 21:35:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561084520808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561084520808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561084520808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561084520808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561084523675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561084523689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:35:23 2019 " "Processing started: Thu Jun 20 21:35:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561084523689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561084523689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off juevesCalculadora -c juevesCalculadora " "Command: quartus_asm --read_settings_files=off --write_settings_files=off juevesCalculadora -c juevesCalculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561084523689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561084524738 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561084531492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561084532156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:35:32 2019 " "Processing ended: Thu Jun 20 21:35:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561084532156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561084532156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561084532156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561084532156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561084533014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561084534124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561084534139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:35:33 2019 " "Processing started: Thu Jun 20 21:35:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561084534139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084534139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta juevesCalculadora -c juevesCalculadora " "Command: quartus_sta juevesCalculadora -c juevesCalculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084534139 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1561084534356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535137 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "juevesCalculadora.sdc " "Synopsys Design Constraints File file not found: 'juevesCalculadora.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535937 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535937 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535937 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535937 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535937 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1561084535937 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535963 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561084535972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084535996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084536005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084536016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084536023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084536023 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561084536039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084536070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537453 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537453 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537454 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537570 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561084537586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084537784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538737 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538737 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538737 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084538788 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1561084538811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539004 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539004 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539004 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084539102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084540996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084540996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5380 " "Peak virtual memory: 5380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561084541240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:35:41 2019 " "Processing ended: Thu Jun 20 21:35:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561084541240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561084541240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561084541240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084541240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1561084543028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561084543035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:35:42 2019 " "Processing started: Thu Jun 20 21:35:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561084543035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561084543035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off juevesCalculadora -c juevesCalculadora " "Command: quartus_eda --read_settings_files=off --write_settings_files=off juevesCalculadora -c juevesCalculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561084543035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561084544247 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1561084544282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "juevesCalculadora.vho C:/Users/silve/Documents/Sistemas Digitales/jueves/simulation/modelsim/ simulation " "Generated file juevesCalculadora.vho in folder \"C:/Users/silve/Documents/Sistemas Digitales/jueves/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561084544458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561084544625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:35:44 2019 " "Processing ended: Thu Jun 20 21:35:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561084544625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561084544625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561084544625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561084544625 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 151 s " "Quartus Prime Full Compilation was successful. 0 errors, 151 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561084545385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561084605432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561084605439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:36:45 2019 " "Processing started: Thu Jun 20 21:36:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561084605439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561084605439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp juevesCalculadora -c juevesCalculadora --netlist_type=sgate " "Command: quartus_npp juevesCalculadora -c juevesCalculadora --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561084605439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1561084605755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561084605786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:36:45 2019 " "Processing ended: Thu Jun 20 21:36:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561084605786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561084605786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561084605786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561084605786 ""}
