

================================================================
== Vivado HLS Report for 'partition_1000_s'
================================================================
* Date:           Tue Dec  4 20:20:10 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haar
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.287|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+----------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1         |    0|  1000|         1|          1|          1| 0 ~ 1000 |    yes   |
        |- Loop 2         |    ?|     ?|         ?|          -|          -| 0 ~ 1000 |    no    |
        | + Loop 2.1      |    ?|     ?|         2|          -|          -|         ?|    no    |
        | + Loop 2.2      |    ?|     ?|         ?|          -|          -|         ?|    no    |
        |  ++ Loop 2.2.1  |    ?|     ?|         2|          -|          -|         ?|    no    |
        |  ++ Loop 2.2.2  |    ?|     ?|         2|          -|          -|         ?|    no    |
        |  ++ Loop 2.2.3  |    ?|     ?|         2|          -|          -|         ?|    no    |
        |- Loop 3         |    ?|     ?|         ?|          -|          -| 0 ~ 1000 |    no    |
        | + Loop 3.1      |    ?|     ?|         2|          -|          -|         ?|    no    |
        +-----------------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_s)
	2  / (tmp_s)
3 --> 
	4  / true
4 --> 
	5  / (tmp_21)
	25  / (!tmp_21)
5 --> 
	6  / true
6 --> 
	5  / (!tmp_42)
	7  / (tmp_42)
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	4  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	24  / (tmp_147_i) | (tmp_152_i) | (tmp_159_i) | (tmp_166_i)
	18  / (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i)
18 --> 
	19  / true
19 --> 
	18  / (!tmp_50)
	20  / (tmp_50 & !tmp_31)
	24  / (tmp_50 & tmp_31)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	21  / (!tmp_51)
	23  / (tmp_51)
23 --> 
	24  / true
24 --> 
	23  / (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31 & !tmp_52)
	8  / (tmp_147_i) | (tmp_152_i) | (tmp_159_i) | (tmp_166_i) | (tmp_31) | (tmp_52)
25 --> 
	26  / (tmp_23)
26 --> 
	27  / true
27 --> 
	26  / (!tmp_44)
	28  / (tmp_44)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	25  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rects_length_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rects_length_read)"   --->   Operation 31 'read' 'rects_length_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%nodes_0 = alloca [1000 x i32], align 4" [./haar.h:149]   --->   Operation 32 'alloca' 'nodes_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%nodes_1 = alloca [1000 x i32], align 4" [./haar.h:149]   --->   Operation 33 'alloca' 'nodes_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "br label %0" [./haar.h:153]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %._crit_edge ], [ %i_1, %1 ]"   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./haar.h:153]   --->   Operation 36 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.31ns)   --->   "%tmp_s = icmp slt i32 %i_cast, %rects_length_read_1" [./haar.h:153]   --->   Operation 37 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1000, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.55ns)   --->   "%i_1 = add i31 %i, 1" [./haar.h:153]   --->   Operation 39 'add' 'i_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %2" [./haar.h:153]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [./haar.h:153]   --->   Operation 41 'specregionbegin' 'tmp' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [./haar.h:154]   --->   Operation 42 'specpipeline' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_19 = zext i31 %i to i64" [./haar.h:155]   --->   Operation 43 'zext' 'tmp_19' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%nodes_0_addr = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_19" [./haar.h:155]   --->   Operation 44 'getelementptr' 'nodes_0_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.99ns)   --->   "store i32 -1, i32* %nodes_0_addr, align 4" [./haar.h:155]   --->   Operation 45 'store' <Predicate = (tmp_s)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%nodes_1_addr = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_19" [./haar.h:155]   --->   Operation 46 'getelementptr' 'nodes_1_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.99ns)   --->   "store i32 0, i32* %nodes_1_addr, align 4" [./haar.h:156]   --->   Operation 47 'store' <Predicate = (tmp_s)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)" [./haar.h:157]   --->   Operation 48 'specregionend' 'empty' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %0" [./haar.h:153]   --->   Operation 49 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 50 [1/1] (1.57ns)   --->   "%tmp_20 = add i32 %rects_length_read_1, -1" [./haar.h:164]   --->   Operation 50 'add' 'tmp_20' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "br label %.loopexit" [./haar.h:164]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.97>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%k_6 = phi i31 [ 0, %2 ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 52 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%k_6_cast = zext i31 %k_6 to i32" [./haar.h:202]   --->   Operation 53 'zext' 'k_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.31ns)   --->   "%tmp_21 = icmp slt i32 %k_6_cast, %rects_length_read_1" [./haar.h:164]   --->   Operation 54 'icmp' 'tmp_21' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1000, i64 0)"   --->   Operation 55 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.55ns)   --->   "%i_2 = add i31 %k_6, 1" [./haar.h:164]   --->   Operation 56 'add' 'i_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %.preheader5.preheader, label %.preheader1.preheader" [./haar.h:164]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.97ns)   --->   "br label %.preheader5" [./haar.h:167]   --->   Operation 58 'br' <Predicate = (tmp_21)> <Delay = 0.97>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%nclasses = alloca i32"   --->   Operation 59 'alloca' 'nclasses' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.97ns)   --->   "store i32 0, i32* %nclasses"   --->   Operation 60 'store' <Predicate = (!tmp_21)> <Delay = 0.97>
ST_4 : Operation 61 [1/1] (0.97ns)   --->   "br label %.preheader1" [./haar.h:215]   --->   Operation 61 'br' <Predicate = (!tmp_21)> <Delay = 0.97>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%root1 = phi i32 [ %root_4, %.preheader5 ], [ %k_6_cast, %.preheader5.preheader ]"   --->   Operation 62 'phi' 'root1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_22 = sext i32 %root1 to i64" [./haar.h:167]   --->   Operation 63 'sext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%nodes_0_addr_1 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_22" [./haar.h:167]   --->   Operation 64 'getelementptr' 'nodes_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (1.99ns)   --->   "%root_4 = load i32* %nodes_0_addr_1, align 4" [./haar.h:167]   --->   Operation 65 'load' 'root_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 1.99>
ST_6 : Operation 66 [1/2] (1.99ns)   --->   "%root_4 = load i32* %nodes_0_addr_1, align 4" [./haar.h:167]   --->   Operation 66 'load' 'root_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %root_4, i32 31)" [./haar.h:167]   --->   Operation 67 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %.preheader4.preheader, label %.preheader5" [./haar.h:167]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_24 = zext i31 %k_6 to i64" [./haar.h:171]   --->   Operation 69 'zext' 'tmp_24' <Predicate = (tmp_42)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%rects_val_x_addr = getelementptr [1000 x i16]* %rects_val_x, i64 0, i64 %tmp_24" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 70 'getelementptr' 'rects_val_x_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (1.99ns)   --->   "%rects_val_x_load = load i16* %rects_val_x_addr, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 71 'load' 'rects_val_x_load' <Predicate = (tmp_42)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%rects_val_y_addr = getelementptr [1000 x i16]* %rects_val_y, i64 0, i64 %tmp_24" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 72 'getelementptr' 'rects_val_y_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (1.99ns)   --->   "%rects_val_y_load = load i16* %rects_val_y_addr, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 73 'load' 'rects_val_y_load' <Predicate = (tmp_42)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%rects_val_width_addr = getelementptr [1000 x i16]* %rects_val_width, i64 0, i64 %tmp_24" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 74 'getelementptr' 'rects_val_width_addr' <Predicate = (tmp_42)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.99ns)   --->   "%rects_val_width_load_1 = load i16* %rects_val_width_addr, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 75 'load' 'rects_val_width_load_1' <Predicate = (tmp_42)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%rects_val_height_add = getelementptr [1000 x i16]* %rects_val_height, i64 0, i64 %tmp_24" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 76 'getelementptr' 'rects_val_height_add' <Predicate = (tmp_42)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (1.99ns)   --->   "%rects_val_height_loa = load i16* %rects_val_height_add, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 77 'load' 'rects_val_height_loa' <Predicate = (tmp_42)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 7 <SV = 6> <Delay = 3.24>
ST_7 : Operation 78 [1/2] (1.99ns)   --->   "%rects_val_x_load = load i16* %rects_val_x_addr, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 78 'load' 'rects_val_x_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 79 [1/2] (1.99ns)   --->   "%rects_val_y_load = load i16* %rects_val_y_addr, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 79 'load' 'rects_val_y_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 80 [1/2] (1.99ns)   --->   "%rects_val_width_load_1 = load i16* %rects_val_width_addr, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 80 'load' 'rects_val_width_load_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 81 [1/2] (1.99ns)   --->   "%rects_val_height_loa = load i16* %rects_val_height_add, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 81 'load' 'rects_val_height_loa' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_142_i_cast = sext i16 %rects_val_x_load to i17" [./haar.h:130->./haar.h:171]   --->   Operation 82 'sext' 'tmp_142_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_148_i_cast = sext i16 %rects_val_y_load to i17" [./haar.h:131->./haar.h:171]   --->   Operation 83 'sext' 'tmp_148_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_153_i_cast = sext i16 %rects_val_width_load_1 to i17" [./haar.h:132->./haar.h:171]   --->   Operation 84 'sext' 'tmp_153_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.24ns)   --->   "%tmp_155_i = add i17 %tmp_153_i_cast, %tmp_142_i_cast" [./haar.h:132->./haar.h:171]   --->   Operation 85 'add' 'tmp_155_i' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_155_i_cast = sext i17 %tmp_155_i to i18" [./haar.h:132->./haar.h:171]   --->   Operation 86 'sext' 'tmp_155_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_160_i_cast = sext i16 %rects_val_height_loa to i17" [./haar.h:133->./haar.h:171]   --->   Operation 87 'sext' 'tmp_160_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.24ns)   --->   "%tmp_162_i = add i17 %tmp_160_i_cast, %tmp_148_i_cast" [./haar.h:133->./haar.h:171]   --->   Operation 88 'add' 'tmp_162_i' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_162_i_cast = sext i17 %tmp_162_i to i18" [./haar.h:133->./haar.h:171]   --->   Operation 89 'sext' 'tmp_162_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.97ns)   --->   "br label %.preheader4" [./haar.h:170]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.97>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %k_6_cast, %.preheader4.preheader ], [ %k_7, %.preheader4.backedge ]"   --->   Operation 91 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%root_1 = phi i32 [ %root1, %.preheader4.preheader ], [ %root_1_be, %.preheader4.backedge ]" [./haar.h:167]   --->   Operation 92 'phi' 'root_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.57ns)   --->   "%k_7 = add nsw i32 %j_0_in, 1" [./haar.h:170]   --->   Operation 93 'add' 'k_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (1.31ns)   --->   "%exitcond = icmp eq i32 %j_0_in, %tmp_20" [./haar.h:170]   --->   Operation 94 'icmp' 'exitcond' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %3" [./haar.h:170]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_26 = sext i32 %k_7 to i64" [./haar.h:171]   --->   Operation 96 'sext' 'tmp_26' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%rects_val_x_addr_1 = getelementptr [1000 x i16]* %rects_val_x, i64 0, i64 %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 97 'getelementptr' 'rects_val_x_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (1.99ns)   --->   "%rects_val_x_load_1 = load i16* %rects_val_x_addr_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 98 'load' 'rects_val_x_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%rects_val_y_addr_1 = getelementptr [1000 x i16]* %rects_val_y, i64 0, i64 %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 99 'getelementptr' 'rects_val_y_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (1.99ns)   --->   "%rects_val_y_load_1 = load i16* %rects_val_y_addr_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 100 'load' 'rects_val_y_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%rects_val_width_addr_1 = getelementptr [1000 x i16]* %rects_val_width, i64 0, i64 %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 101 'getelementptr' 'rects_val_width_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.99ns)   --->   "%rects_val_width_load_2 = load i16* %rects_val_width_addr_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 102 'load' 'rects_val_width_load_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%rects_val_height_add_1 = getelementptr [1000 x i16]* %rects_val_height, i64 0, i64 %tmp_26" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 103 'getelementptr' 'rects_val_height_add_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.99ns)   --->   "%rects_val_height_loa_1 = load i16* %rects_val_height_add_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 104 'load' 'rects_val_height_loa_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 105 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 106 [1/2] (1.99ns)   --->   "%rects_val_x_load_1 = load i16* %rects_val_x_addr_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 106 'load' 'rects_val_x_load_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 107 [1/2] (1.99ns)   --->   "%rects_val_y_load_1 = load i16* %rects_val_y_addr_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 107 'load' 'rects_val_y_load_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 108 [1/2] (1.99ns)   --->   "%rects_val_width_load_2 = load i16* %rects_val_width_addr_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 108 'load' 'rects_val_width_load_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 109 [1/2] (1.99ns)   --->   "%rects_val_height_loa_1 = load i16* %rects_val_height_add_1, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 109 'load' 'rects_val_height_loa_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 110 [1/1] (1.25ns)   --->   "%tmp_i_i = icmp slt i16 %rects_val_width_load_1, %rects_val_width_load_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 110 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.45ns)   --->   "%tmp_i_i_81 = select i1 %tmp_i_i, i32 %k_6_cast, i32 %k_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 111 'select' 'tmp_i_i_81' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = sext i32 %tmp_i_i_81 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 112 'sext' 'tmp_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%rects_val_width_addr_2 = getelementptr [1000 x i16]* %rects_val_width, i64 0, i64 %tmp_i_i_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 113 'getelementptr' 'rects_val_width_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (1.99ns)   --->   "%rects_val_width_load = load i16* %rects_val_width_addr_2, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 114 'load' 'rects_val_width_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 115 [1/1] (1.25ns)   --->   "%tmp_i1_i = icmp slt i16 %rects_val_height_loa, %rects_val_height_loa_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 115 'icmp' 'tmp_i1_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.45ns)   --->   "%tmp_i2_i = select i1 %tmp_i1_i, i32 %k_6_cast, i32 %k_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 116 'select' 'tmp_i2_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_i2_i_cast = sext i32 %tmp_i2_i to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 117 'sext' 'tmp_i2_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%rects_val_height_add_2 = getelementptr [1000 x i16]* %rects_val_height, i64 0, i64 %tmp_i2_i_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171]   --->   Operation 118 'getelementptr' 'rects_val_height_add_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (1.99ns)   --->   "%rects_val_height_loa_2 = load i16* %rects_val_height_add_2, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 119 'load' 'rects_val_height_loa_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 10 <SV = 9> <Delay = 3.24>
ST_10 : Operation 120 [1/2] (1.99ns)   --->   "%rects_val_width_load = load i16* %rects_val_width_addr_2, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 120 'load' 'rects_val_width_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i16 %rects_val_width_load to i17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242->./haar.h:128->./haar.h:171]   --->   Operation 121 'sext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/2] (1.99ns)   --->   "%rects_val_height_loa_2 = load i16* %rects_val_height_add_2, align 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171]   --->   Operation 122 'load' 'rects_val_height_loa_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_137_i_cast = sext i16 %rects_val_height_loa_2 to i17" [./haar.h:128->./haar.h:171]   --->   Operation 123 'sext' 'tmp_137_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.24ns)   --->   "%tmp_138_i = add i17 %tmp_i_cast, %tmp_137_i_cast" [./haar.h:128->./haar.h:171]   --->   Operation 124 'add' 'tmp_138_i' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.28>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_139_i1 = sext i17 %tmp_138_i to i32" [./haar.h:128->./haar.h:171]   --->   Operation 125 'sext' 'tmp_139_i1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (8.28ns)   --->   "%tmp_139_i = sitofp i32 %tmp_139_i1 to float" [./haar.h:128->./haar.h:171]   --->   Operation 126 'sitofp' 'tmp_139_i' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 127 [1/2] (8.28ns)   --->   "%tmp_139_i = sitofp i32 %tmp_139_i1 to float" [./haar.h:128->./haar.h:171]   --->   Operation 127 'sitofp' 'tmp_139_i' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 128 [2/2] (7.30ns)   --->   "%tmp_140_i = fmul float %tmp_139_i, 5.000000e-01" [./haar.h:128->./haar.h:171]   --->   Operation 128 'fmul' 'tmp_140_i' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 129 [1/2] (7.30ns)   --->   "%tmp_140_i = fmul float %tmp_139_i, 5.000000e-01" [./haar.h:128->./haar.h:171]   --->   Operation 129 'fmul' 'tmp_140_i' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 130 [2/2] (7.30ns)   --->   "%x_assign_7 = fmul float %tmp_140_i, 5.000000e-01" [./haar.h:128->./haar.h:171]   --->   Operation 130 'fmul' 'x_assign_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 131 [1/2] (7.30ns)   --->   "%x_assign_7 = fmul float %tmp_140_i, 5.000000e-01" [./haar.h:128->./haar.h:171]   --->   Operation 131 'fmul' 'x_assign_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.46>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast float %x_assign_7 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 132 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 133 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 134 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_1 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 135 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_230_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 136 'bitconcatenate' 'tmp_230_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_230_i_i_i_i_cast = zext i25 %tmp_230_i_i_i_i to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 137 'zext' 'tmp_230_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i_cast = zext i8 %loc_V to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 138 'zext' 'tmp_i_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 139 'add' 'sh_assign' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 140 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (1.28ns)   --->   "%tmp_231_i_i_i_i = sub i8 127, %loc_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 141 'sub' 'tmp_231_i_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_231_i_i_i_i_cast = sext i8 %tmp_231_i_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 142 'sext' 'tmp_231_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.42ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_231_i_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 143 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%sh_assign_1_i_i_i_i_s = sext i9 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 144 'sext' 'sh_assign_1_i_i_i_i_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%sh_assign_1_i_i_i_i_1 = sext i9 %sh_assign_1 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 145 'sext' 'sh_assign_1_i_i_i_i_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_232_i_i_i_i = zext i32 %sh_assign_1_i_i_i_i_s to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 146 'zext' 'tmp_232_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_233_i_i_i_i = lshr i25 %tmp_230_i_i_i_i, %sh_assign_1_i_i_i_i_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 147 'lshr' 'tmp_233_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_234_i_i_i_i = shl i63 %tmp_230_i_i_i_i_cast, %tmp_232_i_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 148 'shl' 'tmp_234_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_233_i_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 149 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_2 = zext i1 %tmp_48 to i16" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 150 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_234_i_i_i_i, i32 24, i32 39)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 151 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %isNeg, i16 %tmp_2, i16 %tmp_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 152 'select' 'p_Val2_3' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (1.24ns)   --->   "%p_Val2_i_i_i_i = sub i16 0, %p_Val2_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 153 'sub' 'p_Val2_i_i_i_i' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.47ns)   --->   "%p_Val2_s = select i1 %p_Result_s, i16 %p_Val2_i_i_i_i, i16 %p_Val2_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171]   --->   Operation 154 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_143_i_cast5 = sext i16 %rects_val_x_load_1 to i18" [./haar.h:130->./haar.h:171]   --->   Operation 155 'sext' 'tmp_143_i_cast5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_143_i_cast = sext i16 %rects_val_x_load_1 to i17" [./haar.h:130->./haar.h:171]   --->   Operation 156 'sext' 'tmp_143_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (1.24ns)   --->   "%x_assign_3 = sub i17 %tmp_142_i_cast, %tmp_143_i_cast" [./haar.h:130->./haar.h:171]   --->   Operation 157 'sub' 'x_assign_3' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (1.26ns)   --->   "%neg_i_i = sub i17 0, %x_assign_3" [./haar.h:130->./haar.h:171]   --->   Operation 158 'sub' 'neg_i_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (1.25ns)   --->   "%abscond_i_i = icmp sgt i17 %x_assign_3, 0" [./haar.h:130->./haar.h:171]   --->   Operation 159 'icmp' 'abscond_i_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_147_i)   --->   "%abs_i_i = select i1 %abscond_i_i, i17 %x_assign_3, i17 %neg_i_i" [./haar.h:130->./haar.h:171]   --->   Operation 160 'select' 'abs_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_146_i_cast4 = sext i16 %p_Val2_s to i18" [./haar.h:130->./haar.h:171]   --->   Operation 161 'sext' 'tmp_146_i_cast4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_146_i_cast = sext i16 %p_Val2_s to i17" [./haar.h:130->./haar.h:171]   --->   Operation 162 'sext' 'tmp_146_i_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (1.25ns) (out node of the LUT)   --->   "%tmp_147_i = icmp sgt i17 %abs_i_i, %tmp_146_i_cast" [./haar.h:130->./haar.h:171]   --->   Operation 163 'icmp' 'tmp_147_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.97ns)   --->   "br i1 %tmp_147_i, label %.preheader4.backedge, label %4" [./haar.h:130->./haar.h:171]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.97>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_149_i_cast3 = sext i16 %rects_val_y_load_1 to i18" [./haar.h:131->./haar.h:171]   --->   Operation 165 'sext' 'tmp_149_i_cast3' <Predicate = (!tmp_147_i)> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_149_i_cast = sext i16 %rects_val_y_load_1 to i17" [./haar.h:131->./haar.h:171]   --->   Operation 166 'sext' 'tmp_149_i_cast' <Predicate = (!tmp_147_i)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.24ns)   --->   "%x_assign_4 = sub i17 %tmp_148_i_cast, %tmp_149_i_cast" [./haar.h:131->./haar.h:171]   --->   Operation 167 'sub' 'x_assign_4' <Predicate = (!tmp_147_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (1.26ns)   --->   "%neg_i3_i = sub i17 0, %x_assign_4" [./haar.h:131->./haar.h:171]   --->   Operation 168 'sub' 'neg_i3_i' <Predicate = (!tmp_147_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (1.25ns)   --->   "%abscond_i4_i = icmp sgt i17 %x_assign_4, 0" [./haar.h:131->./haar.h:171]   --->   Operation 169 'icmp' 'abscond_i4_i' <Predicate = (!tmp_147_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_i)   --->   "%abs_i5_i = select i1 %abscond_i4_i, i17 %x_assign_4, i17 %neg_i3_i" [./haar.h:131->./haar.h:171]   --->   Operation 170 'select' 'abs_i5_i' <Predicate = (!tmp_147_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (1.25ns) (out node of the LUT)   --->   "%tmp_152_i = icmp sgt i17 %abs_i5_i, %tmp_146_i_cast" [./haar.h:131->./haar.h:171]   --->   Operation 171 'icmp' 'tmp_152_i' <Predicate = (!tmp_147_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.97ns)   --->   "br i1 %tmp_152_i, label %.preheader4.backedge, label %5" [./haar.h:131->./haar.h:171]   --->   Operation 172 'br' <Predicate = (!tmp_147_i)> <Delay = 0.97>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_154_i_cast = sext i16 %rects_val_width_load_2 to i18" [./haar.h:132->./haar.h:171]   --->   Operation 173 'sext' 'tmp_154_i_cast' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_156_i = sub i18 %tmp_155_i_cast, %tmp_143_i_cast5" [./haar.h:132->./haar.h:171]   --->   Operation 174 'sub' 'tmp_156_i' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 175 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%x_assign_5 = sub i18 %tmp_156_i, %tmp_154_i_cast" [./haar.h:132->./haar.h:171]   --->   Operation 175 'sub' 'x_assign_5' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 176 [1/1] (1.28ns)   --->   "%neg_i6_i = sub i18 0, %x_assign_5" [./haar.h:132->./haar.h:171]   --->   Operation 176 'sub' 'neg_i6_i' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (1.25ns)   --->   "%abscond_i7_i = icmp sgt i18 %x_assign_5, 0" [./haar.h:132->./haar.h:171]   --->   Operation 177 'icmp' 'abscond_i7_i' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_159_i)   --->   "%abs_i8_i = select i1 %abscond_i7_i, i18 %x_assign_5, i18 %neg_i6_i" [./haar.h:132->./haar.h:171]   --->   Operation 178 'select' 'abs_i8_i' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (1.25ns) (out node of the LUT)   --->   "%tmp_159_i = icmp sgt i18 %abs_i8_i, %tmp_146_i_cast4" [./haar.h:132->./haar.h:171]   --->   Operation 179 'icmp' 'tmp_159_i' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.97ns)   --->   "br i1 %tmp_159_i, label %.preheader4.backedge, label %"SimilarRects<short>.exit"" [./haar.h:132->./haar.h:171]   --->   Operation 180 'br' <Predicate = (!tmp_147_i & !tmp_152_i)> <Delay = 0.97>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_161_i_cast = sext i16 %rects_val_height_loa_1 to i18" [./haar.h:133->./haar.h:171]   --->   Operation 181 'sext' 'tmp_161_i_cast' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_163_i = sub i18 %tmp_162_i_cast, %tmp_149_i_cast3" [./haar.h:133->./haar.h:171]   --->   Operation 182 'sub' 'tmp_163_i' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 183 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%x_assign_6 = sub i18 %tmp_163_i, %tmp_161_i_cast" [./haar.h:133->./haar.h:171]   --->   Operation 183 'sub' 'x_assign_6' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 184 [1/1] (1.28ns)   --->   "%neg_i9_i = sub i18 0, %x_assign_6" [./haar.h:133->./haar.h:171]   --->   Operation 184 'sub' 'neg_i9_i' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (1.25ns)   --->   "%abscond_i10_i = icmp sgt i18 %x_assign_6, 0" [./haar.h:133->./haar.h:171]   --->   Operation 185 'icmp' 'abscond_i10_i' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_166_i)   --->   "%abs_i11_i = select i1 %abscond_i10_i, i18 %x_assign_6, i18 %neg_i9_i" [./haar.h:133->./haar.h:171]   --->   Operation 186 'select' 'abs_i11_i' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 187 [1/1] (1.25ns) (out node of the LUT)   --->   "%tmp_166_i = icmp sgt i18 %abs_i11_i, %tmp_146_i_cast4" [./haar.h:133->./haar.h:171]   --->   Operation 187 'icmp' 'tmp_166_i' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.97ns)   --->   "br i1 %tmp_166_i, label %.preheader4.backedge, label %.preheader3.preheader" [./haar.h:171]   --->   Operation 188 'br' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i)> <Delay = 0.97>
ST_17 : Operation 189 [1/1] (0.97ns)   --->   "br label %.preheader3" [./haar.h:176]   --->   Operation 189 'br' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i)> <Delay = 0.97>

State 18 <SV = 17> <Delay = 1.99>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%root_6 = phi i32 [ %root2, %.preheader3 ], [ %k_7, %.preheader3.preheader ]"   --->   Operation 190 'phi' 'root_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_30 = sext i32 %root_6 to i64" [./haar.h:176]   --->   Operation 191 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%nodes_0_addr_3 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_30" [./haar.h:176]   --->   Operation 192 'getelementptr' 'nodes_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [2/2] (1.99ns)   --->   "%root2 = load i32* %nodes_0_addr_3, align 4" [./haar.h:176]   --->   Operation 193 'load' 'root2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 19 <SV = 18> <Delay = 2.28>
ST_19 : Operation 194 [1/2] (1.99ns)   --->   "%root2 = load i32* %nodes_0_addr_3, align 4" [./haar.h:176]   --->   Operation 194 'load' 'root2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %root2, i32 31)" [./haar.h:176]   --->   Operation 195 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %6, label %.preheader3" [./haar.h:176]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (1.31ns)   --->   "%tmp_31 = icmp eq i32 %root_6, %root_1" [./haar.h:180]   --->   Operation 197 'icmp' 'tmp_31' <Predicate = (tmp_50)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [1/1] (0.97ns)   --->   "br i1 %tmp_31, label %.preheader4.backedge, label %7" [./haar.h:180]   --->   Operation 198 'br' <Predicate = (tmp_50)> <Delay = 0.97>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_32 = sext i32 %root_1 to i64" [./haar.h:182]   --->   Operation 199 'sext' 'tmp_32' <Predicate = (tmp_50 & !tmp_31)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%nodes_1_addr_2 = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_32" [./haar.h:182]   --->   Operation 200 'getelementptr' 'nodes_1_addr_2' <Predicate = (tmp_50 & !tmp_31)> <Delay = 0.00>
ST_19 : Operation 201 [2/2] (1.99ns)   --->   "%rank = load i32* %nodes_1_addr_2, align 4" [./haar.h:182]   --->   Operation 201 'load' 'rank' <Predicate = (tmp_50 & !tmp_31)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%nodes_1_addr_3 = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_30" [./haar.h:176]   --->   Operation 202 'getelementptr' 'nodes_1_addr_3' <Predicate = (tmp_50 & !tmp_31)> <Delay = 0.00>
ST_19 : Operation 203 [2/2] (1.99ns)   --->   "%rank2 = load i32* %nodes_1_addr_3, align 4" [./haar.h:183]   --->   Operation 203 'load' 'rank2' <Predicate = (tmp_50 & !tmp_31)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 20 <SV = 19> <Delay = 6.88>
ST_20 : Operation 204 [1/2] (1.99ns)   --->   "%rank = load i32* %nodes_1_addr_2, align 4" [./haar.h:182]   --->   Operation 204 'load' 'rank' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_20 : Operation 205 [1/2] (1.99ns)   --->   "%rank2 = load i32* %nodes_1_addr_3, align 4" [./haar.h:183]   --->   Operation 205 'load' 'rank2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_20 : Operation 206 [1/1] (1.31ns)   --->   "%tmp_33 = icmp sgt i32 %rank, %rank2" [./haar.h:184]   --->   Operation 206 'icmp' 'tmp_33' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %8, label %9" [./haar.h:184]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%nodes_0_addr_4 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_32" [./haar.h:182]   --->   Operation 208 'getelementptr' 'nodes_0_addr_4' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (1.99ns)   --->   "store i32 %root_6, i32* %nodes_0_addr_4, align 4" [./haar.h:188]   --->   Operation 209 'store' <Predicate = (!tmp_33)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_20 : Operation 210 [1/1] (1.31ns)   --->   "%tmp_34 = icmp eq i32 %rank, %rank2" [./haar.h:189]   --->   Operation 210 'icmp' 'tmp_34' <Predicate = (!tmp_33)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_35 = zext i1 %tmp_34 to i32" [./haar.h:189]   --->   Operation 211 'zext' 'tmp_35' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (1.57ns)   --->   "%tmp_36 = add nsw i32 %rank2, %tmp_35" [./haar.h:189]   --->   Operation 212 'add' 'tmp_36' <Predicate = (!tmp_33)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/1] (1.99ns)   --->   "store i32 %tmp_36, i32* %nodes_1_addr_3, align 4" [./haar.h:189]   --->   Operation 213 'store' <Predicate = (!tmp_33)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_20 : Operation 214 [1/1] (0.97ns)   --->   "br label %10"   --->   Operation 214 'br' <Predicate = (!tmp_33)> <Delay = 0.97>
ST_20 : Operation 215 [1/1] (1.99ns)   --->   "store i32 %root_1, i32* %nodes_0_addr_3, align 4" [./haar.h:185]   --->   Operation 215 'store' <Predicate = (tmp_33)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_20 : Operation 216 [1/1] (0.97ns)   --->   "br label %10" [./haar.h:186]   --->   Operation 216 'br' <Predicate = (tmp_33)> <Delay = 0.97>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%root_2 = phi i32 [ %root_1, %8 ], [ %root_6, %9 ]"   --->   Operation 217 'phi' 'root_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.97ns)   --->   "br label %._crit_edge7" [./haar.h:192]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.97>

State 21 <SV = 20> <Delay = 1.99>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%k = phi i32 [ %parent, %11 ], [ %k_7, %10 ]"   --->   Operation 219 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_37 = sext i32 %k to i64" [./haar.h:196]   --->   Operation 220 'sext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%nodes_0_addr_5 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_37" [./haar.h:196]   --->   Operation 221 'getelementptr' 'nodes_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [2/2] (1.99ns)   --->   "%parent = load i32* %nodes_0_addr_5, align 4" [./haar.h:196]   --->   Operation 222 'load' 'parent' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 22 <SV = 21> <Delay = 1.99>
ST_22 : Operation 223 [1/2] (1.99ns)   --->   "%parent = load i32* %nodes_0_addr_5, align 4" [./haar.h:196]   --->   Operation 223 'load' 'parent' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %parent, i32 31)" [./haar.h:196]   --->   Operation 224 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %.preheader2.preheader, label %11" [./haar.h:196]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (1.99ns)   --->   "store i32 %root_2, i32* %nodes_0_addr_5, align 4" [./haar.h:197]   --->   Operation 226 'store' <Predicate = (!tmp_51)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [./haar.h:199]   --->   Operation 227 'br' <Predicate = (!tmp_51)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.97ns)   --->   "br label %.preheader2" [./haar.h:203]   --->   Operation 228 'br' <Predicate = (tmp_51)> <Delay = 0.97>

State 23 <SV = 22> <Delay = 1.99>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%k_1 = phi i32 [ %parent_1, %12 ], [ %k_6_cast, %.preheader2.preheader ]"   --->   Operation 229 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_38 = sext i32 %k_1 to i64" [./haar.h:203]   --->   Operation 230 'sext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%nodes_0_addr_6 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_38" [./haar.h:203]   --->   Operation 231 'getelementptr' 'nodes_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [2/2] (1.99ns)   --->   "%parent_1 = load i32* %nodes_0_addr_6, align 4" [./haar.h:203]   --->   Operation 232 'load' 'parent_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 24 <SV = 23> <Delay = 1.99>
ST_24 : Operation 233 [1/2] (1.99ns)   --->   "%parent_1 = load i32* %nodes_0_addr_6, align 4" [./haar.h:203]   --->   Operation 233 'load' 'parent_1' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %parent_1, i32 31)" [./haar.h:203]   --->   Operation 234 'bitselect' 'tmp_52' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %.preheader4.loopexit, label %12" [./haar.h:203]   --->   Operation 235 'br' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (1.99ns)   --->   "store i32 %root_2, i32* %nodes_0_addr_6, align 4" [./haar.h:204]   --->   Operation 236 'store' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31 & !tmp_52)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader2" [./haar.h:206]   --->   Operation 237 'br' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31 & !tmp_52)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.97ns)   --->   "br label %.preheader4.backedge"   --->   Operation 238 'br' <Predicate = (!tmp_147_i & !tmp_152_i & !tmp_159_i & !tmp_166_i & !tmp_31 & tmp_52)> <Delay = 0.97>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%root_1_be = phi i32 [ %root_1, %6 ], [ %root_1, %"SimilarRects<short>.exit" ], [ %root_1, %5 ], [ %root_1, %4 ], [ %root_1, %3 ], [ %root_2, %.preheader4.loopexit ]" [./haar.h:167]   --->   Operation 239 'phi' 'root_1_be' <Predicate = (tmp_147_i) | (tmp_152_i) | (tmp_159_i) | (tmp_166_i) | (tmp_31) | (tmp_52)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 240 'br' <Predicate = (tmp_147_i) | (tmp_152_i) | (tmp_159_i) | (tmp_166_i) | (tmp_31) | (tmp_52)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 1.55>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%root_3 = phi i31 [ %i_3, %._crit_edge8 ], [ 0, %.preheader1.preheader ]"   --->   Operation 241 'phi' 'root_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%root_3_cast = zext i31 %root_3 to i32" [./haar.h:215]   --->   Operation 242 'zext' 'root_3_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (1.31ns)   --->   "%tmp_23 = icmp slt i32 %root_3_cast, %rects_length_read_1" [./haar.h:214]   --->   Operation 243 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1000, i64 0)"   --->   Operation 244 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (1.55ns)   --->   "%i_3 = add i31 %root_3, 1" [./haar.h:214]   --->   Operation 245 'add' 'i_3' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.preheader.preheader, label %15" [./haar.h:214]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.97ns)   --->   "br label %.preheader" [./haar.h:216]   --->   Operation 247 'br' <Predicate = (tmp_23)> <Delay = 0.97>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%nclasses_load_1 = load i32* %nclasses" [./haar.h:225]   --->   Operation 248 'load' 'nclasses_load_1' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "ret i32 %nclasses_load_1" [./haar.h:225]   --->   Operation 249 'ret' <Predicate = (!tmp_23)> <Delay = 0.00>

State 26 <SV = 5> <Delay = 1.99>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%root3 = phi i32 [ %root_5, %.preheader ], [ %root_3_cast, %.preheader.preheader ]"   --->   Operation 250 'phi' 'root3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_25 = sext i32 %root3 to i64" [./haar.h:216]   --->   Operation 251 'sext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%nodes_0_addr_2 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_25" [./haar.h:216]   --->   Operation 252 'getelementptr' 'nodes_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [2/2] (1.99ns)   --->   "%root_5 = load i32* %nodes_0_addr_2, align 4" [./haar.h:216]   --->   Operation 253 'load' 'root_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 27 <SV = 6> <Delay = 1.99>
ST_27 : Operation 254 [1/2] (1.99ns)   --->   "%root_5 = load i32* %nodes_0_addr_2, align 4" [./haar.h:216]   --->   Operation 254 'load' 'root_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %root_5, i32 31)" [./haar.h:216]   --->   Operation 255 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %13, label %.preheader" [./haar.h:216]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%nodes_1_addr_1 = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_25" [./haar.h:216]   --->   Operation 257 'getelementptr' 'nodes_1_addr_1' <Predicate = (tmp_44)> <Delay = 0.00>
ST_27 : Operation 258 [2/2] (1.99ns)   --->   "%nodes_1_load = load i32* %nodes_1_addr_1, align 4" [./haar.h:220]   --->   Operation 258 'load' 'nodes_1_load' <Predicate = (tmp_44)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 28 <SV = 7> <Delay = 2.55>
ST_28 : Operation 259 [1/2] (1.99ns)   --->   "%nodes_1_load = load i32* %nodes_1_addr_1, align 4" [./haar.h:220]   --->   Operation 259 'load' 'nodes_1_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nodes_1_load, i32 31)" [./haar.h:220]   --->   Operation 260 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %._crit_edge8, label %14" [./haar.h:220]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%nclasses_load = load i32* %nclasses" [./haar.h:221]   --->   Operation 262 'load' 'nclasses_load' <Predicate = (!tmp_49)> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (1.57ns)   --->   "%nclasses_1 = add nsw i32 %nclasses_load, 1" [./haar.h:221]   --->   Operation 263 'add' 'nclasses_1' <Predicate = (!tmp_49)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (0.49ns)   --->   "%tmp_27 = xor i32 %nclasses_load, -1" [./haar.h:221]   --->   Operation 264 'xor' 'tmp_27' <Predicate = (!tmp_49)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (1.99ns)   --->   "store i32 %tmp_27, i32* %nodes_1_addr_1, align 4" [./haar.h:221]   --->   Operation 265 'store' <Predicate = (!tmp_49)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_28 : Operation 266 [1/1] (0.97ns)   --->   "store i32 %nclasses_1, i32* %nclasses" [./haar.h:221]   --->   Operation 266 'store' <Predicate = (!tmp_49)> <Delay = 0.97>
ST_28 : Operation 267 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [./haar.h:222]   --->   Operation 267 'br' <Predicate = (!tmp_49)> <Delay = 0.00>

State 29 <SV = 8> <Delay = 1.99>
ST_29 : Operation 268 [2/2] (1.99ns)   --->   "%nodes_1_load_1 = load i32* %nodes_1_addr_1, align 4" [./haar.h:223]   --->   Operation 268 'load' 'nodes_1_load_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 30 <SV = 9> <Delay = 4.49>
ST_30 : Operation 269 [1/2] (1.99ns)   --->   "%nodes_1_load_1 = load i32* %nodes_1_addr_1, align 4" [./haar.h:223]   --->   Operation 269 'load' 'nodes_1_load_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_30 : Operation 270 [1/1] (0.49ns)   --->   "%tmp_28 = xor i32 %nodes_1_load_1, -1" [./haar.h:223]   --->   Operation 270 'xor' 'tmp_28' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_29 = zext i31 %root_3 to i64" [./haar.h:223]   --->   Operation 271 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%labels_addr = getelementptr [1000 x i32]* %labels, i64 0, i64 %tmp_29" [./haar.h:223]   --->   Operation 272 'getelementptr' 'labels_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (1.99ns)   --->   "store i32 %tmp_28, i32* %labels_addr, align 4" [./haar.h:223]   --->   Operation 273 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "br label %.preheader1" [./haar.h:214]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./haar.h:153) [12]  (0.978 ns)

 <State 2>: 2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./haar.h:153) [12]  (0 ns)
	'getelementptr' operation ('nodes_0_addr', ./haar.h:155) [22]  (0 ns)
	'store' operation (./haar.h:155) of constant 4294967295 on array 'nodes[0]', ./haar.h:149 [23]  (2 ns)

 <State 3>: 1.58ns
The critical path consists of the following:
	'add' operation ('tmp_20', ./haar.h:164) [29]  (1.58 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./haar.h:164) [32]  (0 ns)
	'add' operation ('i', ./haar.h:164) [36]  (1.56 ns)

 <State 5>: 2ns
The critical path consists of the following:
	'phi' operation ('root') with incoming values : ('k_6_cast', ./haar.h:202) ('root', ./haar.h:167) [41]  (0 ns)
	'getelementptr' operation ('nodes_0_addr_1', ./haar.h:167) [43]  (0 ns)
	'load' operation ('root', ./haar.h:167) on array 'nodes[0]', ./haar.h:149 [44]  (2 ns)

 <State 6>: 2ns
The critical path consists of the following:
	'load' operation ('root', ./haar.h:167) on array 'nodes[0]', ./haar.h:149 [44]  (2 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('rects_val_x_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171) on array 'rects_val_x' [50]  (2 ns)
	'add' operation ('tmp_155_i', ./haar.h:132->./haar.h:171) [60]  (1.25 ns)

 <State 8>: 3.58ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('k_6_cast', ./haar.h:202) ('k', ./haar.h:170) [67]  (0 ns)
	'add' operation ('k', ./haar.h:170) [69]  (1.58 ns)
	'getelementptr' operation ('rects_val_y_addr_1', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171) [76]  (0 ns)
	'load' operation ('rects_val_y_load_1', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171) on array 'rects_val_y' [77]  (2 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'load' operation ('y', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171) on array 'rects_val_width' [79]  (2 ns)
	'icmp' operation ('tmp_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171) [82]  (1.25 ns)
	'select' operation ('tmp_i_i_81', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171) [83]  (0.457 ns)
	'getelementptr' operation ('rects_val_width_addr_2', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:155->./haar.h:171) [85]  (0 ns)
	'load' operation ('rects_val_width_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171) on array 'rects_val_width' [86]  (2 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('rects_val_width_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:243->./haar.h:128->./haar.h:171) on array 'rects_val_width' [86]  (2 ns)
	'add' operation ('tmp_138_i', ./haar.h:128->./haar.h:171) [94]  (1.25 ns)

 <State 11>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('tmp_139_i', ./haar.h:128->./haar.h:171) [96]  (8.29 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('tmp_139_i', ./haar.h:128->./haar.h:171) [96]  (8.29 ns)

 <State 13>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_140_i', ./haar.h:128->./haar.h:171) [97]  (7.31 ns)

 <State 14>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_140_i', ./haar.h:128->./haar.h:171) [97]  (7.31 ns)

 <State 15>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('x', ./haar.h:128->./haar.h:171) [98]  (7.31 ns)

 <State 16>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('x', ./haar.h:128->./haar.h:171) [98]  (7.31 ns)

 <State 17>: 7.47ns
The critical path consists of the following:
	'sub' operation ('tmp_231_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171) [108]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171) [110]  (0.421 ns)
	'lshr' operation ('tmp_233_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171) [114]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171) [119]  (1.81 ns)
	'sub' operation ('p_Val2_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171) [120]  (1.25 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->./haar.h:128->./haar.h:171) [121]  (0.473 ns)
	'icmp' operation ('tmp_166_i', ./haar.h:133->./haar.h:171) [157]  (1.26 ns)
	multiplexor before 'phi' operation ('root_1_be', ./haar.h:167) with incoming values : ('k_6_cast', ./haar.h:202) ('root', ./haar.h:167) ('k', ./haar.h:170) ('root2', ./haar.h:176) [218]  (0.978 ns)

 <State 18>: 2ns
The critical path consists of the following:
	'phi' operation ('root2') with incoming values : ('k', ./haar.h:170) ('root2', ./haar.h:176) [162]  (0 ns)
	'getelementptr' operation ('nodes_0_addr_3', ./haar.h:176) [164]  (0 ns)
	'load' operation ('root2', ./haar.h:176) on array 'nodes[0]', ./haar.h:149 [165]  (2 ns)

 <State 19>: 2.29ns
The critical path consists of the following:
	'icmp' operation ('tmp_31', ./haar.h:180) [169]  (1.31 ns)
	multiplexor before 'phi' operation ('root_1_be', ./haar.h:167) with incoming values : ('k_6_cast', ./haar.h:202) ('root', ./haar.h:167) ('k', ./haar.h:170) ('root2', ./haar.h:176) [218]  (0.978 ns)

 <State 20>: 6.89ns
The critical path consists of the following:
	'load' operation ('rank', ./haar.h:182) on array 'nodes[1]', ./haar.h:149 [174]  (2 ns)
	'icmp' operation ('tmp_34', ./haar.h:189) [182]  (1.31 ns)
	'add' operation ('tmp_36', ./haar.h:189) [184]  (1.58 ns)
	'store' operation (./haar.h:189) of variable 'tmp_36', ./haar.h:189 on array 'nodes[1]', ./haar.h:149 [185]  (2 ns)

 <State 21>: 2ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./haar.h:170) ('parent', ./haar.h:196) [194]  (0 ns)
	'getelementptr' operation ('nodes_0_addr_5', ./haar.h:196) [196]  (0 ns)
	'load' operation ('parent', ./haar.h:196) on array 'nodes[0]', ./haar.h:149 [197]  (2 ns)

 <State 22>: 2ns
The critical path consists of the following:
	'load' operation ('parent', ./haar.h:196) on array 'nodes[0]', ./haar.h:149 [197]  (2 ns)

 <State 23>: 2ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k_6_cast', ./haar.h:202) ('parent', ./haar.h:203) [206]  (0 ns)
	'getelementptr' operation ('nodes_0_addr_6', ./haar.h:203) [208]  (0 ns)
	'load' operation ('parent', ./haar.h:203) on array 'nodes[0]', ./haar.h:149 [209]  (2 ns)

 <State 24>: 2ns
The critical path consists of the following:
	'load' operation ('parent', ./haar.h:203) on array 'nodes[0]', ./haar.h:149 [209]  (2 ns)

 <State 25>: 1.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./haar.h:214) [227]  (0 ns)
	'add' operation ('i', ./haar.h:214) [231]  (1.56 ns)

 <State 26>: 2ns
The critical path consists of the following:
	'phi' operation ('root') with incoming values : ('root_3_cast', ./haar.h:215) ('root', ./haar.h:216) [236]  (0 ns)
	'getelementptr' operation ('nodes_0_addr_2', ./haar.h:216) [238]  (0 ns)
	'load' operation ('root', ./haar.h:216) on array 'nodes[0]', ./haar.h:149 [239]  (2 ns)

 <State 27>: 2ns
The critical path consists of the following:
	'load' operation ('root', ./haar.h:216) on array 'nodes[0]', ./haar.h:149 [239]  (2 ns)

 <State 28>: 2.56ns
The critical path consists of the following:
	'load' operation ('nclasses_load', ./haar.h:221) on local variable 'nclasses' [248]  (0 ns)
	'add' operation ('nclasses', ./haar.h:221) [249]  (1.58 ns)
	'store' operation (./haar.h:221) of variable 'nclasses', ./haar.h:221 on local variable 'nclasses' [252]  (0.978 ns)

 <State 29>: 2ns
The critical path consists of the following:
	'load' operation ('nodes_1_load_1', ./haar.h:223) on array 'nodes[1]', ./haar.h:149 [255]  (2 ns)

 <State 30>: 4.49ns
The critical path consists of the following:
	'load' operation ('nodes_1_load_1', ./haar.h:223) on array 'nodes[1]', ./haar.h:149 [255]  (2 ns)
	'xor' operation ('tmp_28', ./haar.h:223) [256]  (0.498 ns)
	'store' operation (./haar.h:223) of variable 'tmp_28', ./haar.h:223 on array 'labels' [259]  (2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
