DRAM.v,verilog,xil_defaultlib,../../../../../../../../Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/DRAM/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
