<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/radeon_object.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - radeon_object.c<span style="font-size: 80%;"> (source / <a href="radeon_object.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">417</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       3 </span>            :  * All Rights Reserved.
<span class="lineNum">       4 </span>            :  *
<span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the
<span class="lineNum">       7 </span>            :  * &quot;Software&quot;), to deal in the Software without restriction, including
<span class="lineNum">       8 </span>            :  * without limitation the rights to use, copy, modify, merge, publish,
<span class="lineNum">       9 </span>            :  * distribute, sub license, and/or sell copies of the Software, and to
<span class="lineNum">      10 </span>            :  * permit persons to whom the Software is furnished to do so, subject to
<span class="lineNum">      11 </span>            :  * the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      14 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      15 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
<span class="lineNum">      16 </span>            :  * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
<span class="lineNum">      17 </span>            :  * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
<span class="lineNum">      18 </span>            :  * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
<span class="lineNum">      19 </span>            :  * USE OR OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      20 </span>            :  *
<span class="lineNum">      21 </span>            :  * The above copyright notice and this permission notice (including the
<span class="lineNum">      22 </span>            :  * next paragraph) shall be included in all copies or substantial portions
<span class="lineNum">      23 </span>            :  * of the Software.
<span class="lineNum">      24 </span>            :  *
<span class="lineNum">      25 </span>            :  */
<span class="lineNum">      26 </span>            : /*
<span class="lineNum">      27 </span>            :  * Authors:
<span class="lineNum">      28 </span>            :  *    Jerome Glisse &lt;glisse@freedesktop.org&gt;
<span class="lineNum">      29 </span>            :  *    Thomas Hellstrom &lt;thomas-at-tungstengraphics-dot-com&gt;
<span class="lineNum">      30 </span>            :  *    Dave Airlie
<span class="lineNum">      31 </span>            :  */
<span class="lineNum">      32 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      33 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      34 </span>            : #include &lt;dev/pci/drm/drm_cache.h&gt;
<span class="lineNum">      35 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;radeon_trace.h&quot;
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : int radeon_ttm_init(struct radeon_device *rdev);
<span class="lineNum">      40 </span>            : void radeon_ttm_fini(struct radeon_device *rdev);
<span class="lineNum">      41 </span>            : static void radeon_bo_clear_surface_reg(struct radeon_bo *bo);
<span class="lineNum">      42 </span>            : 
<span class="lineNum">      43 </span>            : /*
<span class="lineNum">      44 </span>            :  * To exclude mutual BO access we rely on bo_reserve exclusion, as all
<span class="lineNum">      45 </span>            :  * function are calling it.
<a name="46"><span class="lineNum">      46 </span>            :  */</a>
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span><span class="lineNoCov">          0 : static void radeon_update_memory_usage(struct radeon_bo *bo,</span>
<span class="lineNum">      49 </span>            :                                        unsigned mem_type, int sign)
<span class="lineNum">      50 </span>            : {
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = bo-&gt;rdev;</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         u64 size = (u64)bo-&gt;tbo.num_pages &lt;&lt; PAGE_SHIFT;</span>
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         switch (mem_type) {</span>
<span class="lineNum">      55 </span>            :         case TTM_PL_TT:
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 if (sign &gt; 0)</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :                         atomic64_add(size, &amp;rdev-&gt;gtt_usage);</span>
<span class="lineNum">      58 </span>            :                 else
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :                         atomic64_sub(size, &amp;rdev-&gt;gtt_usage);</span>
<span class="lineNum">      60 </span>            :                 break;
<span class="lineNum">      61 </span>            :         case TTM_PL_VRAM:
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 if (sign &gt; 0)</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :                         atomic64_add(size, &amp;rdev-&gt;vram_usage);</span>
<span class="lineNum">      64 </span>            :                 else
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                         atomic64_sub(size, &amp;rdev-&gt;vram_usage);</span>
<span class="lineNum">      66 </span>            :                 break;
<span class="lineNum">      67 </span>            :         }
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span><span class="lineNoCov">          0 : static void radeon_ttm_bo_destroy(struct ttm_buffer_object *tbo)</span>
<span class="lineNum">      71 </span>            : {
<span class="lineNum">      72 </span>            :         struct radeon_bo *bo;
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         bo = container_of(tbo, struct radeon_bo, tbo);</span>
<span class="lineNum">      75 </span>            : 
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         radeon_update_memory_usage(bo, bo-&gt;tbo.mem.mem_type, -1);</span>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;bo-&gt;rdev-&gt;gem.mutex);</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         list_del_init(&amp;bo-&gt;list);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;bo-&gt;rdev-&gt;gem.mutex);</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         radeon_bo_clear_surface_reg(bo);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         WARN_ON(!list_empty(&amp;bo-&gt;va));</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         drm_gem_object_release(&amp;bo-&gt;gem_base);</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         pool_put(&amp;bo-&gt;rdev-&gt;ddev-&gt;objpl, bo);</span>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 : bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo)</span>
<span class="lineNum">      88 </span>            : {
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         if (bo-&gt;destroy == &amp;radeon_ttm_bo_destroy)</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span><span class="lineNoCov">          0 : void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain)</span>
<span class="lineNum">      95 </span>            : {
<span class="lineNum">      96 </span>            :         u32 c = 0, i;
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         rbo-&gt;placement.placement = rbo-&gt;placements;</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         rbo-&gt;placement.busy_placement = rbo-&gt;placements;</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         if (domain &amp; RADEON_GEM_DOMAIN_VRAM) {</span>
<span class="lineNum">     101 </span>            :                 /* Try placing BOs which don't need CPU access outside of the
<span class="lineNum">     102 </span>            :                  * CPU accessible part of VRAM
<span class="lineNum">     103 </span>            :                  */
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 if ((rbo-&gt;flags &amp; RADEON_GEM_NO_CPU_ACCESS) &amp;&amp;</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                     rbo-&gt;rdev-&gt;mc.visible_vram_size &lt; rbo-&gt;rdev-&gt;mc.real_vram_size) {</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn =</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                                 rbo-&gt;rdev-&gt;mc.visible_vram_size &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_WC |</span>
<span class="lineNum">     109 </span>            :                                                      TTM_PL_FLAG_UNCACHED |
<span class="lineNum">     110 </span>            :                                                      TTM_PL_FLAG_VRAM;
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 rbo-&gt;placements[c++].flags = TTM_PL_FLAG_WC |</span>
<span class="lineNum">     115 </span>            :                                              TTM_PL_FLAG_UNCACHED |
<span class="lineNum">     116 </span>            :                                              TTM_PL_FLAG_VRAM;
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         if (domain &amp; RADEON_GEM_DOMAIN_GTT) {</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 if (rbo-&gt;flags &amp; RADEON_GEM_GTT_UC) {</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_UNCACHED |</span>
<span class="lineNum">     123 </span>            :                                 TTM_PL_FLAG_TT;
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 } else if ((rbo-&gt;flags &amp; RADEON_GEM_GTT_WC) ||</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :                            (rbo-&gt;rdev-&gt;flags &amp; RADEON_IS_AGP)) {</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_WC |</span>
<span class="lineNum">     129 </span>            :                                 TTM_PL_FLAG_UNCACHED |
<span class="lineNum">     130 </span>            :                                 TTM_PL_FLAG_TT;
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_CACHED |</span>
<span class="lineNum">     134 </span>            :                                                      TTM_PL_FLAG_TT;
<span class="lineNum">     135 </span>            :                 }
<span class="lineNum">     136 </span>            :         }
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         if (domain &amp; RADEON_GEM_DOMAIN_CPU) {</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 if (rbo-&gt;flags &amp; RADEON_GEM_GTT_UC) {</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_UNCACHED |</span>
<span class="lineNum">     142 </span>            :                                 TTM_PL_FLAG_SYSTEM;
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 } else if ((rbo-&gt;flags &amp; RADEON_GEM_GTT_WC) ||</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                     rbo-&gt;rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_WC |</span>
<span class="lineNum">     148 </span>            :                                 TTM_PL_FLAG_UNCACHED |
<span class="lineNum">     149 </span>            :                                 TTM_PL_FLAG_SYSTEM;
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[c++].flags = TTM_PL_FLAG_CACHED |</span>
<span class="lineNum">     153 </span>            :                                                      TTM_PL_FLAG_SYSTEM;
<span class="lineNum">     154 </span>            :                 }
<span class="lineNum">     155 </span>            :         }
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         if (!c) {</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 rbo-&gt;placements[c].fpfn = 0;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 rbo-&gt;placements[c++].flags = TTM_PL_MASK_CACHING |</span>
<span class="lineNum">     159 </span>            :                                              TTM_PL_FLAG_SYSTEM;
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         rbo-&gt;placement.num_placement = c;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         rbo-&gt;placement.num_busy_placement = c;</span>
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; c; ++i) {</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 if ((rbo-&gt;flags &amp; RADEON_GEM_CPU_ACCESS) &amp;&amp;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                     (rbo-&gt;placements[i].flags &amp; TTM_PL_FLAG_VRAM) &amp;&amp;</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                     !rbo-&gt;placements[i].fpfn)</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[i].lpfn =</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                                 rbo-&gt;rdev-&gt;mc.visible_vram_size &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     171 </span>            :                 else
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[i].lpfn = 0;</span>
<span class="lineNum">     173 </span>            :         }
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 : int radeon_bo_create(struct radeon_device *rdev,</span>
<span class="lineNum">     177 </span>            :                      unsigned long size, int byte_align, bool kernel,
<span class="lineNum">     178 </span>            :                      u32 domain, u32 flags, struct sg_table *sg,
<span class="lineNum">     179 </span>            :                      struct reservation_object *resv,
<span class="lineNum">     180 </span>            :                      struct radeon_bo **bo_ptr)
<span class="lineNum">     181 </span>            : {
<span class="lineNum">     182 </span>            :         struct radeon_bo *bo;
<span class="lineNum">     183 </span>            :         enum ttm_bo_type type;
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         unsigned long page_align = roundup(byte_align, PAGE_SIZE) &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     185 </span>            :         size_t acc_size;
<span class="lineNum">     186 </span>            :         int r;
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         size = PAGE_ALIGN(size);</span>
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         if (kernel) {</span>
<span class="lineNum">     191 </span>            :                 type = ttm_bo_type_kernel;
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         } else if (sg) {</span>
<span class="lineNum">     193 </span>            :                 type = ttm_bo_type_sg;
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     195 </span>            :                 type = ttm_bo_type_device;
<span class="lineNum">     196 </span>            :         }
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         *bo_ptr = NULL;</span>
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         acc_size = ttm_bo_dma_acc_size(&amp;rdev-&gt;mman.bdev, size,</span>
<span class="lineNum">     200 </span>            :                                        sizeof(struct radeon_bo));
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         bo = pool_get(&amp;rdev-&gt;ddev-&gt;objpl, PR_WAITOK | PR_ZERO);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         if (bo == NULL)</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         r = drm_gem_object_init(rdev-&gt;ddev, &amp;bo-&gt;gem_base, size);</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         if (unlikely(r)) {</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 pool_put(&amp;rdev-&gt;ddev-&gt;objpl, bo);</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     209 </span>            :         }
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         bo-&gt;rdev = rdev;</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         bo-&gt;surface_reg = -1;</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;bo-&gt;list);</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;bo-&gt;va);</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :         bo-&gt;initial_domain = domain &amp; (RADEON_GEM_DOMAIN_VRAM |</span>
<span class="lineNum">     215 </span>            :                                        RADEON_GEM_DOMAIN_GTT |
<span class="lineNum">     216 </span>            :                                        RADEON_GEM_DOMAIN_CPU);
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         bo-&gt;flags = flags;</span>
<span class="lineNum">     219 </span>            :         /* PCI GART is always snooped */
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 bo-&gt;flags &amp;= ~(RADEON_GEM_GTT_WC | RADEON_GEM_GTT_UC);</span>
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span>            :         /* Write-combined CPU mappings of GTT cause GPU hangs with RV6xx
<span class="lineNum">     224 </span>            :          * See https://bugs.freedesktop.org/show_bug.cgi?id=91268
<span class="lineNum">     225 </span>            :          */
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV610 &amp;&amp; rdev-&gt;family &lt;= CHIP_RV635)</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 bo-&gt;flags &amp;= ~(RADEON_GEM_GTT_WC | RADEON_GEM_GTT_UC);</span>
<span class="lineNum">     228 </span>            : 
<span class="lineNum">     229 </span>            : #ifdef CONFIG_X86_32
<span class="lineNum">     230 </span>            :         /* XXX: Write-combined CPU mappings of GTT seem broken on 32-bit
<span class="lineNum">     231 </span>            :          * See https://bugs.freedesktop.org/show_bug.cgi?id=84627
<span class="lineNum">     232 </span>            :          */
<span class="lineNum">     233 </span>            :         bo-&gt;flags &amp;= ~(RADEON_GEM_GTT_WC | RADEON_GEM_GTT_UC);
<span class="lineNum">     234 </span>            : #elif defined(CONFIG_X86) &amp;&amp; !defined(CONFIG_X86_PAT)
<span class="lineNum">     235 </span>            :         /* Don't try to enable write-combining when it can't work, or things
<span class="lineNum">     236 </span>            :          * may be slow
<span class="lineNum">     237 </span>            :          * See https://bugs.freedesktop.org/show_bug.cgi?id=88758
<span class="lineNum">     238 </span>            :          */
<span class="lineNum">     239 </span>            : #ifndef CONFIG_COMPILE_TEST
<span class="lineNum">     240 </span>            : #warning Please enable CONFIG_MTRR and CONFIG_X86_PAT for better performance \
<span class="lineNum">     241 </span>            :          thanks to write-combining
<span class="lineNum">     242 </span>            : #endif
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            :         if (bo-&gt;flags &amp; RADEON_GEM_GTT_WC)
<span class="lineNum">     245 </span>            :                 DRM_INFO_ONCE(&quot;Please enable CONFIG_MTRR and CONFIG_X86_PAT for &quot;
<span class="lineNum">     246 </span>            :                               &quot;better performance thanks to write-combining\n&quot;);
<span class="lineNum">     247 </span>            :         bo-&gt;flags &amp;= ~(RADEON_GEM_GTT_WC | RADEON_GEM_GTT_UC);
<span class="lineNum">     248 </span>            : #else
<span class="lineNum">     249 </span>            :         /* For architectures that don't support WC memory,
<span class="lineNum">     250 </span>            :          * mask out the WC flag from the BO
<span class="lineNum">     251 </span>            :          */
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         if (!drm_arch_can_wc_memory())</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 bo-&gt;flags &amp;= ~RADEON_GEM_GTT_WC;</span>
<span class="lineNum">     254 </span>            : #endif
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         radeon_ttm_placement_from_domain(bo, domain);</span>
<span class="lineNum">     257 </span>            :         /* Kernel allocation are uninterruptible */
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         down_read(&amp;rdev-&gt;pm.mclk_lock);</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         r = ttm_bo_init(&amp;rdev-&gt;mman.bdev, &amp;bo-&gt;tbo, size, type,</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                         &amp;bo-&gt;placement, page_align, !kernel, NULL,</span>
<span class="lineNum">     261 </span>            :                         acc_size, sg, resv, &amp;radeon_ttm_bo_destroy);
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         up_read(&amp;rdev-&gt;pm.mclk_lock);</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0)) {</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     265 </span>            :         }
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         *bo_ptr = bo;</span>
<span class="lineNum">     267 </span>            : 
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         trace_radeon_bo_create(bo);</span>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     272 </span>            : 
<span class="lineNum">     273 </span><span class="lineNoCov">          0 : int radeon_bo_kmap(struct radeon_bo *bo, void **ptr)</span>
<span class="lineNum">     274 </span>            : {
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         bool is_iomem;</span>
<span class="lineNum">     276 </span>            :         int r;
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if (bo-&gt;kptr) {</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 if (ptr) {</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                         *ptr = bo-&gt;kptr;</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     283 </span>            :         }
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         r = ttm_bo_kmap(&amp;bo-&gt;tbo, 0, bo-&gt;tbo.num_pages, &amp;bo-&gt;kmap);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     287 </span>            :         }
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         bo-&gt;kptr = ttm_kmap_obj_virtual(&amp;bo-&gt;kmap, &amp;is_iomem);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         if (ptr) {</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 *ptr = bo-&gt;kptr;</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         radeon_bo_check_tiling(bo, 0, 0);</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineNoCov">          0 : void radeon_bo_kunmap(struct radeon_bo *bo)</span>
<span class="lineNum">     297 </span>            : {
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if (bo-&gt;kptr == NULL)</span>
<span class="lineNum">     299 </span>            :                 return;
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         bo-&gt;kptr = NULL;</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         radeon_bo_check_tiling(bo, 0, 0);</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         ttm_bo_kunmap(&amp;bo-&gt;kmap);</span>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span><span class="lineNoCov">          0 : struct radeon_bo *radeon_bo_ref(struct radeon_bo *bo)</span>
<span class="lineNum">     306 </span>            : {
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         if (bo == NULL)</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         ttm_bo_reference(&amp;bo-&gt;tbo);</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         return bo;</span>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineNoCov">          0 : void radeon_bo_unref(struct radeon_bo **bo)</span>
<span class="lineNum">     315 </span>            : {
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         struct ttm_buffer_object *tbo;</span>
<span class="lineNum">     317 </span>            :         struct radeon_device *rdev;
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         if ((*bo) == NULL)</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         rdev = (*bo)-&gt;rdev;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         tbo = &amp;((*bo)-&gt;tbo);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         ttm_bo_unref(&amp;tbo);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         if (tbo == NULL)</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 *bo = NULL;</span>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span><span class="lineNoCov">          0 : int radeon_bo_pin_restricted(struct radeon_bo *bo, u32 domain, u64 max_offset,</span>
<span class="lineNum">     329 </span>            :                              u64 *gpu_addr)
<span class="lineNum">     330 </span>            : {
<span class="lineNum">     331 </span>            :         int r, i;
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         if (radeon_ttm_tt_has_userptr(bo-&gt;tbo.ttm))</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 return -EPERM;</span>
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         if (bo-&gt;pin_count) {</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 bo-&gt;pin_count++;</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 if (gpu_addr)</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                         *gpu_addr = radeon_bo_gpu_offset(bo);</span>
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 if (max_offset != 0) {</span>
<span class="lineNum">     342 </span>            :                         u64 domain_start;
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         if (domain == RADEON_GEM_DOMAIN_VRAM)</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                                 domain_start = bo-&gt;rdev-&gt;mc.vram_start;</span>
<span class="lineNum">     346 </span>            :                         else
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                                 domain_start = bo-&gt;rdev-&gt;mc.gtt_start;</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         WARN_ON_ONCE(max_offset &lt;</span>
<span class="lineNum">     349 </span>            :                                      (radeon_bo_gpu_offset(bo) - domain_start));
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     353 </span>            :         }
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         radeon_ttm_placement_from_domain(bo, domain);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; bo-&gt;placement.num_placement; i++) {</span>
<span class="lineNum">     356 </span>            :                 /* force to pin into visible video ram */
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 if ((bo-&gt;placements[i].flags &amp; TTM_PL_FLAG_VRAM) &amp;&amp;</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                     !(bo-&gt;flags &amp; RADEON_GEM_NO_CPU_ACCESS) &amp;&amp;</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                     (!max_offset || max_offset &gt; bo-&gt;rdev-&gt;mc.visible_vram_size))</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                         bo-&gt;placements[i].lpfn =</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                                 bo-&gt;rdev-&gt;mc.visible_vram_size &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     362 </span>            :                 else
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                         bo-&gt;placements[i].lpfn = max_offset &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 bo-&gt;placements[i].flags |= TTM_PL_FLAG_NO_EVICT;</span>
<span class="lineNum">     366 </span>            :         }
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         r = ttm_bo_validate(&amp;bo-&gt;tbo, &amp;bo-&gt;placement, false, false);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         if (likely(r == 0)) {</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 bo-&gt;pin_count = 1;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 if (gpu_addr != NULL)</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                         *gpu_addr = radeon_bo_gpu_offset(bo);</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 if (domain == RADEON_GEM_DOMAIN_VRAM)</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                         bo-&gt;rdev-&gt;vram_pin_size += radeon_bo_size(bo);</span>
<span class="lineNum">     375 </span>            :                 else
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                         bo-&gt;rdev-&gt;gart_pin_size += radeon_bo_size(bo);</span>
<span class="lineNum">     377 </span>            :         } else {
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 dev_err(bo-&gt;rdev-&gt;dev, &quot;%p pin failed\n&quot;, bo);</span>
<span class="lineNum">     379 </span>            :         }
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineNoCov">          0 : int radeon_bo_pin(struct radeon_bo *bo, u32 domain, u64 *gpu_addr)</span>
<span class="lineNum">     384 </span>            : {
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         return radeon_bo_pin_restricted(bo, domain, 0, gpu_addr);</span>
<a name="386"><span class="lineNum">     386 </span>            : }</a>
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span><span class="lineNoCov">          0 : int radeon_bo_unpin(struct radeon_bo *bo)</span>
<span class="lineNum">     389 </span>            : {
<span class="lineNum">     390 </span>            :         int r, i;
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         if (!bo-&gt;pin_count) {</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 dev_warn(bo-&gt;rdev-&gt;dev, &quot;%p unpin not necessary\n&quot;, bo);</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     395 </span>            :         }
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         bo-&gt;pin_count--;</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         if (bo-&gt;pin_count)</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; bo-&gt;placement.num_placement; i++) {</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 bo-&gt;placements[i].lpfn = 0;</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 bo-&gt;placements[i].flags &amp;= ~TTM_PL_FLAG_NO_EVICT;</span>
<span class="lineNum">     402 </span>            :         }
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         r = ttm_bo_validate(&amp;bo-&gt;tbo, &amp;bo-&gt;placement, false, false);</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         if (likely(r == 0)) {</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 if (bo-&gt;tbo.mem.mem_type == TTM_PL_VRAM)</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         bo-&gt;rdev-&gt;vram_pin_size -= radeon_bo_size(bo);</span>
<span class="lineNum">     407 </span>            :                 else
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                         bo-&gt;rdev-&gt;gart_pin_size -= radeon_bo_size(bo);</span>
<span class="lineNum">     409 </span>            :         } else {
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 dev_err(bo-&gt;rdev-&gt;dev, &quot;%p validate failed for unpin\n&quot;, bo);</span>
<span class="lineNum">     411 </span>            :         }
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 : int radeon_bo_evict_vram(struct radeon_device *rdev)</span>
<span class="lineNum">     416 </span>            : {
<span class="lineNum">     417 </span>            :         /* late 2.6.33 fix IGP hibernate - we need pm ops to do this correct */
<span class="lineNum">     418 </span>            :         if (0 &amp;&amp; (rdev-&gt;flags &amp; RADEON_IS_IGP)) {
<span class="lineNum">     419 </span>            :                 if (rdev-&gt;mc.igp_sideport_enabled == false)
<span class="lineNum">     420 </span>            :                         /* Useless to evict on IGP chips */
<span class="lineNum">     421 </span>            :                         return 0;
<span class="lineNum">     422 </span>            :         }
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         return ttm_bo_evict_mm(&amp;rdev-&gt;mman.bdev, TTM_PL_VRAM);</span>
<a name="424"><span class="lineNum">     424 </span>            : }</a>
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span><span class="lineNoCov">          0 : void radeon_bo_force_delete(struct radeon_device *rdev)</span>
<span class="lineNum">     427 </span>            : {
<span class="lineNum">     428 </span>            :         struct radeon_bo *bo, *n;
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         if (list_empty(&amp;rdev-&gt;gem.objects)) {</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     432 </span>            :         }
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         dev_err(rdev-&gt;dev, &quot;Userspace still has active objects !\n&quot;);</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         list_for_each_entry_safe(bo, n, &amp;rdev-&gt;gem.objects, list) {</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;%p %p %lu %lu force free\n&quot;,</span>
<span class="lineNum">     436 </span>            :                         &amp;bo-&gt;gem_base, bo, (unsigned long)bo-&gt;gem_base.size,
<span class="lineNum">     437 </span>            :                         *((unsigned long *)&amp;bo-&gt;gem_base.refcount));
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;bo-&gt;rdev-&gt;gem.mutex);</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 list_del_init(&amp;bo-&gt;list);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;bo-&gt;rdev-&gt;gem.mutex);</span>
<span class="lineNum">     441 </span>            :                 /* this should unref the ttm bo */
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 drm_gem_object_unreference_unlocked(&amp;bo-&gt;gem_base);</span>
<span class="lineNum">     443 </span>            :         }
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span><span class="lineNoCov">          0 : int radeon_bo_init(struct radeon_device *rdev)</span>
<span class="lineNum">     447 </span>            : {
<span class="lineNum">     448 </span>            :         paddr_t start, end;
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span>            : #ifdef __linux__
<span class="lineNum">     451 </span>            :         /* reserve PAT memory space to WC for VRAM */
<span class="lineNum">     452 </span>            :         arch_io_reserve_memtype_wc(rdev-&gt;mc.aper_base,
<span class="lineNum">     453 </span>            :                                    rdev-&gt;mc.aper_size);
<span class="lineNum">     454 </span>            : #endif
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span>            :         /* Add an MTRR for the VRAM */
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;fastfb_working) {</span>
<span class="lineNum">     458 </span>            : #ifdef __linux__
<span class="lineNum">     459 </span>            :                 rdev-&gt;mc.vram_mtrr = arch_phys_wc_add(rdev-&gt;mc.aper_base,
<span class="lineNum">     460 </span>            :                                                       rdev-&gt;mc.aper_size);
<span class="lineNum">     461 </span>            : #else
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 drm_mtrr_add(rdev-&gt;mc.aper_base, rdev-&gt;mc.aper_size, DRM_MTRR_WC);</span>
<span class="lineNum">     463 </span>            :                 /* fake a 'cookie', seems to be unused? */
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_mtrr = 1;</span>
<span class="lineNum">     465 </span>            : #endif
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         start = atop(bus_space_mmap(rdev-&gt;memt, rdev-&gt;mc.aper_base, 0, 0, 0));</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         end = start + atop(rdev-&gt;mc.aper_size);</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         uvm_page_physload(start, end, start, end, PHYSLOAD_DEVICE);</span>
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span>            :         DRM_INFO(&quot;Detected VRAM RAM=%lluM, BAR=%lluM\n&quot;,
<span class="lineNum">     473 </span>            :                 rdev-&gt;mc.mc_vram_size &gt;&gt; 20,
<span class="lineNum">     474 </span>            :                 (unsigned long long)rdev-&gt;mc.aper_size &gt;&gt; 20);
<span class="lineNum">     475 </span>            :         DRM_INFO(&quot;RAM width %dbits %cDR\n&quot;,
<span class="lineNum">     476 </span>            :                         rdev-&gt;mc.vram_width, rdev-&gt;mc.vram_is_ddr ? 'D' : 'S');
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         return radeon_ttm_init(rdev);</span>
<a name="478"><span class="lineNum">     478 </span>            : }</a>
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span><span class="lineNoCov">          0 : void radeon_bo_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     481 </span>            : {
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         radeon_ttm_fini(rdev);</span>
<span class="lineNum">     483 </span>            : #ifdef __linux__
<span class="lineNum">     484 </span>            :         arch_phys_wc_del(rdev-&gt;mc.vram_mtrr);
<span class="lineNum">     485 </span>            :         arch_io_free_memtype_wc(rdev-&gt;mc.aper_base, rdev-&gt;mc.aper_size);
<span class="lineNum">     486 </span>            : #else
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         drm_mtrr_del(0, rdev-&gt;mc.aper_base, rdev-&gt;mc.aper_size, DRM_MTRR_WC);</span>
<span class="lineNum">     488 </span>            : #endif
<span class="lineNum">     489 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     490 </span>            : 
<a name="491"><span class="lineNum">     491 </span>            : /* Returns how many bytes TTM can move per IB.</a>
<span class="lineNum">     492 </span>            :  */
<span class="lineNum">     493 </span><span class="lineNoCov">          0 : static u64 radeon_bo_get_threshold_for_moves(struct radeon_device *rdev)</span>
<span class="lineNum">     494 </span>            : {
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         u64 real_vram_size = rdev-&gt;mc.real_vram_size;</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         u64 vram_usage = atomic64_read(&amp;rdev-&gt;vram_usage);</span>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span>            :         /* This function is based on the current VRAM usage.
<span class="lineNum">     499 </span>            :          *
<span class="lineNum">     500 </span>            :          * - If all of VRAM is free, allow relocating the number of bytes that
<span class="lineNum">     501 </span>            :          *   is equal to 1/4 of the size of VRAM for this IB.
<span class="lineNum">     502 </span>            : 
<span class="lineNum">     503 </span>            :          * - If more than one half of VRAM is occupied, only allow relocating
<span class="lineNum">     504 </span>            :          *   1 MB of data for this IB.
<span class="lineNum">     505 </span>            :          *
<span class="lineNum">     506 </span>            :          * - From 0 to one half of used VRAM, the threshold decreases
<span class="lineNum">     507 </span>            :          *   linearly.
<span class="lineNum">     508 </span>            :          *         __________________
<span class="lineNum">     509 </span>            :          * 1/4 of -|\               |
<span class="lineNum">     510 </span>            :          * VRAM    | \              |
<span class="lineNum">     511 </span>            :          *         |  \             |
<span class="lineNum">     512 </span>            :          *         |   \            |
<span class="lineNum">     513 </span>            :          *         |    \           |
<span class="lineNum">     514 </span>            :          *         |     \          |
<span class="lineNum">     515 </span>            :          *         |      \         |
<span class="lineNum">     516 </span>            :          *         |       \________|1 MB
<span class="lineNum">     517 </span>            :          *         |----------------|
<span class="lineNum">     518 </span>            :          *    VRAM 0 %             100 %
<span class="lineNum">     519 </span>            :          *         used            used
<span class="lineNum">     520 </span>            :          *
<span class="lineNum">     521 </span>            :          * Note: It's a threshold, not a limit. The threshold must be crossed
<span class="lineNum">     522 </span>            :          * for buffer relocations to stop, so any buffer of an arbitrary size
<span class="lineNum">     523 </span>            :          * can be moved as long as the threshold isn't crossed before
<span class="lineNum">     524 </span>            :          * the relocation takes place. We don't want to disable buffer
<span class="lineNum">     525 </span>            :          * relocations completely.
<span class="lineNum">     526 </span>            :          *
<span class="lineNum">     527 </span>            :          * The idea is that buffers should be placed in VRAM at creation time
<span class="lineNum">     528 </span>            :          * and TTM should only do a minimum number of relocations during
<span class="lineNum">     529 </span>            :          * command submission. In practice, you need to submit at least
<span class="lineNum">     530 </span>            :          * a dozen IBs to move all buffers to VRAM if they are in GTT.
<span class="lineNum">     531 </span>            :          *
<span class="lineNum">     532 </span>            :          * Also, things can get pretty crazy under memory pressure and actual
<span class="lineNum">     533 </span>            :          * VRAM usage can change a lot, so playing safe even at 50% does
<span class="lineNum">     534 </span>            :          * consistently increase performance.
<span class="lineNum">     535 </span>            :          */
<span class="lineNum">     536 </span>            : 
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :         u64 half_vram = real_vram_size &gt;&gt; 1;</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         u64 half_free_vram = vram_usage &gt;= half_vram ? 0 : half_vram - vram_usage;</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         u64 bytes_moved_threshold = half_free_vram &gt;&gt; 1;</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         return max(bytes_moved_threshold, 1024*1024ull);</span>
<a name="541"><span class="lineNum">     541 </span>            : }</a>
<span class="lineNum">     542 </span>            : 
<span class="lineNum">     543 </span><span class="lineNoCov">          0 : int radeon_bo_list_validate(struct radeon_device *rdev,</span>
<span class="lineNum">     544 </span>            :                             struct ww_acquire_ctx *ticket,
<span class="lineNum">     545 </span>            :                             struct list_head *head, int ring)
<span class="lineNum">     546 </span>            : {
<span class="lineNum">     547 </span>            :         struct radeon_bo_list *lobj;
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         struct list_head duplicates;</span>
<span class="lineNum">     549 </span>            :         int r;
<span class="lineNum">     550 </span>            :         u64 bytes_moved = 0, initial_bytes_moved;
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         u64 bytes_moved_threshold = radeon_bo_get_threshold_for_moves(rdev);</span>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;duplicates);</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         r = ttm_eu_reserve_buffers(ticket, head, true, &amp;duplicates);</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0)) {</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     557 </span>            :         }
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         list_for_each_entry(lobj, head, tv.head) {</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 struct radeon_bo *bo = lobj-&gt;robj;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 if (!bo-&gt;pin_count) {</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                         u32 domain = lobj-&gt;prefered_domains;</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :                         u32 allowed = lobj-&gt;allowed_domains;</span>
<span class="lineNum">     564 </span>            :                         u32 current_domain =
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                                 radeon_mem_type_to_domain(bo-&gt;tbo.mem.mem_type);</span>
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span>            :                         /* Check if this buffer will be moved and don't move it
<span class="lineNum">     568 </span>            :                          * if we have moved too many buffers for this IB already.
<span class="lineNum">     569 </span>            :                          *
<span class="lineNum">     570 </span>            :                          * Note that this allows moving at least one buffer of
<span class="lineNum">     571 </span>            :                          * any size, because it doesn't take the current &quot;bo&quot;
<span class="lineNum">     572 </span>            :                          * into account. We don't want to disallow buffer moves
<span class="lineNum">     573 </span>            :                          * completely.
<span class="lineNum">     574 </span>            :                          */
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                         if ((allowed &amp; current_domain) != 0 &amp;&amp;</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                             (domain &amp; current_domain) == 0 &amp;&amp; /* will be moved */</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                             bytes_moved &gt; bytes_moved_threshold) {</span>
<span class="lineNum">     578 </span>            :                                 /* don't move it */
<span class="lineNum">     579 </span>            :                                 domain = current_domain;
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     581 </span>            : 
<span class="lineNum">     582 </span>            :                 retry:
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                         radeon_ttm_placement_from_domain(bo, domain);</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :                         if (ring == R600_RING_TYPE_UVD_INDEX)</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                                 radeon_uvd_force_into_uvd_segment(bo, allowed);</span>
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :                         initial_bytes_moved = atomic64_read(&amp;rdev-&gt;num_bytes_moved);</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                         r = ttm_bo_validate(&amp;bo-&gt;tbo, &amp;bo-&gt;placement, true, false);</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                         bytes_moved += atomic64_read(&amp;rdev-&gt;num_bytes_moved) -</span>
<span class="lineNum">     590 </span>            :                                        initial_bytes_moved;
<span class="lineNum">     591 </span>            : 
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                         if (unlikely(r)) {</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                                 if (r != -ERESTARTSYS &amp;&amp;</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                                     domain != lobj-&gt;allowed_domains) {</span>
<span class="lineNum">     595 </span>            :                                         domain = lobj-&gt;allowed_domains;
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                                         goto retry;</span>
<span class="lineNum">     597 </span>            :                                 }
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                                 ttm_eu_backoff_reservation(ticket, head);</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">     600 </span>            :                         }
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 lobj-&gt;gpu_offset = radeon_bo_gpu_offset(bo);</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 lobj-&gt;tiling_flags = bo-&gt;tiling_flags;</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         list_for_each_entry(lobj, &amp;duplicates, tv.head) {</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 lobj-&gt;gpu_offset = radeon_bo_gpu_offset(lobj-&gt;robj);</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 lobj-&gt;tiling_flags = lobj-&gt;robj-&gt;tiling_flags;</span>
<span class="lineNum">     609 </span>            :         }
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span><span class="lineNoCov">          0 : int radeon_bo_get_surface_reg(struct radeon_bo *bo)</span>
<span class="lineNum">     615 </span>            : {
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = bo-&gt;rdev;</span>
<span class="lineNum">     617 </span>            :         struct radeon_surface_reg *reg;
<span class="lineNum">     618 </span>            :         struct radeon_bo *old_object;
<span class="lineNum">     619 </span>            :         int steal;
<span class="lineNum">     620 </span>            :         int i;
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span>            : #ifdef notyet
<span class="lineNum">     623 </span>            :         lockdep_assert_held(&amp;bo-&gt;tbo.resv-&gt;lock.base);
<span class="lineNum">     624 </span>            : #endif
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         if (!bo-&gt;tiling_flags)</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         if (bo-&gt;surface_reg &gt;= 0) {</span>
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 reg = &amp;rdev-&gt;surface_regs[bo-&gt;surface_reg];</span>
<span class="lineNum">     631 </span>            :                 i = bo-&gt;surface_reg;
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">     633 </span>            :         }
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span>            :         steal = -1;
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; RADEON_GEM_MAX_SURFACES; i++) {</span>
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 reg = &amp;rdev-&gt;surface_regs[i];</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 if (!reg-&gt;bo)</span>
<span class="lineNum">     640 </span>            :                         break;
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span>            :                 old_object = reg-&gt;bo;
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 if (old_object-&gt;pin_count == 0)</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                         steal = i;</span>
<span class="lineNum">     645 </span>            :         }
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span>            :         /* if we are all out */
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :         if (i == RADEON_GEM_MAX_SURFACES) {</span>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :                 if (steal == -1)</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">     651 </span>            :                 /* find someone with a surface reg and nuke their BO */
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 reg = &amp;rdev-&gt;surface_regs[steal];</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 old_object = reg-&gt;bo;</span>
<span class="lineNum">     654 </span>            :                 /* blow away the mapping */
<span class="lineNum">     655 </span>            :                 DRM_DEBUG(&quot;stealing surface reg %d from %p\n&quot;, steal, old_object);
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 ttm_bo_unmap_virtual(&amp;old_object-&gt;tbo);</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 old_object-&gt;surface_reg = -1;</span>
<span class="lineNum">     658 </span>            :                 i = steal;
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         bo-&gt;surface_reg = i;</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         reg-&gt;bo = bo;</span>
<span class="lineNum">     663 </span>            : 
<span class="lineNum">     664 </span>            : out:
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         radeon_set_surface_reg(rdev, i, bo-&gt;tiling_flags, bo-&gt;pitch,</span>
<span class="lineNum">     666 </span>            :                                bo-&gt;tbo.mem.start &lt;&lt; PAGE_SHIFT,
<span class="lineNum">     667 </span>            :                                bo-&gt;tbo.num_pages &lt;&lt; PAGE_SHIFT);
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span><span class="lineNoCov">          0 : static void radeon_bo_clear_surface_reg(struct radeon_bo *bo)</span>
<span class="lineNum">     672 </span>            : {
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = bo-&gt;rdev;</span>
<span class="lineNum">     674 </span>            :         struct radeon_surface_reg *reg;
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         if (bo-&gt;surface_reg == -1)</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         reg = &amp;rdev-&gt;surface_regs[bo-&gt;surface_reg];</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         radeon_clear_surface_reg(rdev, bo-&gt;surface_reg);</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         reg-&gt;bo = NULL;</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :         bo-&gt;surface_reg = -1;</span>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     685 </span>            : 
<span class="lineNum">     686 </span><span class="lineNoCov">          0 : int radeon_bo_set_tiling_flags(struct radeon_bo *bo,</span>
<span class="lineNum">     687 </span>            :                                 uint32_t tiling_flags, uint32_t pitch)
<span class="lineNum">     688 </span>            : {
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = bo-&gt;rdev;</span>
<span class="lineNum">     690 </span>            :         int r;
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CEDAR) {</span>
<span class="lineNum">     693 </span>            :                 unsigned bankw, bankh, mtaspect, tilesplit, stilesplit;
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 bankw = (tiling_flags &gt;&gt; RADEON_TILING_EG_BANKW_SHIFT) &amp; RADEON_TILING_EG_BANKW_MASK;</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 bankh = (tiling_flags &gt;&gt; RADEON_TILING_EG_BANKH_SHIFT) &amp; RADEON_TILING_EG_BANKH_MASK;</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 mtaspect = (tiling_flags &gt;&gt; RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT) &amp; RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK;</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 tilesplit = (tiling_flags &gt;&gt; RADEON_TILING_EG_TILE_SPLIT_SHIFT) &amp; RADEON_TILING_EG_TILE_SPLIT_MASK;</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 stilesplit = (tiling_flags &gt;&gt; RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT) &amp; RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK;</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 switch (bankw) {</span>
<span class="lineNum">     701 </span>            :                 case 0:
<span class="lineNum">     702 </span>            :                 case 1:
<span class="lineNum">     703 </span>            :                 case 2:
<span class="lineNum">     704 </span>            :                 case 4:
<span class="lineNum">     705 </span>            :                 case 8:
<span class="lineNum">     706 </span>            :                         break;
<span class="lineNum">     707 </span>            :                 default:
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     709 </span>            :                 }
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                 switch (bankh) {</span>
<span class="lineNum">     711 </span>            :                 case 0:
<span class="lineNum">     712 </span>            :                 case 1:
<span class="lineNum">     713 </span>            :                 case 2:
<span class="lineNum">     714 </span>            :                 case 4:
<span class="lineNum">     715 </span>            :                 case 8:
<span class="lineNum">     716 </span>            :                         break;
<span class="lineNum">     717 </span>            :                 default:
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     719 </span>            :                 }
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 switch (mtaspect) {</span>
<span class="lineNum">     721 </span>            :                 case 0:
<span class="lineNum">     722 </span>            :                 case 1:
<span class="lineNum">     723 </span>            :                 case 2:
<span class="lineNum">     724 </span>            :                 case 4:
<span class="lineNum">     725 </span>            :                 case 8:
<span class="lineNum">     726 </span>            :                         break;
<span class="lineNum">     727 </span>            :                 default:
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     729 </span>            :                 }
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 if (tilesplit &gt; 6) {</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     732 </span>            :                 }
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 if (stilesplit &gt; 6) {</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     735 </span>            :                 }
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(bo, false);</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         bo-&gt;tiling_flags = tiling_flags;</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         bo-&gt;pitch = pitch;</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         radeon_bo_unreserve(bo);</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     745 </span>            : 
<span class="lineNum">     746 </span><span class="lineNoCov">          0 : void radeon_bo_get_tiling_flags(struct radeon_bo *bo,</span>
<span class="lineNum">     747 </span>            :                                 uint32_t *tiling_flags,
<span class="lineNum">     748 </span>            :                                 uint32_t *pitch)
<span class="lineNum">     749 </span>            : {
<span class="lineNum">     750 </span>            : #ifdef notyet
<span class="lineNum">     751 </span>            :         lockdep_assert_held(&amp;bo-&gt;tbo.resv-&gt;lock.base);
<span class="lineNum">     752 </span>            : #endif
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         if (tiling_flags)</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 *tiling_flags = bo-&gt;tiling_flags;</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         if (pitch)</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 *pitch = bo-&gt;pitch;</span>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     759 </span>            : 
<span class="lineNum">     760 </span><span class="lineNoCov">          0 : int radeon_bo_check_tiling(struct radeon_bo *bo, bool has_moved,</span>
<span class="lineNum">     761 </span>            :                                 bool force_drop)
<span class="lineNum">     762 </span>            : {
<span class="lineNum">     763 </span>            : #ifdef notyet
<span class="lineNum">     764 </span>            :         if (!force_drop)
<span class="lineNum">     765 </span>            :                 lockdep_assert_held(&amp;bo-&gt;tbo.resv-&gt;lock.base);
<span class="lineNum">     766 </span>            : #endif
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         if (!(bo-&gt;tiling_flags &amp; RADEON_TILING_SURFACE))</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         if (force_drop) {</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                 radeon_bo_clear_surface_reg(bo);</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     774 </span>            :         }
<span class="lineNum">     775 </span>            : 
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         if (bo-&gt;tbo.mem.mem_type != TTM_PL_VRAM) {</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                 if (!has_moved)</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 if (bo-&gt;surface_reg &gt;= 0)</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                         radeon_bo_clear_surface_reg(bo);</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     783 </span>            :         }
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         if ((bo-&gt;surface_reg &gt;= 0) &amp;&amp; !has_moved)</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     787 </span>            : 
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :         return radeon_bo_get_surface_reg(bo);</span>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     790 </span>            : 
<span class="lineNum">     791 </span><span class="lineNoCov">          0 : void radeon_bo_move_notify(struct ttm_buffer_object *bo,</span>
<span class="lineNum">     792 </span>            :                            struct ttm_mem_reg *new_mem)
<span class="lineNum">     793 </span>            : {
<span class="lineNum">     794 </span>            :         struct radeon_bo *rbo;
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         if (!radeon_ttm_bo_is_radeon_bo(bo))</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         rbo = container_of(bo, struct radeon_bo, tbo);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         radeon_bo_check_tiling(rbo, 0, 1);</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         radeon_vm_bo_invalidate(rbo-&gt;rdev, rbo);</span>
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span>            :         /* update statistics */
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         if (!new_mem)</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         radeon_update_memory_usage(rbo, bo-&gt;mem.mem_type, -1);</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         radeon_update_memory_usage(rbo, new_mem-&gt;mem_type, 1);</span>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span><span class="lineNoCov">          0 : int radeon_bo_fault_reserve_notify(struct ttm_buffer_object *bo)</span>
<span class="lineNum">     812 </span>            : {
<span class="lineNum">     813 </span>            :         struct radeon_device *rdev;
<span class="lineNum">     814 </span>            :         struct radeon_bo *rbo;
<span class="lineNum">     815 </span>            :         unsigned long offset, size, lpfn;
<span class="lineNum">     816 </span>            :         int i, r;
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         if (!radeon_ttm_bo_is_radeon_bo(bo))</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         rbo = container_of(bo, struct radeon_bo, tbo);</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :         radeon_bo_check_tiling(rbo, 0, 0);</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         rdev = rbo-&gt;rdev;</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         if (bo-&gt;mem.mem_type != TTM_PL_VRAM)</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         size = bo-&gt;mem.num_pages &lt;&lt; PAGE_SHIFT;</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         offset = bo-&gt;mem.start &lt;&lt; PAGE_SHIFT;</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :         if ((offset + size) &lt;= rdev-&gt;mc.visible_vram_size)</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     830 </span>            : 
<span class="lineNum">     831 </span>            :         /* hurrah the memory is not visible ! */
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :         radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_VRAM);</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :         lpfn =  rdev-&gt;mc.visible_vram_size &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rbo-&gt;placement.num_placement; i++) {</span>
<span class="lineNum">     835 </span>            :                 /* Force into visible VRAM */
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 if ((rbo-&gt;placements[i].flags &amp; TTM_PL_FLAG_VRAM) &amp;&amp;</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                     (!rbo-&gt;placements[i].lpfn || rbo-&gt;placements[i].lpfn &gt; lpfn))</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :                         rbo-&gt;placements[i].lpfn = lpfn;</span>
<span class="lineNum">     839 </span>            :         }
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         r = ttm_bo_validate(bo, &amp;rbo-&gt;placement, false, false);</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         if (unlikely(r == -ENOMEM)) {</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_GTT);</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 return ttm_bo_validate(bo, &amp;rbo-&gt;placement, false, false);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         } else if (unlikely(r != 0)) {</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     846 </span>            :         }
<span class="lineNum">     847 </span>            : 
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         offset = bo-&gt;mem.start &lt;&lt; PAGE_SHIFT;</span>
<span class="lineNum">     849 </span>            :         /* this should never happen */
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         if ((offset + size) &gt; rdev-&gt;mc.visible_vram_size)</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     852 </span>            : 
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span><span class="lineNoCov">          0 : int radeon_bo_wait(struct radeon_bo *bo, u32 *mem_type, bool no_wait)</span>
<span class="lineNum">     857 </span>            : {
<span class="lineNum">     858 </span>            :         int r;
<span class="lineNum">     859 </span>            : 
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         r = ttm_bo_reserve(&amp;bo-&gt;tbo, true, no_wait, false, NULL);</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         if (mem_type)</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 *mem_type = bo-&gt;tbo.mem.mem_type;</span>
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         r = ttm_bo_wait(&amp;bo-&gt;tbo, true, true, no_wait);</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :         ttm_bo_unreserve(&amp;bo-&gt;tbo);</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span>            : /**
<span class="lineNum">     872 </span>            :  * radeon_bo_fence - add fence to buffer object
<span class="lineNum">     873 </span>            :  *
<span class="lineNum">     874 </span>            :  * @bo: buffer object in question
<span class="lineNum">     875 </span>            :  * @fence: fence to add
<span class="lineNum">     876 </span>            :  * @shared: true if fence should be added shared
<a name="877"><span class="lineNum">     877 </span>            :  *</a>
<span class="lineNum">     878 </span>            :  */
<span class="lineNum">     879 </span><span class="lineNoCov">          0 : void radeon_bo_fence(struct radeon_bo *bo, struct radeon_fence *fence,</span>
<span class="lineNum">     880 </span>            :                      bool shared)
<span class="lineNum">     881 </span>            : {
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         struct reservation_object *resv = bo-&gt;tbo.resv;</span>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         if (shared)</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                 reservation_object_add_shared_fence(resv, &amp;fence-&gt;base);</span>
<span class="lineNum">     886 </span>            :         else
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                 reservation_object_add_excl_fence(resv, &amp;fence-&gt;base);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
