

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes'
================================================================
* Date:           Tue Oct 28 22:02:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  7.026 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.990 us|  0.990 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_left_bytes  |       64|       64|         3|          2|          2|    32|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    100|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|    124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |l_3_fu_81_p2                           |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  24|          12|           8|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_2         |   9|          2|    7|         14|
    |compressdStream_blk_n        |   9|          2|    1|          2|
    |compressdStream_din          |  14|          3|   32|         96|
    |inStream_blk_n               |   9|          2|    1|          2|
    |l_fu_48                      |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 100|         22|   53|        139|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |l_fu_48                      |  7|   0|    7|          0|
    |tmp_reg_109                  |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 13|   0|   13|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|inStream_dout                   |   in|    8|     ap_fifo|                                                        inStream|       pointer|
|inStream_empty_n                |   in|    1|     ap_fifo|                                                        inStream|       pointer|
|inStream_read                   |  out|    1|     ap_fifo|                                                        inStream|       pointer|
|compressdStream_din             |  out|   32|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_full_n          |   in|    1|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_write           |  out|    1|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_num_data_valid  |   in|    4|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_fifo_cap        |   in|    4|     ap_fifo|                                                 compressdStream|       pointer|
+--------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 6 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln191 = store i7 0, i7 %l" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 10 'store' 'store_ln191' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc210" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 11 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l_2 = load i7 %l" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 12 'load' 'l_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %l_2, i32 6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %tmp, void %for.inc210.split, void %cleanup.cont.loopexit.exitStub" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 14 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%l_3 = add i7 %l_2, i7 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 15 'add' 'l_3' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln191 = store i7 %l_3, i7 %l" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 16 'store' 'store_ln191' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 17 [1/1] ( I:3.47ns O:3.47ns )   --->   "%outValue = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:195]   --->   Operation 17 'read' 'outValue' <Predicate = (!tmp)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i8 %outValue" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:195]   --->   Operation 18 'zext' 'zext_ln195' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln196 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln195" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:196]   --->   Operation 19 'write' 'write_ln196' <Predicate = (!tmp)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 3 <SV = 2> <Delay = 7.02>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:192]   --->   Operation 20 'specpipeline' 'specpipeline_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln191 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 22 'specloopname' 'specloopname_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] ( I:3.47ns O:3.47ns )   --->   "%outValue_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:195]   --->   Operation 23 'read' 'outValue_1' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln195_1 = zext i8 %outValue_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:195]   --->   Operation 24 'zext' 'zext_ln195_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln196 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln195_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:196]   --->   Operation 25 'write' 'write_ln196' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc210" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 26 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compressdStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l                       (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln191             (store            ) [ 0000]
br_ln191                (br               ) [ 0000]
l_2                     (load             ) [ 0000]
tmp                     (bitselect        ) [ 0110]
br_ln191                (br               ) [ 0000]
l_3                     (add              ) [ 0000]
store_ln191             (store            ) [ 0000]
outValue                (read             ) [ 0000]
zext_ln195              (zext             ) [ 0000]
write_ln196             (write            ) [ 0000]
specpipeline_ln192      (specpipeline     ) [ 0000]
speclooptripcount_ln191 (speclooptripcount) [ 0000]
specloopname_ln191      (specloopname     ) [ 0000]
outValue_1              (read             ) [ 0000]
zext_ln195_1            (zext             ) [ 0000]
write_ln196             (write            ) [ 0000]
br_ln191                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compressdStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="l_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue/2 outValue_1/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln196/2 write_ln196/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln191_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="7" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="l_2_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_2/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="l_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_3/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln191_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln195_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln195_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195_1/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="l_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="109" class="1005" name="tmp_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="70" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="70" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="81" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="52" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="105"><net_src comp="48" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="108"><net_src comp="102" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="112"><net_src comp="73" pin="3"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStream | {}
	Port: compressdStream | {2 3 }
 - Input state : 
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes : inStream | {2 3 }
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes : compressdStream | {}
  - Chain level:
	State 1
		store_ln191 : 1
		l_2 : 1
		tmp : 2
		br_ln191 : 3
		l_3 : 2
		store_ln191 : 3
	State 2
		write_ln196 : 1
	State 3
		write_ln196 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |      l_3_fu_81     |    0    |    14   |
|----------|--------------------|---------|---------|
|   read   |   grp_read_fu_52   |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_58  |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|      tmp_fu_73     |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln195_fu_92  |    0    |    0    |
|          | zext_ln195_1_fu_97 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    14   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
| l_reg_102 |    7   |
|tmp_reg_109|    1   |
+-----------+--------+
|   Total   |    8   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_58 |  p2  |   2  |   8  |   16   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   16   ||  1.588  ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    8   |   23   |
+-----------+--------+--------+--------+
