// Seed: 1806912439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
endmodule
module module_1 (
    output id_0,
    output id_1,
    input logic id_2,
    inout id_3,
    input logic id_4
);
  assign id_1 = id_2;
endmodule
module module_2 (
    output id_0,
    input  id_1
);
  always id_3 <= 1;
  logic id_6;
endmodule
