-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

-- DATE "04/05/2016 19:33:33"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	project IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_SYNC : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0)
	);
END project;

-- Design Ports Information
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF project IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \r1|Add0~5_sumout\ : std_logic;
SIGNAL \r1|Add0~6\ : std_logic;
SIGNAL \r1|Add0~9_sumout\ : std_logic;
SIGNAL \r1|Add0~10\ : std_logic;
SIGNAL \r1|Add0~13_sumout\ : std_logic;
SIGNAL \r1|Add0~14\ : std_logic;
SIGNAL \r1|Add0~77_sumout\ : std_logic;
SIGNAL \r1|Add0~78\ : std_logic;
SIGNAL \r1|Add0~81_sumout\ : std_logic;
SIGNAL \r1|Add0~82\ : std_logic;
SIGNAL \r1|Add0~85_sumout\ : std_logic;
SIGNAL \r1|Add0~86\ : std_logic;
SIGNAL \r1|Add0~89_sumout\ : std_logic;
SIGNAL \r1|Add0~90\ : std_logic;
SIGNAL \r1|Add0~93_sumout\ : std_logic;
SIGNAL \r1|Add0~94\ : std_logic;
SIGNAL \r1|Add0~17_sumout\ : std_logic;
SIGNAL \r1|Add0~18\ : std_logic;
SIGNAL \r1|Add0~21_sumout\ : std_logic;
SIGNAL \r1|Add0~22\ : std_logic;
SIGNAL \r1|Add0~25_sumout\ : std_logic;
SIGNAL \r1|Add0~26\ : std_logic;
SIGNAL \r1|Add0~29_sumout\ : std_logic;
SIGNAL \r1|Add0~30\ : std_logic;
SIGNAL \r1|Add0~97_sumout\ : std_logic;
SIGNAL \r1|Add0~98\ : std_logic;
SIGNAL \r1|Add0~33_sumout\ : std_logic;
SIGNAL \r1|Add0~34\ : std_logic;
SIGNAL \r1|Add0~101_sumout\ : std_logic;
SIGNAL \r1|Add0~102\ : std_logic;
SIGNAL \r1|Add0~37_sumout\ : std_logic;
SIGNAL \r1|Add0~38\ : std_logic;
SIGNAL \r1|Add0~41_sumout\ : std_logic;
SIGNAL \r1|Add0~42\ : std_logic;
SIGNAL \r1|Add0~45_sumout\ : std_logic;
SIGNAL \r1|Equal0~1_combout\ : std_logic;
SIGNAL \r1|Add0~46\ : std_logic;
SIGNAL \r1|Add0~1_sumout\ : std_logic;
SIGNAL \r1|Add0~2\ : std_logic;
SIGNAL \r1|Add0~49_sumout\ : std_logic;
SIGNAL \r1|Add0~50\ : std_logic;
SIGNAL \r1|Add0~105_sumout\ : std_logic;
SIGNAL \r1|Add0~106\ : std_logic;
SIGNAL \r1|Add0~53_sumout\ : std_logic;
SIGNAL \r1|Add0~54\ : std_logic;
SIGNAL \r1|Add0~109_sumout\ : std_logic;
SIGNAL \r1|Add0~110\ : std_logic;
SIGNAL \r1|Add0~113_sumout\ : std_logic;
SIGNAL \r1|Add0~114\ : std_logic;
SIGNAL \r1|Add0~57_sumout\ : std_logic;
SIGNAL \r1|Add0~58\ : std_logic;
SIGNAL \r1|Add0~61_sumout\ : std_logic;
SIGNAL \r1|Add0~62\ : std_logic;
SIGNAL \r1|Add0~65_sumout\ : std_logic;
SIGNAL \r1|Add0~66\ : std_logic;
SIGNAL \r1|Add0~69_sumout\ : std_logic;
SIGNAL \r1|Equal0~2_combout\ : std_logic;
SIGNAL \r1|Add0~70\ : std_logic;
SIGNAL \r1|Add0~73_sumout\ : std_logic;
SIGNAL \r1|Equal0~3_combout\ : std_logic;
SIGNAL \r1|Equal0~0_combout\ : std_logic;
SIGNAL \r1|Equal0~4_combout\ : std_logic;
SIGNAL \r1|Equal0~5_combout\ : std_logic;
SIGNAL \r1|q[0]~feeder_combout\ : std_logic;
SIGNAL \Add9~10\ : std_logic;
SIGNAL \Add9~5_sumout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \rightTemp~0_combout\ : std_logic;
SIGNAL \rightTemp~q\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \leftTemp~0_combout\ : std_logic;
SIGNAL \leftTemp~q\ : std_logic;
SIGNAL \bothTemp~0_combout\ : std_logic;
SIGNAL \bothTemp~q\ : std_logic;
SIGNAL \neitherTemp~0_combout\ : std_logic;
SIGNAL \neitherTemp~q\ : std_logic;
SIGNAL \YPos[1]~0_combout\ : std_logic;
SIGNAL \YPos[2]~1_combout\ : std_logic;
SIGNAL \r2|Add0~81_sumout\ : std_logic;
SIGNAL \r2|Add0~82\ : std_logic;
SIGNAL \r2|Add0~109_sumout\ : std_logic;
SIGNAL \r2|Add0~110\ : std_logic;
SIGNAL \r2|Add0~5_sumout\ : std_logic;
SIGNAL \r2|Add0~6\ : std_logic;
SIGNAL \r2|Add0~105_sumout\ : std_logic;
SIGNAL \r2|Add0~106\ : std_logic;
SIGNAL \r2|Add0~93_sumout\ : std_logic;
SIGNAL \r2|Add0~94\ : std_logic;
SIGNAL \r2|Add0~89_sumout\ : std_logic;
SIGNAL \r2|Add0~90\ : std_logic;
SIGNAL \r2|Add0~113_sumout\ : std_logic;
SIGNAL \r2|Add0~114\ : std_logic;
SIGNAL \r2|Add0~9_sumout\ : std_logic;
SIGNAL \r2|Add0~10\ : std_logic;
SIGNAL \r2|Add0~13_sumout\ : std_logic;
SIGNAL \r2|Add0~14\ : std_logic;
SIGNAL \r2|Add0~17_sumout\ : std_logic;
SIGNAL \r2|Add0~18\ : std_logic;
SIGNAL \r2|Add0~21_sumout\ : std_logic;
SIGNAL \r2|Add0~22\ : std_logic;
SIGNAL \r2|Add0~49_sumout\ : std_logic;
SIGNAL \r2|Add0~50\ : std_logic;
SIGNAL \r2|Add0~25_sumout\ : std_logic;
SIGNAL \r2|Add0~26\ : std_logic;
SIGNAL \r2|Add0~85_sumout\ : std_logic;
SIGNAL \r2|Add0~86\ : std_logic;
SIGNAL \r2|Add0~29_sumout\ : std_logic;
SIGNAL \r2|Add0~30\ : std_logic;
SIGNAL \r2|Add0~33_sumout\ : std_logic;
SIGNAL \r2|Add0~34\ : std_logic;
SIGNAL \r2|Add0~37_sumout\ : std_logic;
SIGNAL \r2|Add0~38\ : std_logic;
SIGNAL \r2|Add0~41_sumout\ : std_logic;
SIGNAL \r2|Add0~42\ : std_logic;
SIGNAL \r2|Add0~45_sumout\ : std_logic;
SIGNAL \r2|Equal0~1_combout\ : std_logic;
SIGNAL \r2|Add0~46\ : std_logic;
SIGNAL \r2|Add0~77_sumout\ : std_logic;
SIGNAL \r2|Add0~78\ : std_logic;
SIGNAL \r2|Add0~1_sumout\ : std_logic;
SIGNAL \r2|Add0~2\ : std_logic;
SIGNAL \r2|Add0~73_sumout\ : std_logic;
SIGNAL \r2|Equal0~3_combout\ : std_logic;
SIGNAL \r2|Add0~74\ : std_logic;
SIGNAL \r2|Add0~69_sumout\ : std_logic;
SIGNAL \r2|Add0~70\ : std_logic;
SIGNAL \r2|Add0~65_sumout\ : std_logic;
SIGNAL \r2|Add0~66\ : std_logic;
SIGNAL \r2|Add0~61_sumout\ : std_logic;
SIGNAL \r2|Add0~62\ : std_logic;
SIGNAL \r2|Add0~57_sumout\ : std_logic;
SIGNAL \r2|Add0~58\ : std_logic;
SIGNAL \r2|Add0~53_sumout\ : std_logic;
SIGNAL \r2|Equal0~2_combout\ : std_logic;
SIGNAL \r2|Add0~54\ : std_logic;
SIGNAL \r2|Add0~101_sumout\ : std_logic;
SIGNAL \r2|Add0~102\ : std_logic;
SIGNAL \r2|Add0~97_sumout\ : std_logic;
SIGNAL \r2|Equal0~4_combout\ : std_logic;
SIGNAL \r2|Equal0~0_combout\ : std_logic;
SIGNAL \r2|Equal0~5_combout\ : std_logic;
SIGNAL \block8[0]~0_combout\ : std_logic;
SIGNAL \blockTemp~0_combout\ : std_logic;
SIGNAL \blockTemp~q\ : std_logic;
SIGNAL \block8[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~58_cout\ : std_logic;
SIGNAL \Add4~49_sumout\ : std_logic;
SIGNAL \block5[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~50\ : std_logic;
SIGNAL \Add4~53_sumout\ : std_logic;
SIGNAL \block5[2]~3_combout\ : std_logic;
SIGNAL \Add33~10\ : std_logic;
SIGNAL \Add33~5_sumout\ : std_logic;
SIGNAL \LessThan18~1_combout\ : std_logic;
SIGNAL \Add4~54\ : std_logic;
SIGNAL \Add4~37_sumout\ : std_logic;
SIGNAL \block5[3]~1_combout\ : std_logic;
SIGNAL \block5[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add33~6\ : std_logic;
SIGNAL \Add33~1_sumout\ : std_logic;
SIGNAL \Add6~58_cout\ : std_logic;
SIGNAL \Add6~33_sumout\ : std_logic;
SIGNAL \block7[1]~1_combout\ : std_logic;
SIGNAL \Add6~34\ : std_logic;
SIGNAL \Add6~41_sumout\ : std_logic;
SIGNAL \Add6~42\ : std_logic;
SIGNAL \Add6~37_sumout\ : std_logic;
SIGNAL \block7[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add43~10\ : std_logic;
SIGNAL \Add43~6\ : std_logic;
SIGNAL \Add43~1_sumout\ : std_logic;
SIGNAL \Add50~1_sumout\ : std_logic;
SIGNAL \YPos~2_combout\ : std_logic;
SIGNAL \YPos[1]~3_combout\ : std_logic;
SIGNAL \YPos[2]~4_combout\ : std_logic;
SIGNAL \Add3~58_cout\ : std_logic;
SIGNAL \Add3~49_sumout\ : std_logic;
SIGNAL \block4[1]~4_combout\ : std_logic;
SIGNAL \block4[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add28~9_sumout\ : std_logic;
SIGNAL \Add3~50\ : std_logic;
SIGNAL \Add3~53_sumout\ : std_logic;
SIGNAL \block4[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add28~10\ : std_logic;
SIGNAL \Add28~5_sumout\ : std_logic;
SIGNAL \LessThan14~0_combout\ : std_logic;
SIGNAL \Add50~14\ : std_logic;
SIGNAL \Add50~17_sumout\ : std_logic;
SIGNAL \Add51~1_combout\ : std_logic;
SIGNAL \YPos~16_combout\ : std_logic;
SIGNAL \YPos[2]~13_combout\ : std_logic;
SIGNAL \colorIn~0_combout\ : std_logic;
SIGNAL \Add1~58_cout\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \block2[1]~feeder_combout\ : std_logic;
SIGNAL \block2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add18~9_sumout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \block2[2]~2_combout\ : std_logic;
SIGNAL \Add18~10\ : std_logic;
SIGNAL \Add18~5_sumout\ : std_logic;
SIGNAL \LessThan6~0_combout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \Add18~6\ : std_logic;
SIGNAL \Add18~1_sumout\ : std_logic;
SIGNAL \Add50~18\ : std_logic;
SIGNAL \Add50~21_sumout\ : std_logic;
SIGNAL \Add51~2_combout\ : std_logic;
SIGNAL \YPos~17_combout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \Add18~2\ : std_logic;
SIGNAL \Add18~21_sumout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \block2[5]~feeder_combout\ : std_logic;
SIGNAL \block2[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \block2[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add18~22\ : std_logic;
SIGNAL \Add18~18\ : std_logic;
SIGNAL \Add18~13_sumout\ : std_logic;
SIGNAL \Add18~17_sumout\ : std_logic;
SIGNAL \LessThan6~2_combout\ : std_logic;
SIGNAL \LessThan6~1_combout\ : std_logic;
SIGNAL \LessThan6~3_combout\ : std_logic;
SIGNAL \LessThan6~4_combout\ : std_logic;
SIGNAL \Add6~38\ : std_logic;
SIGNAL \Add6~53_sumout\ : std_logic;
SIGNAL \block7[4]~2_combout\ : std_logic;
SIGNAL \block7[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Add43~2\ : std_logic;
SIGNAL \Add43~21_sumout\ : std_logic;
SIGNAL \Add6~54\ : std_logic;
SIGNAL \Add6~49_sumout\ : std_logic;
SIGNAL \Add6~50\ : std_logic;
SIGNAL \Add6~45_sumout\ : std_logic;
SIGNAL \block7[6]~DUPLICATE_q\ : std_logic;
SIGNAL \block7[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add43~22\ : std_logic;
SIGNAL \Add43~18\ : std_logic;
SIGNAL \Add43~13_sumout\ : std_logic;
SIGNAL \Add43~17_sumout\ : std_logic;
SIGNAL \LessThan26~2_combout\ : std_logic;
SIGNAL \Add43~9_sumout\ : std_logic;
SIGNAL \LessThan26~5_combout\ : std_logic;
SIGNAL \Add43~5_sumout\ : std_logic;
SIGNAL \LessThan26~6_combout\ : std_logic;
SIGNAL \LessThan26~3_combout\ : std_logic;
SIGNAL \Add6~46\ : std_logic;
SIGNAL \Add6~25_sumout\ : std_logic;
SIGNAL \Add6~26\ : std_logic;
SIGNAL \Add6~29_sumout\ : std_logic;
SIGNAL \block7[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~30\ : std_logic;
SIGNAL \Add6~17_sumout\ : std_logic;
SIGNAL \block7[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~18\ : std_logic;
SIGNAL \Add6~21_sumout\ : std_logic;
SIGNAL \Add6~22\ : std_logic;
SIGNAL \Add6~9_sumout\ : std_logic;
SIGNAL \block7[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~10\ : std_logic;
SIGNAL \Add6~13_sumout\ : std_logic;
SIGNAL \block7[12]~0_combout\ : std_logic;
SIGNAL \Add6~14\ : std_logic;
SIGNAL \Add6~5_sumout\ : std_logic;
SIGNAL \block7[13]~feeder_combout\ : std_logic;
SIGNAL \Add6~6\ : std_logic;
SIGNAL \Add6~1_sumout\ : std_logic;
SIGNAL \block7[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Add42~0_combout\ : std_logic;
SIGNAL \block7[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add40~0_combout\ : std_logic;
SIGNAL \Add53~13_sumout\ : std_logic;
SIGNAL \XPos[2]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \XPos[2]~1_combout\ : std_logic;
SIGNAL \XPos[2]~4_combout\ : std_logic;
SIGNAL \YPos[1]~6_combout\ : std_logic;
SIGNAL \XPos[2]~2_combout\ : std_logic;
SIGNAL \Add5~58_cout\ : std_logic;
SIGNAL \Add5~49_sumout\ : std_logic;
SIGNAL \block6[1]~3_combout\ : std_logic;
SIGNAL \Add5~50\ : std_logic;
SIGNAL \Add5~53_sumout\ : std_logic;
SIGNAL \block6[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~54\ : std_logic;
SIGNAL \Add5~45_sumout\ : std_logic;
SIGNAL \block6[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~46\ : std_logic;
SIGNAL \Add5~41_sumout\ : std_logic;
SIGNAL \block6[4]~2_combout\ : std_logic;
SIGNAL \Add5~42\ : std_logic;
SIGNAL \Add5~37_sumout\ : std_logic;
SIGNAL \block6[5]~1_combout\ : std_logic;
SIGNAL \block6[4]~DUPLICATE_q\ : std_logic;
SIGNAL \block6[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add38~10\ : std_logic;
SIGNAL \Add38~6\ : std_logic;
SIGNAL \Add38~2\ : std_logic;
SIGNAL \Add38~22\ : std_logic;
SIGNAL \Add38~17_sumout\ : std_logic;
SIGNAL \Add38~21_sumout\ : std_logic;
SIGNAL \block6[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~38\ : std_logic;
SIGNAL \Add5~33_sumout\ : std_logic;
SIGNAL \Add38~18\ : std_logic;
SIGNAL \Add38~13_sumout\ : std_logic;
SIGNAL \LessThan22~3_combout\ : std_logic;
SIGNAL \LessThan22~2_combout\ : std_logic;
SIGNAL \block6[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add39~0_combout\ : std_logic;
SIGNAL \Add39~2_combout\ : std_logic;
SIGNAL \Add39~1_combout\ : std_logic;
SIGNAL \LessThan23~6_combout\ : std_logic;
SIGNAL \LessThan23~0_combout\ : std_logic;
SIGNAL \LessThan23~1_combout\ : std_logic;
SIGNAL \LessThan23~3_combout\ : std_logic;
SIGNAL \LessThan23~4_combout\ : std_logic;
SIGNAL \LessThan23~2_combout\ : std_logic;
SIGNAL \LessThan23~7_combout\ : std_logic;
SIGNAL \Add5~34\ : std_logic;
SIGNAL \Add5~25_sumout\ : std_logic;
SIGNAL \block6[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~26\ : std_logic;
SIGNAL \Add5~29_sumout\ : std_logic;
SIGNAL \block6[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~30\ : std_logic;
SIGNAL \Add5~17_sumout\ : std_logic;
SIGNAL \block6[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~18\ : std_logic;
SIGNAL \Add5~21_sumout\ : std_logic;
SIGNAL \Add5~22\ : std_logic;
SIGNAL \Add5~9_sumout\ : std_logic;
SIGNAL \LessThan21~0_combout\ : std_logic;
SIGNAL \Add5~10\ : std_logic;
SIGNAL \Add5~13_sumout\ : std_logic;
SIGNAL \block6[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~14\ : std_logic;
SIGNAL \Add5~5_sumout\ : std_logic;
SIGNAL \block6[13]~0_combout\ : std_logic;
SIGNAL \block6[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~6\ : std_logic;
SIGNAL \Add5~1_sumout\ : std_logic;
SIGNAL \block6[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Add35~0_combout\ : std_logic;
SIGNAL \Add37~0_combout\ : std_logic;
SIGNAL \LessThan21~1_combout\ : std_logic;
SIGNAL \LessThan21~2_combout\ : std_logic;
SIGNAL \always1~0_combout\ : std_logic;
SIGNAL \Add38~5_sumout\ : std_logic;
SIGNAL \Add38~1_sumout\ : std_logic;
SIGNAL \Add38~9_sumout\ : std_logic;
SIGNAL \LessThan22~5_combout\ : std_logic;
SIGNAL \LessThan22~6_combout\ : std_logic;
SIGNAL \LessThan20~4_combout\ : std_logic;
SIGNAL \LessThan20~0_combout\ : std_logic;
SIGNAL \LessThan20~3_combout\ : std_logic;
SIGNAL \LessThan20~2_combout\ : std_logic;
SIGNAL \Add35~2_combout\ : std_logic;
SIGNAL \LessThan20~7_combout\ : std_logic;
SIGNAL \LessThan20~6_combout\ : std_logic;
SIGNAL \LessThan20~8_combout\ : std_logic;
SIGNAL \always1~19_combout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \block2[10]~1_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \block2[12]~0_combout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \block2[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \block2[14]~DUPLICATE_q\ : std_logic;
SIGNAL \block2[9]~DUPLICATE_q\ : std_logic;
SIGNAL \block2[11]~DUPLICATE_q\ : std_logic;
SIGNAL \block2[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add15~0_combout\ : std_logic;
SIGNAL \Add17~0_combout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \LessThan5~1_combout\ : std_logic;
SIGNAL \LessThan5~2_combout\ : std_logic;
SIGNAL \always1~11_combout\ : std_logic;
SIGNAL \LessThan7~3_combout\ : std_logic;
SIGNAL \Add19~1_combout\ : std_logic;
SIGNAL \Add19~0_combout\ : std_logic;
SIGNAL \Add19~2_combout\ : std_logic;
SIGNAL \LessThan7~5_combout\ : std_logic;
SIGNAL \LessThan7~1_combout\ : std_logic;
SIGNAL \LessThan7~6_combout\ : std_logic;
SIGNAL \LessThan7~2_combout\ : std_logic;
SIGNAL \always1~25_combout\ : std_logic;
SIGNAL \Add0~58_cout\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \block1[4]~2_combout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \block1[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \block1[6]~3_combout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \block1[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \block1[9]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \block1[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \block1[11]~1_combout\ : std_logic;
SIGNAL \block1[11]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \block1[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \block1[13]~0_combout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \Add10~2_combout\ : std_logic;
SIGNAL \LessThan0~7_combout\ : std_logic;
SIGNAL \LessThan0~6_combout\ : std_logic;
SIGNAL \LessThan0~8_combout\ : std_logic;
SIGNAL \Add15~2_combout\ : std_logic;
SIGNAL \LessThan4~7_combout\ : std_logic;
SIGNAL \LessThan4~4_combout\ : std_logic;
SIGNAL \LessThan4~6_combout\ : std_logic;
SIGNAL \LessThan4~3_combout\ : std_logic;
SIGNAL \LessThan4~2_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \LessThan4~8_combout\ : std_logic;
SIGNAL \Add14~1_combout\ : std_logic;
SIGNAL \Add14~2_combout\ : std_logic;
SIGNAL \Add14~0_combout\ : std_logic;
SIGNAL \LessThan3~6_combout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \LessThan3~2_combout\ : std_logic;
SIGNAL \LessThan3~5_combout\ : std_logic;
SIGNAL \LessThan3~3_combout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \always1~9_combout\ : std_logic;
SIGNAL \always1~24_combout\ : std_logic;
SIGNAL \always1~26_combout\ : std_logic;
SIGNAL \Add2~58_cout\ : std_logic;
SIGNAL \Add2~49_sumout\ : std_logic;
SIGNAL \block3[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add2~50\ : std_logic;
SIGNAL \Add2~53_sumout\ : std_logic;
SIGNAL \block3[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add2~54\ : std_logic;
SIGNAL \Add2~45_sumout\ : std_logic;
SIGNAL \block3[3]~3_combout\ : std_logic;
SIGNAL \Add2~46\ : std_logic;
SIGNAL \Add2~41_sumout\ : std_logic;
SIGNAL \Add2~42\ : std_logic;
SIGNAL \Add2~37_sumout\ : std_logic;
SIGNAL \block3[5]~2_combout\ : std_logic;
SIGNAL \block3[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add23~10\ : std_logic;
SIGNAL \Add23~6\ : std_logic;
SIGNAL \Add23~2\ : std_logic;
SIGNAL \Add23~22\ : std_logic;
SIGNAL \Add23~17_sumout\ : std_logic;
SIGNAL \Add23~21_sumout\ : std_logic;
SIGNAL \Add2~38\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \Add23~18\ : std_logic;
SIGNAL \Add23~13_sumout\ : std_logic;
SIGNAL \LessThan10~2_combout\ : std_logic;
SIGNAL \LessThan10~3_combout\ : std_logic;
SIGNAL \Add23~5_sumout\ : std_logic;
SIGNAL \Add23~1_sumout\ : std_logic;
SIGNAL \Add23~9_sumout\ : std_logic;
SIGNAL \LessThan10~5_combout\ : std_logic;
SIGNAL \LessThan10~6_combout\ : std_logic;
SIGNAL \LessThan11~1_combout\ : std_logic;
SIGNAL \LessThan11~4_combout\ : std_logic;
SIGNAL \block3[6]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan11~0_combout\ : std_logic;
SIGNAL \LessThan11~3_combout\ : std_logic;
SIGNAL \LessThan11~2_combout\ : std_logic;
SIGNAL \Add24~2_combout\ : std_logic;
SIGNAL \Add24~0_combout\ : std_logic;
SIGNAL \Add24~1_combout\ : std_logic;
SIGNAL \LessThan11~6_combout\ : std_logic;
SIGNAL \LessThan11~7_combout\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \block3[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Add2~10\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \block3[12]~1_combout\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \block3[13]~0_combout\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \block3[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add20~0_combout\ : std_logic;
SIGNAL \Add22~0_combout\ : std_logic;
SIGNAL \LessThan9~1_combout\ : std_logic;
SIGNAL \LessThan9~2_combout\ : std_logic;
SIGNAL \block3[9]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan9~0_combout\ : std_logic;
SIGNAL \always1~7_combout\ : std_logic;
SIGNAL \Add20~2_combout\ : std_logic;
SIGNAL \LessThan8~6_combout\ : std_logic;
SIGNAL \block3[10]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan8~3_combout\ : std_logic;
SIGNAL \LessThan8~2_combout\ : std_logic;
SIGNAL \LessThan8~4_combout\ : std_logic;
SIGNAL \LessThan8~0_combout\ : std_logic;
SIGNAL \LessThan8~7_combout\ : std_logic;
SIGNAL \LessThan8~8_combout\ : std_logic;
SIGNAL \always1~23_combout\ : std_logic;
SIGNAL \YPos[1]~5_combout\ : std_logic;
SIGNAL \XPos[2]~3_combout\ : std_logic;
SIGNAL \XPos[2]~5_combout\ : std_logic;
SIGNAL \Add53~14\ : std_logic;
SIGNAL \Add53~17_sumout\ : std_logic;
SIGNAL \XPos[3]~feeder_combout\ : std_logic;
SIGNAL \Add53~18\ : std_logic;
SIGNAL \Add53~21_sumout\ : std_logic;
SIGNAL \XPos[4]~feeder_combout\ : std_logic;
SIGNAL \Add53~22\ : std_logic;
SIGNAL \Add53~9_sumout\ : std_logic;
SIGNAL \XPos[5]~feeder_combout\ : std_logic;
SIGNAL \Add53~10\ : std_logic;
SIGNAL \Add53~5_sumout\ : std_logic;
SIGNAL \XPos[6]~feeder_combout\ : std_logic;
SIGNAL \Add53~6\ : std_logic;
SIGNAL \Add53~1_sumout\ : std_logic;
SIGNAL \XPos[7]~feeder_combout\ : std_logic;
SIGNAL \LessThan25~1_combout\ : std_logic;
SIGNAL \LessThan25~0_combout\ : std_logic;
SIGNAL \LessThan25~2_combout\ : std_logic;
SIGNAL \always1~14_combout\ : std_logic;
SIGNAL \Add40~1_combout\ : std_logic;
SIGNAL \LessThan24~5_combout\ : std_logic;
SIGNAL \LessThan24~1_combout\ : std_logic;
SIGNAL \LessThan24~3_combout\ : std_logic;
SIGNAL \LessThan24~4_combout\ : std_logic;
SIGNAL \LessThan24~2_combout\ : std_logic;
SIGNAL \LessThan24~0_combout\ : std_logic;
SIGNAL \LessThan24~6_combout\ : std_logic;
SIGNAL \LessThan27~0_combout\ : std_logic;
SIGNAL \Add44~1_combout\ : std_logic;
SIGNAL \Add44~0_combout\ : std_logic;
SIGNAL \Add44~2_combout\ : std_logic;
SIGNAL \LessThan27~4_combout\ : std_logic;
SIGNAL \LessThan27~2_combout\ : std_logic;
SIGNAL \LessThan27~3_combout\ : std_logic;
SIGNAL \LessThan27~1_combout\ : std_logic;
SIGNAL \LessThan27~5_combout\ : std_logic;
SIGNAL \always1~28_combout\ : std_logic;
SIGNAL \Add7~58_cout\ : std_logic;
SIGNAL \Add7~33_sumout\ : std_logic;
SIGNAL \block8[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~34\ : std_logic;
SIGNAL \Add7~41_sumout\ : std_logic;
SIGNAL \block8[2]~8_combout\ : std_logic;
SIGNAL \Add7~42\ : std_logic;
SIGNAL \Add7~37_sumout\ : std_logic;
SIGNAL \block8[3]~7_combout\ : std_logic;
SIGNAL \Add7~38\ : std_logic;
SIGNAL \Add7~53_sumout\ : std_logic;
SIGNAL \block8[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~54\ : std_logic;
SIGNAL \Add7~49_sumout\ : std_logic;
SIGNAL \block8[5]~DUPLICATE_q\ : std_logic;
SIGNAL \block8[3]~DUPLICATE_q\ : std_logic;
SIGNAL \block8[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add48~10\ : std_logic;
SIGNAL \Add48~6\ : std_logic;
SIGNAL \Add48~2\ : std_logic;
SIGNAL \Add48~22\ : std_logic;
SIGNAL \Add48~17_sumout\ : std_logic;
SIGNAL \block8[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~50\ : std_logic;
SIGNAL \Add7~45_sumout\ : std_logic;
SIGNAL \Add48~18\ : std_logic;
SIGNAL \Add48~13_sumout\ : std_logic;
SIGNAL \Add48~21_sumout\ : std_logic;
SIGNAL \LessThan30~3_combout\ : std_logic;
SIGNAL \Add48~5_sumout\ : std_logic;
SIGNAL \Add48~1_sumout\ : std_logic;
SIGNAL \Add48~9_sumout\ : std_logic;
SIGNAL \LessThan30~5_combout\ : std_logic;
SIGNAL \LessThan30~6_combout\ : std_logic;
SIGNAL \LessThan30~2_combout\ : std_logic;
SIGNAL \Add49~0_combout\ : std_logic;
SIGNAL \Add49~1_combout\ : std_logic;
SIGNAL \Add49~2_combout\ : std_logic;
SIGNAL \LessThan31~4_combout\ : std_logic;
SIGNAL \LessThan31~0_combout\ : std_logic;
SIGNAL \LessThan31~3_combout\ : std_logic;
SIGNAL \LessThan31~1_combout\ : std_logic;
SIGNAL \LessThan31~2_combout\ : std_logic;
SIGNAL \LessThan31~5_combout\ : std_logic;
SIGNAL \Add7~46\ : std_logic;
SIGNAL \Add7~25_sumout\ : std_logic;
SIGNAL \block8[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~26\ : std_logic;
SIGNAL \Add7~29_sumout\ : std_logic;
SIGNAL \block8[8]~6_combout\ : std_logic;
SIGNAL \block8[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~30\ : std_logic;
SIGNAL \Add7~17_sumout\ : std_logic;
SIGNAL \block8[9]~4_combout\ : std_logic;
SIGNAL \Add7~18\ : std_logic;
SIGNAL \Add7~21_sumout\ : std_logic;
SIGNAL \block8[10]~5_combout\ : std_logic;
SIGNAL \Add7~22\ : std_logic;
SIGNAL \Add7~9_sumout\ : std_logic;
SIGNAL \block8[11]~2_combout\ : std_logic;
SIGNAL \LessThan28~3_combout\ : std_logic;
SIGNAL \block8[9]~DUPLICATE_q\ : std_logic;
SIGNAL \LessThan28~1_combout\ : std_logic;
SIGNAL \Add7~10\ : std_logic;
SIGNAL \Add7~13_sumout\ : std_logic;
SIGNAL \block8[12]~3_combout\ : std_logic;
SIGNAL \block8[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~14\ : std_logic;
SIGNAL \Add7~5_sumout\ : std_logic;
SIGNAL \block8[13]~1_combout\ : std_logic;
SIGNAL \Add45~1_combout\ : std_logic;
SIGNAL \LessThan28~4_combout\ : std_logic;
SIGNAL \LessThan28~5_combout\ : std_logic;
SIGNAL \LessThan28~2_combout\ : std_logic;
SIGNAL \Add7~6\ : std_logic;
SIGNAL \Add7~1_sumout\ : std_logic;
SIGNAL \block8[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Add45~0_combout\ : std_logic;
SIGNAL \LessThan28~0_combout\ : std_logic;
SIGNAL \LessThan28~6_combout\ : std_logic;
SIGNAL \block8[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Add47~0_combout\ : std_logic;
SIGNAL \LessThan29~1_combout\ : std_logic;
SIGNAL \LessThan29~0_combout\ : std_logic;
SIGNAL \LessThan29~2_combout\ : std_logic;
SIGNAL \always1~16_combout\ : std_logic;
SIGNAL \always1~29_combout\ : std_logic;
SIGNAL \block1[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add13~10\ : std_logic;
SIGNAL \Add13~6\ : std_logic;
SIGNAL \Add13~2\ : std_logic;
SIGNAL \Add13~22\ : std_logic;
SIGNAL \Add13~18\ : std_logic;
SIGNAL \Add13~13_sumout\ : std_logic;
SIGNAL \Add13~21_sumout\ : std_logic;
SIGNAL \Add13~17_sumout\ : std_logic;
SIGNAL \LessThan2~2_combout\ : std_logic;
SIGNAL \LessThan3~7_combout\ : std_logic;
SIGNAL \Add13~5_sumout\ : std_logic;
SIGNAL \Add13~9_sumout\ : std_logic;
SIGNAL \LessThan2~5_combout\ : std_logic;
SIGNAL \Add13~1_sumout\ : std_logic;
SIGNAL \LessThan2~6_combout\ : std_logic;
SIGNAL \always1~27_combout\ : std_logic;
SIGNAL \LessThan7~0_combout\ : std_logic;
SIGNAL \LessThan7~4_combout\ : std_logic;
SIGNAL \Add15~1_combout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \LessThan4~5_combout\ : std_logic;
SIGNAL \always1~12_combout\ : std_logic;
SIGNAL \always1~30_combout\ : std_logic;
SIGNAL \YPos[2]~14_combout\ : std_logic;
SIGNAL \Add3~54\ : std_logic;
SIGNAL \Add3~37_sumout\ : std_logic;
SIGNAL \Add3~38\ : std_logic;
SIGNAL \Add3~33_sumout\ : std_logic;
SIGNAL \block4[4]~2_combout\ : std_logic;
SIGNAL \block4[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Add28~6\ : std_logic;
SIGNAL \Add28~2\ : std_logic;
SIGNAL \Add28~21_sumout\ : std_logic;
SIGNAL \block4[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add3~34\ : std_logic;
SIGNAL \Add3~45_sumout\ : std_logic;
SIGNAL \block4[5]~feeder_combout\ : std_logic;
SIGNAL \block4[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add3~46\ : std_logic;
SIGNAL \Add3~41_sumout\ : std_logic;
SIGNAL \block4[6]~3_combout\ : std_logic;
SIGNAL \Add28~22\ : std_logic;
SIGNAL \Add28~18\ : std_logic;
SIGNAL \Add28~13_sumout\ : std_logic;
SIGNAL \Add28~17_sumout\ : std_logic;
SIGNAL \LessThan14~2_combout\ : std_logic;
SIGNAL \Add28~1_sumout\ : std_logic;
SIGNAL \LessThan14~1_combout\ : std_logic;
SIGNAL \LessThan14~3_combout\ : std_logic;
SIGNAL \LessThan14~4_combout\ : std_logic;
SIGNAL \LessThan19~3_combout\ : std_logic;
SIGNAL \LessThan19~2_combout\ : std_logic;
SIGNAL \block5[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~38\ : std_logic;
SIGNAL \Add4~33_sumout\ : std_logic;
SIGNAL \block5[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~34\ : std_logic;
SIGNAL \Add4~45_sumout\ : std_logic;
SIGNAL \Add4~46\ : std_logic;
SIGNAL \Add4~41_sumout\ : std_logic;
SIGNAL \block5[6]~2_combout\ : std_logic;
SIGNAL \block5[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add34~1_combout\ : std_logic;
SIGNAL \Add34~0_combout\ : std_logic;
SIGNAL \Add34~2_combout\ : std_logic;
SIGNAL \LessThan19~6_combout\ : std_logic;
SIGNAL \LessThan19~5_combout\ : std_logic;
SIGNAL \LessThan19~1_combout\ : std_logic;
SIGNAL \block5[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~42\ : std_logic;
SIGNAL \Add4~25_sumout\ : std_logic;
SIGNAL \Add4~26\ : std_logic;
SIGNAL \Add4~29_sumout\ : std_logic;
SIGNAL \block5[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~30\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \block5[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~18\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \block5[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \block5[11]~0_combout\ : std_logic;
SIGNAL \block5[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \block5[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \Add32~0_combout\ : std_logic;
SIGNAL \Add30~0_combout\ : std_logic;
SIGNAL \LessThan17~1_combout\ : std_logic;
SIGNAL \LessThan17~2_combout\ : std_logic;
SIGNAL \LessThan17~0_combout\ : std_logic;
SIGNAL \always1~4_combout\ : std_logic;
SIGNAL \always1~21_combout\ : std_logic;
SIGNAL \Add3~42\ : std_logic;
SIGNAL \Add3~25_sumout\ : std_logic;
SIGNAL \Add3~26\ : std_logic;
SIGNAL \Add3~29_sumout\ : std_logic;
SIGNAL \Add3~30\ : std_logic;
SIGNAL \Add3~17_sumout\ : std_logic;
SIGNAL \block4[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Add3~18\ : std_logic;
SIGNAL \Add3~21_sumout\ : std_logic;
SIGNAL \Add3~22\ : std_logic;
SIGNAL \Add3~9_sumout\ : std_logic;
SIGNAL \LessThan12~3_combout\ : std_logic;
SIGNAL \LessThan12~4_combout\ : std_logic;
SIGNAL \Add3~10\ : std_logic;
SIGNAL \Add3~13_sumout\ : std_logic;
SIGNAL \block4[12]~1_combout\ : std_logic;
SIGNAL \block4[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add3~14\ : std_logic;
SIGNAL \Add3~5_sumout\ : std_logic;
SIGNAL \block4[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Add3~6\ : std_logic;
SIGNAL \Add3~1_sumout\ : std_logic;
SIGNAL \block4[14]~0_combout\ : std_logic;
SIGNAL \Add25~0_combout\ : std_logic;
SIGNAL \LessThan12~0_combout\ : std_logic;
SIGNAL \Add25~2_combout\ : std_logic;
SIGNAL \LessThan12~7_combout\ : std_logic;
SIGNAL \LessThan12~2_combout\ : std_logic;
SIGNAL \LessThan12~6_combout\ : std_logic;
SIGNAL \LessThan12~8_combout\ : std_logic;
SIGNAL \block4[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add29~1_combout\ : std_logic;
SIGNAL \Add29~0_combout\ : std_logic;
SIGNAL \Add29~2_combout\ : std_logic;
SIGNAL \LessThan15~5_combout\ : std_logic;
SIGNAL \LessThan15~3_combout\ : std_logic;
SIGNAL \Add27~0_combout\ : std_logic;
SIGNAL \LessThan13~2_combout\ : std_logic;
SIGNAL \LessThan13~1_combout\ : std_logic;
SIGNAL \LessThan13~0_combout\ : std_logic;
SIGNAL \always1~2_combout\ : std_logic;
SIGNAL \LessThan15~2_combout\ : std_logic;
SIGNAL \LessThan15~1_combout\ : std_logic;
SIGNAL \LessThan15~6_combout\ : std_logic;
SIGNAL \always1~20_combout\ : std_logic;
SIGNAL \LessThan16~4_combout\ : std_logic;
SIGNAL \LessThan16~3_combout\ : std_logic;
SIGNAL \Add30~2_combout\ : std_logic;
SIGNAL \LessThan16~7_combout\ : std_logic;
SIGNAL \LessThan16~0_combout\ : std_logic;
SIGNAL \LessThan16~2_combout\ : std_logic;
SIGNAL \LessThan16~6_combout\ : std_logic;
SIGNAL \LessThan16~8_combout\ : std_logic;
SIGNAL \always1~22_combout\ : std_logic;
SIGNAL \XPos[2]~0_combout\ : std_logic;
SIGNAL \YPos[1]~8_combout\ : std_logic;
SIGNAL \YPos[1]~9_combout\ : std_logic;
SIGNAL \YPos[1]~7_combout\ : std_logic;
SIGNAL \YPos[1]~10_combout\ : std_logic;
SIGNAL \Add50~2\ : std_logic;
SIGNAL \Add50~6\ : std_logic;
SIGNAL \Add50~10\ : std_logic;
SIGNAL \Add50~13_sumout\ : std_logic;
SIGNAL \Add51~0_combout\ : std_logic;
SIGNAL \YPos~15_combout\ : std_logic;
SIGNAL \LessThan26~1_combout\ : std_logic;
SIGNAL \LessThan26~0_combout\ : std_logic;
SIGNAL \LessThan26~4_combout\ : std_logic;
SIGNAL \LessThan30~1_combout\ : std_logic;
SIGNAL \LessThan30~0_combout\ : std_logic;
SIGNAL \LessThan30~4_combout\ : std_logic;
SIGNAL \always1~17_combout\ : std_logic;
SIGNAL \always1~15_combout\ : std_logic;
SIGNAL \always1~18_combout\ : std_logic;
SIGNAL \Add50~22\ : std_logic;
SIGNAL \Add50~25_sumout\ : std_logic;
SIGNAL \Add51~3_combout\ : std_logic;
SIGNAL \YPos~18_combout\ : std_logic;
SIGNAL \LessThan2~3_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~4_combout\ : std_logic;
SIGNAL \Add10~1_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~5_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \LessThan3~4_combout\ : std_logic;
SIGNAL \always1~10_combout\ : std_logic;
SIGNAL \LessThan10~1_combout\ : std_logic;
SIGNAL \LessThan10~0_combout\ : std_logic;
SIGNAL \LessThan10~4_combout\ : std_logic;
SIGNAL \LessThan11~5_combout\ : std_logic;
SIGNAL \Add20~1_combout\ : std_logic;
SIGNAL \LessThan8~1_combout\ : std_logic;
SIGNAL \LessThan8~5_combout\ : std_logic;
SIGNAL \always1~8_combout\ : std_logic;
SIGNAL \always1~13_combout\ : std_logic;
SIGNAL \Add50~5_sumout\ : std_logic;
SIGNAL \YPos~11_combout\ : std_logic;
SIGNAL \Add33~9_sumout\ : std_logic;
SIGNAL \LessThan18~0_combout\ : std_logic;
SIGNAL \Add33~2\ : std_logic;
SIGNAL \Add33~22\ : std_logic;
SIGNAL \Add33~17_sumout\ : std_logic;
SIGNAL \Add33~18\ : std_logic;
SIGNAL \Add33~13_sumout\ : std_logic;
SIGNAL \Add33~21_sumout\ : std_logic;
SIGNAL \LessThan18~3_combout\ : std_logic;
SIGNAL \LessThan18~2_combout\ : std_logic;
SIGNAL \LessThan18~4_combout\ : std_logic;
SIGNAL \LessThan22~0_combout\ : std_logic;
SIGNAL \LessThan22~1_combout\ : std_logic;
SIGNAL \LessThan22~4_combout\ : std_logic;
SIGNAL \LessThan19~0_combout\ : std_logic;
SIGNAL \LessThan19~4_combout\ : std_logic;
SIGNAL \Add30~1_combout\ : std_logic;
SIGNAL \LessThan16~1_combout\ : std_logic;
SIGNAL \LessThan16~5_combout\ : std_logic;
SIGNAL \always1~5_combout\ : std_logic;
SIGNAL \Add35~1_combout\ : std_logic;
SIGNAL \LessThan20~1_combout\ : std_logic;
SIGNAL \LessThan20~5_combout\ : std_logic;
SIGNAL \LessThan23~5_combout\ : std_logic;
SIGNAL \always1~1_combout\ : std_logic;
SIGNAL \Add25~1_combout\ : std_logic;
SIGNAL \LessThan12~1_combout\ : std_logic;
SIGNAL \LessThan12~5_combout\ : std_logic;
SIGNAL \LessThan15~0_combout\ : std_logic;
SIGNAL \LessThan15~4_combout\ : std_logic;
SIGNAL \always1~3_combout\ : std_logic;
SIGNAL \always1~6_combout\ : std_logic;
SIGNAL \Add50~9_sumout\ : std_logic;
SIGNAL \YPos~12_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \LessThan32~0_combout\ : std_logic;
SIGNAL \endgame~0_combout\ : std_logic;
SIGNAL \endgame~feeder_combout\ : std_logic;
SIGNAL \endgame~q\ : std_logic;
SIGNAL \score[9]~0_combout\ : std_logic;
SIGNAL \Add9~6\ : std_logic;
SIGNAL \Add9~13_sumout\ : std_logic;
SIGNAL \rtl~3_combout\ : std_logic;
SIGNAL \Add9~14\ : std_logic;
SIGNAL \Add9~1_sumout\ : std_logic;
SIGNAL \rtl~2_combout\ : std_logic;
SIGNAL \Add9~2\ : std_logic;
SIGNAL \Add9~25_sumout\ : std_logic;
SIGNAL \rtl~4_combout\ : std_logic;
SIGNAL \Add9~26\ : std_logic;
SIGNAL \Add9~17_sumout\ : std_logic;
SIGNAL \rtl~5_combout\ : std_logic;
SIGNAL \Add9~18\ : std_logic;
SIGNAL \Add9~29_sumout\ : std_logic;
SIGNAL \rtl~6_combout\ : std_logic;
SIGNAL \Add9~30\ : std_logic;
SIGNAL \Add9~21_sumout\ : std_logic;
SIGNAL \rtl~7_combout\ : std_logic;
SIGNAL \Add9~22\ : std_logic;
SIGNAL \Add9~41_sumout\ : std_logic;
SIGNAL \rtl~9_combout\ : std_logic;
SIGNAL \Add9~42\ : std_logic;
SIGNAL \Add9~33_sumout\ : std_logic;
SIGNAL \rtl~8_combout\ : std_logic;
SIGNAL \Add9~34\ : std_logic;
SIGNAL \Add9~45_sumout\ : std_logic;
SIGNAL \rtl~10_combout\ : std_logic;
SIGNAL \Add9~46\ : std_logic;
SIGNAL \Add9~37_sumout\ : std_logic;
SIGNAL \rtl~11_combout\ : std_logic;
SIGNAL \Add9~38\ : std_logic;
SIGNAL \Add9~57_sumout\ : std_logic;
SIGNAL \rtl~12_combout\ : std_logic;
SIGNAL \Add9~58\ : std_logic;
SIGNAL \Add9~49_sumout\ : std_logic;
SIGNAL \Add9~50\ : std_logic;
SIGNAL \Add9~61_sumout\ : std_logic;
SIGNAL \Add9~62\ : std_logic;
SIGNAL \Add9~53_sumout\ : std_logic;
SIGNAL \Add9~54\ : std_logic;
SIGNAL \Add9~73_sumout\ : std_logic;
SIGNAL \Add9~74\ : std_logic;
SIGNAL \Add9~65_sumout\ : std_logic;
SIGNAL \Add9~66\ : std_logic;
SIGNAL \Add9~77_sumout\ : std_logic;
SIGNAL \Add9~78\ : std_logic;
SIGNAL \Add9~69_sumout\ : std_logic;
SIGNAL \Add9~70\ : std_logic;
SIGNAL \Add9~89_sumout\ : std_logic;
SIGNAL \Add9~90\ : std_logic;
SIGNAL \Add9~81_sumout\ : std_logic;
SIGNAL \Add9~82\ : std_logic;
SIGNAL \Add9~93_sumout\ : std_logic;
SIGNAL \Add9~94\ : std_logic;
SIGNAL \Add9~85_sumout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Add9~9_sumout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \h0|out0~0_combout\ : std_logic;
SIGNAL \h0|out1~0_combout\ : std_logic;
SIGNAL \h0|out2~0_combout\ : std_logic;
SIGNAL \h0|out3~0_combout\ : std_logic;
SIGNAL \h0|out4~0_combout\ : std_logic;
SIGNAL \h0|out5~0_combout\ : std_logic;
SIGNAL \h0|out6~0_combout\ : std_logic;
SIGNAL \h1|out0~0_combout\ : std_logic;
SIGNAL \h1|out1~0_combout\ : std_logic;
SIGNAL \h1|out2~0_combout\ : std_logic;
SIGNAL \h1|out3~0_combout\ : std_logic;
SIGNAL \h1|out4~0_combout\ : std_logic;
SIGNAL \h1|out5~0_combout\ : std_logic;
SIGNAL \h1|out6~0_combout\ : std_logic;
SIGNAL \h2|out0~0_combout\ : std_logic;
SIGNAL \h2|out1~0_combout\ : std_logic;
SIGNAL \h2|out2~0_combout\ : std_logic;
SIGNAL \h2|out3~0_combout\ : std_logic;
SIGNAL \h2|out4~0_combout\ : std_logic;
SIGNAL \h2|out5~0_combout\ : std_logic;
SIGNAL \h2|out6~0_combout\ : std_logic;
SIGNAL \h3|out0~0_combout\ : std_logic;
SIGNAL \h3|out1~0_combout\ : std_logic;
SIGNAL \h3|out2~0_combout\ : std_logic;
SIGNAL \h3|out3~0_combout\ : std_logic;
SIGNAL \h3|out4~0_combout\ : std_logic;
SIGNAL \h3|out5~0_combout\ : std_logic;
SIGNAL \h3|out6~0_combout\ : std_logic;
SIGNAL \h4|out0~0_combout\ : std_logic;
SIGNAL \h4|out1~0_combout\ : std_logic;
SIGNAL \h4|out2~0_combout\ : std_logic;
SIGNAL \h4|out3~0_combout\ : std_logic;
SIGNAL \h4|out4~0_combout\ : std_logic;
SIGNAL \h4|out5~0_combout\ : std_logic;
SIGNAL \h4|out6~0_combout\ : std_logic;
SIGNAL \h5|out0~0_combout\ : std_logic;
SIGNAL \h5|out1~0_combout\ : std_logic;
SIGNAL \h5|out2~0_combout\ : std_logic;
SIGNAL \h5|out3~0_combout\ : std_logic;
SIGNAL \h5|out4~0_combout\ : std_logic;
SIGNAL \h5|out5~0_combout\ : std_logic;
SIGNAL \h5|out6~0_combout\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~26\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~6\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \c0|Add2~1_sumout\ : std_logic;
SIGNAL \c0|Add2~14\ : std_logic;
SIGNAL \c0|Add2~17_sumout\ : std_logic;
SIGNAL \c0|Add2~18\ : std_logic;
SIGNAL \c0|Add2~21_sumout\ : std_logic;
SIGNAL \c0|Add2~22\ : std_logic;
SIGNAL \c0|Add2~25_sumout\ : std_logic;
SIGNAL \c0|Add2~26\ : std_logic;
SIGNAL \c0|Add2~29_sumout\ : std_logic;
SIGNAL \d0|XOut[7]~1_combout\ : std_logic;
SIGNAL \d0|Equal8~0_combout\ : std_logic;
SIGNAL \c0|Add0~57_sumout\ : std_logic;
SIGNAL \c0|current_state~35_combout\ : std_logic;
SIGNAL \c0|current_state.STATE9~q\ : std_logic;
SIGNAL \c0|Selector5~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE10~q\ : std_logic;
SIGNAL \c0|current_state~36_combout\ : std_logic;
SIGNAL \c0|current_state.STATE11~q\ : std_logic;
SIGNAL \c0|Selector6~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE12~q\ : std_logic;
SIGNAL \c0|current_state~37_combout\ : std_logic;
SIGNAL \c0|current_state.STATE13~q\ : std_logic;
SIGNAL \c0|Selector7~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE14~q\ : std_logic;
SIGNAL \c0|current_state~38_combout\ : std_logic;
SIGNAL \c0|current_state.STATE15~q\ : std_logic;
SIGNAL \c0|Selector8~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE16~q\ : std_logic;
SIGNAL \c0|current_state~39_combout\ : std_logic;
SIGNAL \c0|current_state.STATE17~q\ : std_logic;
SIGNAL \c0|Selector9~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE18~q\ : std_logic;
SIGNAL \c0|current_state~43_combout\ : std_logic;
SIGNAL \c0|current_state.STATE19~q\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \c0|current_state~41_combout\ : std_logic;
SIGNAL \c0|current_state.STATE1~q\ : std_logic;
SIGNAL \c0|Selector11~1_combout\ : std_logic;
SIGNAL \c0|current_state.BLACKEN2~q\ : std_logic;
SIGNAL \c0|Selector13~0_combout\ : std_logic;
SIGNAL \c0|current_state.BLACKEN3~q\ : std_logic;
SIGNAL \c0|Selector10~0_combout\ : std_logic;
SIGNAL \c0|current_state.BLACKEN1~q\ : std_logic;
SIGNAL \c0|WideOr21~0_combout\ : std_logic;
SIGNAL \c0|Blacken[7]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|LessThan0~0_combout\ : std_logic;
SIGNAL \c0|Blacken[13]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|Blacken[6]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|LessThan1~0_combout\ : std_logic;
SIGNAL \c0|LessThan0~1_combout\ : std_logic;
SIGNAL \c0|current_state~42_combout\ : std_logic;
SIGNAL \c0|current_state.BLACKEN_INIT~q\ : std_logic;
SIGNAL \c0|WideOr17~0_combout\ : std_logic;
SIGNAL \c0|Add0~58\ : std_logic;
SIGNAL \c0|Add0~61_sumout\ : std_logic;
SIGNAL \c0|Add0~62\ : std_logic;
SIGNAL \c0|Add0~53_sumout\ : std_logic;
SIGNAL \c0|Add0~54\ : std_logic;
SIGNAL \c0|Add0~25_sumout\ : std_logic;
SIGNAL \c0|Add0~26\ : std_logic;
SIGNAL \c0|Add0~21_sumout\ : std_logic;
SIGNAL \c0|Add0~22\ : std_logic;
SIGNAL \c0|Add0~17_sumout\ : std_logic;
SIGNAL \c0|Add0~18\ : std_logic;
SIGNAL \c0|Add0~13_sumout\ : std_logic;
SIGNAL \c0|Add0~14\ : std_logic;
SIGNAL \c0|Add0~29_sumout\ : std_logic;
SIGNAL \c0|Add0~30\ : std_logic;
SIGNAL \c0|Add0~33_sumout\ : std_logic;
SIGNAL \c0|Add0~34\ : std_logic;
SIGNAL \c0|Add0~37_sumout\ : std_logic;
SIGNAL \c0|Add0~38\ : std_logic;
SIGNAL \c0|Add0~41_sumout\ : std_logic;
SIGNAL \c0|Add0~42\ : std_logic;
SIGNAL \c0|Add0~45_sumout\ : std_logic;
SIGNAL \c0|Add0~46\ : std_logic;
SIGNAL \c0|Add0~9_sumout\ : std_logic;
SIGNAL \c0|Add0~10\ : std_logic;
SIGNAL \c0|Add0~5_sumout\ : std_logic;
SIGNAL \c0|Add0~6\ : std_logic;
SIGNAL \c0|Add0~1_sumout\ : std_logic;
SIGNAL \c0|Add0~2\ : std_logic;
SIGNAL \c0|Add0~49_sumout\ : std_logic;
SIGNAL \c0|Blacken[10]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|LessThan1~1_combout\ : std_logic;
SIGNAL \c0|Selector11~0_combout\ : std_logic;
SIGNAL \c0|count~2_combout\ : std_logic;
SIGNAL \c0|count~3_combout\ : std_logic;
SIGNAL \c0|count~1_combout\ : std_logic;
SIGNAL \c0|count~0_combout\ : std_logic;
SIGNAL \c0|Add1~0_combout\ : std_logic;
SIGNAL \c0|Selector33~0_combout\ : std_logic;
SIGNAL \c0|Selector1~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE2~q\ : std_logic;
SIGNAL \c0|current_state~32_combout\ : std_logic;
SIGNAL \c0|current_state.STATE3~q\ : std_logic;
SIGNAL \c0|Selector2~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE4~q\ : std_logic;
SIGNAL \c0|current_state~33_combout\ : std_logic;
SIGNAL \c0|current_state.STATE5~q\ : std_logic;
SIGNAL \c0|Selector3~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE6~q\ : std_logic;
SIGNAL \c0|current_state~34_combout\ : std_logic;
SIGNAL \c0|current_state.STATE7~q\ : std_logic;
SIGNAL \c0|Selector4~0_combout\ : std_logic;
SIGNAL \c0|current_state.STATE8~q\ : std_logic;
SIGNAL \c0|WideOr24~0_combout\ : std_logic;
SIGNAL \c0|WideOr24~1_combout\ : std_logic;
SIGNAL \c0|Add2~2\ : std_logic;
SIGNAL \c0|Add2~5_sumout\ : std_logic;
SIGNAL \c0|Add2~6\ : std_logic;
SIGNAL \c0|Add2~9_sumout\ : std_logic;
SIGNAL \c0|Add2~10\ : std_logic;
SIGNAL \c0|Add2~13_sumout\ : std_logic;
SIGNAL \c0|current_state~40_combout\ : std_logic;
SIGNAL \c0|current_state.ENDGAME~q\ : std_logic;
SIGNAL \c0|Selector32~0_combout\ : std_logic;
SIGNAL \d0|XOut[7]~3_combout\ : std_logic;
SIGNAL \d0|Equal8~1_combout\ : std_logic;
SIGNAL \d0|YOut[6]~0_combout\ : std_logic;
SIGNAL \d0|XOut[7]~2_combout\ : std_logic;
SIGNAL \c0|Selector31~0_combout\ : std_logic;
SIGNAL \d0|XOut[7]~4_combout\ : std_logic;
SIGNAL \c0|Selector43~2_combout\ : std_logic;
SIGNAL \c0|Selector43~1_combout\ : std_logic;
SIGNAL \c0|Selector43~0_combout\ : std_logic;
SIGNAL \c0|Selector43~3_combout\ : std_logic;
SIGNAL \c0|Selector44~0_combout\ : std_logic;
SIGNAL \c0|Selector44~2_combout\ : std_logic;
SIGNAL \c0|Selector44~1_combout\ : std_logic;
SIGNAL \c0|Selector44~3_combout\ : std_logic;
SIGNAL \c0|Selector45~2_combout\ : std_logic;
SIGNAL \c0|Selector45~0_combout\ : std_logic;
SIGNAL \c0|Selector45~1_combout\ : std_logic;
SIGNAL \c0|Selector45~3_combout\ : std_logic;
SIGNAL \c0|Selector46~2_combout\ : std_logic;
SIGNAL \c0|Selector46~0_combout\ : std_logic;
SIGNAL \c0|Selector46~1_combout\ : std_logic;
SIGNAL \c0|Selector46~3_combout\ : std_logic;
SIGNAL \c0|Selector47~1_combout\ : std_logic;
SIGNAL \c0|Selector47~2_combout\ : std_logic;
SIGNAL \c0|Selector47~0_combout\ : std_logic;
SIGNAL \c0|Selector47~3_combout\ : std_logic;
SIGNAL \c0|Selector48~0_combout\ : std_logic;
SIGNAL \block2[8]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|Selector48~2_combout\ : std_logic;
SIGNAL \c0|Selector48~1_combout\ : std_logic;
SIGNAL \c0|Selector48~3_combout\ : std_logic;
SIGNAL \c0|Selector49~2_combout\ : std_logic;
SIGNAL \block7[7]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|Selector49~0_combout\ : std_logic;
SIGNAL \c0|Selector49~1_combout\ : std_logic;
SIGNAL \c0|Selector49~3_combout\ : std_logic;
SIGNAL \d0|Add2~14\ : std_logic;
SIGNAL \d0|Add2~18\ : std_logic;
SIGNAL \d0|Add2~22\ : std_logic;
SIGNAL \d0|Add2~26\ : std_logic;
SIGNAL \d0|Add2~30\ : std_logic;
SIGNAL \d0|Add2~10\ : std_logic;
SIGNAL \d0|Add2~5_sumout\ : std_logic;
SIGNAL \d0|XOut[6]~5_combout\ : std_logic;
SIGNAL \d0|Add2~9_sumout\ : std_logic;
SIGNAL \d0|XOut[5]~6_combout\ : std_logic;
SIGNAL \c0|Selector42~0_combout\ : std_logic;
SIGNAL \c0|Selector42~1_combout\ : std_logic;
SIGNAL \c0|Selector42~2_combout\ : std_logic;
SIGNAL \c0|Selector42~3_combout\ : std_logic;
SIGNAL \d0|Add2~6\ : std_logic;
SIGNAL \d0|Add2~1_sumout\ : std_logic;
SIGNAL \d0|XOut[7]~0_combout\ : std_logic;
SIGNAL \VGA|writeEn~0_combout\ : std_logic;
SIGNAL \c0|Selector50~2_combout\ : std_logic;
SIGNAL \c0|Selector50~0_combout\ : std_logic;
SIGNAL \c0|Selector50~1_combout\ : std_logic;
SIGNAL \c0|Selector50~3_combout\ : std_logic;
SIGNAL \d0|Add1~22\ : std_logic;
SIGNAL \d0|Add1~26\ : std_logic;
SIGNAL \d0|Add1~18\ : std_logic;
SIGNAL \d0|Add1~14\ : std_logic;
SIGNAL \d0|Add1~10\ : std_logic;
SIGNAL \d0|Add1~6\ : std_logic;
SIGNAL \d0|Add1~1_sumout\ : std_logic;
SIGNAL \d0|YOut[6]~1_combout\ : std_logic;
SIGNAL \c0|Selector51~0_combout\ : std_logic;
SIGNAL \c0|Selector51~2_combout\ : std_logic;
SIGNAL \c0|Selector51~1_combout\ : std_logic;
SIGNAL \c0|Selector51~3_combout\ : std_logic;
SIGNAL \d0|Add1~5_sumout\ : std_logic;
SIGNAL \d0|YOut[5]~2_combout\ : std_logic;
SIGNAL \c0|Selector52~0_combout\ : std_logic;
SIGNAL \c0|Selector52~2_combout\ : std_logic;
SIGNAL \c0|Selector52~1_combout\ : std_logic;
SIGNAL \c0|Selector52~3_combout\ : std_logic;
SIGNAL \d0|Add1~9_sumout\ : std_logic;
SIGNAL \d0|YOut[4]~3_combout\ : std_logic;
SIGNAL \c0|Selector53~0_combout\ : std_logic;
SIGNAL \c0|Selector53~2_combout\ : std_logic;
SIGNAL \c0|Selector53~1_combout\ : std_logic;
SIGNAL \block3[3]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|Selector53~3_combout\ : std_logic;
SIGNAL \d0|Add1~13_sumout\ : std_logic;
SIGNAL \d0|YOut[3]~4_combout\ : std_logic;
SIGNAL \c0|Selector54~2_combout\ : std_logic;
SIGNAL \c0|Selector54~0_combout\ : std_logic;
SIGNAL \c0|Selector54~1_combout\ : std_logic;
SIGNAL \c0|Selector54~3_combout\ : std_logic;
SIGNAL \d0|Add1~17_sumout\ : std_logic;
SIGNAL \d0|YOut[2]~7_combout\ : std_logic;
SIGNAL \d0|Add1~25_sumout\ : std_logic;
SIGNAL \c0|Blacken[1]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|Selector55~0_combout\ : std_logic;
SIGNAL \c0|Selector55~2_combout\ : std_logic;
SIGNAL \c0|Selector55~1_combout\ : std_logic;
SIGNAL \c0|Selector55~3_combout\ : std_logic;
SIGNAL \d0|YOut[1]~6_combout\ : std_logic;
SIGNAL \d0|Add1~21_sumout\ : std_logic;
SIGNAL \d0|YOut[0]~5_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~11\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~15\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~19\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~23\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~27\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~31\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~35\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~39\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \c0|WideOr15~1_combout\ : std_logic;
SIGNAL \c0|WideOr15~0_combout\ : std_logic;
SIGNAL \c0|Selector14~0_combout\ : std_logic;
SIGNAL \c0|plot~q\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~7\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \d0|ColorOut[2]~2_combout\ : std_logic;
SIGNAL \colorIn~1_combout\ : std_logic;
SIGNAL \d0|ColorOut[1]~3_combout\ : std_logic;
SIGNAL \d0|Add2~13_sumout\ : std_logic;
SIGNAL \d0|XOut[0]~7_combout\ : std_logic;
SIGNAL \d0|Add2~17_sumout\ : std_logic;
SIGNAL \d0|XOut[1]~8_combout\ : std_logic;
SIGNAL \d0|Add2~21_sumout\ : std_logic;
SIGNAL \d0|XOut[2]~9_combout\ : std_logic;
SIGNAL \d0|Add2~25_sumout\ : std_logic;
SIGNAL \d0|XOut[3]~10_combout\ : std_logic;
SIGNAL \d0|Add2~29_sumout\ : std_logic;
SIGNAL \d0|XOut[4]~11_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \d0|ColorOut[2]~0_combout\ : std_logic;
SIGNAL \d0|ColorOut[2]~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \d0|ColorOut[0]~4_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \c0|xblockout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL score : std_logic_vector(23 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \r1|p\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL colorIn : std_logic_vector(2 DOWNTO 0);
SIGNAL \c0|count_Block\ : std_logic_vector(7 DOWNTO 0);
SIGNAL block6 : std_logic_vector(14 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \c0|Blacken\ : std_logic_vector(15 DOWNTO 0);
SIGNAL XPos : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \r2|p\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \r1|q\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode126w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL block8 : std_logic_vector(14 DOWNTO 0);
SIGNAL \c0|count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode118w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL block7 : std_logic_vector(14 DOWNTO 0);
SIGNAL \c0|control\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode105w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL YPos : std_logic_vector(6 DOWNTO 0);
SIGNAL \c0|yblockout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL block4 : std_logic_vector(14 DOWNTO 0);
SIGNAL block5 : std_logic_vector(14 DOWNTO 0);
SIGNAL block3 : std_logic_vector(14 DOWNTO 0);
SIGNAL block1 : std_logic_vector(14 DOWNTO 0);
SIGNAL block2 : std_logic_vector(14 DOWNTO 0);
SIGNAL \r2|q\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \d0|XOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \d0|YOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \d0|ColorOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \r2|ALT_INV_p\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add53~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add53~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add53~13_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add53~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add53~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add53~1_sumout\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE18~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.BLACKEN2~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.BLACKEN1~q\ : std_logic;
SIGNAL \c0|ALT_INV_Blacken\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c0|ALT_INV_current_state.BLACKEN3~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE16~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE14~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE12~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE10~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE8~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE6~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE4~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE2~q\ : std_logic;
SIGNAL \ALT_INV_Add50~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add50~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add50~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add50~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add50~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add50~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add50~1_sumout\ : std_logic;
SIGNAL \ALT_INV_rightTemp~q\ : std_logic;
SIGNAL \ALT_INV_Add48~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add48~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add48~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add48~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add48~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add48~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add43~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add43~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add43~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add43~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add43~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add43~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add33~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add33~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add33~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add33~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add33~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add33~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add28~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add28~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add28~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add28~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add28~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add28~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add38~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add38~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add38~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add38~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add38~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add38~1_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL ALT_INV_XPos : std_logic_vector(7 DOWNTO 2);
SIGNAL \d0|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \d0|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \c0|ALT_INV_count_Block\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c0|ALT_INV_current_state.ENDGAME~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \r1|ALT_INV_p\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL ALT_INV_score : std_logic_vector(23 DOWNTO 0);
SIGNAL \ALT_INV_block8[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block7[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block2[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block1[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block3[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block5[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block4[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block6[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_block8[0]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|ALT_INV_Blacken[1]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|ALT_INV_Blacken[10]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|ALT_INV_Blacken[7]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|ALT_INV_Blacken[6]~DUPLICATE_q\ : std_logic;
SIGNAL \c0|ALT_INV_Blacken[13]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \d0|ALT_INV_YOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \d0|ALT_INV_ColorOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d0|ALT_INV_XOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c0|ALT_INV_Selector54~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector54~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector54~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector55~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector55~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector55~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector45~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector45~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector45~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector46~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector46~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector46~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector47~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector47~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector47~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector48~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector48~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector48~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector49~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector49~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector49~0_combout\ : std_logic;
SIGNAL \r2|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \r2|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \r2|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \r2|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \r2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector44~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector44~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector44~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector43~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector43~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector43~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector42~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector42~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector42~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \d0|ALT_INV_YOut[2]~7_combout\ : std_logic;
SIGNAL \c0|ALT_INV_yblockout\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \d0|ALT_INV_YOut[1]~6_combout\ : std_logic;
SIGNAL \d0|ALT_INV_YOut[0]~5_combout\ : std_logic;
SIGNAL \c0|ALT_INV_xblockout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c0|ALT_INV_Selector53~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector53~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector53~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector52~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector52~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector52~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector51~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector51~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector51~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector50~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector50~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Selector50~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \ALT_INV_XPos[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_XPos[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_XPos[2]~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_WideOr24~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_WideOr24~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_WideOr21~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE19~q\ : std_logic;
SIGNAL \ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add51~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add51~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add51~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add51~0_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[2]~13_combout\ : std_logic;
SIGNAL \ALT_INV_colorIn~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~30_combout\ : std_logic;
SIGNAL \ALT_INV_always1~29_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan31~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~5_combout\ : std_logic;
SIGNAL \ALT_INV_always1~28_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan27~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~5_combout\ : std_logic;
SIGNAL \ALT_INV_always1~27_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~9_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~8_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~7_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~6_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~5_combout\ : std_logic;
SIGNAL \ALT_INV_XPos[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_always1~26_combout\ : std_logic;
SIGNAL \ALT_INV_always1~25_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan7~6_combout\ : std_logic;
SIGNAL \ALT_INV_always1~24_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \ALT_INV_always1~23_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~7_combout\ : std_logic;
SIGNAL \ALT_INV_always1~22_combout\ : std_logic;
SIGNAL \ALT_INV_always1~21_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan19~6_combout\ : std_logic;
SIGNAL \ALT_INV_always1~20_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~7_combout\ : std_logic;
SIGNAL \ALT_INV_always1~19_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~8_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~7_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~3_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[2]~1_combout\ : std_logic;
SIGNAL \ALT_INV_YPos[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_leftTemp~q\ : std_logic;
SIGNAL \ALT_INV_neitherTemp~q\ : std_logic;
SIGNAL \ALT_INV_bothTemp~q\ : std_logic;
SIGNAL \ALT_INV_always1~18_combout\ : std_logic;
SIGNAL \ALT_INV_always1~17_combout\ : std_logic;
SIGNAL \ALT_INV_always1~16_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan29~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan29~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan29~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add47~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan31~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan31~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add49~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add49~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add49~0_combout\ : std_logic;
SIGNAL ALT_INV_block8 : std_logic_vector(14 DOWNTO 0);
SIGNAL \ALT_INV_LessThan31~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan31~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan31~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~15_combout\ : std_logic;
SIGNAL \ALT_INV_always1~14_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan25~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan25~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan25~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add42~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan27~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan27~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add44~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add44~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add44~0_combout\ : std_logic;
SIGNAL ALT_INV_block7 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan27~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan27~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan27~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add45~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add45~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add40~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add40~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~13_combout\ : std_logic;
SIGNAL \ALT_INV_always1~12_combout\ : std_logic;
SIGNAL \ALT_INV_always1~11_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan7~5_combout\ : std_logic;
SIGNAL \ALT_INV_Add19~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add19~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan7~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan7~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan7~2_combout\ : std_logic;
SIGNAL ALT_INV_block2 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan7~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add19~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add15~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add15~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add15~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~10_combout\ : std_logic;
SIGNAL \ALT_INV_always1~9_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add12~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \ALT_INV_Add14~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add14~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL ALT_INV_block1 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add14~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~8_combout\ : std_logic;
SIGNAL \ALT_INV_always1~7_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add22~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add24~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add24~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add24~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~3_combout\ : std_logic;
SIGNAL ALT_INV_block3 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan11~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add20~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add20~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add20~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~6_combout\ : std_logic;
SIGNAL \ALT_INV_always1~5_combout\ : std_logic;
SIGNAL \ALT_INV_always1~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan17~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan17~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add32~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan19~5_combout\ : std_logic;
SIGNAL \ALT_INV_Add34~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add34~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan19~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan19~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan19~2_combout\ : std_logic;
SIGNAL ALT_INV_block5 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan19~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan19~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add34~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add30~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add30~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add30~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan18~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan18~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan18~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan18~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan18~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~3_combout\ : std_logic;
SIGNAL \ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan13~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan13~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan13~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add27~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~5_combout\ : std_logic;
SIGNAL \ALT_INV_Add29~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add29~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~2_combout\ : std_logic;
SIGNAL ALT_INV_block4 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan15~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add29~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add25~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add25~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add25~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan21~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan21~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add37~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add39~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add39~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add39~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~3_combout\ : std_logic;
SIGNAL ALT_INV_block6 : std_logic_vector(14 DOWNTO 1);
SIGNAL \ALT_INV_LessThan23~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan23~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~6_combout\ : std_logic;
SIGNAL \ALT_INV_Add35~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add35~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add35~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan22~0_combout\ : std_logic;
SIGNAL \d0|ALT_INV_ColorOut[0]~4_combout\ : std_logic;
SIGNAL \d0|ALT_INV_ColorOut[1]~3_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[4]~11_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[3]~10_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[2]~9_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[1]~8_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[0]~7_combout\ : std_logic;
SIGNAL \d0|ALT_INV_ColorOut[2]~2_combout\ : std_logic;
SIGNAL \d0|ALT_INV_ColorOut[2]~1_combout\ : std_logic;
SIGNAL \d0|ALT_INV_ColorOut[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_blockTemp~q\ : std_logic;
SIGNAL ALT_INV_colorIn : std_logic_vector(1 DOWNTO 1);
SIGNAL \d0|ALT_INV_YOut[3]~4_combout\ : std_logic;
SIGNAL \d0|ALT_INV_YOut[4]~3_combout\ : std_logic;
SIGNAL \d0|ALT_INV_YOut[5]~2_combout\ : std_logic;
SIGNAL \d0|ALT_INV_YOut[6]~1_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[5]~6_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[6]~5_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[7]~4_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[7]~3_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[7]~2_combout\ : std_logic;
SIGNAL \c0|ALT_INV_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \d0|ALT_INV_XOut[7]~1_combout\ : std_logic;
SIGNAL \d0|ALT_INV_XOut[7]~0_combout\ : std_logic;
SIGNAL \d0|ALT_INV_YOut[6]~0_combout\ : std_logic;
SIGNAL \d0|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \d0|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_control\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c0|ALT_INV_current_state.BLACKEN_INIT~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE1~q\ : std_logic;
SIGNAL \c0|ALT_INV_WideOr15~1_combout\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE17~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE15~q\ : std_logic;
SIGNAL \c0|ALT_INV_WideOr15~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE13~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE11~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE9~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE7~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE5~q\ : std_logic;
SIGNAL \c0|ALT_INV_current_state.STATE3~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \ALT_INV_endgame~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL ALT_INV_YPos : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \r1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \r1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \r1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \r1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \r1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \r1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~0_combout\ : std_logic;
SIGNAL \c0|ALT_INV_plot~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~q\ : std_logic;
SIGNAL \ALT_INV_score[9]~0_combout\ : std_logic;
SIGNAL \ALT_INV_endgame~q\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK <= ww_VGA_BLANK;
VGA_SYNC <= ww_VGA_SYNC;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \d0|ColorOut\(2);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & 
\d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \d0|ColorOut\(2);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & 
\d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\d0|ColorOut\(2) & \d0|ColorOut\(1));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & 
\VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & \d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a8\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \d0|ColorOut\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & 
\d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \d0|ColorOut\(1);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & 
\d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \d0|ColorOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & 
\VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & \d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \d0|ColorOut\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & 
\d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \d0|ColorOut\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d0|XOut\(4) & \d0|XOut\(3) & \d0|XOut\(2) & \d0|XOut\(1) & 
\d0|XOut\(0));

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\r2|ALT_INV_p\(6) <= NOT \r2|p\(6);
\r2|ALT_INV_p\(1) <= NOT \r2|p\(1);
\r2|ALT_INV_p\(3) <= NOT \r2|p\(3);
\r2|ALT_INV_p\(27) <= NOT \r2|p\(27);
\r2|ALT_INV_p\(28) <= NOT \r2|p\(28);
\r2|ALT_INV_p\(4) <= NOT \r2|p\(4);
\r2|ALT_INV_p\(5) <= NOT \r2|p\(5);
\r2|ALT_INV_p\(13) <= NOT \r2|p\(13);
\r2|ALT_INV_p\(0) <= NOT \r2|p\(0);
\r2|ALT_INV_p\(19) <= NOT \r2|p\(19);
\r2|ALT_INV_p\(21) <= NOT \r2|p\(21);
\r2|ALT_INV_p\(22) <= NOT \r2|p\(22);
\r2|ALT_INV_p\(23) <= NOT \r2|p\(23);
\r2|ALT_INV_p\(24) <= NOT \r2|p\(24);
\r2|ALT_INV_p\(25) <= NOT \r2|p\(25);
\r2|ALT_INV_p\(26) <= NOT \r2|p\(26);
\r2|ALT_INV_p\(11) <= NOT \r2|p\(11);
\ALT_INV_Add7~41_sumout\ <= NOT \Add7~41_sumout\;
\ALT_INV_Add7~37_sumout\ <= NOT \Add7~37_sumout\;
\ALT_INV_Add6~53_sumout\ <= NOT \Add6~53_sumout\;
\ALT_INV_Add6~33_sumout\ <= NOT \Add6~33_sumout\;
\ALT_INV_Add7~29_sumout\ <= NOT \Add7~29_sumout\;
\ALT_INV_Add7~21_sumout\ <= NOT \Add7~21_sumout\;
\ALT_INV_Add7~17_sumout\ <= NOT \Add7~17_sumout\;
\ALT_INV_Add7~13_sumout\ <= NOT \Add7~13_sumout\;
\ALT_INV_Add7~9_sumout\ <= NOT \Add7~9_sumout\;
\ALT_INV_Add7~5_sumout\ <= NOT \Add7~5_sumout\;
\ALT_INV_Add6~13_sumout\ <= NOT \Add6~13_sumout\;
\ALT_INV_Add6~5_sumout\ <= NOT \Add6~5_sumout\;
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALT_INV_Add2~45_sumout\ <= NOT \Add2~45_sumout\;
\ALT_INV_Add2~37_sumout\ <= NOT \Add2~37_sumout\;
\ALT_INV_Add2~13_sumout\ <= NOT \Add2~13_sumout\;
\ALT_INV_Add2~5_sumout\ <= NOT \Add2~5_sumout\;
\ALT_INV_Add4~53_sumout\ <= NOT \Add4~53_sumout\;
\ALT_INV_Add4~41_sumout\ <= NOT \Add4~41_sumout\;
\ALT_INV_Add4~37_sumout\ <= NOT \Add4~37_sumout\;
\ALT_INV_Add4~9_sumout\ <= NOT \Add4~9_sumout\;
\ALT_INV_Add3~49_sumout\ <= NOT \Add3~49_sumout\;
\ALT_INV_Add3~45_sumout\ <= NOT \Add3~45_sumout\;
\ALT_INV_Add3~41_sumout\ <= NOT \Add3~41_sumout\;
\ALT_INV_Add3~33_sumout\ <= NOT \Add3~33_sumout\;
\ALT_INV_Add3~13_sumout\ <= NOT \Add3~13_sumout\;
\ALT_INV_Add3~1_sumout\ <= NOT \Add3~1_sumout\;
\ALT_INV_Add5~49_sumout\ <= NOT \Add5~49_sumout\;
\ALT_INV_Add5~41_sumout\ <= NOT \Add5~41_sumout\;
\ALT_INV_Add5~37_sumout\ <= NOT \Add5~37_sumout\;
\ALT_INV_Add5~5_sumout\ <= NOT \Add5~5_sumout\;
\d0|ALT_INV_Add1~25_sumout\ <= NOT \d0|Add1~25_sumout\;
\d0|ALT_INV_Add1~21_sumout\ <= NOT \d0|Add1~21_sumout\;
\ALT_INV_Add53~21_sumout\ <= NOT \Add53~21_sumout\;
\ALT_INV_Add53~17_sumout\ <= NOT \Add53~17_sumout\;
\ALT_INV_Add53~13_sumout\ <= NOT \Add53~13_sumout\;
\d0|ALT_INV_Add1~17_sumout\ <= NOT \d0|Add1~17_sumout\;
\ALT_INV_Add53~9_sumout\ <= NOT \Add53~9_sumout\;
\ALT_INV_Add53~5_sumout\ <= NOT \Add53~5_sumout\;
\ALT_INV_Add53~1_sumout\ <= NOT \Add53~1_sumout\;
\c0|ALT_INV_current_state.STATE18~q\ <= NOT \c0|current_state.STATE18~q\;
\c0|ALT_INV_current_state.BLACKEN2~q\ <= NOT \c0|current_state.BLACKEN2~q\;
\c0|ALT_INV_current_state.BLACKEN1~q\ <= NOT \c0|current_state.BLACKEN1~q\;
\c0|ALT_INV_Blacken\(1) <= NOT \c0|Blacken\(1);
\c0|ALT_INV_Blacken\(0) <= NOT \c0|Blacken\(0);
\c0|ALT_INV_Blacken\(2) <= NOT \c0|Blacken\(2);
\c0|ALT_INV_Blacken\(15) <= NOT \c0|Blacken\(15);
\c0|ALT_INV_current_state.BLACKEN3~q\ <= NOT \c0|current_state.BLACKEN3~q\;
\c0|ALT_INV_current_state.STATE16~q\ <= NOT \c0|current_state.STATE16~q\;
\c0|ALT_INV_current_state.STATE14~q\ <= NOT \c0|current_state.STATE14~q\;
\c0|ALT_INV_current_state.STATE12~q\ <= NOT \c0|current_state.STATE12~q\;
\c0|ALT_INV_current_state.STATE10~q\ <= NOT \c0|current_state.STATE10~q\;
\c0|ALT_INV_current_state.STATE8~q\ <= NOT \c0|current_state.STATE8~q\;
\c0|ALT_INV_current_state.STATE6~q\ <= NOT \c0|current_state.STATE6~q\;
\c0|ALT_INV_current_state.STATE4~q\ <= NOT \c0|current_state.STATE4~q\;
\c0|ALT_INV_current_state.STATE2~q\ <= NOT \c0|current_state.STATE2~q\;
\ALT_INV_Add50~25_sumout\ <= NOT \Add50~25_sumout\;
\ALT_INV_Add50~21_sumout\ <= NOT \Add50~21_sumout\;
\ALT_INV_Add50~17_sumout\ <= NOT \Add50~17_sumout\;
\ALT_INV_Add50~13_sumout\ <= NOT \Add50~13_sumout\;
\ALT_INV_Add50~9_sumout\ <= NOT \Add50~9_sumout\;
\ALT_INV_Add50~5_sumout\ <= NOT \Add50~5_sumout\;
\ALT_INV_Add50~1_sumout\ <= NOT \Add50~1_sumout\;
\ALT_INV_rightTemp~q\ <= NOT \rightTemp~q\;
\ALT_INV_Add48~21_sumout\ <= NOT \Add48~21_sumout\;
\ALT_INV_Add48~17_sumout\ <= NOT \Add48~17_sumout\;
\ALT_INV_Add48~13_sumout\ <= NOT \Add48~13_sumout\;
\ALT_INV_Add48~9_sumout\ <= NOT \Add48~9_sumout\;
\ALT_INV_Add48~5_sumout\ <= NOT \Add48~5_sumout\;
\ALT_INV_Add48~1_sumout\ <= NOT \Add48~1_sumout\;
\ALT_INV_Add43~21_sumout\ <= NOT \Add43~21_sumout\;
\ALT_INV_Add43~17_sumout\ <= NOT \Add43~17_sumout\;
\ALT_INV_Add43~13_sumout\ <= NOT \Add43~13_sumout\;
\ALT_INV_Add43~9_sumout\ <= NOT \Add43~9_sumout\;
\ALT_INV_Add43~5_sumout\ <= NOT \Add43~5_sumout\;
\ALT_INV_Add43~1_sumout\ <= NOT \Add43~1_sumout\;
\ALT_INV_Add18~21_sumout\ <= NOT \Add18~21_sumout\;
\ALT_INV_Add18~17_sumout\ <= NOT \Add18~17_sumout\;
\ALT_INV_Add18~13_sumout\ <= NOT \Add18~13_sumout\;
\ALT_INV_Add18~9_sumout\ <= NOT \Add18~9_sumout\;
\ALT_INV_Add18~5_sumout\ <= NOT \Add18~5_sumout\;
\ALT_INV_Add18~1_sumout\ <= NOT \Add18~1_sumout\;
\ALT_INV_Add13~21_sumout\ <= NOT \Add13~21_sumout\;
\ALT_INV_Add13~17_sumout\ <= NOT \Add13~17_sumout\;
\ALT_INV_Add13~13_sumout\ <= NOT \Add13~13_sumout\;
\ALT_INV_Add13~9_sumout\ <= NOT \Add13~9_sumout\;
\ALT_INV_Add13~5_sumout\ <= NOT \Add13~5_sumout\;
\ALT_INV_Add13~1_sumout\ <= NOT \Add13~1_sumout\;
\ALT_INV_Add23~21_sumout\ <= NOT \Add23~21_sumout\;
\ALT_INV_Add23~17_sumout\ <= NOT \Add23~17_sumout\;
\ALT_INV_Add23~13_sumout\ <= NOT \Add23~13_sumout\;
\ALT_INV_Add23~9_sumout\ <= NOT \Add23~9_sumout\;
\ALT_INV_Add23~5_sumout\ <= NOT \Add23~5_sumout\;
\ALT_INV_Add23~1_sumout\ <= NOT \Add23~1_sumout\;
\ALT_INV_Add33~21_sumout\ <= NOT \Add33~21_sumout\;
\ALT_INV_Add33~17_sumout\ <= NOT \Add33~17_sumout\;
\ALT_INV_Add33~13_sumout\ <= NOT \Add33~13_sumout\;
\ALT_INV_Add33~9_sumout\ <= NOT \Add33~9_sumout\;
\ALT_INV_Add33~5_sumout\ <= NOT \Add33~5_sumout\;
\ALT_INV_Add33~1_sumout\ <= NOT \Add33~1_sumout\;
\ALT_INV_Add28~21_sumout\ <= NOT \Add28~21_sumout\;
\ALT_INV_Add28~17_sumout\ <= NOT \Add28~17_sumout\;
\ALT_INV_Add28~13_sumout\ <= NOT \Add28~13_sumout\;
\ALT_INV_Add28~9_sumout\ <= NOT \Add28~9_sumout\;
\ALT_INV_Add28~5_sumout\ <= NOT \Add28~5_sumout\;
\ALT_INV_Add28~1_sumout\ <= NOT \Add28~1_sumout\;
\ALT_INV_Add38~21_sumout\ <= NOT \Add38~21_sumout\;
\ALT_INV_Add38~17_sumout\ <= NOT \Add38~17_sumout\;
\ALT_INV_Add38~13_sumout\ <= NOT \Add38~13_sumout\;
\ALT_INV_Add38~9_sumout\ <= NOT \Add38~9_sumout\;
\ALT_INV_Add38~5_sumout\ <= NOT \Add38~5_sumout\;
\ALT_INV_Add38~1_sumout\ <= NOT \Add38~1_sumout\;
\d0|ALT_INV_Add2~29_sumout\ <= NOT \d0|Add2~29_sumout\;
ALT_INV_XPos(4) <= NOT XPos(4);
\c0|ALT_INV_Blacken\(11) <= NOT \c0|Blacken\(11);
\d0|ALT_INV_Add2~25_sumout\ <= NOT \d0|Add2~25_sumout\;
ALT_INV_XPos(3) <= NOT XPos(3);
\c0|ALT_INV_Blacken\(10) <= NOT \c0|Blacken\(10);
\d0|ALT_INV_Add2~21_sumout\ <= NOT \d0|Add2~21_sumout\;
ALT_INV_XPos(2) <= NOT XPos(2);
\c0|ALT_INV_Blacken\(9) <= NOT \c0|Blacken\(9);
\d0|ALT_INV_Add2~17_sumout\ <= NOT \d0|Add2~17_sumout\;
\c0|ALT_INV_Blacken\(8) <= NOT \c0|Blacken\(8);
\d0|ALT_INV_Add2~13_sumout\ <= NOT \d0|Add2~13_sumout\;
\c0|ALT_INV_Blacken\(7) <= NOT \c0|Blacken\(7);
\d0|ALT_INV_Add1~13_sumout\ <= NOT \d0|Add1~13_sumout\;
\c0|ALT_INV_Blacken\(3) <= NOT \c0|Blacken\(3);
\d0|ALT_INV_Add1~9_sumout\ <= NOT \d0|Add1~9_sumout\;
\c0|ALT_INV_Blacken\(4) <= NOT \c0|Blacken\(4);
\d0|ALT_INV_Add1~5_sumout\ <= NOT \d0|Add1~5_sumout\;
\c0|ALT_INV_Blacken\(5) <= NOT \c0|Blacken\(5);
\d0|ALT_INV_Add1~1_sumout\ <= NOT \d0|Add1~1_sumout\;
\c0|ALT_INV_Blacken\(6) <= NOT \c0|Blacken\(6);
\d0|ALT_INV_Add2~9_sumout\ <= NOT \d0|Add2~9_sumout\;
ALT_INV_XPos(5) <= NOT XPos(5);
\c0|ALT_INV_Blacken\(12) <= NOT \c0|Blacken\(12);
\d0|ALT_INV_Add2~5_sumout\ <= NOT \d0|Add2~5_sumout\;
ALT_INV_XPos(6) <= NOT XPos(6);
\c0|ALT_INV_Blacken\(13) <= NOT \c0|Blacken\(13);
\d0|ALT_INV_Add2~1_sumout\ <= NOT \d0|Add2~1_sumout\;
ALT_INV_XPos(7) <= NOT XPos(7);
\c0|ALT_INV_Blacken\(14) <= NOT \c0|Blacken\(14);
\c0|ALT_INV_count_Block\(7) <= NOT \c0|count_Block\(7);
\c0|ALT_INV_count_Block\(6) <= NOT \c0|count_Block\(6);
\c0|ALT_INV_count_Block\(5) <= NOT \c0|count_Block\(5);
\c0|ALT_INV_count_Block\(4) <= NOT \c0|count_Block\(4);
\c0|ALT_INV_count_Block\(3) <= NOT \c0|count_Block\(3);
\c0|ALT_INV_count_Block\(2) <= NOT \c0|count_Block\(2);
\c0|ALT_INV_count_Block\(1) <= NOT \c0|count_Block\(1);
\c0|ALT_INV_count_Block\(0) <= NOT \c0|count_Block\(0);
\c0|ALT_INV_current_state.ENDGAME~q\ <= NOT \c0|current_state.ENDGAME~q\;
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\r1|ALT_INV_p\(23) <= NOT \r1|p\(23);
\r1|ALT_INV_p\(22) <= NOT \r1|p\(22);
\r1|ALT_INV_p\(20) <= NOT \r1|p\(20);
\r1|ALT_INV_p\(14) <= NOT \r1|p\(14);
\r1|ALT_INV_p\(12) <= NOT \r1|p\(12);
\r1|ALT_INV_p\(7) <= NOT \r1|p\(7);
\r1|ALT_INV_p\(6) <= NOT \r1|p\(6);
\r1|ALT_INV_p\(5) <= NOT \r1|p\(5);
\r1|ALT_INV_p\(4) <= NOT \r1|p\(4);
\r1|ALT_INV_p\(3) <= NOT \r1|p\(3);
\r1|ALT_INV_p\(28) <= NOT \r1|p\(28);
\r1|ALT_INV_p\(27) <= NOT \r1|p\(27);
\r1|ALT_INV_p\(26) <= NOT \r1|p\(26);
\r1|ALT_INV_p\(25) <= NOT \r1|p\(25);
\r1|ALT_INV_p\(24) <= NOT \r1|p\(24);
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|user_input_translator|Add1~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|user_input_translator|Add1~1_sumout\;
\ALT_INV_Add9~57_sumout\ <= NOT \Add9~57_sumout\;
\ALT_INV_Add9~45_sumout\ <= NOT \Add9~45_sumout\;
\ALT_INV_Add9~41_sumout\ <= NOT \Add9~41_sumout\;
\ALT_INV_Add9~37_sumout\ <= NOT \Add9~37_sumout\;
\ALT_INV_Add9~33_sumout\ <= NOT \Add9~33_sumout\;
\ALT_INV_Add9~29_sumout\ <= NOT \Add9~29_sumout\;
\ALT_INV_Add9~25_sumout\ <= NOT \Add9~25_sumout\;
\ALT_INV_Add9~21_sumout\ <= NOT \Add9~21_sumout\;
\ALT_INV_Add9~17_sumout\ <= NOT \Add9~17_sumout\;
\ALT_INV_Add9~13_sumout\ <= NOT \Add9~13_sumout\;
\ALT_INV_Add9~9_sumout\ <= NOT \Add9~9_sumout\;
\ALT_INV_Add9~5_sumout\ <= NOT \Add9~5_sumout\;
\ALT_INV_Add9~1_sumout\ <= NOT \Add9~1_sumout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
ALT_INV_score(22) <= NOT score(22);
ALT_INV_score(20) <= NOT score(20);
ALT_INV_score(23) <= NOT score(23);
ALT_INV_score(21) <= NOT score(21);
ALT_INV_score(18) <= NOT score(18);
ALT_INV_score(16) <= NOT score(16);
ALT_INV_score(19) <= NOT score(19);
ALT_INV_score(17) <= NOT score(17);
ALT_INV_score(14) <= NOT score(14);
ALT_INV_score(12) <= NOT score(12);
ALT_INV_score(15) <= NOT score(15);
ALT_INV_score(13) <= NOT score(13);
ALT_INV_score(10) <= NOT score(10);
ALT_INV_score(8) <= NOT score(8);
ALT_INV_score(11) <= NOT score(11);
ALT_INV_score(9) <= NOT score(9);
ALT_INV_score(6) <= NOT score(6);
ALT_INV_score(4) <= NOT score(4);
ALT_INV_score(7) <= NOT score(7);
ALT_INV_score(5) <= NOT score(5);
ALT_INV_score(2) <= NOT score(2);
ALT_INV_score(0) <= NOT score(0);
ALT_INV_score(1) <= NOT score(1);
ALT_INV_score(3) <= NOT score(3);
\ALT_INV_block8[4]~DUPLICATE_q\ <= NOT \block8[4]~DUPLICATE_q\;
\ALT_INV_block8[5]~DUPLICATE_q\ <= NOT \block8[5]~DUPLICATE_q\;
\ALT_INV_block8[6]~DUPLICATE_q\ <= NOT \block8[6]~DUPLICATE_q\;
\ALT_INV_block8[2]~DUPLICATE_q\ <= NOT \block8[2]~DUPLICATE_q\;
\ALT_INV_block8[3]~DUPLICATE_q\ <= NOT \block8[3]~DUPLICATE_q\;
\ALT_INV_block8[1]~DUPLICATE_q\ <= NOT \block8[1]~DUPLICATE_q\;
\ALT_INV_block7[4]~DUPLICATE_q\ <= NOT \block7[4]~DUPLICATE_q\;
\ALT_INV_block7[5]~DUPLICATE_q\ <= NOT \block7[5]~DUPLICATE_q\;
\ALT_INV_block7[6]~DUPLICATE_q\ <= NOT \block7[6]~DUPLICATE_q\;
\ALT_INV_block7[1]~DUPLICATE_q\ <= NOT \block7[1]~DUPLICATE_q\;
\ALT_INV_block8[8]~DUPLICATE_q\ <= NOT \block8[8]~DUPLICATE_q\;
\ALT_INV_block8[7]~DUPLICATE_q\ <= NOT \block8[7]~DUPLICATE_q\;
\ALT_INV_block8[9]~DUPLICATE_q\ <= NOT \block8[9]~DUPLICATE_q\;
\ALT_INV_block8[12]~DUPLICATE_q\ <= NOT \block8[12]~DUPLICATE_q\;
\ALT_INV_block8[11]~DUPLICATE_q\ <= NOT \block8[11]~DUPLICATE_q\;
\ALT_INV_block8[14]~DUPLICATE_q\ <= NOT \block8[14]~DUPLICATE_q\;
\ALT_INV_block7[8]~DUPLICATE_q\ <= NOT \block7[8]~DUPLICATE_q\;
\ALT_INV_block7[7]~DUPLICATE_q\ <= NOT \block7[7]~DUPLICATE_q\;
\ALT_INV_block7[9]~DUPLICATE_q\ <= NOT \block7[9]~DUPLICATE_q\;
\ALT_INV_block7[11]~DUPLICATE_q\ <= NOT \block7[11]~DUPLICATE_q\;
\ALT_INV_block7[13]~DUPLICATE_q\ <= NOT \block7[13]~DUPLICATE_q\;
\ALT_INV_block7[14]~DUPLICATE_q\ <= NOT \block7[14]~DUPLICATE_q\;
\ALT_INV_block2[1]~DUPLICATE_q\ <= NOT \block2[1]~DUPLICATE_q\;
\ALT_INV_block2[5]~DUPLICATE_q\ <= NOT \block2[5]~DUPLICATE_q\;
\ALT_INV_block2[6]~DUPLICATE_q\ <= NOT \block2[6]~DUPLICATE_q\;
\ALT_INV_block2[8]~DUPLICATE_q\ <= NOT \block2[8]~DUPLICATE_q\;
\ALT_INV_block2[9]~DUPLICATE_q\ <= NOT \block2[9]~DUPLICATE_q\;
\ALT_INV_block2[12]~DUPLICATE_q\ <= NOT \block2[12]~DUPLICATE_q\;
\ALT_INV_block2[11]~DUPLICATE_q\ <= NOT \block2[11]~DUPLICATE_q\;
\ALT_INV_block2[13]~DUPLICATE_q\ <= NOT \block2[13]~DUPLICATE_q\;
\ALT_INV_block2[14]~DUPLICATE_q\ <= NOT \block2[14]~DUPLICATE_q\;
\ALT_INV_block1[5]~DUPLICATE_q\ <= NOT \block1[5]~DUPLICATE_q\;
\ALT_INV_block1[3]~DUPLICATE_q\ <= NOT \block1[3]~DUPLICATE_q\;
\ALT_INV_block1[8]~DUPLICATE_q\ <= NOT \block1[8]~DUPLICATE_q\;
\ALT_INV_block1[10]~DUPLICATE_q\ <= NOT \block1[10]~DUPLICATE_q\;
\ALT_INV_block1[9]~DUPLICATE_q\ <= NOT \block1[9]~DUPLICATE_q\;
\ALT_INV_block1[12]~DUPLICATE_q\ <= NOT \block1[12]~DUPLICATE_q\;
\ALT_INV_block1[11]~DUPLICATE_q\ <= NOT \block1[11]~DUPLICATE_q\;
\ALT_INV_block3[2]~DUPLICATE_q\ <= NOT \block3[2]~DUPLICATE_q\;
\ALT_INV_block3[1]~DUPLICATE_q\ <= NOT \block3[1]~DUPLICATE_q\;
\ALT_INV_block3[3]~DUPLICATE_q\ <= NOT \block3[3]~DUPLICATE_q\;
\ALT_INV_block3[5]~DUPLICATE_q\ <= NOT \block3[5]~DUPLICATE_q\;
\ALT_INV_block3[6]~DUPLICATE_q\ <= NOT \block3[6]~DUPLICATE_q\;
\ALT_INV_block3[10]~DUPLICATE_q\ <= NOT \block3[10]~DUPLICATE_q\;
\ALT_INV_block3[9]~DUPLICATE_q\ <= NOT \block3[9]~DUPLICATE_q\;
\ALT_INV_block3[11]~DUPLICATE_q\ <= NOT \block3[11]~DUPLICATE_q\;
\ALT_INV_block3[13]~DUPLICATE_q\ <= NOT \block3[13]~DUPLICATE_q\;
\ALT_INV_block5[1]~DUPLICATE_q\ <= NOT \block5[1]~DUPLICATE_q\;
\ALT_INV_block5[5]~DUPLICATE_q\ <= NOT \block5[5]~DUPLICATE_q\;
\ALT_INV_block5[6]~DUPLICATE_q\ <= NOT \block5[6]~DUPLICATE_q\;
\ALT_INV_block5[3]~DUPLICATE_q\ <= NOT \block5[3]~DUPLICATE_q\;
\ALT_INV_block5[4]~DUPLICATE_q\ <= NOT \block5[4]~DUPLICATE_q\;
\ALT_INV_block5[8]~DUPLICATE_q\ <= NOT \block5[8]~DUPLICATE_q\;
\ALT_INV_block5[10]~DUPLICATE_q\ <= NOT \block5[10]~DUPLICATE_q\;
\ALT_INV_block5[9]~DUPLICATE_q\ <= NOT \block5[9]~DUPLICATE_q\;
\ALT_INV_block5[12]~DUPLICATE_q\ <= NOT \block5[12]~DUPLICATE_q\;
\ALT_INV_block5[11]~DUPLICATE_q\ <= NOT \block5[11]~DUPLICATE_q\;
\ALT_INV_block5[13]~DUPLICATE_q\ <= NOT \block5[13]~DUPLICATE_q\;
\ALT_INV_block4[2]~DUPLICATE_q\ <= NOT \block4[2]~DUPLICATE_q\;
\ALT_INV_block4[1]~DUPLICATE_q\ <= NOT \block4[1]~DUPLICATE_q\;
\ALT_INV_block4[5]~DUPLICATE_q\ <= NOT \block4[5]~DUPLICATE_q\;
\ALT_INV_block4[6]~DUPLICATE_q\ <= NOT \block4[6]~DUPLICATE_q\;
\ALT_INV_block4[3]~DUPLICATE_q\ <= NOT \block4[3]~DUPLICATE_q\;
\ALT_INV_block4[4]~DUPLICATE_q\ <= NOT \block4[4]~DUPLICATE_q\;
\ALT_INV_block4[9]~DUPLICATE_q\ <= NOT \block4[9]~DUPLICATE_q\;
\ALT_INV_block4[12]~DUPLICATE_q\ <= NOT \block4[12]~DUPLICATE_q\;
\ALT_INV_block4[13]~DUPLICATE_q\ <= NOT \block4[13]~DUPLICATE_q\;
\ALT_INV_block6[2]~DUPLICATE_q\ <= NOT \block6[2]~DUPLICATE_q\;
\ALT_INV_block6[1]~DUPLICATE_q\ <= NOT \block6[1]~DUPLICATE_q\;
\ALT_INV_block6[3]~DUPLICATE_q\ <= NOT \block6[3]~DUPLICATE_q\;
\ALT_INV_block6[4]~DUPLICATE_q\ <= NOT \block6[4]~DUPLICATE_q\;
\ALT_INV_block6[5]~DUPLICATE_q\ <= NOT \block6[5]~DUPLICATE_q\;
\ALT_INV_block6[6]~DUPLICATE_q\ <= NOT \block6[6]~DUPLICATE_q\;
\ALT_INV_block6[8]~DUPLICATE_q\ <= NOT \block6[8]~DUPLICATE_q\;
\ALT_INV_block6[7]~DUPLICATE_q\ <= NOT \block6[7]~DUPLICATE_q\;
\ALT_INV_block6[10]~DUPLICATE_q\ <= NOT \block6[10]~DUPLICATE_q\;
\ALT_INV_block6[9]~DUPLICATE_q\ <= NOT \block6[9]~DUPLICATE_q\;
\ALT_INV_block6[12]~DUPLICATE_q\ <= NOT \block6[12]~DUPLICATE_q\;
\ALT_INV_block6[13]~DUPLICATE_q\ <= NOT \block6[13]~DUPLICATE_q\;
\ALT_INV_block8[0]~DUPLICATE_q\ <= NOT \block8[0]~DUPLICATE_q\;
\c0|ALT_INV_Blacken[1]~DUPLICATE_q\ <= NOT \c0|Blacken[1]~DUPLICATE_q\;
\c0|ALT_INV_Blacken[10]~DUPLICATE_q\ <= NOT \c0|Blacken[10]~DUPLICATE_q\;
\c0|ALT_INV_Blacken[7]~DUPLICATE_q\ <= NOT \c0|Blacken[7]~DUPLICATE_q\;
\c0|ALT_INV_Blacken[6]~DUPLICATE_q\ <= NOT \c0|Blacken[6]~DUPLICATE_q\;
\c0|ALT_INV_Blacken[13]~DUPLICATE_q\ <= NOT \c0|Blacken[13]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[7]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[8]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[8]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[9]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[7]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[8]~DUPLICATE_q\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\d0|ALT_INV_YOut\(2) <= NOT \d0|YOut\(2);
\d0|ALT_INV_YOut\(1) <= NOT \d0|YOut\(1);
\d0|ALT_INV_YOut\(0) <= NOT \d0|YOut\(0);
\d0|ALT_INV_ColorOut\(0) <= NOT \d0|ColorOut\(0);
\d0|ALT_INV_ColorOut\(1) <= NOT \d0|ColorOut\(1);
\d0|ALT_INV_XOut\(4) <= NOT \d0|XOut\(4);
\d0|ALT_INV_XOut\(3) <= NOT \d0|XOut\(3);
\d0|ALT_INV_XOut\(2) <= NOT \d0|XOut\(2);
\d0|ALT_INV_XOut\(1) <= NOT \d0|XOut\(1);
\d0|ALT_INV_XOut\(0) <= NOT \d0|XOut\(0);
\d0|ALT_INV_ColorOut\(2) <= NOT \d0|ColorOut\(2);
\d0|ALT_INV_YOut\(3) <= NOT \d0|YOut\(3);
\d0|ALT_INV_YOut\(4) <= NOT \d0|YOut\(4);
\d0|ALT_INV_YOut\(5) <= NOT \d0|YOut\(5);
\d0|ALT_INV_YOut\(6) <= NOT \d0|YOut\(6);
\d0|ALT_INV_XOut\(5) <= NOT \d0|XOut\(5);
\d0|ALT_INV_XOut\(6) <= NOT \d0|XOut\(6);
\d0|ALT_INV_XOut\(7) <= NOT \d0|XOut\(7);
\c0|ALT_INV_Selector54~2_combout\ <= NOT \c0|Selector54~2_combout\;
\c0|ALT_INV_Selector54~1_combout\ <= NOT \c0|Selector54~1_combout\;
\c0|ALT_INV_Selector54~0_combout\ <= NOT \c0|Selector54~0_combout\;
\c0|ALT_INV_Selector55~2_combout\ <= NOT \c0|Selector55~2_combout\;
\c0|ALT_INV_Selector55~1_combout\ <= NOT \c0|Selector55~1_combout\;
\c0|ALT_INV_Selector55~0_combout\ <= NOT \c0|Selector55~0_combout\;
\c0|ALT_INV_Selector45~2_combout\ <= NOT \c0|Selector45~2_combout\;
\c0|ALT_INV_Selector45~1_combout\ <= NOT \c0|Selector45~1_combout\;
\c0|ALT_INV_Selector45~0_combout\ <= NOT \c0|Selector45~0_combout\;
\c0|ALT_INV_Selector46~2_combout\ <= NOT \c0|Selector46~2_combout\;
\c0|ALT_INV_Selector46~1_combout\ <= NOT \c0|Selector46~1_combout\;
\c0|ALT_INV_Selector46~0_combout\ <= NOT \c0|Selector46~0_combout\;
\c0|ALT_INV_Selector47~2_combout\ <= NOT \c0|Selector47~2_combout\;
\c0|ALT_INV_Selector47~1_combout\ <= NOT \c0|Selector47~1_combout\;
\c0|ALT_INV_Selector47~0_combout\ <= NOT \c0|Selector47~0_combout\;
\c0|ALT_INV_Selector48~2_combout\ <= NOT \c0|Selector48~2_combout\;
\c0|ALT_INV_Selector48~1_combout\ <= NOT \c0|Selector48~1_combout\;
\c0|ALT_INV_Selector48~0_combout\ <= NOT \c0|Selector48~0_combout\;
\c0|ALT_INV_Selector49~2_combout\ <= NOT \c0|Selector49~2_combout\;
\c0|ALT_INV_Selector49~1_combout\ <= NOT \c0|Selector49~1_combout\;
\c0|ALT_INV_Selector49~0_combout\ <= NOT \c0|Selector49~0_combout\;
\r2|ALT_INV_Equal0~4_combout\ <= NOT \r2|Equal0~4_combout\;
\r2|ALT_INV_Equal0~3_combout\ <= NOT \r2|Equal0~3_combout\;
\r2|ALT_INV_Equal0~2_combout\ <= NOT \r2|Equal0~2_combout\;
\r2|ALT_INV_Equal0~1_combout\ <= NOT \r2|Equal0~1_combout\;
\r2|ALT_INV_p\(18) <= NOT \r2|p\(18);
\r2|ALT_INV_p\(17) <= NOT \r2|p\(17);
\r2|ALT_INV_p\(16) <= NOT \r2|p\(16);
\r2|ALT_INV_p\(15) <= NOT \r2|p\(15);
\r2|ALT_INV_p\(14) <= NOT \r2|p\(14);
\r2|ALT_INV_Equal0~0_combout\ <= NOT \r2|Equal0~0_combout\;
\r2|ALT_INV_p\(12) <= NOT \r2|p\(12);
\r2|ALT_INV_p\(10) <= NOT \r2|p\(10);
\r2|ALT_INV_p\(9) <= NOT \r2|p\(9);
\r2|ALT_INV_p\(8) <= NOT \r2|p\(8);
\r2|ALT_INV_p\(7) <= NOT \r2|p\(7);
\r2|ALT_INV_p\(2) <= NOT \r2|p\(2);
\r2|ALT_INV_p\(20) <= NOT \r2|p\(20);
\c0|ALT_INV_Selector44~2_combout\ <= NOT \c0|Selector44~2_combout\;
\c0|ALT_INV_Selector44~1_combout\ <= NOT \c0|Selector44~1_combout\;
\c0|ALT_INV_Selector44~0_combout\ <= NOT \c0|Selector44~0_combout\;
\c0|ALT_INV_Selector43~2_combout\ <= NOT \c0|Selector43~2_combout\;
\c0|ALT_INV_Selector43~1_combout\ <= NOT \c0|Selector43~1_combout\;
\c0|ALT_INV_Selector43~0_combout\ <= NOT \c0|Selector43~0_combout\;
\c0|ALT_INV_Selector42~2_combout\ <= NOT \c0|Selector42~2_combout\;
\c0|ALT_INV_Selector42~1_combout\ <= NOT \c0|Selector42~1_combout\;
\c0|ALT_INV_Selector42~0_combout\ <= NOT \c0|Selector42~0_combout\;
\c0|ALT_INV_Selector11~0_combout\ <= NOT \c0|Selector11~0_combout\;
\c0|ALT_INV_LessThan1~1_combout\ <= NOT \c0|LessThan1~1_combout\;
\d0|ALT_INV_YOut[2]~7_combout\ <= NOT \d0|YOut[2]~7_combout\;
\c0|ALT_INV_yblockout\(2) <= NOT \c0|yblockout\(2);
\d0|ALT_INV_YOut[1]~6_combout\ <= NOT \d0|YOut[1]~6_combout\;
\c0|ALT_INV_yblockout\(1) <= NOT \c0|yblockout\(1);
\d0|ALT_INV_YOut[0]~5_combout\ <= NOT \d0|YOut[0]~5_combout\;
\c0|ALT_INV_yblockout\(0) <= NOT \c0|yblockout\(0);
\c0|ALT_INV_xblockout\(4) <= NOT \c0|xblockout\(4);
\c0|ALT_INV_xblockout\(3) <= NOT \c0|xblockout\(3);
\c0|ALT_INV_xblockout\(2) <= NOT \c0|xblockout\(2);
\c0|ALT_INV_xblockout\(1) <= NOT \c0|xblockout\(1);
\c0|ALT_INV_xblockout\(0) <= NOT \c0|xblockout\(0);
\c0|ALT_INV_Selector53~2_combout\ <= NOT \c0|Selector53~2_combout\;
\c0|ALT_INV_Selector53~1_combout\ <= NOT \c0|Selector53~1_combout\;
\c0|ALT_INV_Selector53~0_combout\ <= NOT \c0|Selector53~0_combout\;
\c0|ALT_INV_Selector52~2_combout\ <= NOT \c0|Selector52~2_combout\;
\c0|ALT_INV_Selector52~1_combout\ <= NOT \c0|Selector52~1_combout\;
\c0|ALT_INV_Selector52~0_combout\ <= NOT \c0|Selector52~0_combout\;
\c0|ALT_INV_Selector51~2_combout\ <= NOT \c0|Selector51~2_combout\;
\c0|ALT_INV_Selector51~1_combout\ <= NOT \c0|Selector51~1_combout\;
\c0|ALT_INV_Selector51~0_combout\ <= NOT \c0|Selector51~0_combout\;
\c0|ALT_INV_Selector50~2_combout\ <= NOT \c0|Selector50~2_combout\;
\c0|ALT_INV_Selector50~1_combout\ <= NOT \c0|Selector50~1_combout\;
\c0|ALT_INV_Selector50~0_combout\ <= NOT \c0|Selector50~0_combout\;
\c0|ALT_INV_xblockout\(5) <= NOT \c0|xblockout\(5);
\c0|ALT_INV_xblockout\(6) <= NOT \c0|xblockout\(6);
\c0|ALT_INV_Add1~0_combout\ <= NOT \c0|Add1~0_combout\;
\c0|ALT_INV_xblockout\(7) <= NOT \c0|xblockout\(7);
\ALT_INV_XPos[2]~4_combout\ <= NOT \XPos[2]~4_combout\;
\ALT_INV_XPos[2]~3_combout\ <= NOT \XPos[2]~3_combout\;
\ALT_INV_XPos[2]~2_combout\ <= NOT \XPos[2]~2_combout\;
\c0|ALT_INV_WideOr24~1_combout\ <= NOT \c0|WideOr24~1_combout\;
\c0|ALT_INV_WideOr24~0_combout\ <= NOT \c0|WideOr24~0_combout\;
\c0|ALT_INV_WideOr21~0_combout\ <= NOT \c0|WideOr21~0_combout\;
\c0|ALT_INV_current_state.STATE19~q\ <= NOT \c0|current_state.STATE19~q\;
\ALT_INV_comb~0_combout\ <= NOT \comb~0_combout\;
\c0|ALT_INV_LessThan0~1_combout\ <= NOT \c0|LessThan0~1_combout\;
\c0|ALT_INV_LessThan0~0_combout\ <= NOT \c0|LessThan0~0_combout\;
\c0|ALT_INV_LessThan1~0_combout\ <= NOT \c0|LessThan1~0_combout\;
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\ALT_INV_Add51~3_combout\ <= NOT \Add51~3_combout\;
\ALT_INV_Add51~2_combout\ <= NOT \Add51~2_combout\;
\ALT_INV_Add51~1_combout\ <= NOT \Add51~1_combout\;
\ALT_INV_Add51~0_combout\ <= NOT \Add51~0_combout\;
\ALT_INV_YPos[2]~13_combout\ <= NOT \YPos[2]~13_combout\;
\ALT_INV_colorIn~0_combout\ <= NOT \colorIn~0_combout\;
\ALT_INV_always1~30_combout\ <= NOT \always1~30_combout\;
\ALT_INV_always1~29_combout\ <= NOT \always1~29_combout\;
\ALT_INV_LessThan31~5_combout\ <= NOT \LessThan31~5_combout\;
\ALT_INV_LessThan30~6_combout\ <= NOT \LessThan30~6_combout\;
\ALT_INV_LessThan30~5_combout\ <= NOT \LessThan30~5_combout\;
\ALT_INV_always1~28_combout\ <= NOT \always1~28_combout\;
\ALT_INV_LessThan27~5_combout\ <= NOT \LessThan27~5_combout\;
\ALT_INV_LessThan26~6_combout\ <= NOT \LessThan26~6_combout\;
\ALT_INV_LessThan26~5_combout\ <= NOT \LessThan26~5_combout\;
\ALT_INV_always1~27_combout\ <= NOT \always1~27_combout\;
\ALT_INV_LessThan3~7_combout\ <= NOT \LessThan3~7_combout\;
\ALT_INV_LessThan2~6_combout\ <= NOT \LessThan2~6_combout\;
\ALT_INV_LessThan2~5_combout\ <= NOT \LessThan2~5_combout\;
\ALT_INV_YPos[1]~9_combout\ <= NOT \YPos[1]~9_combout\;
\ALT_INV_YPos[1]~8_combout\ <= NOT \YPos[1]~8_combout\;
\ALT_INV_YPos[1]~7_combout\ <= NOT \YPos[1]~7_combout\;
\ALT_INV_YPos[1]~6_combout\ <= NOT \YPos[1]~6_combout\;
\ALT_INV_YPos[1]~5_combout\ <= NOT \YPos[1]~5_combout\;
\ALT_INV_XPos[2]~0_combout\ <= NOT \XPos[2]~0_combout\;
\ALT_INV_YPos[2]~4_combout\ <= NOT \YPos[2]~4_combout\;
\ALT_INV_always1~26_combout\ <= NOT \always1~26_combout\;
\ALT_INV_always1~25_combout\ <= NOT \always1~25_combout\;
\ALT_INV_LessThan7~6_combout\ <= NOT \LessThan7~6_combout\;
\ALT_INV_always1~24_combout\ <= NOT \always1~24_combout\;
\ALT_INV_LessThan3~6_combout\ <= NOT \LessThan3~6_combout\;
\ALT_INV_LessThan4~8_combout\ <= NOT \LessThan4~8_combout\;
\ALT_INV_LessThan4~7_combout\ <= NOT \LessThan4~7_combout\;
\ALT_INV_LessThan0~8_combout\ <= NOT \LessThan0~8_combout\;
\ALT_INV_LessThan0~7_combout\ <= NOT \LessThan0~7_combout\;
\ALT_INV_always1~23_combout\ <= NOT \always1~23_combout\;
\ALT_INV_LessThan11~7_combout\ <= NOT \LessThan11~7_combout\;
\ALT_INV_LessThan10~6_combout\ <= NOT \LessThan10~6_combout\;
\ALT_INV_LessThan10~5_combout\ <= NOT \LessThan10~5_combout\;
\ALT_INV_LessThan8~8_combout\ <= NOT \LessThan8~8_combout\;
\ALT_INV_LessThan8~7_combout\ <= NOT \LessThan8~7_combout\;
\ALT_INV_always1~22_combout\ <= NOT \always1~22_combout\;
\ALT_INV_always1~21_combout\ <= NOT \always1~21_combout\;
\ALT_INV_LessThan19~6_combout\ <= NOT \LessThan19~6_combout\;
\ALT_INV_always1~20_combout\ <= NOT \always1~20_combout\;
\ALT_INV_LessThan15~6_combout\ <= NOT \LessThan15~6_combout\;
\ALT_INV_LessThan16~8_combout\ <= NOT \LessThan16~8_combout\;
\ALT_INV_LessThan16~7_combout\ <= NOT \LessThan16~7_combout\;
\ALT_INV_LessThan12~8_combout\ <= NOT \LessThan12~8_combout\;
\ALT_INV_LessThan12~7_combout\ <= NOT \LessThan12~7_combout\;
\ALT_INV_always1~19_combout\ <= NOT \always1~19_combout\;
\ALT_INV_LessThan23~7_combout\ <= NOT \LessThan23~7_combout\;
\ALT_INV_LessThan22~6_combout\ <= NOT \LessThan22~6_combout\;
\ALT_INV_LessThan22~5_combout\ <= NOT \LessThan22~5_combout\;
\ALT_INV_LessThan20~8_combout\ <= NOT \LessThan20~8_combout\;
\ALT_INV_LessThan20~7_combout\ <= NOT \LessThan20~7_combout\;
\ALT_INV_YPos[1]~3_combout\ <= NOT \YPos[1]~3_combout\;
\ALT_INV_YPos[2]~1_combout\ <= NOT \YPos[2]~1_combout\;
\ALT_INV_YPos[1]~0_combout\ <= NOT \YPos[1]~0_combout\;
\ALT_INV_leftTemp~q\ <= NOT \leftTemp~q\;
\ALT_INV_neitherTemp~q\ <= NOT \neitherTemp~q\;
\ALT_INV_bothTemp~q\ <= NOT \bothTemp~q\;
\ALT_INV_always1~18_combout\ <= NOT \always1~18_combout\;
\ALT_INV_always1~17_combout\ <= NOT \always1~17_combout\;
\ALT_INV_always1~16_combout\ <= NOT \always1~16_combout\;
\ALT_INV_LessThan29~2_combout\ <= NOT \LessThan29~2_combout\;
\ALT_INV_LessThan29~1_combout\ <= NOT \LessThan29~1_combout\;
\ALT_INV_LessThan29~0_combout\ <= NOT \LessThan29~0_combout\;
\ALT_INV_Add47~0_combout\ <= NOT \Add47~0_combout\;
\ALT_INV_LessThan31~4_combout\ <= NOT \LessThan31~4_combout\;
\ALT_INV_LessThan31~3_combout\ <= NOT \LessThan31~3_combout\;
\ALT_INV_Add49~2_combout\ <= NOT \Add49~2_combout\;
\ALT_INV_Add49~1_combout\ <= NOT \Add49~1_combout\;
\ALT_INV_Add49~0_combout\ <= NOT \Add49~0_combout\;
ALT_INV_block8(4) <= NOT block8(4);
ALT_INV_block8(5) <= NOT block8(5);
ALT_INV_block8(6) <= NOT block8(6);
\ALT_INV_LessThan31~2_combout\ <= NOT \LessThan31~2_combout\;
\ALT_INV_LessThan31~1_combout\ <= NOT \LessThan31~1_combout\;
ALT_INV_block8(2) <= NOT block8(2);
ALT_INV_block8(3) <= NOT block8(3);
\ALT_INV_LessThan31~0_combout\ <= NOT \LessThan31~0_combout\;
ALT_INV_block8(1) <= NOT block8(1);
\ALT_INV_LessThan30~4_combout\ <= NOT \LessThan30~4_combout\;
\ALT_INV_LessThan30~3_combout\ <= NOT \LessThan30~3_combout\;
\ALT_INV_LessThan30~2_combout\ <= NOT \LessThan30~2_combout\;
\ALT_INV_LessThan30~1_combout\ <= NOT \LessThan30~1_combout\;
\ALT_INV_LessThan30~0_combout\ <= NOT \LessThan30~0_combout\;
\ALT_INV_always1~15_combout\ <= NOT \always1~15_combout\;
\ALT_INV_always1~14_combout\ <= NOT \always1~14_combout\;
\ALT_INV_LessThan25~2_combout\ <= NOT \LessThan25~2_combout\;
\ALT_INV_LessThan25~1_combout\ <= NOT \LessThan25~1_combout\;
\ALT_INV_LessThan25~0_combout\ <= NOT \LessThan25~0_combout\;
\ALT_INV_Add42~0_combout\ <= NOT \Add42~0_combout\;
\ALT_INV_LessThan27~4_combout\ <= NOT \LessThan27~4_combout\;
\ALT_INV_LessThan27~3_combout\ <= NOT \LessThan27~3_combout\;
\ALT_INV_Add44~2_combout\ <= NOT \Add44~2_combout\;
\ALT_INV_Add44~1_combout\ <= NOT \Add44~1_combout\;
\ALT_INV_Add44~0_combout\ <= NOT \Add44~0_combout\;
ALT_INV_block7(4) <= NOT block7(4);
ALT_INV_block7(5) <= NOT block7(5);
ALT_INV_block7(6) <= NOT block7(6);
\ALT_INV_LessThan27~2_combout\ <= NOT \LessThan27~2_combout\;
\ALT_INV_LessThan27~1_combout\ <= NOT \LessThan27~1_combout\;
ALT_INV_block7(2) <= NOT block7(2);
ALT_INV_block7(3) <= NOT block7(3);
\ALT_INV_LessThan27~0_combout\ <= NOT \LessThan27~0_combout\;
ALT_INV_block7(1) <= NOT block7(1);
\ALT_INV_LessThan26~4_combout\ <= NOT \LessThan26~4_combout\;
\ALT_INV_LessThan26~3_combout\ <= NOT \LessThan26~3_combout\;
\ALT_INV_LessThan26~2_combout\ <= NOT \LessThan26~2_combout\;
\ALT_INV_LessThan26~1_combout\ <= NOT \LessThan26~1_combout\;
\ALT_INV_LessThan26~0_combout\ <= NOT \LessThan26~0_combout\;
\ALT_INV_LessThan28~6_combout\ <= NOT \LessThan28~6_combout\;
\ALT_INV_LessThan28~5_combout\ <= NOT \LessThan28~5_combout\;
\ALT_INV_LessThan28~4_combout\ <= NOT \LessThan28~4_combout\;
\ALT_INV_Add45~1_combout\ <= NOT \Add45~1_combout\;
\ALT_INV_LessThan28~3_combout\ <= NOT \LessThan28~3_combout\;
\ALT_INV_LessThan28~2_combout\ <= NOT \LessThan28~2_combout\;
\ALT_INV_LessThan28~1_combout\ <= NOT \LessThan28~1_combout\;
ALT_INV_block8(8) <= NOT block8(8);
ALT_INV_block8(7) <= NOT block8(7);
\ALT_INV_LessThan28~0_combout\ <= NOT \LessThan28~0_combout\;
\ALT_INV_Add45~0_combout\ <= NOT \Add45~0_combout\;
ALT_INV_block8(10) <= NOT block8(10);
ALT_INV_block8(9) <= NOT block8(9);
ALT_INV_block8(12) <= NOT block8(12);
ALT_INV_block8(11) <= NOT block8(11);
ALT_INV_block8(13) <= NOT block8(13);
ALT_INV_block8(14) <= NOT block8(14);
\ALT_INV_LessThan24~6_combout\ <= NOT \LessThan24~6_combout\;
\ALT_INV_LessThan24~5_combout\ <= NOT \LessThan24~5_combout\;
\ALT_INV_LessThan24~4_combout\ <= NOT \LessThan24~4_combout\;
\ALT_INV_Add40~1_combout\ <= NOT \Add40~1_combout\;
\ALT_INV_LessThan24~3_combout\ <= NOT \LessThan24~3_combout\;
\ALT_INV_LessThan24~2_combout\ <= NOT \LessThan24~2_combout\;
\ALT_INV_LessThan24~1_combout\ <= NOT \LessThan24~1_combout\;
ALT_INV_block7(8) <= NOT block7(8);
ALT_INV_block7(7) <= NOT block7(7);
\ALT_INV_LessThan24~0_combout\ <= NOT \LessThan24~0_combout\;
\ALT_INV_Add40~0_combout\ <= NOT \Add40~0_combout\;
ALT_INV_block7(10) <= NOT block7(10);
ALT_INV_block7(9) <= NOT block7(9);
ALT_INV_block7(12) <= NOT block7(12);
ALT_INV_block7(11) <= NOT block7(11);
ALT_INV_block7(13) <= NOT block7(13);
ALT_INV_block7(14) <= NOT block7(14);
\ALT_INV_always1~13_combout\ <= NOT \always1~13_combout\;
\ALT_INV_always1~12_combout\ <= NOT \always1~12_combout\;
\ALT_INV_always1~11_combout\ <= NOT \always1~11_combout\;
\ALT_INV_LessThan5~2_combout\ <= NOT \LessThan5~2_combout\;
\ALT_INV_LessThan5~1_combout\ <= NOT \LessThan5~1_combout\;
\ALT_INV_LessThan5~0_combout\ <= NOT \LessThan5~0_combout\;
\ALT_INV_Add17~0_combout\ <= NOT \Add17~0_combout\;
\ALT_INV_LessThan7~5_combout\ <= NOT \LessThan7~5_combout\;
\ALT_INV_Add19~2_combout\ <= NOT \Add19~2_combout\;
\ALT_INV_Add19~1_combout\ <= NOT \Add19~1_combout\;
\ALT_INV_LessThan7~4_combout\ <= NOT \LessThan7~4_combout\;
\ALT_INV_LessThan7~3_combout\ <= NOT \LessThan7~3_combout\;
\ALT_INV_LessThan7~2_combout\ <= NOT \LessThan7~2_combout\;
ALT_INV_block2(2) <= NOT block2(2);
\ALT_INV_LessThan7~1_combout\ <= NOT \LessThan7~1_combout\;
ALT_INV_block2(1) <= NOT block2(1);
\ALT_INV_LessThan7~0_combout\ <= NOT \LessThan7~0_combout\;
ALT_INV_block2(5) <= NOT block2(5);
ALT_INV_block2(6) <= NOT block2(6);
\ALT_INV_Add19~0_combout\ <= NOT \Add19~0_combout\;
ALT_INV_block2(3) <= NOT block2(3);
ALT_INV_block2(4) <= NOT block2(4);
\ALT_INV_LessThan4~6_combout\ <= NOT \LessThan4~6_combout\;
\ALT_INV_Add15~2_combout\ <= NOT \Add15~2_combout\;
\ALT_INV_LessThan4~5_combout\ <= NOT \LessThan4~5_combout\;
\ALT_INV_LessThan4~4_combout\ <= NOT \LessThan4~4_combout\;
\ALT_INV_LessThan4~3_combout\ <= NOT \LessThan4~3_combout\;
\ALT_INV_LessThan4~2_combout\ <= NOT \LessThan4~2_combout\;
ALT_INV_block2(8) <= NOT block2(8);
ALT_INV_block2(7) <= NOT block2(7);
\ALT_INV_LessThan4~1_combout\ <= NOT \LessThan4~1_combout\;
\ALT_INV_Add15~1_combout\ <= NOT \Add15~1_combout\;
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
\ALT_INV_Add15~0_combout\ <= NOT \Add15~0_combout\;
ALT_INV_block2(10) <= NOT block2(10);
ALT_INV_block2(9) <= NOT block2(9);
ALT_INV_block2(12) <= NOT block2(12);
ALT_INV_block2(11) <= NOT block2(11);
ALT_INV_block2(13) <= NOT block2(13);
ALT_INV_block2(14) <= NOT block2(14);
\ALT_INV_LessThan6~4_combout\ <= NOT \LessThan6~4_combout\;
\ALT_INV_LessThan6~3_combout\ <= NOT \LessThan6~3_combout\;
\ALT_INV_LessThan6~2_combout\ <= NOT \LessThan6~2_combout\;
\ALT_INV_LessThan6~1_combout\ <= NOT \LessThan6~1_combout\;
\ALT_INV_LessThan6~0_combout\ <= NOT \LessThan6~0_combout\;
\ALT_INV_always1~10_combout\ <= NOT \always1~10_combout\;
\ALT_INV_always1~9_combout\ <= NOT \always1~9_combout\;
\ALT_INV_LessThan1~2_combout\ <= NOT \LessThan1~2_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_Add12~0_combout\ <= NOT \Add12~0_combout\;
\ALT_INV_LessThan3~5_combout\ <= NOT \LessThan3~5_combout\;
\ALT_INV_Add14~2_combout\ <= NOT \Add14~2_combout\;
\ALT_INV_Add14~1_combout\ <= NOT \Add14~1_combout\;
\ALT_INV_LessThan3~4_combout\ <= NOT \LessThan3~4_combout\;
\ALT_INV_LessThan3~3_combout\ <= NOT \LessThan3~3_combout\;
\ALT_INV_LessThan3~2_combout\ <= NOT \LessThan3~2_combout\;
ALT_INV_block1(2) <= NOT block1(2);
\ALT_INV_LessThan3~1_combout\ <= NOT \LessThan3~1_combout\;
ALT_INV_block1(1) <= NOT block1(1);
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
ALT_INV_block1(5) <= NOT block1(5);
ALT_INV_block1(6) <= NOT block1(6);
\ALT_INV_Add14~0_combout\ <= NOT \Add14~0_combout\;
ALT_INV_block1(3) <= NOT block1(3);
ALT_INV_block1(4) <= NOT block1(4);
\ALT_INV_LessThan0~6_combout\ <= NOT \LessThan0~6_combout\;
\ALT_INV_Add10~2_combout\ <= NOT \Add10~2_combout\;
\ALT_INV_LessThan0~5_combout\ <= NOT \LessThan0~5_combout\;
\ALT_INV_LessThan0~4_combout\ <= NOT \LessThan0~4_combout\;
\ALT_INV_LessThan0~3_combout\ <= NOT \LessThan0~3_combout\;
\ALT_INV_LessThan0~2_combout\ <= NOT \LessThan0~2_combout\;
ALT_INV_block1(8) <= NOT block1(8);
ALT_INV_block1(7) <= NOT block1(7);
\ALT_INV_LessThan0~1_combout\ <= NOT \LessThan0~1_combout\;
\ALT_INV_Add10~1_combout\ <= NOT \Add10~1_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_Add10~0_combout\ <= NOT \Add10~0_combout\;
ALT_INV_block1(10) <= NOT block1(10);
ALT_INV_block1(9) <= NOT block1(9);
ALT_INV_block1(12) <= NOT block1(12);
ALT_INV_block1(11) <= NOT block1(11);
ALT_INV_block1(13) <= NOT block1(13);
ALT_INV_block1(14) <= NOT block1(14);
\ALT_INV_LessThan2~4_combout\ <= NOT \LessThan2~4_combout\;
\ALT_INV_LessThan2~3_combout\ <= NOT \LessThan2~3_combout\;
\ALT_INV_LessThan2~2_combout\ <= NOT \LessThan2~2_combout\;
\ALT_INV_LessThan2~1_combout\ <= NOT \LessThan2~1_combout\;
\ALT_INV_LessThan2~0_combout\ <= NOT \LessThan2~0_combout\;
\ALT_INV_always1~8_combout\ <= NOT \always1~8_combout\;
\ALT_INV_always1~7_combout\ <= NOT \always1~7_combout\;
\ALT_INV_LessThan9~2_combout\ <= NOT \LessThan9~2_combout\;
\ALT_INV_LessThan9~1_combout\ <= NOT \LessThan9~1_combout\;
\ALT_INV_LessThan9~0_combout\ <= NOT \LessThan9~0_combout\;
\ALT_INV_Add22~0_combout\ <= NOT \Add22~0_combout\;
\ALT_INV_LessThan11~6_combout\ <= NOT \LessThan11~6_combout\;
\ALT_INV_Add24~2_combout\ <= NOT \Add24~2_combout\;
\ALT_INV_Add24~1_combout\ <= NOT \Add24~1_combout\;
\ALT_INV_Add24~0_combout\ <= NOT \Add24~0_combout\;
\ALT_INV_LessThan11~5_combout\ <= NOT \LessThan11~5_combout\;
\ALT_INV_LessThan11~4_combout\ <= NOT \LessThan11~4_combout\;
\ALT_INV_LessThan11~3_combout\ <= NOT \LessThan11~3_combout\;
ALT_INV_block3(2) <= NOT block3(2);
\ALT_INV_LessThan11~2_combout\ <= NOT \LessThan11~2_combout\;
ALT_INV_block3(1) <= NOT block3(1);
\ALT_INV_LessThan11~1_combout\ <= NOT \LessThan11~1_combout\;
\ALT_INV_LessThan11~0_combout\ <= NOT \LessThan11~0_combout\;
ALT_INV_block3(3) <= NOT block3(3);
ALT_INV_block3(4) <= NOT block3(4);
ALT_INV_block3(5) <= NOT block3(5);
ALT_INV_block3(6) <= NOT block3(6);
\ALT_INV_LessThan8~6_combout\ <= NOT \LessThan8~6_combout\;
\ALT_INV_Add20~2_combout\ <= NOT \Add20~2_combout\;
\ALT_INV_LessThan8~5_combout\ <= NOT \LessThan8~5_combout\;
\ALT_INV_LessThan8~4_combout\ <= NOT \LessThan8~4_combout\;
\ALT_INV_LessThan8~3_combout\ <= NOT \LessThan8~3_combout\;
\ALT_INV_LessThan8~2_combout\ <= NOT \LessThan8~2_combout\;
ALT_INV_block3(8) <= NOT block3(8);
ALT_INV_block3(7) <= NOT block3(7);
\ALT_INV_LessThan8~1_combout\ <= NOT \LessThan8~1_combout\;
\ALT_INV_Add20~1_combout\ <= NOT \Add20~1_combout\;
\ALT_INV_LessThan8~0_combout\ <= NOT \LessThan8~0_combout\;
\ALT_INV_Add20~0_combout\ <= NOT \Add20~0_combout\;
ALT_INV_block3(10) <= NOT block3(10);
ALT_INV_block3(9) <= NOT block3(9);
ALT_INV_block3(12) <= NOT block3(12);
ALT_INV_block3(11) <= NOT block3(11);
ALT_INV_block3(13) <= NOT block3(13);
ALT_INV_block3(14) <= NOT block3(14);
\ALT_INV_LessThan10~4_combout\ <= NOT \LessThan10~4_combout\;
\ALT_INV_LessThan10~3_combout\ <= NOT \LessThan10~3_combout\;
\ALT_INV_LessThan10~2_combout\ <= NOT \LessThan10~2_combout\;
\ALT_INV_LessThan10~1_combout\ <= NOT \LessThan10~1_combout\;
\ALT_INV_LessThan10~0_combout\ <= NOT \LessThan10~0_combout\;
\ALT_INV_always1~6_combout\ <= NOT \always1~6_combout\;
\ALT_INV_always1~5_combout\ <= NOT \always1~5_combout\;
\ALT_INV_always1~4_combout\ <= NOT \always1~4_combout\;
\ALT_INV_LessThan17~2_combout\ <= NOT \LessThan17~2_combout\;
\ALT_INV_LessThan17~1_combout\ <= NOT \LessThan17~1_combout\;
\ALT_INV_LessThan17~0_combout\ <= NOT \LessThan17~0_combout\;
\ALT_INV_Add32~0_combout\ <= NOT \Add32~0_combout\;
\ALT_INV_LessThan19~5_combout\ <= NOT \LessThan19~5_combout\;
\ALT_INV_Add34~2_combout\ <= NOT \Add34~2_combout\;
\ALT_INV_Add34~1_combout\ <= NOT \Add34~1_combout\;
\ALT_INV_LessThan19~4_combout\ <= NOT \LessThan19~4_combout\;
\ALT_INV_LessThan19~3_combout\ <= NOT \LessThan19~3_combout\;
\ALT_INV_LessThan19~2_combout\ <= NOT \LessThan19~2_combout\;
ALT_INV_block5(2) <= NOT block5(2);
\ALT_INV_LessThan19~1_combout\ <= NOT \LessThan19~1_combout\;
ALT_INV_block5(1) <= NOT block5(1);
\ALT_INV_LessThan19~0_combout\ <= NOT \LessThan19~0_combout\;
ALT_INV_block5(5) <= NOT block5(5);
ALT_INV_block5(6) <= NOT block5(6);
\ALT_INV_Add34~0_combout\ <= NOT \Add34~0_combout\;
ALT_INV_block5(3) <= NOT block5(3);
ALT_INV_block5(4) <= NOT block5(4);
\ALT_INV_LessThan16~6_combout\ <= NOT \LessThan16~6_combout\;
\ALT_INV_Add30~2_combout\ <= NOT \Add30~2_combout\;
\ALT_INV_LessThan16~5_combout\ <= NOT \LessThan16~5_combout\;
\ALT_INV_LessThan16~4_combout\ <= NOT \LessThan16~4_combout\;
\ALT_INV_LessThan16~3_combout\ <= NOT \LessThan16~3_combout\;
\ALT_INV_LessThan16~2_combout\ <= NOT \LessThan16~2_combout\;
ALT_INV_block5(8) <= NOT block5(8);
ALT_INV_block5(7) <= NOT block5(7);
\ALT_INV_LessThan16~1_combout\ <= NOT \LessThan16~1_combout\;
\ALT_INV_Add30~1_combout\ <= NOT \Add30~1_combout\;
\ALT_INV_LessThan16~0_combout\ <= NOT \LessThan16~0_combout\;
\ALT_INV_Add30~0_combout\ <= NOT \Add30~0_combout\;
ALT_INV_block5(10) <= NOT block5(10);
ALT_INV_block5(9) <= NOT block5(9);
ALT_INV_block5(12) <= NOT block5(12);
ALT_INV_block5(11) <= NOT block5(11);
ALT_INV_block5(13) <= NOT block5(13);
ALT_INV_block5(14) <= NOT block5(14);
\ALT_INV_LessThan18~4_combout\ <= NOT \LessThan18~4_combout\;
\ALT_INV_LessThan18~3_combout\ <= NOT \LessThan18~3_combout\;
\ALT_INV_LessThan18~2_combout\ <= NOT \LessThan18~2_combout\;
\ALT_INV_LessThan18~1_combout\ <= NOT \LessThan18~1_combout\;
\ALT_INV_LessThan18~0_combout\ <= NOT \LessThan18~0_combout\;
\ALT_INV_always1~3_combout\ <= NOT \always1~3_combout\;
\ALT_INV_always1~2_combout\ <= NOT \always1~2_combout\;
\ALT_INV_LessThan13~2_combout\ <= NOT \LessThan13~2_combout\;
\ALT_INV_LessThan13~1_combout\ <= NOT \LessThan13~1_combout\;
\ALT_INV_LessThan13~0_combout\ <= NOT \LessThan13~0_combout\;
\ALT_INV_Add27~0_combout\ <= NOT \Add27~0_combout\;
\ALT_INV_LessThan15~5_combout\ <= NOT \LessThan15~5_combout\;
\ALT_INV_Add29~2_combout\ <= NOT \Add29~2_combout\;
\ALT_INV_Add29~1_combout\ <= NOT \Add29~1_combout\;
\ALT_INV_LessThan15~4_combout\ <= NOT \LessThan15~4_combout\;
\ALT_INV_LessThan15~3_combout\ <= NOT \LessThan15~3_combout\;
\ALT_INV_LessThan15~2_combout\ <= NOT \LessThan15~2_combout\;
ALT_INV_block4(2) <= NOT block4(2);
\ALT_INV_LessThan15~1_combout\ <= NOT \LessThan15~1_combout\;
ALT_INV_block4(1) <= NOT block4(1);
\ALT_INV_LessThan15~0_combout\ <= NOT \LessThan15~0_combout\;
ALT_INV_block4(5) <= NOT block4(5);
ALT_INV_block4(6) <= NOT block4(6);
\ALT_INV_Add29~0_combout\ <= NOT \Add29~0_combout\;
ALT_INV_block4(3) <= NOT block4(3);
ALT_INV_block4(4) <= NOT block4(4);
\ALT_INV_LessThan12~6_combout\ <= NOT \LessThan12~6_combout\;
\ALT_INV_Add25~2_combout\ <= NOT \Add25~2_combout\;
\ALT_INV_LessThan12~5_combout\ <= NOT \LessThan12~5_combout\;
\ALT_INV_LessThan12~4_combout\ <= NOT \LessThan12~4_combout\;
\ALT_INV_LessThan12~3_combout\ <= NOT \LessThan12~3_combout\;
\ALT_INV_LessThan12~2_combout\ <= NOT \LessThan12~2_combout\;
ALT_INV_block4(8) <= NOT block4(8);
ALT_INV_block4(7) <= NOT block4(7);
\ALT_INV_LessThan12~1_combout\ <= NOT \LessThan12~1_combout\;
\ALT_INV_Add25~1_combout\ <= NOT \Add25~1_combout\;
\ALT_INV_LessThan12~0_combout\ <= NOT \LessThan12~0_combout\;
\ALT_INV_Add25~0_combout\ <= NOT \Add25~0_combout\;
ALT_INV_block4(10) <= NOT block4(10);
ALT_INV_block4(9) <= NOT block4(9);
ALT_INV_block4(12) <= NOT block4(12);
ALT_INV_block4(11) <= NOT block4(11);
ALT_INV_block4(13) <= NOT block4(13);
ALT_INV_block4(14) <= NOT block4(14);
\ALT_INV_LessThan14~4_combout\ <= NOT \LessThan14~4_combout\;
\ALT_INV_LessThan14~3_combout\ <= NOT \LessThan14~3_combout\;
\ALT_INV_LessThan14~2_combout\ <= NOT \LessThan14~2_combout\;
\ALT_INV_LessThan14~1_combout\ <= NOT \LessThan14~1_combout\;
\ALT_INV_LessThan14~0_combout\ <= NOT \LessThan14~0_combout\;
\ALT_INV_always1~1_combout\ <= NOT \always1~1_combout\;
\ALT_INV_always1~0_combout\ <= NOT \always1~0_combout\;
\ALT_INV_LessThan21~2_combout\ <= NOT \LessThan21~2_combout\;
\ALT_INV_LessThan21~1_combout\ <= NOT \LessThan21~1_combout\;
\ALT_INV_LessThan21~0_combout\ <= NOT \LessThan21~0_combout\;
\ALT_INV_Add37~0_combout\ <= NOT \Add37~0_combout\;
\ALT_INV_LessThan23~6_combout\ <= NOT \LessThan23~6_combout\;
\ALT_INV_Add39~2_combout\ <= NOT \Add39~2_combout\;
\ALT_INV_Add39~1_combout\ <= NOT \Add39~1_combout\;
\ALT_INV_Add39~0_combout\ <= NOT \Add39~0_combout\;
\ALT_INV_LessThan23~5_combout\ <= NOT \LessThan23~5_combout\;
\ALT_INV_LessThan23~4_combout\ <= NOT \LessThan23~4_combout\;
\ALT_INV_LessThan23~3_combout\ <= NOT \LessThan23~3_combout\;
ALT_INV_block6(2) <= NOT block6(2);
\ALT_INV_LessThan23~2_combout\ <= NOT \LessThan23~2_combout\;
ALT_INV_block6(1) <= NOT block6(1);
\ALT_INV_LessThan23~1_combout\ <= NOT \LessThan23~1_combout\;
\ALT_INV_LessThan23~0_combout\ <= NOT \LessThan23~0_combout\;
ALT_INV_block6(3) <= NOT block6(3);
ALT_INV_block6(4) <= NOT block6(4);
ALT_INV_block6(5) <= NOT block6(5);
ALT_INV_block6(6) <= NOT block6(6);
\ALT_INV_LessThan20~6_combout\ <= NOT \LessThan20~6_combout\;
\ALT_INV_Add35~2_combout\ <= NOT \Add35~2_combout\;
\ALT_INV_LessThan20~5_combout\ <= NOT \LessThan20~5_combout\;
\ALT_INV_LessThan20~4_combout\ <= NOT \LessThan20~4_combout\;
\ALT_INV_LessThan20~3_combout\ <= NOT \LessThan20~3_combout\;
\ALT_INV_LessThan20~2_combout\ <= NOT \LessThan20~2_combout\;
ALT_INV_block6(8) <= NOT block6(8);
ALT_INV_block6(7) <= NOT block6(7);
\ALT_INV_LessThan20~1_combout\ <= NOT \LessThan20~1_combout\;
\ALT_INV_Add35~1_combout\ <= NOT \Add35~1_combout\;
\ALT_INV_LessThan20~0_combout\ <= NOT \LessThan20~0_combout\;
\ALT_INV_Add35~0_combout\ <= NOT \Add35~0_combout\;
ALT_INV_block6(10) <= NOT block6(10);
ALT_INV_block6(9) <= NOT block6(9);
ALT_INV_block6(12) <= NOT block6(12);
ALT_INV_block6(11) <= NOT block6(11);
ALT_INV_block6(13) <= NOT block6(13);
ALT_INV_block6(14) <= NOT block6(14);
\ALT_INV_LessThan22~4_combout\ <= NOT \LessThan22~4_combout\;
\ALT_INV_LessThan22~3_combout\ <= NOT \LessThan22~3_combout\;
\ALT_INV_LessThan22~2_combout\ <= NOT \LessThan22~2_combout\;
\ALT_INV_LessThan22~1_combout\ <= NOT \LessThan22~1_combout\;
\ALT_INV_LessThan22~0_combout\ <= NOT \LessThan22~0_combout\;
ALT_INV_block8(0) <= NOT block8(0);
\d0|ALT_INV_ColorOut[0]~4_combout\ <= NOT \d0|ColorOut[0]~4_combout\;
\d0|ALT_INV_ColorOut[1]~3_combout\ <= NOT \d0|ColorOut[1]~3_combout\;
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\d0|ALT_INV_XOut[4]~11_combout\ <= NOT \d0|XOut[4]~11_combout\;
\d0|ALT_INV_XOut[3]~10_combout\ <= NOT \d0|XOut[3]~10_combout\;
\d0|ALT_INV_XOut[2]~9_combout\ <= NOT \d0|XOut[2]~9_combout\;
\d0|ALT_INV_XOut[1]~8_combout\ <= NOT \d0|XOut[1]~8_combout\;
\d0|ALT_INV_XOut[0]~7_combout\ <= NOT \d0|XOut[0]~7_combout\;
\d0|ALT_INV_ColorOut[2]~2_combout\ <= NOT \d0|ColorOut[2]~2_combout\;
\d0|ALT_INV_ColorOut[2]~1_combout\ <= NOT \d0|ColorOut[2]~1_combout\;
\d0|ALT_INV_ColorOut[2]~0_combout\ <= NOT \d0|ColorOut[2]~0_combout\;
\ALT_INV_blockTemp~q\ <= NOT \blockTemp~q\;
ALT_INV_colorIn(1) <= NOT colorIn(1);
\d0|ALT_INV_YOut[3]~4_combout\ <= NOT \d0|YOut[3]~4_combout\;
\c0|ALT_INV_yblockout\(3) <= NOT \c0|yblockout\(3);
\d0|ALT_INV_YOut[4]~3_combout\ <= NOT \d0|YOut[4]~3_combout\;
\c0|ALT_INV_yblockout\(4) <= NOT \c0|yblockout\(4);
\d0|ALT_INV_YOut[5]~2_combout\ <= NOT \d0|YOut[5]~2_combout\;
\c0|ALT_INV_yblockout\(5) <= NOT \c0|yblockout\(5);
\d0|ALT_INV_YOut[6]~1_combout\ <= NOT \d0|YOut[6]~1_combout\;
\c0|ALT_INV_yblockout\(6) <= NOT \c0|yblockout\(6);
\d0|ALT_INV_XOut[5]~6_combout\ <= NOT \d0|XOut[5]~6_combout\;
\d0|ALT_INV_XOut[6]~5_combout\ <= NOT \d0|XOut[6]~5_combout\;
\d0|ALT_INV_XOut[7]~4_combout\ <= NOT \d0|XOut[7]~4_combout\;
\d0|ALT_INV_XOut[7]~3_combout\ <= NOT \d0|XOut[7]~3_combout\;
\d0|ALT_INV_XOut[7]~2_combout\ <= NOT \d0|XOut[7]~2_combout\;
\c0|ALT_INV_count\(4) <= NOT \c0|count\(4);
\c0|ALT_INV_count\(1) <= NOT \c0|count\(1);
\c0|ALT_INV_count\(0) <= NOT \c0|count\(0);
\c0|ALT_INV_count\(2) <= NOT \c0|count\(2);
\c0|ALT_INV_count\(3) <= NOT \c0|count\(3);
\d0|ALT_INV_XOut[7]~1_combout\ <= NOT \d0|XOut[7]~1_combout\;
\d0|ALT_INV_XOut[7]~0_combout\ <= NOT \d0|XOut[7]~0_combout\;
\d0|ALT_INV_YOut[6]~0_combout\ <= NOT \d0|YOut[6]~0_combout\;
\d0|ALT_INV_Equal8~1_combout\ <= NOT \d0|Equal8~1_combout\;
\d0|ALT_INV_Equal8~0_combout\ <= NOT \d0|Equal8~0_combout\;
\c0|ALT_INV_control\(0) <= NOT \c0|control\(0);
\c0|ALT_INV_control\(1) <= NOT \c0|control\(1);
\c0|ALT_INV_current_state.BLACKEN_INIT~q\ <= NOT \c0|current_state.BLACKEN_INIT~q\;
\c0|ALT_INV_current_state.STATE1~q\ <= NOT \c0|current_state.STATE1~q\;
\c0|ALT_INV_WideOr15~1_combout\ <= NOT \c0|WideOr15~1_combout\;
\c0|ALT_INV_current_state.STATE17~q\ <= NOT \c0|current_state.STATE17~q\;
\c0|ALT_INV_current_state.STATE15~q\ <= NOT \c0|current_state.STATE15~q\;
\c0|ALT_INV_WideOr15~0_combout\ <= NOT \c0|WideOr15~0_combout\;
\c0|ALT_INV_current_state.STATE13~q\ <= NOT \c0|current_state.STATE13~q\;
\c0|ALT_INV_current_state.STATE11~q\ <= NOT \c0|current_state.STATE11~q\;
\c0|ALT_INV_current_state.STATE9~q\ <= NOT \c0|current_state.STATE9~q\;
\c0|ALT_INV_current_state.STATE7~q\ <= NOT \c0|current_state.STATE7~q\;
\c0|ALT_INV_current_state.STATE5~q\ <= NOT \c0|current_state.STATE5~q\;
\c0|ALT_INV_current_state.STATE3~q\ <= NOT \c0|current_state.STATE3~q\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_LessThan5~0_combout\ <= NOT \VGA|controller|LessThan5~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\ALT_INV_endgame~0_combout\ <= NOT \endgame~0_combout\;
\ALT_INV_LessThan32~0_combout\ <= NOT \LessThan32~0_combout\;
\ALT_INV_Equal1~1_combout\ <= NOT \Equal1~1_combout\;
ALT_INV_YPos(6) <= NOT YPos(6);
ALT_INV_YPos(5) <= NOT YPos(5);
ALT_INV_YPos(4) <= NOT YPos(4);
ALT_INV_YPos(3) <= NOT YPos(3);
ALT_INV_YPos(2) <= NOT YPos(2);
\ALT_INV_Equal1~0_combout\ <= NOT \Equal1~0_combout\;
ALT_INV_YPos(1) <= NOT YPos(1);
ALT_INV_YPos(0) <= NOT YPos(0);
\r1|ALT_INV_Equal0~5_combout\ <= NOT \r1|Equal0~5_combout\;
\r1|ALT_INV_Equal0~4_combout\ <= NOT \r1|Equal0~4_combout\;
\r1|ALT_INV_Equal0~3_combout\ <= NOT \r1|Equal0~3_combout\;
\r1|ALT_INV_Equal0~2_combout\ <= NOT \r1|Equal0~2_combout\;
\r1|ALT_INV_p\(21) <= NOT \r1|p\(21);
\r1|ALT_INV_p\(19) <= NOT \r1|p\(19);
\r1|ALT_INV_Equal0~1_combout\ <= NOT \r1|Equal0~1_combout\;
\r1|ALT_INV_p\(17) <= NOT \r1|p\(17);
\r1|ALT_INV_p\(16) <= NOT \r1|p\(16);
\r1|ALT_INV_p\(15) <= NOT \r1|p\(15);
\r1|ALT_INV_p\(13) <= NOT \r1|p\(13);
\r1|ALT_INV_p\(11) <= NOT \r1|p\(11);
\r1|ALT_INV_Equal0~0_combout\ <= NOT \r1|Equal0~0_combout\;
\r1|ALT_INV_p\(10) <= NOT \r1|p\(10);
\r1|ALT_INV_p\(9) <= NOT \r1|p\(9);
\r1|ALT_INV_p\(8) <= NOT \r1|p\(8);
\r1|ALT_INV_p\(2) <= NOT \r1|p\(2);
\r1|ALT_INV_p\(1) <= NOT \r1|p\(1);
\r1|ALT_INV_p\(0) <= NOT \r1|p\(0);
\r1|ALT_INV_p\(18) <= NOT \r1|p\(18);
\VGA|ALT_INV_LessThan3~0_combout\ <= NOT \VGA|LessThan3~0_combout\;
\VGA|ALT_INV_writeEn~0_combout\ <= NOT \VGA|writeEn~0_combout\;
\c0|ALT_INV_plot~q\ <= NOT \c0|plot~q\;
\VGA|controller|ALT_INV_VGA_VS1~q\ <= NOT \VGA|controller|VGA_VS1~q\;
\ALT_INV_score[9]~0_combout\ <= NOT \score[9]~0_combout\;
\ALT_INV_endgame~q\ <= NOT \endgame~q\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|out6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|out6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|out6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|out6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|out6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|out6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X38_Y0_N2
\VGA_BLANK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK);

-- Location: IOOBUF_X66_Y0_N59
\VGA_SYNC~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X26_Y81_N76
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X22_Y81_N36
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X8_Y81_N2
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X10_Y81_N93
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X20_Y81_N36
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X22_Y81_N53
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G5
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: MLABCELL_X28_Y7_N0
\r1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~5_sumout\ = SUM(( \r1|p\(0) ) + ( VCC ) + ( !VCC ))
-- \r1|Add0~6\ = CARRY(( \r1|p\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(0),
	cin => GND,
	sumout => \r1|Add0~5_sumout\,
	cout => \r1|Add0~6\);

-- Location: FF_X28_Y7_N2
\r1|p[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(0));

-- Location: MLABCELL_X28_Y7_N3
\r1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~9_sumout\ = SUM(( \r1|p\(1) ) + ( VCC ) + ( \r1|Add0~6\ ))
-- \r1|Add0~10\ = CARRY(( \r1|p\(1) ) + ( VCC ) + ( \r1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(1),
	cin => \r1|Add0~6\,
	sumout => \r1|Add0~9_sumout\,
	cout => \r1|Add0~10\);

-- Location: FF_X28_Y7_N5
\r1|p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(1));

-- Location: MLABCELL_X28_Y7_N6
\r1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~13_sumout\ = SUM(( \r1|p\(2) ) + ( VCC ) + ( \r1|Add0~10\ ))
-- \r1|Add0~14\ = CARRY(( \r1|p\(2) ) + ( VCC ) + ( \r1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(2),
	cin => \r1|Add0~10\,
	sumout => \r1|Add0~13_sumout\,
	cout => \r1|Add0~14\);

-- Location: FF_X28_Y7_N8
\r1|p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(2));

-- Location: MLABCELL_X28_Y7_N9
\r1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~77_sumout\ = SUM(( \r1|p\(3) ) + ( VCC ) + ( \r1|Add0~14\ ))
-- \r1|Add0~78\ = CARRY(( \r1|p\(3) ) + ( VCC ) + ( \r1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(3),
	cin => \r1|Add0~14\,
	sumout => \r1|Add0~77_sumout\,
	cout => \r1|Add0~78\);

-- Location: FF_X28_Y7_N11
\r1|p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~77_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(3));

-- Location: MLABCELL_X28_Y7_N12
\r1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~81_sumout\ = SUM(( \r1|p\(4) ) + ( VCC ) + ( \r1|Add0~78\ ))
-- \r1|Add0~82\ = CARRY(( \r1|p\(4) ) + ( VCC ) + ( \r1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(4),
	cin => \r1|Add0~78\,
	sumout => \r1|Add0~81_sumout\,
	cout => \r1|Add0~82\);

-- Location: FF_X28_Y7_N14
\r1|p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~81_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(4));

-- Location: MLABCELL_X28_Y7_N15
\r1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~85_sumout\ = SUM(( \r1|p\(5) ) + ( VCC ) + ( \r1|Add0~82\ ))
-- \r1|Add0~86\ = CARRY(( \r1|p\(5) ) + ( VCC ) + ( \r1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(5),
	cin => \r1|Add0~82\,
	sumout => \r1|Add0~85_sumout\,
	cout => \r1|Add0~86\);

-- Location: FF_X28_Y7_N17
\r1|p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~85_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(5));

-- Location: MLABCELL_X28_Y7_N18
\r1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~89_sumout\ = SUM(( \r1|p\(6) ) + ( VCC ) + ( \r1|Add0~86\ ))
-- \r1|Add0~90\ = CARRY(( \r1|p\(6) ) + ( VCC ) + ( \r1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(6),
	cin => \r1|Add0~86\,
	sumout => \r1|Add0~89_sumout\,
	cout => \r1|Add0~90\);

-- Location: FF_X28_Y7_N20
\r1|p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~89_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(6));

-- Location: MLABCELL_X28_Y7_N21
\r1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~93_sumout\ = SUM(( \r1|p\(7) ) + ( VCC ) + ( \r1|Add0~90\ ))
-- \r1|Add0~94\ = CARRY(( \r1|p\(7) ) + ( VCC ) + ( \r1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(7),
	cin => \r1|Add0~90\,
	sumout => \r1|Add0~93_sumout\,
	cout => \r1|Add0~94\);

-- Location: FF_X28_Y7_N23
\r1|p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~93_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(7));

-- Location: MLABCELL_X28_Y7_N24
\r1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~17_sumout\ = SUM(( \r1|p\(8) ) + ( VCC ) + ( \r1|Add0~94\ ))
-- \r1|Add0~18\ = CARRY(( \r1|p\(8) ) + ( VCC ) + ( \r1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(8),
	cin => \r1|Add0~94\,
	sumout => \r1|Add0~17_sumout\,
	cout => \r1|Add0~18\);

-- Location: FF_X28_Y7_N26
\r1|p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(8));

-- Location: MLABCELL_X28_Y7_N27
\r1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~21_sumout\ = SUM(( \r1|p\(9) ) + ( VCC ) + ( \r1|Add0~18\ ))
-- \r1|Add0~22\ = CARRY(( \r1|p\(9) ) + ( VCC ) + ( \r1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(9),
	cin => \r1|Add0~18\,
	sumout => \r1|Add0~21_sumout\,
	cout => \r1|Add0~22\);

-- Location: FF_X28_Y7_N28
\r1|p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(9));

-- Location: MLABCELL_X28_Y6_N0
\r1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~25_sumout\ = SUM(( \r1|p\(10) ) + ( VCC ) + ( \r1|Add0~22\ ))
-- \r1|Add0~26\ = CARRY(( \r1|p\(10) ) + ( VCC ) + ( \r1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(10),
	cin => \r1|Add0~22\,
	sumout => \r1|Add0~25_sumout\,
	cout => \r1|Add0~26\);

-- Location: FF_X28_Y6_N1
\r1|p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(10));

-- Location: MLABCELL_X28_Y6_N3
\r1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~29_sumout\ = SUM(( \r1|p\(11) ) + ( VCC ) + ( \r1|Add0~26\ ))
-- \r1|Add0~30\ = CARRY(( \r1|p\(11) ) + ( VCC ) + ( \r1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(11),
	cin => \r1|Add0~26\,
	sumout => \r1|Add0~29_sumout\,
	cout => \r1|Add0~30\);

-- Location: FF_X28_Y6_N5
\r1|p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(11));

-- Location: MLABCELL_X28_Y6_N6
\r1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~97_sumout\ = SUM(( \r1|p\(12) ) + ( VCC ) + ( \r1|Add0~30\ ))
-- \r1|Add0~98\ = CARRY(( \r1|p\(12) ) + ( VCC ) + ( \r1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(12),
	cin => \r1|Add0~30\,
	sumout => \r1|Add0~97_sumout\,
	cout => \r1|Add0~98\);

-- Location: FF_X28_Y6_N7
\r1|p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~97_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(12));

-- Location: MLABCELL_X28_Y6_N9
\r1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~33_sumout\ = SUM(( \r1|p\(13) ) + ( VCC ) + ( \r1|Add0~98\ ))
-- \r1|Add0~34\ = CARRY(( \r1|p\(13) ) + ( VCC ) + ( \r1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(13),
	cin => \r1|Add0~98\,
	sumout => \r1|Add0~33_sumout\,
	cout => \r1|Add0~34\);

-- Location: FF_X28_Y6_N10
\r1|p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(13));

-- Location: MLABCELL_X28_Y6_N12
\r1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~101_sumout\ = SUM(( \r1|p\(14) ) + ( VCC ) + ( \r1|Add0~34\ ))
-- \r1|Add0~102\ = CARRY(( \r1|p\(14) ) + ( VCC ) + ( \r1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(14),
	cin => \r1|Add0~34\,
	sumout => \r1|Add0~101_sumout\,
	cout => \r1|Add0~102\);

-- Location: FF_X28_Y6_N13
\r1|p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~101_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(14));

-- Location: MLABCELL_X28_Y6_N15
\r1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~37_sumout\ = SUM(( \r1|p\(15) ) + ( VCC ) + ( \r1|Add0~102\ ))
-- \r1|Add0~38\ = CARRY(( \r1|p\(15) ) + ( VCC ) + ( \r1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(15),
	cin => \r1|Add0~102\,
	sumout => \r1|Add0~37_sumout\,
	cout => \r1|Add0~38\);

-- Location: FF_X28_Y6_N16
\r1|p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(15));

-- Location: MLABCELL_X28_Y6_N18
\r1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~41_sumout\ = SUM(( \r1|p\(16) ) + ( VCC ) + ( \r1|Add0~38\ ))
-- \r1|Add0~42\ = CARRY(( \r1|p\(16) ) + ( VCC ) + ( \r1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(16),
	cin => \r1|Add0~38\,
	sumout => \r1|Add0~41_sumout\,
	cout => \r1|Add0~42\);

-- Location: FF_X28_Y6_N19
\r1|p[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(16));

-- Location: MLABCELL_X28_Y6_N21
\r1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~45_sumout\ = SUM(( \r1|p\(17) ) + ( VCC ) + ( \r1|Add0~42\ ))
-- \r1|Add0~46\ = CARRY(( \r1|p\(17) ) + ( VCC ) + ( \r1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(17),
	cin => \r1|Add0~42\,
	sumout => \r1|Add0~45_sumout\,
	cout => \r1|Add0~46\);

-- Location: FF_X28_Y6_N22
\r1|p[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(17));

-- Location: MLABCELL_X28_Y7_N48
\r1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Equal0~1_combout\ = ( !\r1|p\(15) & ( !\r1|p\(13) & ( (!\r1|p\(11) & (!\r1|p\(17) & !\r1|p\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r1|ALT_INV_p\(11),
	datab => \r1|ALT_INV_p\(17),
	datac => \r1|ALT_INV_p\(16),
	datae => \r1|ALT_INV_p\(15),
	dataf => \r1|ALT_INV_p\(13),
	combout => \r1|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y6_N24
\r1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~1_sumout\ = SUM(( \r1|p\(18) ) + ( VCC ) + ( \r1|Add0~46\ ))
-- \r1|Add0~2\ = CARRY(( \r1|p\(18) ) + ( VCC ) + ( \r1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(18),
	cin => \r1|Add0~46\,
	sumout => \r1|Add0~1_sumout\,
	cout => \r1|Add0~2\);

-- Location: FF_X28_Y6_N26
\r1|p[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(18));

-- Location: MLABCELL_X28_Y6_N27
\r1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~49_sumout\ = SUM(( \r1|p\(19) ) + ( VCC ) + ( \r1|Add0~2\ ))
-- \r1|Add0~50\ = CARRY(( \r1|p\(19) ) + ( VCC ) + ( \r1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(19),
	cin => \r1|Add0~2\,
	sumout => \r1|Add0~49_sumout\,
	cout => \r1|Add0~50\);

-- Location: FF_X28_Y6_N29
\r1|p[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(19));

-- Location: MLABCELL_X28_Y6_N30
\r1|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~105_sumout\ = SUM(( \r1|p\(20) ) + ( VCC ) + ( \r1|Add0~50\ ))
-- \r1|Add0~106\ = CARRY(( \r1|p\(20) ) + ( VCC ) + ( \r1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(20),
	cin => \r1|Add0~50\,
	sumout => \r1|Add0~105_sumout\,
	cout => \r1|Add0~106\);

-- Location: FF_X28_Y6_N31
\r1|p[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~105_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(20));

-- Location: MLABCELL_X28_Y6_N33
\r1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~53_sumout\ = SUM(( \r1|p\(21) ) + ( VCC ) + ( \r1|Add0~106\ ))
-- \r1|Add0~54\ = CARRY(( \r1|p\(21) ) + ( VCC ) + ( \r1|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(21),
	cin => \r1|Add0~106\,
	sumout => \r1|Add0~53_sumout\,
	cout => \r1|Add0~54\);

-- Location: FF_X28_Y6_N35
\r1|p[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(21));

-- Location: MLABCELL_X28_Y6_N36
\r1|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~109_sumout\ = SUM(( \r1|p\(22) ) + ( VCC ) + ( \r1|Add0~54\ ))
-- \r1|Add0~110\ = CARRY(( \r1|p\(22) ) + ( VCC ) + ( \r1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(22),
	cin => \r1|Add0~54\,
	sumout => \r1|Add0~109_sumout\,
	cout => \r1|Add0~110\);

-- Location: FF_X28_Y6_N37
\r1|p[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~109_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(22));

-- Location: MLABCELL_X28_Y6_N39
\r1|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~113_sumout\ = SUM(( \r1|p\(23) ) + ( VCC ) + ( \r1|Add0~110\ ))
-- \r1|Add0~114\ = CARRY(( \r1|p\(23) ) + ( VCC ) + ( \r1|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(23),
	cin => \r1|Add0~110\,
	sumout => \r1|Add0~113_sumout\,
	cout => \r1|Add0~114\);

-- Location: FF_X28_Y6_N40
\r1|p[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~113_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(23));

-- Location: MLABCELL_X28_Y6_N42
\r1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~57_sumout\ = SUM(( \r1|p\(24) ) + ( VCC ) + ( \r1|Add0~114\ ))
-- \r1|Add0~58\ = CARRY(( \r1|p\(24) ) + ( VCC ) + ( \r1|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(24),
	cin => \r1|Add0~114\,
	sumout => \r1|Add0~57_sumout\,
	cout => \r1|Add0~58\);

-- Location: FF_X28_Y6_N43
\r1|p[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~57_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(24));

-- Location: MLABCELL_X28_Y6_N45
\r1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~61_sumout\ = SUM(( \r1|p\(25) ) + ( VCC ) + ( \r1|Add0~58\ ))
-- \r1|Add0~62\ = CARRY(( \r1|p\(25) ) + ( VCC ) + ( \r1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(25),
	cin => \r1|Add0~58\,
	sumout => \r1|Add0~61_sumout\,
	cout => \r1|Add0~62\);

-- Location: FF_X28_Y6_N47
\r1|p[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~61_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(25));

-- Location: MLABCELL_X28_Y6_N48
\r1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~65_sumout\ = SUM(( \r1|p\(26) ) + ( VCC ) + ( \r1|Add0~62\ ))
-- \r1|Add0~66\ = CARRY(( \r1|p\(26) ) + ( VCC ) + ( \r1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(26),
	cin => \r1|Add0~62\,
	sumout => \r1|Add0~65_sumout\,
	cout => \r1|Add0~66\);

-- Location: FF_X28_Y6_N49
\r1|p[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~65_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(26));

-- Location: MLABCELL_X28_Y6_N51
\r1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~69_sumout\ = SUM(( \r1|p\(27) ) + ( VCC ) + ( \r1|Add0~66\ ))
-- \r1|Add0~70\ = CARRY(( \r1|p\(27) ) + ( VCC ) + ( \r1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(27),
	cin => \r1|Add0~66\,
	sumout => \r1|Add0~69_sumout\,
	cout => \r1|Add0~70\);

-- Location: FF_X28_Y6_N52
\r1|p[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~69_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(27));

-- Location: MLABCELL_X28_Y7_N30
\r1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Equal0~2_combout\ = ( !\r1|p\(27) & ( !\r1|p\(21) & ( (!\r1|p\(26) & (!\r1|p\(25) & (!\r1|p\(19) & !\r1|p\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r1|ALT_INV_p\(26),
	datab => \r1|ALT_INV_p\(25),
	datac => \r1|ALT_INV_p\(19),
	datad => \r1|ALT_INV_p\(24),
	datae => \r1|ALT_INV_p\(27),
	dataf => \r1|ALT_INV_p\(21),
	combout => \r1|Equal0~2_combout\);

-- Location: MLABCELL_X28_Y6_N54
\r1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Add0~73_sumout\ = SUM(( \r1|p\(28) ) + ( VCC ) + ( \r1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r1|ALT_INV_p\(28),
	cin => \r1|Add0~70\,
	sumout => \r1|Add0~73_sumout\);

-- Location: FF_X28_Y6_N55
\r1|p[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r1|Add0~73_sumout\,
	sclr => \r1|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|p\(28));

-- Location: MLABCELL_X28_Y7_N36
\r1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Equal0~3_combout\ = ( !\r1|p\(28) & ( !\r1|p\(3) & ( (!\r1|p\(6) & (!\r1|p\(4) & (!\r1|p\(7) & !\r1|p\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r1|ALT_INV_p\(6),
	datab => \r1|ALT_INV_p\(4),
	datac => \r1|ALT_INV_p\(7),
	datad => \r1|ALT_INV_p\(5),
	datae => \r1|ALT_INV_p\(28),
	dataf => \r1|ALT_INV_p\(3),
	combout => \r1|Equal0~3_combout\);

-- Location: MLABCELL_X28_Y7_N54
\r1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Equal0~0_combout\ = ( !\r1|p\(0) & ( !\r1|p\(2) & ( (!\r1|p\(1) & (!\r1|p\(10) & (!\r1|p\(8) & !\r1|p\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r1|ALT_INV_p\(1),
	datab => \r1|ALT_INV_p\(10),
	datac => \r1|ALT_INV_p\(8),
	datad => \r1|ALT_INV_p\(9),
	datae => \r1|ALT_INV_p\(0),
	dataf => \r1|ALT_INV_p\(2),
	combout => \r1|Equal0~0_combout\);

-- Location: LABCELL_X29_Y6_N36
\r1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Equal0~4_combout\ = ( !\r1|p\(12) & ( !\r1|p\(22) & ( (!\r1|p\(14) & (!\r1|p\(20) & !\r1|p\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r1|ALT_INV_p\(14),
	datab => \r1|ALT_INV_p\(20),
	datac => \r1|ALT_INV_p\(23),
	datae => \r1|ALT_INV_p\(12),
	dataf => \r1|ALT_INV_p\(22),
	combout => \r1|Equal0~4_combout\);

-- Location: MLABCELL_X28_Y7_N42
\r1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|Equal0~5_combout\ = ( \r1|Equal0~0_combout\ & ( \r1|Equal0~4_combout\ & ( (\r1|Equal0~1_combout\ & (\r1|Equal0~2_combout\ & (!\r1|p\(18) & \r1|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r1|ALT_INV_Equal0~1_combout\,
	datab => \r1|ALT_INV_Equal0~2_combout\,
	datac => \r1|ALT_INV_p\(18),
	datad => \r1|ALT_INV_Equal0~3_combout\,
	datae => \r1|ALT_INV_Equal0~0_combout\,
	dataf => \r1|ALT_INV_Equal0~4_combout\,
	combout => \r1|Equal0~5_combout\);

-- Location: LABCELL_X37_Y6_N51
\r1|q[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \r1|q[0]~feeder_combout\ = ( \r1|Equal0~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \r1|ALT_INV_Equal0~5_combout\,
	combout => \r1|q[0]~feeder_combout\);

-- Location: FF_X37_Y6_N53
\r1|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \r1|q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|q\(0));

-- Location: LABCELL_X43_Y6_N30
\Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~9_sumout\ = SUM(( score(0) ) + ( VCC ) + ( !VCC ))
-- \Add9~10\ = CARRY(( score(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(0),
	cin => GND,
	sumout => \Add9~9_sumout\,
	cout => \Add9~10\);

-- Location: LABCELL_X43_Y6_N33
\Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~5_sumout\ = SUM(( score(1) ) + ( GND ) + ( \Add9~10\ ))
-- \Add9~6\ = CARRY(( score(1) ) + ( GND ) + ( \Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(1),
	cin => \Add9~10\,
	sumout => \Add9~5_sumout\,
	cout => \Add9~6\);

-- Location: LABCELL_X42_Y6_N42
\rtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = ( \Add9~5_sumout\ ) # ( !\Add9~5_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~5_sumout\,
	combout => \rtl~1_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: MLABCELL_X39_Y3_N57
\rightTemp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rightTemp~0_combout\ = ( \rightTemp~q\ ) # ( !\rightTemp~q\ & ( !\KEY[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[1]~input_o\,
	dataf => \ALT_INV_rightTemp~q\,
	combout => \rightTemp~0_combout\);

-- Location: FF_X36_Y3_N5
rightTemp : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \rightTemp~0_combout\,
	sclr => \rightTemp~q\,
	sload => VCC,
	ena => \ALT_INV_endgame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rightTemp~q\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: MLABCELL_X34_Y4_N9
\leftTemp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \leftTemp~0_combout\ = ( !\KEY[2]~input_o\ & ( !\leftTemp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_leftTemp~q\,
	dataf => \ALT_INV_KEY[2]~input_o\,
	combout => \leftTemp~0_combout\);

-- Location: FF_X36_Y4_N14
leftTemp : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \leftTemp~0_combout\,
	sload => VCC,
	ena => \ALT_INV_endgame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \leftTemp~q\);

-- Location: LABCELL_X33_Y2_N12
\bothTemp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bothTemp~0_combout\ = ( !\bothTemp~q\ & ( (!\KEY[1]~input_o\ & !\KEY[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000011001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[1]~input_o\,
	datad => \ALT_INV_KEY[2]~input_o\,
	datae => \ALT_INV_bothTemp~q\,
	combout => \bothTemp~0_combout\);

-- Location: FF_X37_Y4_N14
bothTemp : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \bothTemp~0_combout\,
	sload => VCC,
	ena => \ALT_INV_endgame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bothTemp~q\);

-- Location: LABCELL_X36_Y3_N45
\neitherTemp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \neitherTemp~0_combout\ = (\KEY[1]~input_o\ & (!\neitherTemp~q\ & \KEY[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datac => \ALT_INV_neitherTemp~q\,
	datad => \ALT_INV_KEY[2]~input_o\,
	combout => \neitherTemp~0_combout\);

-- Location: FF_X36_Y3_N41
neitherTemp : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \neitherTemp~0_combout\,
	sload => VCC,
	ena => \ALT_INV_endgame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \neitherTemp~q\);

-- Location: LABCELL_X36_Y3_N12
\YPos[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~0_combout\ = ( !\neitherTemp~q\ & ( (!\rightTemp~q\ & (!\leftTemp~q\ & !\bothTemp~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rightTemp~q\,
	datac => \ALT_INV_leftTemp~q\,
	datad => \ALT_INV_bothTemp~q\,
	dataf => \ALT_INV_neitherTemp~q\,
	combout => \YPos[1]~0_combout\);

-- Location: LABCELL_X36_Y4_N30
\YPos[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[2]~1_combout\ = (!\YPos[1]~0_combout\ & !\endgame~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_YPos[1]~0_combout\,
	datad => \ALT_INV_endgame~q\,
	combout => \YPos[2]~1_combout\);

-- Location: LABCELL_X30_Y4_N30
\r2|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~81_sumout\ = SUM(( \r2|p\(0) ) + ( VCC ) + ( !VCC ))
-- \r2|Add0~82\ = CARRY(( \r2|p\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(0),
	cin => GND,
	sumout => \r2|Add0~81_sumout\,
	cout => \r2|Add0~82\);

-- Location: FF_X30_Y4_N31
\r2|p[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~81_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(0));

-- Location: LABCELL_X30_Y4_N33
\r2|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~109_sumout\ = SUM(( \r2|p\(1) ) + ( VCC ) + ( \r2|Add0~82\ ))
-- \r2|Add0~110\ = CARRY(( \r2|p\(1) ) + ( VCC ) + ( \r2|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(1),
	cin => \r2|Add0~82\,
	sumout => \r2|Add0~109_sumout\,
	cout => \r2|Add0~110\);

-- Location: FF_X30_Y4_N34
\r2|p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~109_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(1));

-- Location: LABCELL_X30_Y4_N36
\r2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~5_sumout\ = SUM(( \r2|p\(2) ) + ( VCC ) + ( \r2|Add0~110\ ))
-- \r2|Add0~6\ = CARRY(( \r2|p\(2) ) + ( VCC ) + ( \r2|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(2),
	cin => \r2|Add0~110\,
	sumout => \r2|Add0~5_sumout\,
	cout => \r2|Add0~6\);

-- Location: FF_X30_Y4_N37
\r2|p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(2));

-- Location: LABCELL_X30_Y4_N39
\r2|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~105_sumout\ = SUM(( \r2|p\(3) ) + ( VCC ) + ( \r2|Add0~6\ ))
-- \r2|Add0~106\ = CARRY(( \r2|p\(3) ) + ( VCC ) + ( \r2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(3),
	cin => \r2|Add0~6\,
	sumout => \r2|Add0~105_sumout\,
	cout => \r2|Add0~106\);

-- Location: FF_X30_Y4_N40
\r2|p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~105_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(3));

-- Location: LABCELL_X30_Y4_N42
\r2|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~93_sumout\ = SUM(( \r2|p\(4) ) + ( VCC ) + ( \r2|Add0~106\ ))
-- \r2|Add0~94\ = CARRY(( \r2|p\(4) ) + ( VCC ) + ( \r2|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(4),
	cin => \r2|Add0~106\,
	sumout => \r2|Add0~93_sumout\,
	cout => \r2|Add0~94\);

-- Location: FF_X30_Y4_N43
\r2|p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~93_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(4));

-- Location: LABCELL_X30_Y4_N45
\r2|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~89_sumout\ = SUM(( \r2|p\(5) ) + ( VCC ) + ( \r2|Add0~94\ ))
-- \r2|Add0~90\ = CARRY(( \r2|p\(5) ) + ( VCC ) + ( \r2|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(5),
	cin => \r2|Add0~94\,
	sumout => \r2|Add0~89_sumout\,
	cout => \r2|Add0~90\);

-- Location: FF_X30_Y4_N46
\r2|p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~89_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(5));

-- Location: LABCELL_X30_Y4_N48
\r2|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~113_sumout\ = SUM(( \r2|p\(6) ) + ( VCC ) + ( \r2|Add0~90\ ))
-- \r2|Add0~114\ = CARRY(( \r2|p\(6) ) + ( VCC ) + ( \r2|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(6),
	cin => \r2|Add0~90\,
	sumout => \r2|Add0~113_sumout\,
	cout => \r2|Add0~114\);

-- Location: FF_X30_Y4_N49
\r2|p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~113_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(6));

-- Location: LABCELL_X30_Y4_N51
\r2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~9_sumout\ = SUM(( \r2|p\(7) ) + ( VCC ) + ( \r2|Add0~114\ ))
-- \r2|Add0~10\ = CARRY(( \r2|p\(7) ) + ( VCC ) + ( \r2|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(7),
	cin => \r2|Add0~114\,
	sumout => \r2|Add0~9_sumout\,
	cout => \r2|Add0~10\);

-- Location: FF_X30_Y4_N52
\r2|p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(7));

-- Location: LABCELL_X30_Y4_N54
\r2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~13_sumout\ = SUM(( \r2|p\(8) ) + ( VCC ) + ( \r2|Add0~10\ ))
-- \r2|Add0~14\ = CARRY(( \r2|p\(8) ) + ( VCC ) + ( \r2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(8),
	cin => \r2|Add0~10\,
	sumout => \r2|Add0~13_sumout\,
	cout => \r2|Add0~14\);

-- Location: FF_X30_Y4_N55
\r2|p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(8));

-- Location: LABCELL_X30_Y4_N57
\r2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~17_sumout\ = SUM(( \r2|p\(9) ) + ( VCC ) + ( \r2|Add0~14\ ))
-- \r2|Add0~18\ = CARRY(( \r2|p\(9) ) + ( VCC ) + ( \r2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(9),
	cin => \r2|Add0~14\,
	sumout => \r2|Add0~17_sumout\,
	cout => \r2|Add0~18\);

-- Location: FF_X30_Y4_N58
\r2|p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(9));

-- Location: LABCELL_X30_Y3_N0
\r2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~21_sumout\ = SUM(( \r2|p\(10) ) + ( VCC ) + ( \r2|Add0~18\ ))
-- \r2|Add0~22\ = CARRY(( \r2|p\(10) ) + ( VCC ) + ( \r2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(10),
	cin => \r2|Add0~18\,
	sumout => \r2|Add0~21_sumout\,
	cout => \r2|Add0~22\);

-- Location: FF_X30_Y3_N2
\r2|p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(10));

-- Location: LABCELL_X30_Y3_N3
\r2|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~49_sumout\ = SUM(( \r2|p\(11) ) + ( VCC ) + ( \r2|Add0~22\ ))
-- \r2|Add0~50\ = CARRY(( \r2|p\(11) ) + ( VCC ) + ( \r2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(11),
	cin => \r2|Add0~22\,
	sumout => \r2|Add0~49_sumout\,
	cout => \r2|Add0~50\);

-- Location: FF_X30_Y3_N4
\r2|p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~49_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(11));

-- Location: LABCELL_X30_Y3_N6
\r2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~25_sumout\ = SUM(( \r2|p\(12) ) + ( VCC ) + ( \r2|Add0~50\ ))
-- \r2|Add0~26\ = CARRY(( \r2|p\(12) ) + ( VCC ) + ( \r2|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(12),
	cin => \r2|Add0~50\,
	sumout => \r2|Add0~25_sumout\,
	cout => \r2|Add0~26\);

-- Location: FF_X30_Y3_N7
\r2|p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(12));

-- Location: LABCELL_X30_Y3_N9
\r2|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~85_sumout\ = SUM(( \r2|p\(13) ) + ( VCC ) + ( \r2|Add0~26\ ))
-- \r2|Add0~86\ = CARRY(( \r2|p\(13) ) + ( VCC ) + ( \r2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(13),
	cin => \r2|Add0~26\,
	sumout => \r2|Add0~85_sumout\,
	cout => \r2|Add0~86\);

-- Location: FF_X30_Y3_N10
\r2|p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~85_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(13));

-- Location: LABCELL_X30_Y3_N12
\r2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~29_sumout\ = SUM(( \r2|p\(14) ) + ( VCC ) + ( \r2|Add0~86\ ))
-- \r2|Add0~30\ = CARRY(( \r2|p\(14) ) + ( VCC ) + ( \r2|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(14),
	cin => \r2|Add0~86\,
	sumout => \r2|Add0~29_sumout\,
	cout => \r2|Add0~30\);

-- Location: FF_X30_Y3_N13
\r2|p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(14));

-- Location: LABCELL_X30_Y3_N15
\r2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~33_sumout\ = SUM(( \r2|p\(15) ) + ( VCC ) + ( \r2|Add0~30\ ))
-- \r2|Add0~34\ = CARRY(( \r2|p\(15) ) + ( VCC ) + ( \r2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(15),
	cin => \r2|Add0~30\,
	sumout => \r2|Add0~33_sumout\,
	cout => \r2|Add0~34\);

-- Location: FF_X30_Y3_N16
\r2|p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(15));

-- Location: LABCELL_X30_Y3_N18
\r2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~37_sumout\ = SUM(( \r2|p\(16) ) + ( VCC ) + ( \r2|Add0~34\ ))
-- \r2|Add0~38\ = CARRY(( \r2|p\(16) ) + ( VCC ) + ( \r2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(16),
	cin => \r2|Add0~34\,
	sumout => \r2|Add0~37_sumout\,
	cout => \r2|Add0~38\);

-- Location: FF_X30_Y3_N19
\r2|p[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(16));

-- Location: LABCELL_X30_Y3_N21
\r2|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~41_sumout\ = SUM(( \r2|p\(17) ) + ( VCC ) + ( \r2|Add0~38\ ))
-- \r2|Add0~42\ = CARRY(( \r2|p\(17) ) + ( VCC ) + ( \r2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(17),
	cin => \r2|Add0~38\,
	sumout => \r2|Add0~41_sumout\,
	cout => \r2|Add0~42\);

-- Location: FF_X30_Y3_N22
\r2|p[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(17));

-- Location: LABCELL_X30_Y3_N24
\r2|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~45_sumout\ = SUM(( \r2|p\(18) ) + ( VCC ) + ( \r2|Add0~42\ ))
-- \r2|Add0~46\ = CARRY(( \r2|p\(18) ) + ( VCC ) + ( \r2|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(18),
	cin => \r2|Add0~42\,
	sumout => \r2|Add0~45_sumout\,
	cout => \r2|Add0~46\);

-- Location: FF_X30_Y3_N25
\r2|p[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(18));

-- Location: LABCELL_X31_Y3_N0
\r2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Equal0~1_combout\ = ( !\r2|p\(14) & ( !\r2|p\(18) & ( (!\r2|p\(16) & (!\r2|p\(17) & !\r2|p\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \r2|ALT_INV_p\(16),
	datac => \r2|ALT_INV_p\(17),
	datad => \r2|ALT_INV_p\(15),
	datae => \r2|ALT_INV_p\(14),
	dataf => \r2|ALT_INV_p\(18),
	combout => \r2|Equal0~1_combout\);

-- Location: LABCELL_X30_Y3_N27
\r2|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~77_sumout\ = SUM(( \r2|p\(19) ) + ( VCC ) + ( \r2|Add0~46\ ))
-- \r2|Add0~78\ = CARRY(( \r2|p\(19) ) + ( VCC ) + ( \r2|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(19),
	cin => \r2|Add0~46\,
	sumout => \r2|Add0~77_sumout\,
	cout => \r2|Add0~78\);

-- Location: FF_X30_Y3_N28
\r2|p[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~77_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(19));

-- Location: LABCELL_X30_Y3_N30
\r2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~1_sumout\ = SUM(( \r2|p\(20) ) + ( VCC ) + ( \r2|Add0~78\ ))
-- \r2|Add0~2\ = CARRY(( \r2|p\(20) ) + ( VCC ) + ( \r2|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(20),
	cin => \r2|Add0~78\,
	sumout => \r2|Add0~1_sumout\,
	cout => \r2|Add0~2\);

-- Location: FF_X30_Y3_N31
\r2|p[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(20));

-- Location: LABCELL_X30_Y3_N33
\r2|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~73_sumout\ = SUM(( \r2|p\(21) ) + ( VCC ) + ( \r2|Add0~2\ ))
-- \r2|Add0~74\ = CARRY(( \r2|p\(21) ) + ( VCC ) + ( \r2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(21),
	cin => \r2|Add0~2\,
	sumout => \r2|Add0~73_sumout\,
	cout => \r2|Add0~74\);

-- Location: FF_X30_Y3_N34
\r2|p[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~73_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(21));

-- Location: LABCELL_X31_Y4_N18
\r2|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Equal0~3_combout\ = ( !\r2|p\(4) & ( !\r2|p\(0) & ( (!\r2|p\(19) & (!\r2|p\(21) & (!\r2|p\(5) & !\r2|p\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r2|ALT_INV_p\(19),
	datab => \r2|ALT_INV_p\(21),
	datac => \r2|ALT_INV_p\(5),
	datad => \r2|ALT_INV_p\(13),
	datae => \r2|ALT_INV_p\(4),
	dataf => \r2|ALT_INV_p\(0),
	combout => \r2|Equal0~3_combout\);

-- Location: LABCELL_X30_Y3_N36
\r2|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~69_sumout\ = SUM(( \r2|p\(22) ) + ( VCC ) + ( \r2|Add0~74\ ))
-- \r2|Add0~70\ = CARRY(( \r2|p\(22) ) + ( VCC ) + ( \r2|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(22),
	cin => \r2|Add0~74\,
	sumout => \r2|Add0~69_sumout\,
	cout => \r2|Add0~70\);

-- Location: FF_X30_Y3_N37
\r2|p[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~69_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(22));

-- Location: LABCELL_X30_Y3_N39
\r2|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~65_sumout\ = SUM(( \r2|p\(23) ) + ( VCC ) + ( \r2|Add0~70\ ))
-- \r2|Add0~66\ = CARRY(( \r2|p\(23) ) + ( VCC ) + ( \r2|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(23),
	cin => \r2|Add0~70\,
	sumout => \r2|Add0~65_sumout\,
	cout => \r2|Add0~66\);

-- Location: FF_X30_Y3_N40
\r2|p[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~65_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(23));

-- Location: LABCELL_X30_Y3_N42
\r2|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~61_sumout\ = SUM(( \r2|p\(24) ) + ( VCC ) + ( \r2|Add0~66\ ))
-- \r2|Add0~62\ = CARRY(( \r2|p\(24) ) + ( VCC ) + ( \r2|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(24),
	cin => \r2|Add0~66\,
	sumout => \r2|Add0~61_sumout\,
	cout => \r2|Add0~62\);

-- Location: FF_X30_Y3_N43
\r2|p[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~61_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(24));

-- Location: LABCELL_X30_Y3_N45
\r2|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~57_sumout\ = SUM(( \r2|p\(25) ) + ( VCC ) + ( \r2|Add0~62\ ))
-- \r2|Add0~58\ = CARRY(( \r2|p\(25) ) + ( VCC ) + ( \r2|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(25),
	cin => \r2|Add0~62\,
	sumout => \r2|Add0~57_sumout\,
	cout => \r2|Add0~58\);

-- Location: FF_X30_Y3_N46
\r2|p[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~57_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(25));

-- Location: LABCELL_X30_Y3_N48
\r2|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~53_sumout\ = SUM(( \r2|p\(26) ) + ( VCC ) + ( \r2|Add0~58\ ))
-- \r2|Add0~54\ = CARRY(( \r2|p\(26) ) + ( VCC ) + ( \r2|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(26),
	cin => \r2|Add0~58\,
	sumout => \r2|Add0~53_sumout\,
	cout => \r2|Add0~54\);

-- Location: FF_X30_Y3_N49
\r2|p[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~53_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(26));

-- Location: LABCELL_X31_Y3_N24
\r2|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Equal0~2_combout\ = ( !\r2|p\(26) & ( !\r2|p\(22) & ( (!\r2|p\(23) & (!\r2|p\(24) & (!\r2|p\(25) & !\r2|p\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r2|ALT_INV_p\(23),
	datab => \r2|ALT_INV_p\(24),
	datac => \r2|ALT_INV_p\(25),
	datad => \r2|ALT_INV_p\(11),
	datae => \r2|ALT_INV_p\(26),
	dataf => \r2|ALT_INV_p\(22),
	combout => \r2|Equal0~2_combout\);

-- Location: LABCELL_X30_Y3_N51
\r2|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~101_sumout\ = SUM(( \r2|p\(27) ) + ( VCC ) + ( \r2|Add0~54\ ))
-- \r2|Add0~102\ = CARRY(( \r2|p\(27) ) + ( VCC ) + ( \r2|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(27),
	cin => \r2|Add0~54\,
	sumout => \r2|Add0~101_sumout\,
	cout => \r2|Add0~102\);

-- Location: FF_X30_Y3_N52
\r2|p[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~101_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(27));

-- Location: LABCELL_X30_Y3_N54
\r2|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Add0~97_sumout\ = SUM(( \r2|p\(28) ) + ( VCC ) + ( \r2|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \r2|ALT_INV_p\(28),
	cin => \r2|Add0~102\,
	sumout => \r2|Add0~97_sumout\);

-- Location: FF_X30_Y3_N55
\r2|p[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \r2|Add0~97_sumout\,
	sclr => \r2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|p\(28));

-- Location: LABCELL_X31_Y4_N0
\r2|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Equal0~4_combout\ = ( !\r2|p\(3) & ( (!\r2|p\(6) & (!\r2|p\(1) & (!\r2|p\(27) & !\r2|p\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r2|ALT_INV_p\(6),
	datab => \r2|ALT_INV_p\(1),
	datac => \r2|ALT_INV_p\(27),
	datad => \r2|ALT_INV_p\(28),
	dataf => \r2|ALT_INV_p\(3),
	combout => \r2|Equal0~4_combout\);

-- Location: LABCELL_X31_Y4_N24
\r2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Equal0~0_combout\ = ( !\r2|p\(8) & ( !\r2|p\(2) & ( (!\r2|p\(10) & (!\r2|p\(12) & (!\r2|p\(7) & !\r2|p\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r2|ALT_INV_p\(10),
	datab => \r2|ALT_INV_p\(12),
	datac => \r2|ALT_INV_p\(7),
	datad => \r2|ALT_INV_p\(9),
	datae => \r2|ALT_INV_p\(8),
	dataf => \r2|ALT_INV_p\(2),
	combout => \r2|Equal0~0_combout\);

-- Location: LABCELL_X31_Y4_N42
\r2|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \r2|Equal0~5_combout\ = ( \r2|Equal0~4_combout\ & ( \r2|Equal0~0_combout\ & ( (\r2|Equal0~1_combout\ & (!\r2|p\(20) & (\r2|Equal0~3_combout\ & \r2|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \r2|ALT_INV_Equal0~1_combout\,
	datab => \r2|ALT_INV_p\(20),
	datac => \r2|ALT_INV_Equal0~3_combout\,
	datad => \r2|ALT_INV_Equal0~2_combout\,
	datae => \r2|ALT_INV_Equal0~4_combout\,
	dataf => \r2|ALT_INV_Equal0~0_combout\,
	combout => \r2|Equal0~5_combout\);

-- Location: FF_X37_Y4_N29
\r2|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \r2|Equal0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|q\(0));

-- Location: LABCELL_X40_Y6_N54
\block8[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[0]~0_combout\ = !\block8[0]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block8[0]~DUPLICATE_q\,
	combout => \block8[0]~0_combout\);

-- Location: MLABCELL_X34_Y1_N12
\blockTemp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \blockTemp~0_combout\ = ( !\blockTemp~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blockTemp~q\,
	combout => \blockTemp~0_combout\);

-- Location: FF_X31_Y1_N44
blockTemp : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \blockTemp~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blockTemp~q\);

-- Location: FF_X39_Y5_N49
\block8[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \block8[0]~0_combout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[0]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N0
\Add4~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~58_cout\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	cout => \Add4~58_cout\);

-- Location: LABCELL_X40_Y6_N3
\Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~49_sumout\ = SUM(( \block5[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~58_cout\ ))
-- \Add4~50\ = CARRY(( \block5[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block5[1]~DUPLICATE_q\,
	cin => \Add4~58_cout\,
	sumout => \Add4~49_sumout\,
	cout => \Add4~50\);

-- Location: FF_X37_Y6_N22
\block5[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N6
\Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~53_sumout\ = SUM(( !block5(2) ) + ( VCC ) + ( \Add4~50\ ))
-- \Add4~54\ = CARRY(( !block5(2) ) + ( VCC ) + ( \Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block5(2),
	cin => \Add4~50\,
	sumout => \Add4~53_sumout\,
	cout => \Add4~54\);

-- Location: LABCELL_X37_Y6_N3
\block5[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \block5[2]~3_combout\ = ( !\Add4~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add4~53_sumout\,
	combout => \block5[2]~3_combout\);

-- Location: FF_X37_Y6_N5
\block5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[2]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(2));

-- Location: FF_X39_Y5_N50
\block8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \block8[0]~0_combout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(0));

-- Location: FF_X37_Y6_N23
\block5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(1));

-- Location: LABCELL_X37_Y6_N30
\Add33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add33~9_sumout\ = SUM(( block5(1) ) + ( block8(0) ) + ( !VCC ))
-- \Add33~10\ = CARRY(( block5(1) ) + ( block8(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(0),
	datad => ALT_INV_block5(1),
	cin => GND,
	sumout => \Add33~9_sumout\,
	cout => \Add33~10\);

-- Location: LABCELL_X37_Y6_N33
\Add33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add33~5_sumout\ = SUM(( !block5(2) ) + ( VCC ) + ( \Add33~10\ ))
-- \Add33~6\ = CARRY(( !block5(2) ) + ( VCC ) + ( \Add33~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block5(2),
	cin => \Add33~10\,
	sumout => \Add33~5_sumout\,
	cout => \Add33~6\);

-- Location: LABCELL_X37_Y6_N0
\LessThan18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan18~1_combout\ = ( \Add33~5_sumout\ & ( !YPos(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(2),
	dataf => \ALT_INV_Add33~5_sumout\,
	combout => \LessThan18~1_combout\);

-- Location: FF_X39_Y6_N22
\block5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[3]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(3));

-- Location: LABCELL_X40_Y6_N9
\Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~37_sumout\ = SUM(( !block5(3) ) + ( VCC ) + ( \Add4~54\ ))
-- \Add4~38\ = CARRY(( !block5(3) ) + ( VCC ) + ( \Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block5(3),
	cin => \Add4~54\,
	sumout => \Add4~37_sumout\,
	cout => \Add4~38\);

-- Location: MLABCELL_X39_Y6_N21
\block5[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block5[3]~1_combout\ = ( !\Add4~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add4~37_sumout\,
	combout => \block5[3]~1_combout\);

-- Location: FF_X39_Y6_N23
\block5[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[3]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[3]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y6_N36
\Add33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add33~1_sumout\ = SUM(( !\block5[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~6\ ))
-- \Add33~2\ = CARRY(( !\block5[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block5[3]~DUPLICATE_q\,
	cin => \Add33~6\,
	sumout => \Add33~1_sumout\,
	cout => \Add33~2\);

-- Location: LABCELL_X42_Y1_N0
\Add6~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~58_cout\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	cout => \Add6~58_cout\);

-- Location: LABCELL_X42_Y1_N3
\Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~33_sumout\ = SUM(( !block7(1) ) + ( VCC ) + ( \Add6~58_cout\ ))
-- \Add6~34\ = CARRY(( !block7(1) ) + ( VCC ) + ( \Add6~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(1),
	cin => \Add6~58_cout\,
	sumout => \Add6~33_sumout\,
	cout => \Add6~34\);

-- Location: LABCELL_X42_Y4_N51
\block7[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block7[1]~1_combout\ = ( !\Add6~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add6~33_sumout\,
	combout => \block7[1]~1_combout\);

-- Location: FF_X42_Y4_N52
\block7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[1]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(1));

-- Location: LABCELL_X42_Y1_N6
\Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~41_sumout\ = SUM(( block7(2) ) + ( VCC ) + ( \Add6~34\ ))
-- \Add6~42\ = CARRY(( block7(2) ) + ( VCC ) + ( \Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block7(2),
	cin => \Add6~34\,
	sumout => \Add6~41_sumout\,
	cout => \Add6~42\);

-- Location: FF_X42_Y4_N14
\block7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~41_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(2));

-- Location: LABCELL_X42_Y1_N9
\Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~37_sumout\ = SUM(( block7(3) ) + ( VCC ) + ( \Add6~42\ ))
-- \Add6~38\ = CARRY(( block7(3) ) + ( VCC ) + ( \Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(3),
	cin => \Add6~42\,
	sumout => \Add6~37_sumout\,
	cout => \Add6~38\);

-- Location: FF_X42_Y4_N29
\block7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~37_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(3));

-- Location: FF_X42_Y4_N53
\block7[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[1]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[1]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N30
\Add43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add43~9_sumout\ = SUM(( \block8[0]~DUPLICATE_q\ ) + ( !\block7[1]~DUPLICATE_q\ ) + ( !VCC ))
-- \Add43~10\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( !\block7[1]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block7[1]~DUPLICATE_q\,
	datad => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add43~9_sumout\,
	cout => \Add43~10\);

-- Location: LABCELL_X42_Y4_N33
\Add43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add43~5_sumout\ = SUM(( block7(2) ) + ( VCC ) + ( \Add43~10\ ))
-- \Add43~6\ = CARRY(( block7(2) ) + ( VCC ) + ( \Add43~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(2),
	cin => \Add43~10\,
	sumout => \Add43~5_sumout\,
	cout => \Add43~6\);

-- Location: LABCELL_X42_Y4_N36
\Add43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add43~1_sumout\ = SUM(( block7(3) ) + ( VCC ) + ( \Add43~6\ ))
-- \Add43~2\ = CARRY(( block7(3) ) + ( VCC ) + ( \Add43~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(3),
	cin => \Add43~6\,
	sumout => \Add43~1_sumout\,
	cout => \Add43~2\);

-- Location: LABCELL_X45_Y4_N30
\Add50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~1_sumout\ = SUM(( YPos(0) ) + ( VCC ) + ( !VCC ))
-- \Add50~2\ = CARRY(( YPos(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(0),
	cin => GND,
	sumout => \Add50~1_sumout\,
	cout => \Add50~2\);

-- Location: LABCELL_X36_Y4_N21
\YPos~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~2_combout\ = ( \YPos[2]~1_combout\ & ( ((\always1~6_combout\ & (\always1~13_combout\ & !\always1~18_combout\))) # (\Add50~1_sumout\) ) ) # ( !\YPos[2]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100011111000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~6_combout\,
	datab => \ALT_INV_always1~13_combout\,
	datac => \ALT_INV_Add50~1_sumout\,
	datad => \ALT_INV_always1~18_combout\,
	dataf => \ALT_INV_YPos[2]~1_combout\,
	combout => \YPos~2_combout\);

-- Location: LABCELL_X36_Y4_N57
\YPos[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~3_combout\ = ( \KEY[1]~input_o\ & ( (\KEY[2]~input_o\) # (\leftTemp~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_leftTemp~q\,
	datad => \ALT_INV_KEY[2]~input_o\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \YPos[1]~3_combout\);

-- Location: LABCELL_X33_Y3_N27
\YPos[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[2]~4_combout\ = ( !\endgame~q\ & ( !\rightTemp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rightTemp~q\,
	dataf => \ALT_INV_endgame~q\,
	combout => \YPos[2]~4_combout\);

-- Location: FF_X35_Y5_N58
\block4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[1]~4_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(1));

-- Location: LABCELL_X33_Y5_N0
\Add3~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~58_cout\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	cout => \Add3~58_cout\);

-- Location: LABCELL_X33_Y5_N3
\Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~49_sumout\ = SUM(( !block4(1) ) + ( VCC ) + ( \Add3~58_cout\ ))
-- \Add3~50\ = CARRY(( !block4(1) ) + ( VCC ) + ( \Add3~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block4(1),
	cin => \Add3~58_cout\,
	sumout => \Add3~49_sumout\,
	cout => \Add3~50\);

-- Location: LABCELL_X35_Y5_N57
\block4[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \block4[1]~4_combout\ = !\Add3~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add3~49_sumout\,
	combout => \block4[1]~4_combout\);

-- Location: FF_X35_Y5_N59
\block4[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[1]~4_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[1]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y5_N30
\Add28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~9_sumout\ = SUM(( !\block4[1]~DUPLICATE_q\ ) + ( \block8[0]~DUPLICATE_q\ ) + ( !VCC ))
-- \Add28~10\ = CARRY(( !\block4[1]~DUPLICATE_q\ ) + ( \block8[0]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[0]~DUPLICATE_q\,
	datad => \ALT_INV_block4[1]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add28~9_sumout\,
	cout => \Add28~10\);

-- Location: FF_X35_Y5_N1
\block4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(2));

-- Location: LABCELL_X33_Y5_N6
\Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~53_sumout\ = SUM(( block4(2) ) + ( VCC ) + ( \Add3~50\ ))
-- \Add3~54\ = CARRY(( block4(2) ) + ( VCC ) + ( \Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block4(2),
	cin => \Add3~50\,
	sumout => \Add3~53_sumout\,
	cout => \Add3~54\);

-- Location: FF_X35_Y5_N2
\block4[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[2]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y5_N33
\Add28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~5_sumout\ = SUM(( \block4[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add28~10\ ))
-- \Add28~6\ = CARRY(( \block4[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[2]~DUPLICATE_q\,
	cin => \Add28~10\,
	sumout => \Add28~5_sumout\,
	cout => \Add28~6\);

-- Location: LABCELL_X35_Y5_N48
\LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~0_combout\ = ( YPos(2) & ( \Add28~5_sumout\ & ( (!YPos(1) & (((!\block8[0]~DUPLICATE_q\ & !YPos(0))) # (\Add28~9_sumout\))) # (YPos(1) & (!\block8[0]~DUPLICATE_q\ & (!YPos(0) & \Add28~9_sumout\))) ) ) ) # ( !YPos(2) & ( !\Add28~5_sumout\ & ( 
-- (!YPos(1) & (((!\block8[0]~DUPLICATE_q\ & !YPos(0))) # (\Add28~9_sumout\))) # (YPos(1) & (!\block8[0]~DUPLICATE_q\ & (!YPos(0) & \Add28~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111000000000000000000000000000000000001000000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block8[0]~DUPLICATE_q\,
	datab => ALT_INV_YPos(0),
	datac => ALT_INV_YPos(1),
	datad => \ALT_INV_Add28~9_sumout\,
	datae => ALT_INV_YPos(2),
	dataf => \ALT_INV_Add28~5_sumout\,
	combout => \LessThan14~0_combout\);

-- Location: LABCELL_X45_Y4_N39
\Add50~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~13_sumout\ = SUM(( YPos(3) ) + ( VCC ) + ( \Add50~10\ ))
-- \Add50~14\ = CARRY(( YPos(3) ) + ( VCC ) + ( \Add50~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_YPos(3),
	cin => \Add50~10\,
	sumout => \Add50~13_sumout\,
	cout => \Add50~14\);

-- Location: LABCELL_X45_Y4_N42
\Add50~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~17_sumout\ = SUM(( YPos(4) ) + ( VCC ) + ( \Add50~14\ ))
-- \Add50~18\ = CARRY(( YPos(4) ) + ( VCC ) + ( \Add50~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(4),
	cin => \Add50~14\,
	sumout => \Add50~17_sumout\,
	cout => \Add50~18\);

-- Location: LABCELL_X35_Y6_N39
\Add51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add51~1_combout\ = ( YPos(3) & ( !YPos(2) $ (!YPos(4)) ) ) # ( !YPos(3) & ( YPos(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => ALT_INV_YPos(4),
	dataf => ALT_INV_YPos(3),
	combout => \Add51~1_combout\);

-- Location: LABCELL_X36_Y5_N21
\YPos~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~16_combout\ = ( \Add50~17_sumout\ & ( \Add51~1_combout\ & ( \YPos[2]~1_combout\ ) ) ) # ( !\Add50~17_sumout\ & ( \Add51~1_combout\ & ( (\always1~13_combout\ & (!\always1~18_combout\ & (\YPos[2]~1_combout\ & \always1~6_combout\))) ) ) ) # ( 
-- \Add50~17_sumout\ & ( !\Add51~1_combout\ & ( (\YPos[2]~1_combout\ & ((!\always1~13_combout\) # ((!\always1~6_combout\) # (\always1~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000101100000000000001000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~13_combout\,
	datab => \ALT_INV_always1~18_combout\,
	datac => \ALT_INV_YPos[2]~1_combout\,
	datad => \ALT_INV_always1~6_combout\,
	datae => \ALT_INV_Add50~17_sumout\,
	dataf => \ALT_INV_Add51~1_combout\,
	combout => \YPos~16_combout\);

-- Location: LABCELL_X36_Y3_N51
\YPos[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[2]~13_combout\ = ( \KEY[0]~input_o\ & ( (!\bothTemp~q\ & (!\neitherTemp~q\ & !\leftTemp~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_bothTemp~q\,
	datac => \ALT_INV_neitherTemp~q\,
	datad => \ALT_INV_leftTemp~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \YPos[2]~13_combout\);

-- Location: LABCELL_X36_Y3_N48
\colorIn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \colorIn~0_combout\ = ( \neitherTemp~q\ & ( (\KEY[1]~input_o\ & ((\leftTemp~q\) # (\KEY[2]~input_o\))) ) ) # ( !\neitherTemp~q\ & ( (\KEY[1]~input_o\ & (((\bothTemp~q\ & \KEY[2]~input_o\)) # (\leftTemp~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_bothTemp~q\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \ALT_INV_KEY[2]~input_o\,
	datad => \ALT_INV_leftTemp~q\,
	dataf => \ALT_INV_neitherTemp~q\,
	combout => \colorIn~0_combout\);

-- Location: FF_X39_Y6_N1
\block2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[1]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(1));

-- Location: MLABCELL_X39_Y5_N0
\Add1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~58_cout\ = CARRY(( block8(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(0),
	cin => GND,
	cout => \Add1~58_cout\);

-- Location: MLABCELL_X39_Y5_N3
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( block2(1) ) + ( VCC ) + ( \Add1~58_cout\ ))
-- \Add1~50\ = CARRY(( block2(1) ) + ( VCC ) + ( \Add1~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block2(1),
	cin => \Add1~58_cout\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: MLABCELL_X39_Y6_N0
\block2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \block2[1]~feeder_combout\ = ( \Add1~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add1~49_sumout\,
	combout => \block2[1]~feeder_combout\);

-- Location: FF_X39_Y6_N2
\block2[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[1]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[1]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y6_N30
\Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~9_sumout\ = SUM(( \block2[1]~DUPLICATE_q\ ) + ( block8(0) ) + ( !VCC ))
-- \Add18~10\ = CARRY(( \block2[1]~DUPLICATE_q\ ) + ( block8(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(0),
	datad => \ALT_INV_block2[1]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add18~9_sumout\,
	cout => \Add18~10\);

-- Location: MLABCELL_X39_Y5_N6
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( !block2(2) ) + ( VCC ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( !block2(2) ) + ( VCC ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(2),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: MLABCELL_X39_Y5_N54
\block2[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block2[2]~2_combout\ = !\Add1~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~53_sumout\,
	combout => \block2[2]~2_combout\);

-- Location: FF_X39_Y5_N56
\block2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[2]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(2));

-- Location: MLABCELL_X39_Y6_N33
\Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~5_sumout\ = SUM(( !block2(2) ) + ( VCC ) + ( \Add18~10\ ))
-- \Add18~6\ = CARRY(( !block2(2) ) + ( VCC ) + ( \Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block2(2),
	cin => \Add18~10\,
	sumout => \Add18~5_sumout\,
	cout => \Add18~6\);

-- Location: MLABCELL_X39_Y6_N9
\LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~0_combout\ = ( YPos(0) & ( \Add18~5_sumout\ & ( (!YPos(1) & (\Add18~9_sumout\ & YPos(2))) ) ) ) # ( !YPos(0) & ( \Add18~5_sumout\ & ( (YPos(2) & ((!YPos(1) & ((!block8(0)) # (\Add18~9_sumout\))) # (YPos(1) & (\Add18~9_sumout\ & !block8(0))))) ) 
-- ) ) # ( YPos(0) & ( !\Add18~5_sumout\ & ( (!YPos(1) & (\Add18~9_sumout\ & !YPos(2))) ) ) ) # ( !YPos(0) & ( !\Add18~5_sumout\ & ( (!YPos(2) & ((!YPos(1) & ((!block8(0)) # (\Add18~9_sumout\))) # (YPos(1) & (\Add18~9_sumout\ & !block8(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000100000001000000010000000001011000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(1),
	datab => \ALT_INV_Add18~9_sumout\,
	datac => ALT_INV_YPos(2),
	datad => ALT_INV_block8(0),
	datae => ALT_INV_YPos(0),
	dataf => \ALT_INV_Add18~5_sumout\,
	combout => \LessThan6~0_combout\);

-- Location: MLABCELL_X39_Y5_N9
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( block2(3) ) + ( VCC ) + ( \Add1~54\ ))
-- \Add1~38\ = CARRY(( block2(3) ) + ( VCC ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(3),
	cin => \Add1~54\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: FF_X39_Y6_N20
\block2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~37_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(3));

-- Location: MLABCELL_X39_Y6_N36
\Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~1_sumout\ = SUM(( block2(3) ) + ( VCC ) + ( \Add18~6\ ))
-- \Add18~2\ = CARRY(( block2(3) ) + ( VCC ) + ( \Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(3),
	cin => \Add18~6\,
	sumout => \Add18~1_sumout\,
	cout => \Add18~2\);

-- Location: LABCELL_X45_Y4_N45
\Add50~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~21_sumout\ = SUM(( YPos(5) ) + ( VCC ) + ( \Add50~18\ ))
-- \Add50~22\ = CARRY(( YPos(5) ) + ( VCC ) + ( \Add50~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_YPos(5),
	cin => \Add50~18\,
	sumout => \Add50~21_sumout\,
	cout => \Add50~22\);

-- Location: LABCELL_X42_Y4_N27
\Add51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add51~2_combout\ = ( YPos(4) & ( !YPos(5) $ (((!YPos(2)) # (!YPos(3)))) ) ) # ( !YPos(4) & ( YPos(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(3),
	datac => ALT_INV_YPos(5),
	dataf => ALT_INV_YPos(4),
	combout => \Add51~2_combout\);

-- Location: LABCELL_X36_Y4_N0
\YPos~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~17_combout\ = ( \Add50~21_sumout\ & ( \Add51~2_combout\ & ( \YPos[2]~1_combout\ ) ) ) # ( !\Add50~21_sumout\ & ( \Add51~2_combout\ & ( (!\always1~18_combout\ & (\YPos[2]~1_combout\ & (\always1~6_combout\ & \always1~13_combout\))) ) ) ) # ( 
-- \Add50~21_sumout\ & ( !\Add51~2_combout\ & ( (\YPos[2]~1_combout\ & (((!\always1~6_combout\) # (!\always1~13_combout\)) # (\always1~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011000100000000000000100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~18_combout\,
	datab => \ALT_INV_YPos[2]~1_combout\,
	datac => \ALT_INV_always1~6_combout\,
	datad => \ALT_INV_always1~13_combout\,
	datae => \ALT_INV_Add50~21_sumout\,
	dataf => \ALT_INV_Add51~2_combout\,
	combout => \YPos~17_combout\);

-- Location: FF_X36_Y4_N2
\YPos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \YPos~17_combout\,
	ena => \YPos[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(5));

-- Location: MLABCELL_X39_Y5_N12
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( block2(4) ) + ( VCC ) + ( \Add1~38\ ))
-- \Add1~34\ = CARRY(( block2(4) ) + ( VCC ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block2(4),
	cin => \Add1~38\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: FF_X39_Y6_N7
\block2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(4));

-- Location: MLABCELL_X39_Y6_N39
\Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~21_sumout\ = SUM(( block2(4) ) + ( VCC ) + ( \Add18~2\ ))
-- \Add18~22\ = CARRY(( block2(4) ) + ( VCC ) + ( \Add18~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block2(4),
	cin => \Add18~2\,
	sumout => \Add18~21_sumout\,
	cout => \Add18~22\);

-- Location: MLABCELL_X39_Y5_N15
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( \block2[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~34\ ))
-- \Add1~46\ = CARRY(( \block2[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[5]~DUPLICATE_q\,
	cin => \Add1~34\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: MLABCELL_X39_Y6_N3
\block2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \block2[5]~feeder_combout\ = ( \Add1~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add1~45_sumout\,
	combout => \block2[5]~feeder_combout\);

-- Location: FF_X39_Y6_N5
\block2[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[5]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[5]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y5_N18
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( \block2[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~46\ ))
-- \Add1~42\ = CARRY(( \block2[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block2[6]~DUPLICATE_q\,
	cin => \Add1~46\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: FF_X36_Y7_N10
\block2[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~41_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[6]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y6_N42
\Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~17_sumout\ = SUM(( \block2[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add18~22\ ))
-- \Add18~18\ = CARRY(( \block2[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block2[5]~DUPLICATE_q\,
	cin => \Add18~22\,
	sumout => \Add18~17_sumout\,
	cout => \Add18~18\);

-- Location: MLABCELL_X39_Y6_N45
\Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add18~13_sumout\ = SUM(( \block2[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block2[6]~DUPLICATE_q\,
	cin => \Add18~18\,
	sumout => \Add18~13_sumout\);

-- Location: MLABCELL_X39_Y6_N12
\LessThan6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~2_combout\ = ( \Add18~13_sumout\ & ( \Add18~17_sumout\ & ( (YPos(6) & (YPos(5) & (!YPos(4) $ (\Add18~21_sumout\)))) ) ) ) # ( !\Add18~13_sumout\ & ( \Add18~17_sumout\ & ( (!YPos(6) & (YPos(5) & (!YPos(4) $ (\Add18~21_sumout\)))) ) ) ) # ( 
-- \Add18~13_sumout\ & ( !\Add18~17_sumout\ & ( (YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add18~21_sumout\)))) ) ) ) # ( !\Add18~13_sumout\ & ( !\Add18~17_sumout\ & ( (!YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add18~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add18~21_sumout\,
	datae => \ALT_INV_Add18~13_sumout\,
	dataf => \ALT_INV_Add18~17_sumout\,
	combout => \LessThan6~2_combout\);

-- Location: MLABCELL_X39_Y6_N54
\LessThan6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~1_combout\ = ( \Add18~5_sumout\ & ( !YPos(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(2),
	dataf => \ALT_INV_Add18~5_sumout\,
	combout => \LessThan6~1_combout\);

-- Location: MLABCELL_X39_Y6_N24
\LessThan6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~3_combout\ = ( \Add18~13_sumout\ & ( \Add18~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & ((!YPos(4)) # (\Add18~17_sumout\))) # (YPos(5) & (!YPos(4) & \Add18~17_sumout\))) ) ) ) # ( !\Add18~13_sumout\ & ( \Add18~21_sumout\ & ( (!YPos(6) & ((!YPos(5) 
-- & ((!YPos(4)) # (\Add18~17_sumout\))) # (YPos(5) & (!YPos(4) & \Add18~17_sumout\)))) ) ) ) # ( \Add18~13_sumout\ & ( !\Add18~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & \Add18~17_sumout\)) ) ) ) # ( !\Add18~13_sumout\ & ( !\Add18~21_sumout\ & ( (!YPos(6) & 
-- (!YPos(5) & \Add18~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000101010101110111010000000101010001110101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add18~17_sumout\,
	datae => \ALT_INV_Add18~13_sumout\,
	dataf => \ALT_INV_Add18~21_sumout\,
	combout => \LessThan6~3_combout\);

-- Location: MLABCELL_X39_Y6_N48
\LessThan6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan6~4_combout\ = ( \LessThan6~1_combout\ & ( !\LessThan6~3_combout\ & ( (!\LessThan6~2_combout\) # ((YPos(3) & !\Add18~1_sumout\)) ) ) ) # ( !\LessThan6~1_combout\ & ( !\LessThan6~3_combout\ & ( (!\LessThan6~2_combout\) # ((!YPos(3) & 
-- (!\LessThan6~0_combout\ & !\Add18~1_sumout\)) # (YPos(3) & ((!\LessThan6~0_combout\) # (!\Add18~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111010100111111110101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(3),
	datab => \ALT_INV_LessThan6~0_combout\,
	datac => \ALT_INV_Add18~1_sumout\,
	datad => \ALT_INV_LessThan6~2_combout\,
	datae => \ALT_INV_LessThan6~1_combout\,
	dataf => \ALT_INV_LessThan6~3_combout\,
	combout => \LessThan6~4_combout\);

-- Location: FF_X42_Y4_N20
\block7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[4]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(4));

-- Location: LABCELL_X42_Y1_N12
\Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~53_sumout\ = SUM(( !block7(4) ) + ( VCC ) + ( \Add6~38\ ))
-- \Add6~54\ = CARRY(( !block7(4) ) + ( VCC ) + ( \Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(4),
	cin => \Add6~38\,
	sumout => \Add6~53_sumout\,
	cout => \Add6~54\);

-- Location: LABCELL_X42_Y4_N18
\block7[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block7[4]~2_combout\ = ( !\Add6~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add6~53_sumout\,
	combout => \block7[4]~2_combout\);

-- Location: FF_X42_Y4_N19
\block7[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[4]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[4]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N39
\Add43~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add43~21_sumout\ = SUM(( !\block7[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add43~2\ ))
-- \Add43~22\ = CARRY(( !\block7[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add43~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block7[4]~DUPLICATE_q\,
	cin => \Add43~2\,
	sumout => \Add43~21_sumout\,
	cout => \Add43~22\);

-- Location: FF_X42_Y4_N7
\block7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(6));

-- Location: LABCELL_X42_Y1_N15
\Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~49_sumout\ = SUM(( block7(5) ) + ( VCC ) + ( \Add6~54\ ))
-- \Add6~50\ = CARRY(( block7(5) ) + ( VCC ) + ( \Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(5),
	cin => \Add6~54\,
	sumout => \Add6~49_sumout\,
	cout => \Add6~50\);

-- Location: FF_X42_Y4_N58
\block7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(5));

-- Location: LABCELL_X42_Y1_N18
\Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~45_sumout\ = SUM(( block7(6) ) + ( VCC ) + ( \Add6~50\ ))
-- \Add6~46\ = CARRY(( block7(6) ) + ( VCC ) + ( \Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(6),
	cin => \Add6~50\,
	sumout => \Add6~45_sumout\,
	cout => \Add6~46\);

-- Location: FF_X42_Y4_N8
\block7[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[6]~DUPLICATE_q\);

-- Location: FF_X42_Y4_N59
\block7[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[5]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N42
\Add43~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add43~17_sumout\ = SUM(( \block7[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add43~22\ ))
-- \Add43~18\ = CARRY(( \block7[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add43~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block7[5]~DUPLICATE_q\,
	cin => \Add43~22\,
	sumout => \Add43~17_sumout\,
	cout => \Add43~18\);

-- Location: LABCELL_X42_Y4_N45
\Add43~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add43~13_sumout\ = SUM(( \block7[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add43~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block7[6]~DUPLICATE_q\,
	cin => \Add43~18\,
	sumout => \Add43~13_sumout\);

-- Location: LABCELL_X42_Y4_N54
\LessThan26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~2_combout\ = ( \Add43~13_sumout\ & ( \Add43~17_sumout\ & ( (YPos(6) & (YPos(5) & (!YPos(4) $ (\Add43~21_sumout\)))) ) ) ) # ( !\Add43~13_sumout\ & ( \Add43~17_sumout\ & ( (!YPos(6) & (YPos(5) & (!YPos(4) $ (\Add43~21_sumout\)))) ) ) ) # ( 
-- \Add43~13_sumout\ & ( !\Add43~17_sumout\ & ( (YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add43~21_sumout\)))) ) ) ) # ( !\Add43~13_sumout\ & ( !\Add43~17_sumout\ & ( (!YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add43~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add43~21_sumout\,
	datae => \ALT_INV_Add43~13_sumout\,
	dataf => \ALT_INV_Add43~17_sumout\,
	combout => \LessThan26~2_combout\);

-- Location: MLABCELL_X39_Y3_N9
\LessThan26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~5_combout\ = ( \Add43~9_sumout\ & ( (!YPos(1)) # ((!block8(0) & !YPos(0))) ) ) # ( !\Add43~9_sumout\ & ( (!block8(0) & (!YPos(1) & !YPos(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000011101110110011001110111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(0),
	datab => ALT_INV_YPos(1),
	datad => ALT_INV_YPos(0),
	dataf => \ALT_INV_Add43~9_sumout\,
	combout => \LessThan26~5_combout\);

-- Location: MLABCELL_X39_Y3_N45
\LessThan26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~6_combout\ = ( \Add43~1_sumout\ & ( (!YPos(3)) # ((!YPos(2) & ((\Add43~5_sumout\) # (\LessThan26~5_combout\))) # (YPos(2) & (\LessThan26~5_combout\ & \Add43~5_sumout\))) ) ) # ( !\Add43~1_sumout\ & ( (!YPos(3) & ((!YPos(2) & 
-- ((\Add43~5_sumout\) # (\LessThan26~5_combout\))) # (YPos(2) & (\LessThan26~5_combout\ & \Add43~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001100000010001000110011001110111011111100111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_LessThan26~5_combout\,
	datad => \ALT_INV_Add43~5_sumout\,
	dataf => \ALT_INV_Add43~1_sumout\,
	combout => \LessThan26~6_combout\);

-- Location: LABCELL_X42_Y4_N9
\LessThan26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~3_combout\ = ( \Add43~13_sumout\ & ( \Add43~17_sumout\ & ( (!YPos(5)) # ((!YPos(6)) # ((\Add43~21_sumout\ & !YPos(4)))) ) ) ) # ( !\Add43~13_sumout\ & ( \Add43~17_sumout\ & ( (!YPos(6) & ((!YPos(5)) # ((\Add43~21_sumout\ & !YPos(4))))) ) ) ) # 
-- ( \Add43~13_sumout\ & ( !\Add43~17_sumout\ & ( (!YPos(6)) # ((!YPos(5) & (\Add43~21_sumout\ & !YPos(4)))) ) ) ) # ( !\Add43~13_sumout\ & ( !\Add43~17_sumout\ & ( (!YPos(5) & (!YPos(6) & (\Add43~21_sumout\ & !YPos(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000110011101100110010001100100010001110111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(5),
	datab => ALT_INV_YPos(6),
	datac => \ALT_INV_Add43~21_sumout\,
	datad => ALT_INV_YPos(4),
	datae => \ALT_INV_Add43~13_sumout\,
	dataf => \ALT_INV_Add43~17_sumout\,
	combout => \LessThan26~3_combout\);

-- Location: FF_X39_Y2_N46
\block7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(11));

-- Location: LABCELL_X42_Y1_N21
\Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~25_sumout\ = SUM(( block7(7) ) + ( VCC ) + ( \Add6~46\ ))
-- \Add6~26\ = CARRY(( block7(7) ) + ( VCC ) + ( \Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(7),
	cin => \Add6~46\,
	sumout => \Add6~25_sumout\,
	cout => \Add6~26\);

-- Location: FF_X40_Y3_N41
\block7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(7));

-- Location: LABCELL_X42_Y1_N24
\Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~29_sumout\ = SUM(( \block7[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add6~26\ ))
-- \Add6~30\ = CARRY(( \block7[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block7[8]~DUPLICATE_q\,
	cin => \Add6~26\,
	sumout => \Add6~29_sumout\,
	cout => \Add6~30\);

-- Location: FF_X40_Y3_N4
\block7[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[8]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y1_N27
\Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~17_sumout\ = SUM(( \block7[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add6~30\ ))
-- \Add6~18\ = CARRY(( \block7[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block7[9]~DUPLICATE_q\,
	cin => \Add6~30\,
	sumout => \Add6~17_sumout\,
	cout => \Add6~18\);

-- Location: FF_X39_Y2_N49
\block7[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[9]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y1_N30
\Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~21_sumout\ = SUM(( block7(10) ) + ( VCC ) + ( \Add6~18\ ))
-- \Add6~22\ = CARRY(( block7(10) ) + ( VCC ) + ( \Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(10),
	cin => \Add6~18\,
	sumout => \Add6~21_sumout\,
	cout => \Add6~22\);

-- Location: FF_X40_Y3_N35
\block7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(10));

-- Location: LABCELL_X42_Y1_N33
\Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~9_sumout\ = SUM(( block7(11) ) + ( VCC ) + ( \Add6~22\ ))
-- \Add6~10\ = CARRY(( block7(11) ) + ( VCC ) + ( \Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(11),
	cin => \Add6~22\,
	sumout => \Add6~9_sumout\,
	cout => \Add6~10\);

-- Location: FF_X39_Y2_N47
\block7[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[11]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y1_N36
\Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~13_sumout\ = SUM(( !block7(12) ) + ( VCC ) + ( \Add6~10\ ))
-- \Add6~14\ = CARRY(( !block7(12) ) + ( VCC ) + ( \Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(12),
	cin => \Add6~10\,
	sumout => \Add6~13_sumout\,
	cout => \Add6~14\);

-- Location: LABCELL_X40_Y1_N36
\block7[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block7[12]~0_combout\ = ( !\Add6~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add6~13_sumout\,
	combout => \block7[12]~0_combout\);

-- Location: FF_X40_Y1_N38
\block7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[12]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(12));

-- Location: LABCELL_X42_Y1_N39
\Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~5_sumout\ = SUM(( block7(13) ) + ( VCC ) + ( \Add6~14\ ))
-- \Add6~6\ = CARRY(( block7(13) ) + ( VCC ) + ( \Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(13),
	cin => \Add6~14\,
	sumout => \Add6~5_sumout\,
	cout => \Add6~6\);

-- Location: LABCELL_X40_Y1_N9
\block7[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \block7[13]~feeder_combout\ = ( \Add6~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add6~5_sumout\,
	combout => \block7[13]~feeder_combout\);

-- Location: FF_X40_Y1_N10
\block7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[13]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(13));

-- Location: LABCELL_X42_Y1_N42
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_sumout\ = SUM(( \block7[14]~DUPLICATE_q\ ) + ( VCC ) + ( \Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block7[14]~DUPLICATE_q\,
	cin => \Add6~6\,
	sumout => \Add6~1_sumout\);

-- Location: FF_X42_Y1_N53
\block7[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[14]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y2_N36
\Add42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add42~0_combout\ = ( block7(12) & ( \block7[14]~DUPLICATE_q\ ) ) # ( !block7(12) & ( \block7[14]~DUPLICATE_q\ & ( (!\block7[11]~DUPLICATE_q\) # (!block7(13)) ) ) ) # ( !block7(12) & ( !\block7[14]~DUPLICATE_q\ & ( (\block7[11]~DUPLICATE_q\ & block7(13)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000011111111110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block7[11]~DUPLICATE_q\,
	datad => ALT_INV_block7(13),
	datae => ALT_INV_block7(12),
	dataf => \ALT_INV_block7[14]~DUPLICATE_q\,
	combout => \Add42~0_combout\);

-- Location: FF_X40_Y1_N11
\block7[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block7[13]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[13]~DUPLICATE_q\);

-- Location: FF_X39_Y2_N50
\block7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(9));

-- Location: LABCELL_X40_Y3_N30
\Add40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add40~0_combout\ = ( block7(12) & ( \block7[14]~DUPLICATE_q\ & ( (!block7(10) & (!\block7[13]~DUPLICATE_q\ & (!block7(11) & !block7(9)))) ) ) ) # ( block7(12) & ( !\block7[14]~DUPLICATE_q\ & ( (((block7(9)) # (block7(11))) # (\block7[13]~DUPLICATE_q\)) # 
-- (block7(10)) ) ) ) # ( !block7(12) & ( !\block7[14]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111011111111111111100000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(10),
	datab => \ALT_INV_block7[13]~DUPLICATE_q\,
	datac => ALT_INV_block7(11),
	datad => ALT_INV_block7(9),
	datae => ALT_INV_block7(12),
	dataf => \ALT_INV_block7[14]~DUPLICATE_q\,
	combout => \Add40~0_combout\);

-- Location: MLABCELL_X34_Y3_N30
\Add53~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add53~13_sumout\ = SUM(( XPos(2) ) + ( VCC ) + ( !VCC ))
-- \Add53~14\ = CARRY(( XPos(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_XPos(2),
	cin => GND,
	sumout => \Add53~13_sumout\,
	cout => \Add53~14\);

-- Location: LABCELL_X36_Y2_N9
\XPos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~feeder_combout\ = ( \Add53~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add53~13_sumout\,
	combout => \XPos[2]~feeder_combout\);

-- Location: LABCELL_X37_Y7_N54
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X37_Y4_N21
\XPos[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~1_combout\ = ( \endgame~q\ ) # ( !\endgame~q\ & ( (!\rightTemp~q\ & !\leftTemp~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rightTemp~q\,
	datad => \ALT_INV_leftTemp~q\,
	dataf => \ALT_INV_endgame~q\,
	combout => \XPos[2]~1_combout\);

-- Location: LABCELL_X36_Y3_N24
\XPos[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~4_combout\ = ( \YPos[2]~4_combout\ & ( !\leftTemp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_leftTemp~q\,
	dataf => \ALT_INV_YPos[2]~4_combout\,
	combout => \XPos[2]~4_combout\);

-- Location: LABCELL_X36_Y4_N48
\YPos[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~6_combout\ = ( \always1~6_combout\ & ( \always1~13_combout\ & ( (!\KEY[0]~input_o\ & ((!\KEY[1]~input_o\) # ((!\KEY[2]~input_o\) # (!\always1~18_combout\)))) ) ) ) # ( !\always1~6_combout\ & ( \always1~13_combout\ & ( (!\KEY[0]~input_o\ & 
-- ((!\KEY[1]~input_o\) # (!\KEY[2]~input_o\))) ) ) ) # ( \always1~6_combout\ & ( !\always1~13_combout\ & ( (!\KEY[0]~input_o\ & ((!\KEY[1]~input_o\) # (!\KEY[2]~input_o\))) ) ) ) # ( !\always1~6_combout\ & ( !\always1~13_combout\ & ( (!\KEY[0]~input_o\ & 
-- ((!\KEY[1]~input_o\) # (!\KEY[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \ALT_INV_always1~18_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \ALT_INV_always1~6_combout\,
	dataf => \ALT_INV_always1~13_combout\,
	combout => \YPos[1]~6_combout\);

-- Location: LABCELL_X36_Y3_N42
\XPos[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~2_combout\ = ( \always1~18_combout\ & ( (!\KEY[1]~input_o\ & \YPos[2]~4_combout\) ) ) # ( !\always1~18_combout\ & ( (!\KEY[1]~input_o\ & (\YPos[2]~4_combout\ & ((!\always1~6_combout\) # (!\always1~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000001000100010000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \ALT_INV_YPos[2]~4_combout\,
	datac => \ALT_INV_always1~6_combout\,
	datad => \ALT_INV_always1~13_combout\,
	dataf => \ALT_INV_always1~18_combout\,
	combout => \XPos[2]~2_combout\);

-- Location: LABCELL_X43_Y3_N0
\Add5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~58_cout\ = CARRY(( block8(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block8(0),
	cin => GND,
	cout => \Add5~58_cout\);

-- Location: LABCELL_X43_Y3_N3
\Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~49_sumout\ = SUM(( !block6(1) ) + ( VCC ) + ( \Add5~58_cout\ ))
-- \Add5~50\ = CARRY(( !block6(1) ) + ( VCC ) + ( \Add5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block6(1),
	cin => \Add5~58_cout\,
	sumout => \Add5~49_sumout\,
	cout => \Add5~50\);

-- Location: LABCELL_X43_Y3_N48
\block6[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \block6[1]~3_combout\ = !\Add5~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~49_sumout\,
	combout => \block6[1]~3_combout\);

-- Location: FF_X43_Y3_N49
\block6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[1]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(1));

-- Location: LABCELL_X43_Y3_N6
\Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~53_sumout\ = SUM(( \block6[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~50\ ))
-- \Add5~54\ = CARRY(( \block6[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block6[2]~DUPLICATE_q\,
	cin => \Add5~50\,
	sumout => \Add5~53_sumout\,
	cout => \Add5~54\);

-- Location: FF_X40_Y4_N25
\block6[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[2]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N9
\Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~45_sumout\ = SUM(( \block6[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~54\ ))
-- \Add5~46\ = CARRY(( \block6[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block6[3]~DUPLICATE_q\,
	cin => \Add5~54\,
	sumout => \Add5~45_sumout\,
	cout => \Add5~46\);

-- Location: FF_X40_Y4_N58
\block6[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[3]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N12
\Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~41_sumout\ = SUM(( !block6(4) ) + ( VCC ) + ( \Add5~46\ ))
-- \Add5~42\ = CARRY(( !block6(4) ) + ( VCC ) + ( \Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block6(4),
	cin => \Add5~46\,
	sumout => \Add5~41_sumout\,
	cout => \Add5~42\);

-- Location: LABCELL_X42_Y5_N39
\block6[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block6[4]~2_combout\ = ( !\Add5~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add5~41_sumout\,
	combout => \block6[4]~2_combout\);

-- Location: FF_X42_Y5_N40
\block6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[4]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(4));

-- Location: LABCELL_X43_Y3_N15
\Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~37_sumout\ = SUM(( !block6(5) ) + ( VCC ) + ( \Add5~42\ ))
-- \Add5~38\ = CARRY(( !block6(5) ) + ( VCC ) + ( \Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(5),
	cin => \Add5~42\,
	sumout => \Add5~37_sumout\,
	cout => \Add5~38\);

-- Location: LABCELL_X42_Y5_N42
\block6[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block6[5]~1_combout\ = ( !\Add5~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add5~37_sumout\,
	combout => \block6[5]~1_combout\);

-- Location: FF_X42_Y5_N43
\block6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[5]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(5));

-- Location: FF_X42_Y5_N41
\block6[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[4]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[4]~DUPLICATE_q\);

-- Location: FF_X40_Y4_N59
\block6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(3));

-- Location: FF_X40_Y4_N26
\block6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(2));

-- Location: FF_X43_Y3_N50
\block6[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[1]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y4_N0
\Add38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add38~9_sumout\ = SUM(( !\block6[1]~DUPLICATE_q\ ) + ( \block8[0]~DUPLICATE_q\ ) + ( !VCC ))
-- \Add38~10\ = CARRY(( !\block6[1]~DUPLICATE_q\ ) + ( \block8[0]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[0]~DUPLICATE_q\,
	datad => \ALT_INV_block6[1]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add38~9_sumout\,
	cout => \Add38~10\);

-- Location: LABCELL_X40_Y4_N3
\Add38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add38~5_sumout\ = SUM(( block6(2) ) + ( VCC ) + ( \Add38~10\ ))
-- \Add38~6\ = CARRY(( block6(2) ) + ( VCC ) + ( \Add38~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(2),
	cin => \Add38~10\,
	sumout => \Add38~5_sumout\,
	cout => \Add38~6\);

-- Location: LABCELL_X40_Y4_N6
\Add38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add38~1_sumout\ = SUM(( block6(3) ) + ( VCC ) + ( \Add38~6\ ))
-- \Add38~2\ = CARRY(( block6(3) ) + ( VCC ) + ( \Add38~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block6(3),
	cin => \Add38~6\,
	sumout => \Add38~1_sumout\,
	cout => \Add38~2\);

-- Location: LABCELL_X40_Y4_N9
\Add38~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add38~21_sumout\ = SUM(( !\block6[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add38~2\ ))
-- \Add38~22\ = CARRY(( !\block6[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add38~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block6[4]~DUPLICATE_q\,
	cin => \Add38~2\,
	sumout => \Add38~21_sumout\,
	cout => \Add38~22\);

-- Location: LABCELL_X40_Y4_N12
\Add38~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add38~17_sumout\ = SUM(( !block6(5) ) + ( VCC ) + ( \Add38~22\ ))
-- \Add38~18\ = CARRY(( !block6(5) ) + ( VCC ) + ( \Add38~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block6(5),
	cin => \Add38~22\,
	sumout => \Add38~17_sumout\,
	cout => \Add38~18\);

-- Location: FF_X40_Y4_N37
\block6[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[6]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N18
\Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~33_sumout\ = SUM(( \block6[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~38\ ))
-- \Add5~34\ = CARRY(( \block6[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block6[6]~DUPLICATE_q\,
	cin => \Add5~38\,
	sumout => \Add5~33_sumout\,
	cout => \Add5~34\);

-- Location: FF_X40_Y4_N38
\block6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(6));

-- Location: LABCELL_X40_Y4_N15
\Add38~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add38~13_sumout\ = SUM(( block6(6) ) + ( VCC ) + ( \Add38~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block6(6),
	cin => \Add38~18\,
	sumout => \Add38~13_sumout\);

-- Location: LABCELL_X40_Y4_N39
\LessThan22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~3_combout\ = ( \Add38~21_sumout\ & ( \Add38~13_sumout\ & ( (!YPos(6)) # ((!YPos(5) & ((!YPos(4)) # (\Add38~17_sumout\))) # (YPos(5) & (\Add38~17_sumout\ & !YPos(4)))) ) ) ) # ( !\Add38~21_sumout\ & ( \Add38~13_sumout\ & ( (!YPos(6)) # 
-- ((!YPos(5) & \Add38~17_sumout\)) ) ) ) # ( \Add38~21_sumout\ & ( !\Add38~13_sumout\ & ( (!YPos(6) & ((!YPos(5) & ((!YPos(4)) # (\Add38~17_sumout\))) # (YPos(5) & (\Add38~17_sumout\ & !YPos(4))))) ) ) ) # ( !\Add38~21_sumout\ & ( !\Add38~13_sumout\ & ( 
-- (!YPos(6) & (!YPos(5) & \Add38~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100010100000100010101110101011101110111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => \ALT_INV_Add38~17_sumout\,
	datad => ALT_INV_YPos(4),
	datae => \ALT_INV_Add38~21_sumout\,
	dataf => \ALT_INV_Add38~13_sumout\,
	combout => \LessThan22~3_combout\);

-- Location: LABCELL_X40_Y4_N54
\LessThan22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~2_combout\ = ( \Add38~21_sumout\ & ( \Add38~17_sumout\ & ( (YPos(5) & (YPos(4) & (!YPos(6) $ (\Add38~13_sumout\)))) ) ) ) # ( !\Add38~21_sumout\ & ( \Add38~17_sumout\ & ( (YPos(5) & (!YPos(4) & (!YPos(6) $ (\Add38~13_sumout\)))) ) ) ) # ( 
-- \Add38~21_sumout\ & ( !\Add38~17_sumout\ & ( (!YPos(5) & (YPos(4) & (!YPos(6) $ (\Add38~13_sumout\)))) ) ) ) # ( !\Add38~21_sumout\ & ( !\Add38~17_sumout\ & ( (!YPos(5) & (!YPos(4) & (!YPos(6) $ (\Add38~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add38~13_sumout\,
	datae => \ALT_INV_Add38~21_sumout\,
	dataf => \ALT_INV_Add38~17_sumout\,
	combout => \LessThan22~2_combout\);

-- Location: FF_X42_Y5_N44
\block6[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[5]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[5]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y5_N33
\Add39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add39~0_combout\ = ( \block6[6]~DUPLICATE_q\ & ( \block6[4]~DUPLICATE_q\ & ( (\block6[5]~DUPLICATE_q\ & !\block6[3]~DUPLICATE_q\) ) ) ) # ( !\block6[6]~DUPLICATE_q\ & ( \block6[4]~DUPLICATE_q\ & ( (!\block6[5]~DUPLICATE_q\) # (\block6[3]~DUPLICATE_q\) ) 
-- ) ) # ( !\block6[6]~DUPLICATE_q\ & ( !\block6[4]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111111110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block6[5]~DUPLICATE_q\,
	datad => \ALT_INV_block6[3]~DUPLICATE_q\,
	datae => \ALT_INV_block6[6]~DUPLICATE_q\,
	dataf => \ALT_INV_block6[4]~DUPLICATE_q\,
	combout => \Add39~0_combout\);

-- Location: LABCELL_X42_Y5_N6
\Add39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add39~2_combout\ = ( \block6[4]~DUPLICATE_q\ & ( \block6[3]~DUPLICATE_q\ ) ) # ( !\block6[4]~DUPLICATE_q\ & ( !\block6[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block6[3]~DUPLICATE_q\,
	dataf => \ALT_INV_block6[4]~DUPLICATE_q\,
	combout => \Add39~2_combout\);

-- Location: LABCELL_X42_Y5_N12
\Add39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add39~1_combout\ = ( \block6[4]~DUPLICATE_q\ & ( !\block6[5]~DUPLICATE_q\ $ (\block6[3]~DUPLICATE_q\) ) ) # ( !\block6[4]~DUPLICATE_q\ & ( \block6[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block6[5]~DUPLICATE_q\,
	datac => \ALT_INV_block6[3]~DUPLICATE_q\,
	dataf => \ALT_INV_block6[4]~DUPLICATE_q\,
	combout => \Add39~1_combout\);

-- Location: LABCELL_X42_Y5_N48
\LessThan23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~6_combout\ = ( YPos(5) & ( YPos(6) & ( (((\Add39~2_combout\ & YPos(4))) # (\Add39~1_combout\)) # (\Add39~0_combout\) ) ) ) # ( !YPos(5) & ( YPos(6) & ( ((\Add39~2_combout\ & (YPos(4) & \Add39~1_combout\))) # (\Add39~0_combout\) ) ) ) # ( 
-- YPos(5) & ( !YPos(6) & ( (\Add39~0_combout\ & (((\Add39~2_combout\ & YPos(4))) # (\Add39~1_combout\))) ) ) ) # ( !YPos(5) & ( !YPos(6) & ( (\Add39~0_combout\ & (\Add39~2_combout\ & (YPos(4) & \Add39~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010101010101010101010101110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add39~0_combout\,
	datab => \ALT_INV_Add39~2_combout\,
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add39~1_combout\,
	datae => ALT_INV_YPos(5),
	dataf => ALT_INV_YPos(6),
	combout => \LessThan23~6_combout\);

-- Location: LABCELL_X40_Y4_N27
\LessThan23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~0_combout\ = ( \block6[4]~DUPLICATE_q\ & ( YPos(5) & ( (!block6(3) & (block6(5) & (!block6(6) $ (!YPos(6))))) # (block6(3) & (!block6(5) & (!block6(6) $ (YPos(6))))) ) ) ) # ( !\block6[4]~DUPLICATE_q\ & ( YPos(5) & ( (!block6(5) & (!block6(6) 
-- $ (YPos(6)))) ) ) ) # ( \block6[4]~DUPLICATE_q\ & ( !YPos(5) & ( (!block6(6) & (!YPos(6) & (!block6(3) $ (block6(5))))) # (block6(6) & (YPos(6) & (!block6(3) $ (block6(5))))) ) ) ) # ( !\block6[4]~DUPLICATE_q\ & ( !YPos(5) & ( (block6(5) & (!block6(6) $ 
-- (YPos(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101100001000010000110100101000000000010000101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(6),
	datab => ALT_INV_block6(3),
	datac => ALT_INV_YPos(6),
	datad => ALT_INV_block6(5),
	datae => \ALT_INV_block6[4]~DUPLICATE_q\,
	dataf => ALT_INV_YPos(5),
	combout => \LessThan23~0_combout\);

-- Location: LABCELL_X40_Y4_N42
\LessThan23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~1_combout\ = ( YPos(4) & ( !block6(3) $ (!\block6[4]~DUPLICATE_q\) ) ) # ( !YPos(4) & ( !block6(3) $ (\block6[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block6(3),
	datad => \ALT_INV_block6[4]~DUPLICATE_q\,
	dataf => ALT_INV_YPos(4),
	combout => \LessThan23~1_combout\);

-- Location: LABCELL_X36_Y5_N57
\LessThan23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~3_combout\ = ( YPos(2) & ( (block6(2) & (!YPos(3) $ (!\block6[3]~DUPLICATE_q\))) ) ) # ( !YPos(2) & ( (!block6(2) & (!YPos(3) $ (!\block6[3]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010100001010000000000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(3),
	datac => ALT_INV_block6(2),
	datad => \ALT_INV_block6[3]~DUPLICATE_q\,
	dataf => ALT_INV_YPos(2),
	combout => \LessThan23~3_combout\);

-- Location: MLABCELL_X39_Y3_N51
\LessThan23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~4_combout\ = ( YPos(3) & ( ((YPos(2) & !block6(2))) # (\block6[3]~DUPLICATE_q\) ) ) # ( !YPos(3) & ( (YPos(2) & (\block6[3]~DUPLICATE_q\ & !block6(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000001011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => \ALT_INV_block6[3]~DUPLICATE_q\,
	datad => ALT_INV_block6(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan23~4_combout\);

-- Location: LABCELL_X37_Y4_N18
\LessThan23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~2_combout\ = ( YPos(1) & ( ((!block8(0) & YPos(0))) # (\block6[1]~DUPLICATE_q\) ) ) # ( !YPos(1) & ( (!block8(0) & (YPos(0) & \block6[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(0),
	datac => ALT_INV_YPos(0),
	datad => \ALT_INV_block6[1]~DUPLICATE_q\,
	dataf => ALT_INV_YPos(1),
	combout => \LessThan23~2_combout\);

-- Location: MLABCELL_X39_Y2_N0
\LessThan23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~7_combout\ = ( \LessThan23~4_combout\ & ( \LessThan23~2_combout\ & ( (!\LessThan23~6_combout\ & ((!\LessThan23~0_combout\) # (!\LessThan23~1_combout\))) ) ) ) # ( !\LessThan23~4_combout\ & ( \LessThan23~2_combout\ & ( (!\LessThan23~6_combout\ 
-- & ((!\LessThan23~0_combout\) # ((!\LessThan23~1_combout\) # (!\LessThan23~3_combout\)))) ) ) ) # ( \LessThan23~4_combout\ & ( !\LessThan23~2_combout\ & ( (!\LessThan23~6_combout\ & ((!\LessThan23~0_combout\) # (!\LessThan23~1_combout\))) ) ) ) # ( 
-- !\LessThan23~4_combout\ & ( !\LessThan23~2_combout\ & ( !\LessThan23~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010001010100010101010101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan23~6_combout\,
	datab => \ALT_INV_LessThan23~0_combout\,
	datac => \ALT_INV_LessThan23~1_combout\,
	datad => \ALT_INV_LessThan23~3_combout\,
	datae => \ALT_INV_LessThan23~4_combout\,
	dataf => \ALT_INV_LessThan23~2_combout\,
	combout => \LessThan23~7_combout\);

-- Location: LABCELL_X43_Y3_N21
\Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~25_sumout\ = SUM(( \block6[7]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~34\ ))
-- \Add5~26\ = CARRY(( \block6[7]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block6[7]~DUPLICATE_q\,
	cin => \Add5~34\,
	sumout => \Add5~25_sumout\,
	cout => \Add5~26\);

-- Location: FF_X43_Y3_N59
\block6[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[7]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N24
\Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~29_sumout\ = SUM(( \block6[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~26\ ))
-- \Add5~30\ = CARRY(( \block6[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block6[8]~DUPLICATE_q\,
	cin => \Add5~26\,
	sumout => \Add5~29_sumout\,
	cout => \Add5~30\);

-- Location: FF_X40_Y3_N58
\block6[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[8]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N27
\Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~17_sumout\ = SUM(( \block6[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~30\ ))
-- \Add5~18\ = CARRY(( \block6[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block6[9]~DUPLICATE_q\,
	cin => \Add5~30\,
	sumout => \Add5~17_sumout\,
	cout => \Add5~18\);

-- Location: FF_X37_Y2_N49
\block6[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[9]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N30
\Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~21_sumout\ = SUM(( block6(10) ) + ( VCC ) + ( \Add5~18\ ))
-- \Add5~22\ = CARRY(( block6(10) ) + ( VCC ) + ( \Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block6(10),
	cin => \Add5~18\,
	sumout => \Add5~21_sumout\,
	cout => \Add5~22\);

-- Location: FF_X42_Y3_N22
\block6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(10));

-- Location: LABCELL_X43_Y3_N33
\Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~9_sumout\ = SUM(( block6(11) ) + ( VCC ) + ( \Add5~22\ ))
-- \Add5~10\ = CARRY(( block6(11) ) + ( VCC ) + ( \Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block6(11),
	cin => \Add5~22\,
	sumout => \Add5~9_sumout\,
	cout => \Add5~10\);

-- Location: FF_X42_Y2_N20
\block6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(11));

-- Location: FF_X37_Y2_N50
\block6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(9));

-- Location: LABCELL_X37_Y2_N51
\LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan21~0_combout\ = ( XPos(4) & ( XPos(3) & ( (!block6(10)) # (((XPos(2) & !block6(9))) # (block6(11))) ) ) ) # ( !XPos(4) & ( XPos(3) & ( (block6(11) & ((!block6(10)) # ((XPos(2) & !block6(9))))) ) ) ) # ( XPos(4) & ( !XPos(3) & ( ((!block6(10) & 
-- (XPos(2) & !block6(9)))) # (block6(11)) ) ) ) # ( !XPos(4) & ( !XPos(3) & ( (!block6(10) & (XPos(2) & (block6(11) & !block6(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000001011110000111100001011000010101011111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(10),
	datab => ALT_INV_XPos(2),
	datac => ALT_INV_block6(11),
	datad => ALT_INV_block6(9),
	datae => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan21~0_combout\);

-- Location: LABCELL_X43_Y3_N36
\Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~13_sumout\ = SUM(( \block6[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~10\ ))
-- \Add5~14\ = CARRY(( \block6[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block6[12]~DUPLICATE_q\,
	cin => \Add5~10\,
	sumout => \Add5~13_sumout\,
	cout => \Add5~14\);

-- Location: FF_X37_Y2_N19
\block6[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~13_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[12]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N39
\Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~5_sumout\ = SUM(( !\block6[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~14\ ))
-- \Add5~6\ = CARRY(( !\block6[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block6[13]~DUPLICATE_q\,
	cin => \Add5~14\,
	sumout => \Add5~5_sumout\,
	cout => \Add5~6\);

-- Location: LABCELL_X43_Y3_N51
\block6[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block6[13]~0_combout\ = ( !\Add5~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add5~5_sumout\,
	combout => \block6[13]~0_combout\);

-- Location: FF_X43_Y3_N52
\block6[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[13]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[13]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N42
\Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~1_sumout\ = SUM(( block6(14) ) + ( VCC ) + ( \Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block6(14),
	cin => \Add5~6\,
	sumout => \Add5~1_sumout\);

-- Location: FF_X42_Y2_N17
\block6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(14));

-- Location: FF_X42_Y3_N23
\block6[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block6[10]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y2_N33
\Add35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add35~0_combout\ = ( \block6[10]~DUPLICATE_q\ & ( \block6[13]~DUPLICATE_q\ & ( !block6(14) ) ) ) # ( !\block6[10]~DUPLICATE_q\ & ( \block6[13]~DUPLICATE_q\ & ( !block6(14) $ (((!block6(11) & (!\block6[9]~DUPLICATE_q\ & !\block6[12]~DUPLICATE_q\)))) ) ) ) 
-- # ( \block6[10]~DUPLICATE_q\ & ( !\block6[13]~DUPLICATE_q\ & ( !block6(14) ) ) ) # ( !\block6[10]~DUPLICATE_q\ & ( !\block6[13]~DUPLICATE_q\ & ( !block6(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001111000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(11),
	datab => \ALT_INV_block6[9]~DUPLICATE_q\,
	datac => ALT_INV_block6(14),
	datad => \ALT_INV_block6[12]~DUPLICATE_q\,
	datae => \ALT_INV_block6[10]~DUPLICATE_q\,
	dataf => \ALT_INV_block6[13]~DUPLICATE_q\,
	combout => \Add35~0_combout\);

-- Location: LABCELL_X42_Y2_N54
\Add37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add37~0_combout\ = ( \block6[13]~DUPLICATE_q\ & ( block6(14) ) ) # ( !\block6[13]~DUPLICATE_q\ & ( !block6(14) $ (((!block6(11)) # (!\block6[12]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110110001101100011011000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(11),
	datab => ALT_INV_block6(14),
	datac => \ALT_INV_block6[12]~DUPLICATE_q\,
	dataf => \ALT_INV_block6[13]~DUPLICATE_q\,
	combout => \Add37~0_combout\);

-- Location: FF_X37_Y2_N20
\block6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~13_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(12));

-- Location: LABCELL_X37_Y2_N54
\LessThan21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan21~1_combout\ = ( XPos(6) & ( (!block6(12) & (!\block6[13]~DUPLICATE_q\ & (!block6(11) $ (XPos(5))))) # (block6(12) & ((!block6(11) & (XPos(5) & !\block6[13]~DUPLICATE_q\)) # (block6(11) & (!XPos(5) & \block6[13]~DUPLICATE_q\)))) ) ) # ( !XPos(6) 
-- & ( (!block6(12) & (\block6[13]~DUPLICATE_q\ & (!block6(11) $ (XPos(5))))) # (block6(12) & ((!block6(11) & (XPos(5) & \block6[13]~DUPLICATE_q\)) # (block6(11) & (!XPos(5) & !\block6[13]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010000110000100001000011010000110000100001000011000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(12),
	datab => ALT_INV_block6(11),
	datac => ALT_INV_XPos(5),
	datad => \ALT_INV_block6[13]~DUPLICATE_q\,
	dataf => ALT_INV_XPos(6),
	combout => \LessThan21~1_combout\);

-- Location: LABCELL_X42_Y2_N0
\LessThan21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan21~2_combout\ = ( XPos(6) & ( XPos(5) & ( (!\block6[12]~DUPLICATE_q\ $ (block6(11))) # (\block6[13]~DUPLICATE_q\) ) ) ) # ( !XPos(6) & ( XPos(5) & ( (!\block6[12]~DUPLICATE_q\ & (!block6(11) & \block6[13]~DUPLICATE_q\)) # 
-- (\block6[12]~DUPLICATE_q\ & (block6(11) & !\block6[13]~DUPLICATE_q\)) ) ) ) # ( XPos(6) & ( !XPos(5) & ( !\block6[13]~DUPLICATE_q\ $ (((!\block6[12]~DUPLICATE_q\) # (!block6(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001011111101000000101101000001010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block6[12]~DUPLICATE_q\,
	datac => ALT_INV_block6(11),
	datad => \ALT_INV_block6[13]~DUPLICATE_q\,
	datae => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan21~2_combout\);

-- Location: LABCELL_X37_Y2_N6
\always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~0_combout\ = ( \LessThan21~1_combout\ & ( \LessThan21~2_combout\ & ( (\Add35~0_combout\ & (!XPos(7) & \Add37~0_combout\)) ) ) ) # ( !\LessThan21~1_combout\ & ( \LessThan21~2_combout\ & ( (\Add35~0_combout\ & (!XPos(7) & \Add37~0_combout\)) ) ) ) 
-- # ( \LessThan21~1_combout\ & ( !\LessThan21~2_combout\ & ( (!XPos(7) & (\Add35~0_combout\ & ((!\LessThan21~0_combout\) # (\Add37~0_combout\)))) # (XPos(7) & (!\LessThan21~0_combout\ & ((\Add37~0_combout\)))) ) ) ) # ( !\LessThan21~1_combout\ & ( 
-- !\LessThan21~2_combout\ & ( (!XPos(7) & (\Add35~0_combout\)) # (XPos(7) & ((\Add37~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001000000011101000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan21~0_combout\,
	datab => \ALT_INV_Add35~0_combout\,
	datac => ALT_INV_XPos(7),
	datad => \ALT_INV_Add37~0_combout\,
	datae => \ALT_INV_LessThan21~1_combout\,
	dataf => \ALT_INV_LessThan21~2_combout\,
	combout => \always1~0_combout\);

-- Location: MLABCELL_X39_Y3_N6
\LessThan22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~5_combout\ = ( \Add38~9_sumout\ & ( (!YPos(1)) # ((!block8(0) & !YPos(0))) ) ) # ( !\Add38~9_sumout\ & ( (!block8(0) & (!YPos(1) & !YPos(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000011101110110011001110111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(0),
	datab => ALT_INV_YPos(1),
	datad => ALT_INV_YPos(0),
	dataf => \ALT_INV_Add38~9_sumout\,
	combout => \LessThan22~5_combout\);

-- Location: MLABCELL_X39_Y3_N18
\LessThan22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~6_combout\ = ( \LessThan22~5_combout\ & ( (!YPos(3) & ((!YPos(2)) # ((\Add38~1_sumout\) # (\Add38~5_sumout\)))) # (YPos(3) & (\Add38~1_sumout\ & ((!YPos(2)) # (\Add38~5_sumout\)))) ) ) # ( !\LessThan22~5_combout\ & ( (!YPos(3) & (((!YPos(2) & 
-- \Add38~5_sumout\)) # (\Add38~1_sumout\))) # (YPos(3) & (!YPos(2) & (\Add38~5_sumout\ & \Add38~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011111000110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_Add38~5_sumout\,
	datad => \ALT_INV_Add38~1_sumout\,
	dataf => \ALT_INV_LessThan22~5_combout\,
	combout => \LessThan22~6_combout\);

-- Location: LABCELL_X37_Y2_N30
\LessThan20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~4_combout\ = ( XPos(3) & ( (!XPos(4) & (!block6(11) $ (((block6(10)) # (block6(9)))))) ) ) # ( !XPos(3) & ( (!block6(11) & ((!block6(9) & (!block6(10))) # (block6(9) & (block6(10) & !XPos(4))))) # (block6(11) & ((!XPos(4)) # ((block6(9) & 
-- block6(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011110000001101101111000000110010011000000001001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(9),
	datab => ALT_INV_block6(11),
	datac => ALT_INV_block6(10),
	datad => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan20~4_combout\);

-- Location: LABCELL_X37_Y2_N33
\LessThan20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~0_combout\ = ( XPos(7) & ( !\Add35~0_combout\ ) ) # ( !XPos(7) & ( \Add35~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add35~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan20~0_combout\);

-- Location: LABCELL_X37_Y2_N0
\LessThan20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~3_combout\ = ( XPos(3) & ( (!block6(9) & (!block6(10) & (!block6(11) $ (!XPos(4))))) # (block6(9) & (block6(10) & (!block6(11) $ (XPos(4))))) ) ) # ( !XPos(3) & ( (!block6(9) & (block6(10) & (!block6(11) $ (XPos(4))))) # (block6(9) & 
-- (!block6(10) & (!block6(11) $ (XPos(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010010010010000001001000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(9),
	datab => ALT_INV_block6(11),
	datac => ALT_INV_block6(10),
	datad => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan20~3_combout\);

-- Location: LABCELL_X40_Y2_N54
\LessThan20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~2_combout\ = ( XPos(2) & ( ((!\block6[8]~DUPLICATE_q\ & !\block6[7]~DUPLICATE_q\)) # (\block6[9]~DUPLICATE_q\) ) ) # ( !XPos(2) & ( (!\block6[8]~DUPLICATE_q\ & (!\block6[7]~DUPLICATE_q\ & \block6[9]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block6[8]~DUPLICATE_q\,
	datac => \ALT_INV_block6[7]~DUPLICATE_q\,
	datad => \ALT_INV_block6[9]~DUPLICATE_q\,
	dataf => ALT_INV_XPos(2),
	combout => \LessThan20~2_combout\);

-- Location: LABCELL_X42_Y3_N3
\Add35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add35~2_combout\ = ( !\block6[9]~DUPLICATE_q\ & ( (!block6(10) & !block6(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block6(10),
	datad => ALT_INV_block6(11),
	dataf => \ALT_INV_block6[9]~DUPLICATE_q\,
	combout => \Add35~2_combout\);

-- Location: LABCELL_X42_Y2_N36
\LessThan20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~7_combout\ = ( \Add35~2_combout\ & ( XPos(6) & ( (!XPos(5) & (!\block6[13]~DUPLICATE_q\ & \block6[12]~DUPLICATE_q\)) # (XPos(5) & (\block6[13]~DUPLICATE_q\ & !\block6[12]~DUPLICATE_q\)) ) ) ) # ( !\Add35~2_combout\ & ( XPos(6) & ( 
-- (!\block6[13]~DUPLICATE_q\ & (!XPos(5) $ (\block6[12]~DUPLICATE_q\))) ) ) ) # ( \Add35~2_combout\ & ( !XPos(6) & ( (!XPos(5) & (\block6[13]~DUPLICATE_q\ & \block6[12]~DUPLICATE_q\)) # (XPos(5) & (!\block6[13]~DUPLICATE_q\ & !\block6[12]~DUPLICATE_q\)) ) ) 
-- ) # ( !\Add35~2_combout\ & ( !XPos(6) & ( (\block6[13]~DUPLICATE_q\ & (!XPos(5) $ (\block6[12]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001010000100100001010000100100001000001100000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(5),
	datab => \ALT_INV_block6[13]~DUPLICATE_q\,
	datac => \ALT_INV_block6[12]~DUPLICATE_q\,
	datae => \ALT_INV_Add35~2_combout\,
	dataf => ALT_INV_XPos(6),
	combout => \LessThan20~7_combout\);

-- Location: LABCELL_X42_Y3_N6
\LessThan20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~6_combout\ = ( \block6[12]~DUPLICATE_q\ & ( (!XPos(6) & ((!\block6[13]~DUPLICATE_q\) # ((!XPos(5) & !\Add35~2_combout\)))) # (XPos(6) & (!XPos(5) & (!\block6[13]~DUPLICATE_q\ & !\Add35~2_combout\))) ) ) # ( !\block6[12]~DUPLICATE_q\ & ( 
-- (!XPos(5) & ((!\block6[13]~DUPLICATE_q\ & (!XPos(6))) # (\block6[13]~DUPLICATE_q\ & ((\Add35~2_combout\))))) # (XPos(5) & (!XPos(6) & (!\block6[13]~DUPLICATE_q\ $ (\Add35~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010001110110000001000111011101000110000001110100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(5),
	datab => ALT_INV_XPos(6),
	datac => \ALT_INV_block6[13]~DUPLICATE_q\,
	datad => \ALT_INV_Add35~2_combout\,
	dataf => \ALT_INV_block6[12]~DUPLICATE_q\,
	combout => \LessThan20~6_combout\);

-- Location: LABCELL_X42_Y2_N6
\LessThan20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~8_combout\ = ( \LessThan20~7_combout\ & ( \LessThan20~6_combout\ & ( \LessThan20~0_combout\ ) ) ) # ( !\LessThan20~7_combout\ & ( \LessThan20~6_combout\ & ( \LessThan20~0_combout\ ) ) ) # ( \LessThan20~7_combout\ & ( !\LessThan20~6_combout\ & 
-- ( (\LessThan20~0_combout\ & (((\LessThan20~3_combout\ & !\LessThan20~2_combout\)) # (\LessThan20~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110001000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan20~4_combout\,
	datab => \ALT_INV_LessThan20~0_combout\,
	datac => \ALT_INV_LessThan20~3_combout\,
	datad => \ALT_INV_LessThan20~2_combout\,
	datae => \ALT_INV_LessThan20~7_combout\,
	dataf => \ALT_INV_LessThan20~6_combout\,
	combout => \LessThan20~8_combout\);

-- Location: LABCELL_X37_Y2_N24
\always1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~19_combout\ = ( \LessThan22~6_combout\ & ( !\LessThan20~8_combout\ & ( (!\LessThan23~7_combout\ & (\always1~0_combout\ & ((\LessThan22~2_combout\) # (\LessThan22~3_combout\)))) ) ) ) # ( !\LessThan22~6_combout\ & ( !\LessThan20~8_combout\ & ( 
-- (\LessThan22~3_combout\ & (!\LessThan23~7_combout\ & \always1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan22~3_combout\,
	datab => \ALT_INV_LessThan22~2_combout\,
	datac => \ALT_INV_LessThan23~7_combout\,
	datad => \ALT_INV_always1~0_combout\,
	datae => \ALT_INV_LessThan22~6_combout\,
	dataf => \ALT_INV_LessThan20~8_combout\,
	combout => \always1~19_combout\);

-- Location: FF_X34_Y5_N49
\block2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(14));

-- Location: MLABCELL_X39_Y5_N21
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( block2(7) ) + ( VCC ) + ( \Add1~42\ ))
-- \Add1~26\ = CARRY(( block2(7) ) + ( VCC ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(7),
	cin => \Add1~42\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: FF_X39_Y5_N26
\block2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(7));

-- Location: MLABCELL_X39_Y5_N24
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( block2(8) ) + ( VCC ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( block2(8) ) + ( VCC ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block2(8),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: FF_X39_Y5_N47
\block2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(8));

-- Location: MLABCELL_X39_Y5_N27
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( block2(9) ) + ( VCC ) + ( \Add1~30\ ))
-- \Add1~18\ = CARRY(( block2(9) ) + ( VCC ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(9),
	cin => \Add1~30\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: FF_X34_Y5_N46
\block2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(9));

-- Location: MLABCELL_X39_Y5_N30
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( !block2(10) ) + ( VCC ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( !block2(10) ) + ( VCC ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block2(10),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: MLABCELL_X39_Y5_N57
\block2[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block2[10]~1_combout\ = ( !\Add1~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add1~21_sumout\,
	combout => \block2[10]~1_combout\);

-- Location: FF_X39_Y5_N59
\block2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[10]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(10));

-- Location: MLABCELL_X39_Y5_N33
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( block2(11) ) + ( VCC ) + ( \Add1~22\ ))
-- \Add1~10\ = CARRY(( block2(11) ) + ( VCC ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(11),
	cin => \Add1~22\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: FF_X34_Y5_N25
\block2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(11));

-- Location: MLABCELL_X39_Y5_N36
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( !block2(12) ) + ( VCC ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( !block2(12) ) + ( VCC ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(12),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: MLABCELL_X34_Y5_N18
\block2[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block2[12]~0_combout\ = ( !\Add1~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \block2[12]~0_combout\);

-- Location: FF_X34_Y5_N19
\block2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[12]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(12));

-- Location: MLABCELL_X39_Y5_N39
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \block2[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~14\ ))
-- \Add1~6\ = CARRY(( \block2[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block2[13]~DUPLICATE_q\,
	cin => \Add1~14\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: FF_X34_Y5_N38
\block2[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~5_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[13]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y5_N42
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( block2(14) ) + ( VCC ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(14),
	cin => \Add1~6\,
	sumout => \Add1~1_sumout\);

-- Location: FF_X34_Y5_N50
\block2[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[14]~DUPLICATE_q\);

-- Location: FF_X34_Y5_N47
\block2[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[9]~DUPLICATE_q\);

-- Location: FF_X34_Y5_N26
\block2[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[11]~DUPLICATE_q\);

-- Location: FF_X34_Y5_N20
\block2[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[12]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[12]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y5_N27
\Add15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~0_combout\ = ( \block2[13]~DUPLICATE_q\ & ( \block2[12]~DUPLICATE_q\ & ( !\block2[14]~DUPLICATE_q\ ) ) ) # ( !\block2[13]~DUPLICATE_q\ & ( \block2[12]~DUPLICATE_q\ & ( !\block2[14]~DUPLICATE_q\ $ (((block2(10) & (!\block2[9]~DUPLICATE_q\ & 
-- !\block2[11]~DUPLICATE_q\)))) ) ) ) # ( \block2[13]~DUPLICATE_q\ & ( !\block2[12]~DUPLICATE_q\ & ( !\block2[14]~DUPLICATE_q\ ) ) ) # ( !\block2[13]~DUPLICATE_q\ & ( !\block2[12]~DUPLICATE_q\ & ( !\block2[14]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010011010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[14]~DUPLICATE_q\,
	datab => ALT_INV_block2(10),
	datac => \ALT_INV_block2[9]~DUPLICATE_q\,
	datad => \ALT_INV_block2[11]~DUPLICATE_q\,
	datae => \ALT_INV_block2[13]~DUPLICATE_q\,
	dataf => \ALT_INV_block2[12]~DUPLICATE_q\,
	combout => \Add15~0_combout\);

-- Location: MLABCELL_X34_Y5_N12
\Add17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~0_combout\ = ( \block2[14]~DUPLICATE_q\ & ( (!\block2[11]~DUPLICATE_q\) # ((!\block2[13]~DUPLICATE_q\) # (\block2[12]~DUPLICATE_q\)) ) ) # ( !\block2[14]~DUPLICATE_q\ & ( (\block2[11]~DUPLICATE_q\ & (!\block2[12]~DUPLICATE_q\ & 
-- \block2[13]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011111111101011111111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[11]~DUPLICATE_q\,
	datac => \ALT_INV_block2[12]~DUPLICATE_q\,
	datad => \ALT_INV_block2[13]~DUPLICATE_q\,
	dataf => \ALT_INV_block2[14]~DUPLICATE_q\,
	combout => \Add17~0_combout\);

-- Location: MLABCELL_X34_Y5_N39
\LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = ( XPos(3) & ( XPos(2) & ( (!\block2[11]~DUPLICATE_q\ & (XPos(4) & ((!\block2[9]~DUPLICATE_q\) # (block2(10))))) # (\block2[11]~DUPLICATE_q\ & ((!\block2[9]~DUPLICATE_q\) # ((XPos(4)) # (block2(10))))) ) ) ) # ( !XPos(3) & ( XPos(2) 
-- & ( (!\block2[11]~DUPLICATE_q\ & (!\block2[9]~DUPLICATE_q\ & (block2(10) & XPos(4)))) # (\block2[11]~DUPLICATE_q\ & (((!\block2[9]~DUPLICATE_q\ & block2(10))) # (XPos(4)))) ) ) ) # ( XPos(3) & ( !XPos(2) & ( (!\block2[11]~DUPLICATE_q\ & (block2(10) & 
-- XPos(4))) # (\block2[11]~DUPLICATE_q\ & ((XPos(4)) # (block2(10)))) ) ) ) # ( !XPos(3) & ( !XPos(2) & ( (\block2[11]~DUPLICATE_q\ & XPos(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000001010101111100000100010111010100010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[11]~DUPLICATE_q\,
	datab => \ALT_INV_block2[9]~DUPLICATE_q\,
	datac => ALT_INV_block2(10),
	datad => ALT_INV_XPos(4),
	datae => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan5~0_combout\);

-- Location: MLABCELL_X34_Y5_N54
\LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~1_combout\ = ( XPos(6) & ( (!\block2[13]~DUPLICATE_q\ & (!\block2[12]~DUPLICATE_q\ & (\block2[11]~DUPLICATE_q\ & !XPos(5)))) # (\block2[13]~DUPLICATE_q\ & ((!\block2[12]~DUPLICATE_q\ & (!\block2[11]~DUPLICATE_q\ & XPos(5))) # 
-- (\block2[12]~DUPLICATE_q\ & (!\block2[11]~DUPLICATE_q\ $ (XPos(5)))))) ) ) # ( !XPos(6) & ( (!\block2[13]~DUPLICATE_q\ & ((!\block2[12]~DUPLICATE_q\ & (!\block2[11]~DUPLICATE_q\ & XPos(5))) # (\block2[12]~DUPLICATE_q\ & (!\block2[11]~DUPLICATE_q\ $ 
-- (XPos(5)))))) # (\block2[13]~DUPLICATE_q\ & (!\block2[12]~DUPLICATE_q\ & (\block2[11]~DUPLICATE_q\ & !XPos(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010010000010001001001000001000011000010000010001100001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[13]~DUPLICATE_q\,
	datab => \ALT_INV_block2[12]~DUPLICATE_q\,
	datac => \ALT_INV_block2[11]~DUPLICATE_q\,
	datad => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan5~1_combout\);

-- Location: MLABCELL_X34_Y5_N51
\LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~2_combout\ = ( XPos(5) & ( XPos(6) & ( (!\block2[13]~DUPLICATE_q\) # (!\block2[12]~DUPLICATE_q\ $ (!\block2[11]~DUPLICATE_q\)) ) ) ) # ( !XPos(5) & ( XPos(6) & ( !\block2[13]~DUPLICATE_q\ $ (((!\block2[12]~DUPLICATE_q\ & 
-- \block2[11]~DUPLICATE_q\))) ) ) ) # ( XPos(5) & ( !XPos(6) & ( (!\block2[13]~DUPLICATE_q\ & (\block2[12]~DUPLICATE_q\ & !\block2[11]~DUPLICATE_q\)) # (\block2[13]~DUPLICATE_q\ & (!\block2[12]~DUPLICATE_q\ & \block2[11]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100101000010101010010110101010111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[13]~DUPLICATE_q\,
	datac => \ALT_INV_block2[12]~DUPLICATE_q\,
	datad => \ALT_INV_block2[11]~DUPLICATE_q\,
	datae => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan5~2_combout\);

-- Location: MLABCELL_X34_Y5_N42
\always1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~11_combout\ = ( \LessThan5~1_combout\ & ( \LessThan5~2_combout\ & ( (\Add15~0_combout\ & (\Add17~0_combout\ & !XPos(7))) ) ) ) # ( !\LessThan5~1_combout\ & ( \LessThan5~2_combout\ & ( (\Add15~0_combout\ & (\Add17~0_combout\ & !XPos(7))) ) ) ) # ( 
-- \LessThan5~1_combout\ & ( !\LessThan5~2_combout\ & ( (!XPos(7) & (\Add15~0_combout\ & ((!\LessThan5~0_combout\) # (\Add17~0_combout\)))) # (XPos(7) & (((\Add17~0_combout\ & !\LessThan5~0_combout\)))) ) ) ) # ( !\LessThan5~1_combout\ & ( 
-- !\LessThan5~2_combout\ & ( (!XPos(7) & (\Add15~0_combout\)) # (XPos(7) & ((\Add17~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~0_combout\,
	datab => \ALT_INV_Add17~0_combout\,
	datac => ALT_INV_XPos(7),
	datad => \ALT_INV_LessThan5~0_combout\,
	datae => \ALT_INV_LessThan5~1_combout\,
	dataf => \ALT_INV_LessThan5~2_combout\,
	combout => \always1~11_combout\);

-- Location: LABCELL_X36_Y3_N15
\LessThan7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~3_combout\ = ( YPos(3) & ( ((YPos(2) & block2(2))) # (block2(3)) ) ) # ( !YPos(3) & ( (YPos(2) & (block2(2) & block2(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => ALT_INV_block2(2),
	datad => ALT_INV_block2(3),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan7~3_combout\);

-- Location: FF_X36_Y7_N11
\block2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~41_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(6));

-- Location: LABCELL_X36_Y7_N33
\Add19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add19~1_combout\ = ( block2(4) & ( !block2(6) ) ) # ( !block2(4) & ( !block2(6) $ (((!block2(3) & !\block2[5]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011110000001111001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block2(3),
	datac => ALT_INV_block2(6),
	datad => \ALT_INV_block2[5]~DUPLICATE_q\,
	dataf => ALT_INV_block2(4),
	combout => \Add19~1_combout\);

-- Location: LABCELL_X36_Y7_N27
\Add19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add19~0_combout\ = ( block2(4) & ( !block2(3) ) ) # ( !block2(4) & ( block2(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block2(3),
	dataf => ALT_INV_block2(4),
	combout => \Add19~0_combout\);

-- Location: LABCELL_X36_Y7_N51
\Add19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add19~2_combout\ = ( block2(4) & ( !\block2[5]~DUPLICATE_q\ ) ) # ( !block2(4) & ( !block2(3) $ (!\block2[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(3),
	datad => \ALT_INV_block2[5]~DUPLICATE_q\,
	dataf => ALT_INV_block2(4),
	combout => \Add19~2_combout\);

-- Location: LABCELL_X36_Y7_N0
\LessThan7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~5_combout\ = ( YPos(4) & ( YPos(5) & ( (!\Add19~1_combout\ & (YPos(6) & ((\Add19~2_combout\) # (\Add19~0_combout\)))) # (\Add19~1_combout\ & (((YPos(6)) # (\Add19~2_combout\)) # (\Add19~0_combout\))) ) ) ) # ( !YPos(4) & ( YPos(5) & ( 
-- (!\Add19~1_combout\ & (\Add19~2_combout\ & YPos(6))) # (\Add19~1_combout\ & ((YPos(6)) # (\Add19~2_combout\))) ) ) ) # ( YPos(4) & ( !YPos(5) & ( (!\Add19~1_combout\ & (\Add19~0_combout\ & (\Add19~2_combout\ & YPos(6)))) # (\Add19~1_combout\ & 
-- (((\Add19~0_combout\ & \Add19~2_combout\)) # (YPos(6)))) ) ) ) # ( !YPos(4) & ( !YPos(5) & ( (\Add19~1_combout\ & YPos(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000010101011100000101010111110001010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add19~1_combout\,
	datab => \ALT_INV_Add19~0_combout\,
	datac => \ALT_INV_Add19~2_combout\,
	datad => ALT_INV_YPos(6),
	datae => ALT_INV_YPos(4),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan7~5_combout\);

-- Location: LABCELL_X36_Y7_N36
\LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~1_combout\ = ( YPos(0) & ( YPos(1) & ( (!\block8[0]~DUPLICATE_q\) # (!block2(1)) ) ) ) # ( !YPos(0) & ( YPos(1) & ( !block2(1) ) ) ) # ( YPos(0) & ( !YPos(1) & ( (!\block8[0]~DUPLICATE_q\ & !block2(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block8[0]~DUPLICATE_q\,
	datac => ALT_INV_block2(1),
	datae => ALT_INV_YPos(0),
	dataf => ALT_INV_YPos(1),
	combout => \LessThan7~1_combout\);

-- Location: LABCELL_X36_Y7_N42
\LessThan7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~6_combout\ = ( YPos(4) & ( YPos(5) & ( (!\Add19~2_combout\ & (!\Add19~0_combout\ & (!\Add19~1_combout\ $ (!YPos(6))))) ) ) ) # ( !YPos(4) & ( YPos(5) & ( (!\Add19~2_combout\ & (\Add19~0_combout\ & (!\Add19~1_combout\ $ (!YPos(6))))) ) ) ) # ( 
-- YPos(4) & ( !YPos(5) & ( (\Add19~2_combout\ & (!\Add19~0_combout\ & (!\Add19~1_combout\ $ (!YPos(6))))) ) ) ) # ( !YPos(4) & ( !YPos(5) & ( (\Add19~2_combout\ & (\Add19~0_combout\ & (!\Add19~1_combout\ $ (!YPos(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000001000100000000000010001000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add19~2_combout\,
	datab => \ALT_INV_Add19~0_combout\,
	datac => \ALT_INV_Add19~1_combout\,
	datad => ALT_INV_YPos(6),
	datae => ALT_INV_YPos(4),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan7~6_combout\);

-- Location: LABCELL_X36_Y7_N30
\LessThan7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~2_combout\ = ( YPos(3) & ( (!block2(3) & (!block2(2) $ (!YPos(2)))) ) ) # ( !YPos(3) & ( (block2(3) & (!block2(2) $ (!YPos(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001001001000010010000100100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(2),
	datab => ALT_INV_block2(3),
	datac => ALT_INV_YPos(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan7~2_combout\);

-- Location: LABCELL_X37_Y5_N15
\always1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~25_combout\ = ( \LessThan7~6_combout\ & ( \LessThan7~2_combout\ & ( (\always1~11_combout\ & (((\LessThan7~1_combout\) # (\LessThan7~5_combout\)) # (\LessThan7~3_combout\))) ) ) ) # ( !\LessThan7~6_combout\ & ( \LessThan7~2_combout\ & ( 
-- (\always1~11_combout\ & \LessThan7~5_combout\) ) ) ) # ( \LessThan7~6_combout\ & ( !\LessThan7~2_combout\ & ( (\always1~11_combout\ & ((\LessThan7~5_combout\) # (\LessThan7~3_combout\))) ) ) ) # ( !\LessThan7~6_combout\ & ( !\LessThan7~2_combout\ & ( 
-- (\always1~11_combout\ & \LessThan7~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000101010001010100000101000001010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~11_combout\,
	datab => \ALT_INV_LessThan7~3_combout\,
	datac => \ALT_INV_LessThan7~5_combout\,
	datad => \ALT_INV_LessThan7~1_combout\,
	datae => \ALT_INV_LessThan7~6_combout\,
	dataf => \ALT_INV_LessThan7~2_combout\,
	combout => \always1~25_combout\);

-- Location: LABCELL_X40_Y5_N0
\Add0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~58_cout\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	cout => \Add0~58_cout\);

-- Location: LABCELL_X40_Y5_N3
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( block1(1) ) + ( VCC ) + ( \Add0~58_cout\ ))
-- \Add0~50\ = CARRY(( block1(1) ) + ( VCC ) + ( \Add0~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block1(1),
	cin => \Add0~58_cout\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X36_Y5_N32
\block1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(1));

-- Location: LABCELL_X40_Y5_N6
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( block1(2) ) + ( VCC ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( block1(2) ) + ( VCC ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block1(2),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X36_Y5_N50
\block1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(2));

-- Location: LABCELL_X40_Y5_N9
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( block1(3) ) + ( VCC ) + ( \Add0~54\ ))
-- \Add0~38\ = CARRY(( block1(3) ) + ( VCC ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block1(3),
	cin => \Add0~54\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X36_Y5_N25
\block1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~37_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(3));

-- Location: LABCELL_X40_Y5_N12
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( !block1(4) ) + ( VCC ) + ( \Add0~38\ ))
-- \Add0~34\ = CARRY(( !block1(4) ) + ( VCC ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block1(4),
	cin => \Add0~38\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X40_Y5_N48
\block1[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block1[4]~2_combout\ = ( !\Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \block1[4]~2_combout\);

-- Location: FF_X39_Y5_N53
\block1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \block1[4]~2_combout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(4));

-- Location: LABCELL_X40_Y5_N15
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \block1[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~34\ ))
-- \Add0~46\ = CARRY(( \block1[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block1[5]~DUPLICATE_q\,
	cin => \Add0~34\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X36_Y5_N41
\block1[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[5]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y5_N18
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( !block1(6) ) + ( VCC ) + ( \Add0~46\ ))
-- \Add0~42\ = CARRY(( !block1(6) ) + ( VCC ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block1(6),
	cin => \Add0~46\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: LABCELL_X40_Y5_N57
\block1[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \block1[6]~3_combout\ = ( !\Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \block1[6]~3_combout\);

-- Location: FF_X39_Y5_N32
\block1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \block1[6]~3_combout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(6));

-- Location: LABCELL_X40_Y5_N21
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( block1(7) ) + ( VCC ) + ( \Add0~42\ ))
-- \Add0~26\ = CARRY(( block1(7) ) + ( VCC ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block1(7),
	cin => \Add0~42\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X40_Y5_N59
\block1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(7));

-- Location: LABCELL_X40_Y5_N24
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \block1[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \block1[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block1[8]~DUPLICATE_q\,
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X40_Y2_N22
\block1[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[8]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y5_N27
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \block1[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~30\ ))
-- \Add0~18\ = CARRY(( \block1[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block1[9]~DUPLICATE_q\,
	cin => \Add0~30\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X39_Y2_N25
\block1[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[9]~DUPLICATE_q\);

-- Location: FF_X40_Y2_N23
\block1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(8));

-- Location: LABCELL_X40_Y2_N48
\LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ( XPos(2) & ( ((!block1(7) & !block1(8))) # (\block1[9]~DUPLICATE_q\) ) ) # ( !XPos(2) & ( (\block1[9]~DUPLICATE_q\ & (!block1(7) & !block1(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block1[9]~DUPLICATE_q\,
	datac => ALT_INV_block1(7),
	datad => ALT_INV_block1(8),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan0~2_combout\);

-- Location: FF_X40_Y2_N28
\block1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(10));

-- Location: LABCELL_X40_Y5_N30
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( block1(10) ) + ( VCC ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( block1(10) ) + ( VCC ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block1(10),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X40_Y2_N29
\block1[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[10]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y5_N33
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( !\block1[11]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~22\ ))
-- \Add0~10\ = CARRY(( !\block1[11]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block1[11]~DUPLICATE_q\,
	cin => \Add0~22\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: LABCELL_X40_Y2_N39
\block1[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block1[11]~1_combout\ = ( !\Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \block1[11]~1_combout\);

-- Location: FF_X40_Y2_N41
\block1[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block1[11]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[11]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y2_N45
\LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = ( XPos(4) & ( (!XPos(3) & ((!\block1[10]~DUPLICATE_q\ & (\block1[11]~DUPLICATE_q\ & !\block1[9]~DUPLICATE_q\)) # (\block1[10]~DUPLICATE_q\ & (!\block1[11]~DUPLICATE_q\ & \block1[9]~DUPLICATE_q\)))) ) ) # ( !XPos(4) & ( (!XPos(3) & 
-- ((!\block1[11]~DUPLICATE_q\) # (!\block1[10]~DUPLICATE_q\ $ (\block1[9]~DUPLICATE_q\)))) # (XPos(3) & (!\block1[11]~DUPLICATE_q\ $ (((!\block1[10]~DUPLICATE_q\ & !\block1[9]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110101101100111011010110110000100100000000000010010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block1[10]~DUPLICATE_q\,
	datab => \ALT_INV_block1[11]~DUPLICATE_q\,
	datac => \ALT_INV_block1[9]~DUPLICATE_q\,
	datad => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan0~4_combout\);

-- Location: LABCELL_X40_Y2_N51
\LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ( XPos(4) & ( (!\block1[10]~DUPLICATE_q\ & ((!\block1[9]~DUPLICATE_q\ & (\block1[11]~DUPLICATE_q\ & XPos(3))) # (\block1[9]~DUPLICATE_q\ & (!\block1[11]~DUPLICATE_q\ & !XPos(3))))) # (\block1[10]~DUPLICATE_q\ & 
-- (!\block1[11]~DUPLICATE_q\ & (!\block1[9]~DUPLICATE_q\ $ (XPos(3))))) ) ) # ( !XPos(4) & ( (!\block1[10]~DUPLICATE_q\ & ((!\block1[9]~DUPLICATE_q\ & (!\block1[11]~DUPLICATE_q\ & XPos(3))) # (\block1[9]~DUPLICATE_q\ & (\block1[11]~DUPLICATE_q\ & 
-- !XPos(3))))) # (\block1[10]~DUPLICATE_q\ & (\block1[11]~DUPLICATE_q\ & (!\block1[9]~DUPLICATE_q\ $ (XPos(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010000001000001101000000101100000000110000110000000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block1[10]~DUPLICATE_q\,
	datab => \ALT_INV_block1[9]~DUPLICATE_q\,
	datac => \ALT_INV_block1[11]~DUPLICATE_q\,
	datad => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan0~3_combout\);

-- Location: LABCELL_X40_Y5_N36
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \block1[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \block1[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block1[12]~DUPLICATE_q\,
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X40_Y2_N31
\block1[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~13_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[12]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y5_N39
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( !block1(13) ) + ( VCC ) + ( \Add0~14\ ))
-- \Add0~6\ = CARRY(( !block1(13) ) + ( VCC ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block1(13),
	cin => \Add0~14\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X40_Y5_N51
\block1[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block1[13]~0_combout\ = ( !\Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \block1[13]~0_combout\);

-- Location: FF_X40_Y5_N52
\block1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block1[13]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(13));

-- Location: LABCELL_X40_Y5_N42
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( block1(14) ) + ( VCC ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block1(14),
	cin => \Add0~6\,
	sumout => \Add0~1_sumout\);

-- Location: FF_X40_Y5_N50
\block1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(14));

-- Location: FF_X40_Y2_N32
\block1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~13_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(12));

-- Location: FF_X40_Y2_N40
\block1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block1[11]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(11));

-- Location: LABCELL_X40_Y2_N33
\Add10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = ( block1(11) & ( block1(13) & ( !block1(14) $ (((!\block1[9]~DUPLICATE_q\ & (!block1(12) & !\block1[10]~DUPLICATE_q\)))) ) ) ) # ( !block1(11) & ( block1(13) & ( !block1(14) ) ) ) # ( block1(11) & ( !block1(13) & ( !block1(14) ) ) ) # 
-- ( !block1(11) & ( !block1(13) & ( !block1(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010100110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(14),
	datab => \ALT_INV_block1[9]~DUPLICATE_q\,
	datac => ALT_INV_block1(12),
	datad => \ALT_INV_block1[10]~DUPLICATE_q\,
	datae => ALT_INV_block1(11),
	dataf => ALT_INV_block1(13),
	combout => \Add10~0_combout\);

-- Location: LABCELL_X40_Y2_N57
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( XPos(7) & ( !\Add10~0_combout\ ) ) # ( !XPos(7) & ( \Add10~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add10~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X40_Y2_N42
\Add10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~2_combout\ = ( !\block1[9]~DUPLICATE_q\ & ( (\block1[11]~DUPLICATE_q\ & !\block1[10]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block1[11]~DUPLICATE_q\,
	datad => \ALT_INV_block1[10]~DUPLICATE_q\,
	dataf => \ALT_INV_block1[9]~DUPLICATE_q\,
	combout => \Add10~2_combout\);

-- Location: LABCELL_X40_Y2_N36
\LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~7_combout\ = ( XPos(6) & ( (!\Add10~2_combout\ & (!block1(13) & (!block1(12) $ (XPos(5))))) # (\Add10~2_combout\ & ((!block1(12) & (XPos(5) & block1(13))) # (block1(12) & (!XPos(5) & !block1(13))))) ) ) # ( !XPos(6) & ( (!\Add10~2_combout\ & 
-- (block1(13) & (!block1(12) $ (XPos(5))))) # (\Add10~2_combout\ & ((!block1(12) & (XPos(5) & !block1(13))) # (block1(12) & (!XPos(5) & block1(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010010010000001001001001010010010000001001001001000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add10~2_combout\,
	datab => ALT_INV_block1(12),
	datac => ALT_INV_XPos(5),
	datad => ALT_INV_block1(13),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan0~7_combout\);

-- Location: LABCELL_X40_Y1_N48
\LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~6_combout\ = ( !XPos(6) & ( XPos(5) & ( !block1(13) $ (((!block1(12) & \Add10~2_combout\))) ) ) ) # ( XPos(6) & ( !XPos(5) & ( (!block1(12) & (\Add10~2_combout\ & block1(13))) # (block1(12) & (!\Add10~2_combout\ & !block1(13))) ) ) ) # ( 
-- !XPos(6) & ( !XPos(5) & ( (!block1(13)) # (!block1(12) $ (!\Add10~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011010010100000000101011110101000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(12),
	datac => \ALT_INV_Add10~2_combout\,
	datad => ALT_INV_block1(13),
	datae => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan0~6_combout\);

-- Location: LABCELL_X40_Y2_N12
\LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~8_combout\ = ( \LessThan0~7_combout\ & ( \LessThan0~6_combout\ & ( \LessThan0~0_combout\ ) ) ) # ( !\LessThan0~7_combout\ & ( \LessThan0~6_combout\ & ( \LessThan0~0_combout\ ) ) ) # ( \LessThan0~7_combout\ & ( !\LessThan0~6_combout\ & ( 
-- (\LessThan0~0_combout\ & (((!\LessThan0~2_combout\ & \LessThan0~3_combout\)) # (\LessThan0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan0~2_combout\,
	datab => \ALT_INV_LessThan0~4_combout\,
	datac => \ALT_INV_LessThan0~3_combout\,
	datad => \ALT_INV_LessThan0~0_combout\,
	datae => \ALT_INV_LessThan0~7_combout\,
	dataf => \ALT_INV_LessThan0~6_combout\,
	combout => \LessThan0~8_combout\);

-- Location: MLABCELL_X34_Y5_N3
\Add15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~2_combout\ = ( !\block2[11]~DUPLICATE_q\ & ( (block2(10) & !\block2[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(10),
	datad => \ALT_INV_block2[9]~DUPLICATE_q\,
	dataf => \ALT_INV_block2[11]~DUPLICATE_q\,
	combout => \Add15~2_combout\);

-- Location: LABCELL_X37_Y5_N33
\LessThan4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~7_combout\ = ( \block2[12]~DUPLICATE_q\ & ( (!\Add15~2_combout\ & (!XPos(5) & (!\block2[13]~DUPLICATE_q\ $ (XPos(6))))) # (\Add15~2_combout\ & (XPos(5) & (!\block2[13]~DUPLICATE_q\ $ (!XPos(6))))) ) ) # ( !\block2[12]~DUPLICATE_q\ & ( 
-- (!\Add15~2_combout\ & (XPos(5) & (!\block2[13]~DUPLICATE_q\ $ (XPos(6))))) # (\Add15~2_combout\ & (!XPos(5) & (!\block2[13]~DUPLICATE_q\ $ (XPos(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110000010010000011000001010000010000101001000001000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~2_combout\,
	datab => \ALT_INV_block2[13]~DUPLICATE_q\,
	datac => ALT_INV_XPos(6),
	datad => ALT_INV_XPos(5),
	dataf => \ALT_INV_block2[12]~DUPLICATE_q\,
	combout => \LessThan4~7_combout\);

-- Location: LABCELL_X35_Y3_N36
\LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~4_combout\ = ( XPos(3) & ( (!XPos(4) & (!block2(11) $ (((!block2(10)) # (\block2[9]~DUPLICATE_q\))))) ) ) # ( !XPos(3) & ( (!block2(11) & ((!block2(10) & (!XPos(4) & \block2[9]~DUPLICATE_q\)) # (block2(10) & ((!\block2[9]~DUPLICATE_q\))))) # 
-- (block2(11) & ((!XPos(4)) # ((!block2(10) & \block2[9]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100011001110010110001100111001000000100011000100000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(10),
	datab => ALT_INV_XPos(4),
	datac => \ALT_INV_block2[9]~DUPLICATE_q\,
	datad => ALT_INV_block2(11),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan4~4_combout\);

-- Location: MLABCELL_X34_Y5_N30
\LessThan4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~6_combout\ = ( XPos(6) & ( (!XPos(5) & ((!\Add15~2_combout\ & (!\block2[12]~DUPLICATE_q\ & \block2[13]~DUPLICATE_q\)) # (\Add15~2_combout\ & (\block2[12]~DUPLICATE_q\ & !\block2[13]~DUPLICATE_q\)))) ) ) # ( !XPos(6) & ( (!XPos(5) & 
-- ((!\Add15~2_combout\ $ (\block2[12]~DUPLICATE_q\)) # (\block2[13]~DUPLICATE_q\))) # (XPos(5) & (!\block2[13]~DUPLICATE_q\ $ (((!\Add15~2_combout\) # (!\block2[12]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001111100011110100111110001111000011000000000000001100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~2_combout\,
	datab => \ALT_INV_block2[12]~DUPLICATE_q\,
	datac => \ALT_INV_block2[13]~DUPLICATE_q\,
	datad => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan4~6_combout\);

-- Location: LABCELL_X35_Y3_N0
\LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~3_combout\ = ( XPos(3) & ( (!block2(10) & (\block2[9]~DUPLICATE_q\ & (!XPos(4) $ (block2(11))))) # (block2(10) & (!\block2[9]~DUPLICATE_q\ & (!XPos(4) $ (!block2(11))))) ) ) # ( !XPos(3) & ( (!block2(10) & (!\block2[9]~DUPLICATE_q\ & (!XPos(4) 
-- $ (block2(11))))) # (block2(10) & (\block2[9]~DUPLICATE_q\ & (!XPos(4) $ (block2(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000100011000010000100001100001000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(10),
	datab => ALT_INV_XPos(4),
	datac => \ALT_INV_block2[9]~DUPLICATE_q\,
	datad => ALT_INV_block2(11),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan4~3_combout\);

-- Location: LABCELL_X37_Y5_N36
\LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~2_combout\ = ( block2(9) & ( XPos(2) ) ) # ( !block2(9) & ( XPos(2) & ( (!block2(7) & !block2(8)) ) ) ) # ( block2(9) & ( !XPos(2) & ( (!block2(7) & !block2(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000011110000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block2(7),
	datad => ALT_INV_block2(8),
	datae => ALT_INV_block2(9),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan4~2_combout\);

-- Location: LABCELL_X36_Y1_N27
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = ( XPos(7) & ( !\Add15~0_combout\ ) ) # ( !XPos(7) & ( \Add15~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add15~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan4~0_combout\);

-- Location: LABCELL_X37_Y5_N0
\LessThan4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~8_combout\ = ( \LessThan4~2_combout\ & ( \LessThan4~0_combout\ & ( ((\LessThan4~7_combout\ & \LessThan4~4_combout\)) # (\LessThan4~6_combout\) ) ) ) # ( !\LessThan4~2_combout\ & ( \LessThan4~0_combout\ & ( ((\LessThan4~7_combout\ & 
-- ((\LessThan4~3_combout\) # (\LessThan4~4_combout\)))) # (\LessThan4~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011111010111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan4~7_combout\,
	datab => \ALT_INV_LessThan4~4_combout\,
	datac => \ALT_INV_LessThan4~6_combout\,
	datad => \ALT_INV_LessThan4~3_combout\,
	datae => \ALT_INV_LessThan4~2_combout\,
	dataf => \ALT_INV_LessThan4~0_combout\,
	combout => \LessThan4~8_combout\);

-- Location: FF_X36_Y5_N40
\block1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(5));

-- Location: LABCELL_X37_Y5_N48
\Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~1_combout\ = ( block1(6) & ( (!block1(4)) # ((block1(3)) # (block1(5))) ) ) # ( !block1(6) & ( (block1(4) & (!block1(5) & !block1(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(4),
	datac => ALT_INV_block1(5),
	datad => ALT_INV_block1(3),
	dataf => ALT_INV_block1(6),
	combout => \Add14~1_combout\);

-- Location: LABCELL_X37_Y5_N30
\Add14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~2_combout\ = ( block1(3) & ( !block1(5) ) ) # ( !block1(3) & ( !block1(5) $ (block1(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block1(5),
	datad => ALT_INV_block1(4),
	dataf => ALT_INV_block1(3),
	combout => \Add14~2_combout\);

-- Location: LABCELL_X37_Y5_N51
\Add14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~0_combout\ = !block1(3) $ (block1(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block1(3),
	datad => ALT_INV_block1(4),
	combout => \Add14~0_combout\);

-- Location: LABCELL_X37_Y5_N18
\LessThan3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~6_combout\ = ( YPos(5) & ( YPos(6) & ( (!\Add14~1_combout\ & (!\Add14~2_combout\ & (!YPos(4) $ (!\Add14~0_combout\)))) ) ) ) # ( !YPos(5) & ( YPos(6) & ( (!\Add14~1_combout\ & (\Add14~2_combout\ & (!YPos(4) $ (!\Add14~0_combout\)))) ) ) ) # ( 
-- YPos(5) & ( !YPos(6) & ( (\Add14~1_combout\ & (!\Add14~2_combout\ & (!YPos(4) $ (!\Add14~0_combout\)))) ) ) ) # ( !YPos(5) & ( !YPos(6) & ( (\Add14~1_combout\ & (\Add14~2_combout\ & (!YPos(4) $ (!\Add14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000001000100000000000010001000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add14~1_combout\,
	datab => \ALT_INV_Add14~2_combout\,
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add14~0_combout\,
	datae => ALT_INV_YPos(5),
	dataf => ALT_INV_YPos(6),
	combout => \LessThan3~6_combout\);

-- Location: LABCELL_X40_Y4_N33
\LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = ( YPos(1) & ( (!block1(1)) # ((!\block8[0]~DUPLICATE_q\ & YPos(0))) ) ) # ( !YPos(1) & ( (!\block8[0]~DUPLICATE_q\ & (!block1(1) & YPos(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block8[0]~DUPLICATE_q\,
	datac => ALT_INV_block1(1),
	datad => ALT_INV_YPos(0),
	dataf => ALT_INV_YPos(1),
	combout => \LessThan3~1_combout\);

-- Location: LABCELL_X37_Y5_N24
\LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~2_combout\ = ( YPos(2) & ( (block1(2) & (!block1(3) $ (!YPos(3)))) ) ) # ( !YPos(2) & ( (!block1(2) & (!block1(3) $ (!YPos(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000001000101000100000010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(2),
	datab => ALT_INV_block1(3),
	datad => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \LessThan3~2_combout\);

-- Location: LABCELL_X37_Y5_N54
\LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~5_combout\ = ( YPos(5) & ( YPos(6) & ( (((\Add14~0_combout\ & YPos(4))) # (\Add14~2_combout\)) # (\Add14~1_combout\) ) ) ) # ( !YPos(5) & ( YPos(6) & ( ((\Add14~0_combout\ & (YPos(4) & \Add14~2_combout\))) # (\Add14~1_combout\) ) ) ) # ( 
-- YPos(5) & ( !YPos(6) & ( (\Add14~1_combout\ & (((\Add14~0_combout\ & YPos(4))) # (\Add14~2_combout\))) ) ) ) # ( !YPos(5) & ( !YPos(6) & ( (\Add14~1_combout\ & (\Add14~0_combout\ & (YPos(4) & \Add14~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010101010101010101010101110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add14~1_combout\,
	datab => \ALT_INV_Add14~0_combout\,
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add14~2_combout\,
	datae => ALT_INV_YPos(5),
	dataf => ALT_INV_YPos(6),
	combout => \LessThan3~5_combout\);

-- Location: LABCELL_X37_Y5_N27
\LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~3_combout\ = ( YPos(2) & ( (!block1(2) & ((YPos(3)) # (block1(3)))) # (block1(2) & (block1(3) & YPos(3))) ) ) # ( !YPos(2) & ( (block1(3) & YPos(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100100010101110110010001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(2),
	datab => ALT_INV_block1(3),
	datad => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \LessThan3~3_combout\);

-- Location: LABCELL_X40_Y5_N54
\Add12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = ( \block1[12]~DUPLICATE_q\ & ( !block1(14) $ (((\block1[11]~DUPLICATE_q\) # (block1(13)))) ) ) # ( !\block1[12]~DUPLICATE_q\ & ( block1(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block1(13),
	datac => ALT_INV_block1(14),
	datad => \ALT_INV_block1[11]~DUPLICATE_q\,
	dataf => \ALT_INV_block1[12]~DUPLICATE_q\,
	combout => \Add12~0_combout\);

-- Location: MLABCELL_X39_Y2_N15
\LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = ( XPos(5) & ( (!block1(13) & ((!\block1[12]~DUPLICATE_q\ & (block1(11) & XPos(6))) # (\block1[12]~DUPLICATE_q\ & (!block1(11))))) # (block1(13) & (((!\block1[12]~DUPLICATE_q\ & block1(11))) # (XPos(6)))) ) ) # ( !XPos(5) & ( 
-- (XPos(6) & (!block1(13) $ (((!\block1[12]~DUPLICATE_q\) # (block1(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100101000000000110010100100100011111010010010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(13),
	datab => \ALT_INV_block1[12]~DUPLICATE_q\,
	datac => ALT_INV_block1(11),
	datad => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan1~2_combout\);

-- Location: FF_X39_Y2_N26
\block1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block1(9));

-- Location: MLABCELL_X39_Y2_N27
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( XPos(3) & ( XPos(4) & ( (!\block1[10]~DUPLICATE_q\) # ((!block1(11)) # ((XPos(2) & !block1(9)))) ) ) ) # ( !XPos(3) & ( XPos(4) & ( (!block1(11)) # ((!\block1[10]~DUPLICATE_q\ & (XPos(2) & !block1(9)))) ) ) ) # ( XPos(3) & ( 
-- !XPos(4) & ( (!block1(11) & ((!\block1[10]~DUPLICATE_q\) # ((XPos(2) & !block1(9))))) ) ) ) # ( !XPos(3) & ( !XPos(4) & ( (!\block1[10]~DUPLICATE_q\ & (!block1(11) & (XPos(2) & !block1(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000100011001000100011001110110011001110111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block1[10]~DUPLICATE_q\,
	datab => ALT_INV_block1(11),
	datac => ALT_INV_XPos(2),
	datad => ALT_INV_block1(9),
	datae => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan1~0_combout\);

-- Location: MLABCELL_X39_Y2_N30
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( XPos(5) & ( (!block1(13) & (XPos(6) & (!\block1[12]~DUPLICATE_q\ $ (block1(11))))) # (block1(13) & (!XPos(6) & (!\block1[12]~DUPLICATE_q\ $ (block1(11))))) ) ) # ( !XPos(5) & ( (!\block1[12]~DUPLICATE_q\ & (block1(11) & 
-- (!block1(13) $ (!XPos(6))))) # (\block1[12]~DUPLICATE_q\ & (!block1(11) & (!block1(13) $ (XPos(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000011000001001000001100001000001100000100100000110000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(13),
	datab => \ALT_INV_block1[12]~DUPLICATE_q\,
	datac => ALT_INV_block1(11),
	datad => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan1~1_combout\);

-- Location: MLABCELL_X39_Y2_N6
\always1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~9_combout\ = ( \LessThan1~0_combout\ & ( \LessThan1~1_combout\ & ( (\Add10~0_combout\ & (\Add12~0_combout\ & !XPos(7))) ) ) ) # ( !\LessThan1~0_combout\ & ( \LessThan1~1_combout\ & ( (!XPos(7) & (\Add10~0_combout\ & ((!\LessThan1~2_combout\) # 
-- (\Add12~0_combout\)))) # (XPos(7) & (((\Add12~0_combout\ & !\LessThan1~2_combout\)))) ) ) ) # ( \LessThan1~0_combout\ & ( !\LessThan1~1_combout\ & ( (!XPos(7) & (\Add10~0_combout\ & ((!\LessThan1~2_combout\) # (\Add12~0_combout\)))) # (XPos(7) & 
-- (((\Add12~0_combout\ & !\LessThan1~2_combout\)))) ) ) ) # ( !\LessThan1~0_combout\ & ( !\LessThan1~1_combout\ & ( (!XPos(7) & (\Add10~0_combout\ & ((!\LessThan1~2_combout\) # (\Add12~0_combout\)))) # (XPos(7) & (((\Add12~0_combout\ & 
-- !\LessThan1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100010000010100110001000001010011000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add10~0_combout\,
	datab => \ALT_INV_Add12~0_combout\,
	datac => ALT_INV_XPos(7),
	datad => \ALT_INV_LessThan1~2_combout\,
	datae => \ALT_INV_LessThan1~0_combout\,
	dataf => \ALT_INV_LessThan1~1_combout\,
	combout => \always1~9_combout\);

-- Location: LABCELL_X37_Y5_N6
\always1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~24_combout\ = ( \LessThan3~3_combout\ & ( \always1~9_combout\ & ( (\LessThan3~5_combout\) # (\LessThan3~6_combout\) ) ) ) # ( !\LessThan3~3_combout\ & ( \always1~9_combout\ & ( ((\LessThan3~6_combout\ & (\LessThan3~1_combout\ & 
-- \LessThan3~2_combout\))) # (\LessThan3~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~6_combout\,
	datab => \ALT_INV_LessThan3~1_combout\,
	datac => \ALT_INV_LessThan3~2_combout\,
	datad => \ALT_INV_LessThan3~5_combout\,
	datae => \ALT_INV_LessThan3~3_combout\,
	dataf => \ALT_INV_always1~9_combout\,
	combout => \always1~24_combout\);

-- Location: LABCELL_X37_Y5_N42
\always1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~26_combout\ = ( \LessThan4~8_combout\ & ( \always1~24_combout\ & ( (!\LessThan0~8_combout\ & !\LessThan2~4_combout\) ) ) ) # ( !\LessThan4~8_combout\ & ( \always1~24_combout\ & ( (!\LessThan6~4_combout\ & (((!\LessThan0~8_combout\ & 
-- !\LessThan2~4_combout\)) # (\always1~25_combout\))) # (\LessThan6~4_combout\ & (((!\LessThan0~8_combout\ & !\LessThan2~4_combout\)))) ) ) ) # ( !\LessThan4~8_combout\ & ( !\always1~24_combout\ & ( (!\LessThan6~4_combout\ & \always1~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000011110010001000101111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan6~4_combout\,
	datab => \ALT_INV_always1~25_combout\,
	datac => \ALT_INV_LessThan0~8_combout\,
	datad => \ALT_INV_LessThan2~4_combout\,
	datae => \ALT_INV_LessThan4~8_combout\,
	dataf => \ALT_INV_always1~24_combout\,
	combout => \always1~26_combout\);

-- Location: LABCELL_X35_Y7_N0
\Add2~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~58_cout\ = CARRY(( block8(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block8(0),
	cin => GND,
	cout => \Add2~58_cout\);

-- Location: LABCELL_X35_Y7_N3
\Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~49_sumout\ = SUM(( \block3[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~58_cout\ ))
-- \Add2~50\ = CARRY(( \block3[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block3[1]~DUPLICATE_q\,
	cin => \Add2~58_cout\,
	sumout => \Add2~49_sumout\,
	cout => \Add2~50\);

-- Location: FF_X37_Y3_N40
\block3[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[1]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y7_N6
\Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~53_sumout\ = SUM(( \block3[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~50\ ))
-- \Add2~54\ = CARRY(( \block3[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block3[2]~DUPLICATE_q\,
	cin => \Add2~50\,
	sumout => \Add2~53_sumout\,
	cout => \Add2~54\);

-- Location: FF_X37_Y3_N35
\block3[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[2]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y7_N9
\Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~45_sumout\ = SUM(( !block3(3) ) + ( VCC ) + ( \Add2~54\ ))
-- \Add2~46\ = CARRY(( !block3(3) ) + ( VCC ) + ( \Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block3(3),
	cin => \Add2~54\,
	sumout => \Add2~45_sumout\,
	cout => \Add2~46\);

-- Location: LABCELL_X33_Y3_N24
\block3[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \block3[3]~3_combout\ = ( !\Add2~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add2~45_sumout\,
	combout => \block3[3]~3_combout\);

-- Location: FF_X33_Y3_N26
\block3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[3]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(3));

-- Location: LABCELL_X35_Y7_N12
\Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~41_sumout\ = SUM(( block3(4) ) + ( VCC ) + ( \Add2~46\ ))
-- \Add2~42\ = CARRY(( block3(4) ) + ( VCC ) + ( \Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block3(4),
	cin => \Add2~46\,
	sumout => \Add2~41_sumout\,
	cout => \Add2~42\);

-- Location: FF_X37_Y3_N29
\block3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~41_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(4));

-- Location: LABCELL_X35_Y7_N15
\Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~37_sumout\ = SUM(( !\block3[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~42\ ))
-- \Add2~38\ = CARRY(( !\block3[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block3[5]~DUPLICATE_q\,
	cin => \Add2~42\,
	sumout => \Add2~37_sumout\,
	cout => \Add2~38\);

-- Location: MLABCELL_X34_Y7_N6
\block3[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block3[5]~2_combout\ = ( !\Add2~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add2~37_sumout\,
	combout => \block3[5]~2_combout\);

-- Location: FF_X34_Y7_N7
\block3[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[5]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[5]~DUPLICATE_q\);

-- Location: FF_X37_Y3_N41
\block3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(1));

-- Location: LABCELL_X37_Y3_N0
\Add23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~9_sumout\ = SUM(( \block8[0]~DUPLICATE_q\ ) + ( block3(1) ) + ( !VCC ))
-- \Add23~10\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( block3(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block3(1),
	datad => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add23~9_sumout\,
	cout => \Add23~10\);

-- Location: LABCELL_X37_Y3_N3
\Add23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~5_sumout\ = SUM(( \block3[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~10\ ))
-- \Add23~6\ = CARRY(( \block3[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block3[2]~DUPLICATE_q\,
	cin => \Add23~10\,
	sumout => \Add23~5_sumout\,
	cout => \Add23~6\);

-- Location: LABCELL_X37_Y3_N6
\Add23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~1_sumout\ = SUM(( !block3(3) ) + ( VCC ) + ( \Add23~6\ ))
-- \Add23~2\ = CARRY(( !block3(3) ) + ( VCC ) + ( \Add23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block3(3),
	cin => \Add23~6\,
	sumout => \Add23~1_sumout\,
	cout => \Add23~2\);

-- Location: LABCELL_X37_Y3_N9
\Add23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~21_sumout\ = SUM(( block3(4) ) + ( VCC ) + ( \Add23~2\ ))
-- \Add23~22\ = CARRY(( block3(4) ) + ( VCC ) + ( \Add23~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block3(4),
	cin => \Add23~2\,
	sumout => \Add23~21_sumout\,
	cout => \Add23~22\);

-- Location: LABCELL_X37_Y3_N12
\Add23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~17_sumout\ = SUM(( !\block3[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~22\ ))
-- \Add23~18\ = CARRY(( !\block3[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block3[5]~DUPLICATE_q\,
	cin => \Add23~22\,
	sumout => \Add23~17_sumout\,
	cout => \Add23~18\);

-- Location: LABCELL_X35_Y7_N18
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( block3(6) ) + ( VCC ) + ( \Add2~38\ ))
-- \Add2~34\ = CARRY(( block3(6) ) + ( VCC ) + ( \Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block3(6),
	cin => \Add2~38\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\);

-- Location: FF_X37_Y3_N47
\block3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(6));

-- Location: LABCELL_X37_Y3_N15
\Add23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~13_sumout\ = SUM(( block3(6) ) + ( VCC ) + ( \Add23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block3(6),
	cin => \Add23~18\,
	sumout => \Add23~13_sumout\);

-- Location: LABCELL_X37_Y3_N30
\LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~2_combout\ = ( \Add23~21_sumout\ & ( \Add23~13_sumout\ & ( (YPos(4) & (YPos(6) & (!YPos(5) $ (\Add23~17_sumout\)))) ) ) ) # ( !\Add23~21_sumout\ & ( \Add23~13_sumout\ & ( (!YPos(4) & (YPos(6) & (!YPos(5) $ (\Add23~17_sumout\)))) ) ) ) # ( 
-- \Add23~21_sumout\ & ( !\Add23~13_sumout\ & ( (YPos(4) & (!YPos(6) & (!YPos(5) $ (\Add23~17_sumout\)))) ) ) ) # ( !\Add23~21_sumout\ & ( !\Add23~13_sumout\ & ( (!YPos(4) & (!YPos(6) & (!YPos(5) $ (\Add23~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(5),
	datab => ALT_INV_YPos(4),
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add23~17_sumout\,
	datae => \ALT_INV_Add23~21_sumout\,
	dataf => \ALT_INV_Add23~13_sumout\,
	combout => \LessThan10~2_combout\);

-- Location: LABCELL_X37_Y3_N24
\LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~3_combout\ = ( \Add23~21_sumout\ & ( \Add23~13_sumout\ & ( (!YPos(6)) # ((!YPos(5) & ((!YPos(4)) # (\Add23~17_sumout\))) # (YPos(5) & (!YPos(4) & \Add23~17_sumout\))) ) ) ) # ( !\Add23~21_sumout\ & ( \Add23~13_sumout\ & ( (!YPos(6)) # 
-- ((!YPos(5) & \Add23~17_sumout\)) ) ) ) # ( \Add23~21_sumout\ & ( !\Add23~13_sumout\ & ( (!YPos(6) & ((!YPos(5) & ((!YPos(4)) # (\Add23~17_sumout\))) # (YPos(5) & (!YPos(4) & \Add23~17_sumout\)))) ) ) ) # ( !\Add23~21_sumout\ & ( !\Add23~13_sumout\ & ( 
-- (!YPos(5) & (!YPos(6) & \Add23~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000100000001110000011110000111110101111100011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(5),
	datab => ALT_INV_YPos(4),
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add23~17_sumout\,
	datae => \ALT_INV_Add23~21_sumout\,
	dataf => \ALT_INV_Add23~13_sumout\,
	combout => \LessThan10~3_combout\);

-- Location: MLABCELL_X39_Y3_N33
\LessThan10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~5_combout\ = ( \Add23~9_sumout\ & ( (!YPos(1)) # ((!block8(0) & !YPos(0))) ) ) # ( !\Add23~9_sumout\ & ( (!block8(0) & (!YPos(1) & !YPos(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011111100111100001111110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(0),
	datac => ALT_INV_YPos(1),
	datad => ALT_INV_YPos(0),
	dataf => \ALT_INV_Add23~9_sumout\,
	combout => \LessThan10~5_combout\);

-- Location: LABCELL_X36_Y3_N27
\LessThan10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~6_combout\ = ( YPos(2) & ( (!YPos(3) & (((\Add23~5_sumout\ & \LessThan10~5_combout\)) # (\Add23~1_sumout\))) # (YPos(3) & (\Add23~5_sumout\ & (\Add23~1_sumout\ & \LessThan10~5_combout\))) ) ) # ( !YPos(2) & ( (!YPos(3) & 
-- (((\LessThan10~5_combout\) # (\Add23~1_sumout\)) # (\Add23~5_sumout\))) # (YPos(3) & (\Add23~1_sumout\ & ((\LessThan10~5_combout\) # (\Add23~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110111001111010011011100111100001100010011010000110001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add23~5_sumout\,
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_Add23~1_sumout\,
	datad => \ALT_INV_LessThan10~5_combout\,
	dataf => ALT_INV_YPos(2),
	combout => \LessThan10~6_combout\);

-- Location: LABCELL_X33_Y3_N0
\LessThan11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~1_combout\ = ( YPos(4) & ( !block3(3) $ (!block3(4)) ) ) # ( !YPos(4) & ( !block3(3) $ (block3(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(3),
	datad => ALT_INV_block3(4),
	dataf => ALT_INV_YPos(4),
	combout => \LessThan11~1_combout\);

-- Location: FF_X37_Y3_N34
\block3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(2));

-- Location: LABCELL_X33_Y3_N12
\LessThan11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~4_combout\ = ( YPos(3) & ( YPos(2) & ( (!block3(2)) # (!block3(3)) ) ) ) # ( !YPos(3) & ( YPos(2) & ( (!block3(2) & !block3(3)) ) ) ) # ( YPos(3) & ( !YPos(2) & ( !block3(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010100000101000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(2),
	datac => ALT_INV_block3(3),
	datae => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \LessThan11~4_combout\);

-- Location: FF_X37_Y3_N46
\block3[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[6]~DUPLICATE_q\);

-- Location: FF_X34_Y7_N8
\block3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[5]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(5));

-- Location: LABCELL_X33_Y3_N54
\LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~0_combout\ = ( YPos(6) & ( YPos(5) & ( (!\block3[6]~DUPLICATE_q\ & (block3(5) & (block3(3) & !block3(4)))) # (\block3[6]~DUPLICATE_q\ & (!block3(5) & ((!block3(3)) # (block3(4))))) ) ) ) # ( !YPos(6) & ( YPos(5) & ( (!\block3[6]~DUPLICATE_q\ & 
-- (!block3(5) & ((!block3(3)) # (block3(4))))) # (\block3[6]~DUPLICATE_q\ & (block3(5) & (block3(3) & !block3(4)))) ) ) ) # ( YPos(6) & ( !YPos(5) & ( (\block3[6]~DUPLICATE_q\ & (!block3(5) $ (((!block3(3)) # (block3(4)))))) ) ) ) # ( !YPos(6) & ( !YPos(5) 
-- & ( (!\block3[6]~DUPLICATE_q\ & (!block3(5) $ (((!block3(3)) # (block3(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000100010000101000001000110000001100010000100001001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block3[6]~DUPLICATE_q\,
	datab => ALT_INV_block3(5),
	datac => ALT_INV_block3(3),
	datad => ALT_INV_block3(4),
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan11~0_combout\);

-- Location: LABCELL_X33_Y3_N42
\LessThan11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~3_combout\ = ( YPos(3) & ( YPos(2) & ( (block3(2) & block3(3)) ) ) ) # ( !YPos(3) & ( YPos(2) & ( (block3(2) & !block3(3)) ) ) ) # ( YPos(3) & ( !YPos(2) & ( (!block3(2) & block3(3)) ) ) ) # ( !YPos(3) & ( !YPos(2) & ( (!block3(2) & 
-- !block3(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000010100000101001010000010100000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(2),
	datac => ALT_INV_block3(3),
	datae => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \LessThan11~3_combout\);

-- Location: LABCELL_X35_Y4_N42
\LessThan11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~2_combout\ = ( YPos(1) & ( \block3[1]~DUPLICATE_q\ & ( (!\block8[0]~DUPLICATE_q\ & YPos(0)) ) ) ) # ( YPos(1) & ( !\block3[1]~DUPLICATE_q\ ) ) # ( !YPos(1) & ( !\block3[1]~DUPLICATE_q\ & ( (!\block8[0]~DUPLICATE_q\ & YPos(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010111111111111111100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block8[0]~DUPLICATE_q\,
	datac => ALT_INV_YPos(0),
	datae => ALT_INV_YPos(1),
	dataf => \ALT_INV_block3[1]~DUPLICATE_q\,
	combout => \LessThan11~2_combout\);

-- Location: LABCELL_X33_Y3_N51
\Add24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~2_combout\ = ( block3(4) & ( block3(3) ) ) # ( !block3(4) & ( !block3(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(3),
	dataf => ALT_INV_block3(4),
	combout => \Add24~2_combout\);

-- Location: MLABCELL_X34_Y7_N27
\Add24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~0_combout\ = ( block3(3) & ( \block3[6]~DUPLICATE_q\ & ( (block3(5) & !block3(4)) ) ) ) # ( block3(3) & ( !\block3[6]~DUPLICATE_q\ & ( (!block3(5)) # (block3(4)) ) ) ) # ( !block3(3) & ( !\block3[6]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111111100000000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block3(5),
	datad => ALT_INV_block3(4),
	datae => ALT_INV_block3(3),
	dataf => \ALT_INV_block3[6]~DUPLICATE_q\,
	combout => \Add24~0_combout\);

-- Location: LABCELL_X33_Y3_N33
\Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~1_combout\ = ( block3(5) & ( (!block3(3)) # (block3(4)) ) ) # ( !block3(5) & ( (block3(3) & !block3(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(3),
	datac => ALT_INV_block3(4),
	dataf => ALT_INV_block3(5),
	combout => \Add24~1_combout\);

-- Location: LABCELL_X33_Y3_N6
\LessThan11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~6_combout\ = ( YPos(6) & ( YPos(4) & ( ((!\Add24~2_combout\ & (\Add24~1_combout\ & YPos(5))) # (\Add24~2_combout\ & ((YPos(5)) # (\Add24~1_combout\)))) # (\Add24~0_combout\) ) ) ) # ( !YPos(6) & ( YPos(4) & ( (\Add24~0_combout\ & 
-- ((!\Add24~2_combout\ & (\Add24~1_combout\ & YPos(5))) # (\Add24~2_combout\ & ((YPos(5)) # (\Add24~1_combout\))))) ) ) ) # ( YPos(6) & ( !YPos(4) & ( ((\Add24~1_combout\ & YPos(5))) # (\Add24~0_combout\) ) ) ) # ( !YPos(6) & ( !YPos(4) & ( 
-- (\Add24~0_combout\ & (\Add24~1_combout\ & YPos(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100110011111100000001000100110011011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add24~2_combout\,
	datab => \ALT_INV_Add24~0_combout\,
	datac => \ALT_INV_Add24~1_combout\,
	datad => ALT_INV_YPos(5),
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(4),
	combout => \LessThan11~6_combout\);

-- Location: LABCELL_X33_Y3_N36
\LessThan11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~7_combout\ = ( \LessThan11~2_combout\ & ( !\LessThan11~6_combout\ & ( (!\LessThan11~1_combout\) # ((!\LessThan11~0_combout\) # ((!\LessThan11~4_combout\ & !\LessThan11~3_combout\))) ) ) ) # ( !\LessThan11~2_combout\ & ( !\LessThan11~6_combout\ 
-- & ( (!\LessThan11~1_combout\) # ((!\LessThan11~4_combout\) # (!\LessThan11~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~1_combout\,
	datab => \ALT_INV_LessThan11~4_combout\,
	datac => \ALT_INV_LessThan11~0_combout\,
	datad => \ALT_INV_LessThan11~3_combout\,
	datae => \ALT_INV_LessThan11~2_combout\,
	dataf => \ALT_INV_LessThan11~6_combout\,
	combout => \LessThan11~7_combout\);

-- Location: LABCELL_X35_Y7_N21
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( block3(7) ) + ( VCC ) + ( \Add2~34\ ))
-- \Add2~26\ = CARRY(( block3(7) ) + ( VCC ) + ( \Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block3(7),
	cin => \Add2~34\,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\);

-- Location: FF_X36_Y7_N14
\block3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(7));

-- Location: LABCELL_X35_Y7_N24
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( block3(8) ) + ( VCC ) + ( \Add2~26\ ))
-- \Add2~30\ = CARRY(( block3(8) ) + ( VCC ) + ( \Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block3(8),
	cin => \Add2~26\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: FF_X35_Y7_N53
\block3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(8));

-- Location: LABCELL_X35_Y7_N27
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( block3(9) ) + ( VCC ) + ( \Add2~30\ ))
-- \Add2~18\ = CARRY(( block3(9) ) + ( VCC ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block3(9),
	cin => \Add2~30\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: FF_X34_Y5_N10
\block3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(9));

-- Location: LABCELL_X35_Y7_N30
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( block3(10) ) + ( VCC ) + ( \Add2~18\ ))
-- \Add2~22\ = CARRY(( block3(10) ) + ( VCC ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block3(10),
	cin => \Add2~18\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: FF_X34_Y3_N50
\block3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(10));

-- Location: LABCELL_X35_Y7_N33
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( \block3[11]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~22\ ))
-- \Add2~10\ = CARRY(( \block3[11]~DUPLICATE_q\ ) + ( VCC ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block3[11]~DUPLICATE_q\,
	cin => \Add2~22\,
	sumout => \Add2~9_sumout\,
	cout => \Add2~10\);

-- Location: FF_X34_Y3_N55
\block3[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[11]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y7_N36
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( !block3(12) ) + ( VCC ) + ( \Add2~10\ ))
-- \Add2~14\ = CARRY(( !block3(12) ) + ( VCC ) + ( \Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block3(12),
	cin => \Add2~10\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: LABCELL_X35_Y7_N57
\block3[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block3[12]~1_combout\ = !\Add2~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add2~13_sumout\,
	combout => \block3[12]~1_combout\);

-- Location: FF_X35_Y7_N59
\block3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[12]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(12));

-- Location: LABCELL_X35_Y7_N39
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( !block3(13) ) + ( VCC ) + ( \Add2~14\ ))
-- \Add2~6\ = CARRY(( !block3(13) ) + ( VCC ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(13),
	cin => \Add2~14\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: LABCELL_X35_Y7_N48
\block3[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block3[13]~0_combout\ = ( !\Add2~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add2~5_sumout\,
	combout => \block3[13]~0_combout\);

-- Location: FF_X35_Y7_N50
\block3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[13]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(13));

-- Location: LABCELL_X35_Y7_N42
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( block3(14) ) + ( VCC ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block3(14),
	cin => \Add2~6\,
	sumout => \Add2~1_sumout\);

-- Location: FF_X35_Y7_N56
\block3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(14));

-- Location: FF_X35_Y7_N49
\block3[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[13]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[13]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y3_N51
\Add20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~0_combout\ = ( block3(9) & ( \block3[13]~DUPLICATE_q\ & ( !block3(14) ) ) ) # ( !block3(9) & ( \block3[13]~DUPLICATE_q\ & ( !block3(14) $ (((!block3(10) & (!\block3[11]~DUPLICATE_q\ & block3(12))))) ) ) ) # ( block3(9) & ( !\block3[13]~DUPLICATE_q\ 
-- & ( !block3(14) ) ) ) # ( !block3(9) & ( !\block3[13]~DUPLICATE_q\ & ( !block3(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110111000010001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(10),
	datab => \ALT_INV_block3[11]~DUPLICATE_q\,
	datac => ALT_INV_block3(12),
	datad => ALT_INV_block3(14),
	datae => ALT_INV_block3(9),
	dataf => \ALT_INV_block3[13]~DUPLICATE_q\,
	combout => \Add20~0_combout\);

-- Location: LABCELL_X35_Y7_N54
\Add22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add22~0_combout\ = ( \block3[11]~DUPLICATE_q\ & ( !block3(14) $ (((block3(13)) # (block3(12)))) ) ) # ( !\block3[11]~DUPLICATE_q\ & ( block3(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block3(12),
	datac => ALT_INV_block3(13),
	datad => ALT_INV_block3(14),
	dataf => \ALT_INV_block3[11]~DUPLICATE_q\,
	combout => \Add22~0_combout\);

-- Location: FF_X34_Y3_N56
\block3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block3(11));

-- Location: LABCELL_X35_Y3_N45
\LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan9~1_combout\ = ( block3(12) & ( (!XPos(5) & (!block3(11) & (!XPos(6) $ (!block3(13))))) # (XPos(5) & (block3(11) & (!XPos(6) $ (!block3(13))))) ) ) # ( !block3(12) & ( (!XPos(5) & (block3(11) & (!XPos(6) $ (block3(13))))) # (XPos(5) & 
-- (!block3(11) & (!XPos(6) $ (!block3(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001000010000110000100001000100001100001000010000110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(5),
	datab => ALT_INV_XPos(6),
	datac => ALT_INV_block3(11),
	datad => ALT_INV_block3(13),
	dataf => ALT_INV_block3(12),
	combout => \LessThan9~1_combout\);

-- Location: MLABCELL_X34_Y3_N27
\LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan9~2_combout\ = ( \block3[13]~DUPLICATE_q\ & ( (!XPos(6) & (block3(12) & (!\block3[11]~DUPLICATE_q\ & XPos(5)))) # (XPos(6) & (((!\block3[11]~DUPLICATE_q\) # (XPos(5))) # (block3(12)))) ) ) # ( !\block3[13]~DUPLICATE_q\ & ( (!block3(12) & 
-- (\block3[11]~DUPLICATE_q\ & ((XPos(5)) # (XPos(6))))) # (block3(12) & (XPos(6) & (!\block3[11]~DUPLICATE_q\ & XPos(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000011100000001000001110001010001011101010101000101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(6),
	datab => ALT_INV_block3(12),
	datac => \ALT_INV_block3[11]~DUPLICATE_q\,
	datad => ALT_INV_XPos(5),
	dataf => \ALT_INV_block3[13]~DUPLICATE_q\,
	combout => \LessThan9~2_combout\);

-- Location: FF_X34_Y5_N11
\block3[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[9]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y5_N6
\LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan9~0_combout\ = ( XPos(3) & ( XPos(2) & ( (!block3(11) & (XPos(4) & ((!block3(10)) # (!\block3[9]~DUPLICATE_q\)))) # (block3(11) & ((!block3(10)) # ((!\block3[9]~DUPLICATE_q\) # (XPos(4))))) ) ) ) # ( !XPos(3) & ( XPos(2) & ( (!block3(11) & 
-- (!block3(10) & (XPos(4) & !\block3[9]~DUPLICATE_q\))) # (block3(11) & (((!block3(10) & !\block3[9]~DUPLICATE_q\)) # (XPos(4)))) ) ) ) # ( XPos(3) & ( !XPos(2) & ( (!block3(11) & (!block3(10) & XPos(4))) # (block3(11) & ((!block3(10)) # (XPos(4)))) ) ) ) # 
-- ( !XPos(3) & ( !XPos(2) & ( (block3(11) & XPos(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010011010100110101001101000001010101111101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(11),
	datab => ALT_INV_block3(10),
	datac => ALT_INV_XPos(4),
	datad => \ALT_INV_block3[9]~DUPLICATE_q\,
	datae => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan9~0_combout\);

-- Location: MLABCELL_X34_Y3_N18
\always1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~7_combout\ = ( \LessThan9~2_combout\ & ( \LessThan9~0_combout\ & ( (\Add20~0_combout\ & (\Add22~0_combout\ & !XPos(7))) ) ) ) # ( !\LessThan9~2_combout\ & ( \LessThan9~0_combout\ & ( (!XPos(7) & (\Add20~0_combout\ & ((!\LessThan9~1_combout\) # 
-- (\Add22~0_combout\)))) # (XPos(7) & (((\Add22~0_combout\ & !\LessThan9~1_combout\)))) ) ) ) # ( \LessThan9~2_combout\ & ( !\LessThan9~0_combout\ & ( (\Add20~0_combout\ & (\Add22~0_combout\ & !XPos(7))) ) ) ) # ( !\LessThan9~2_combout\ & ( 
-- !\LessThan9~0_combout\ & ( (!XPos(7) & (\Add20~0_combout\)) # (XPos(7) & ((\Add22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000100010000000001010001001100000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add20~0_combout\,
	datab => \ALT_INV_Add22~0_combout\,
	datac => \ALT_INV_LessThan9~1_combout\,
	datad => ALT_INV_XPos(7),
	datae => \ALT_INV_LessThan9~2_combout\,
	dataf => \ALT_INV_LessThan9~0_combout\,
	combout => \always1~7_combout\);

-- Location: MLABCELL_X34_Y5_N57
\Add20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~2_combout\ = ( !\block3[9]~DUPLICATE_q\ & ( (!\block3[11]~DUPLICATE_q\ & !block3(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block3[11]~DUPLICATE_q\,
	datad => ALT_INV_block3(10),
	dataf => \ALT_INV_block3[9]~DUPLICATE_q\,
	combout => \Add20~2_combout\);

-- Location: MLABCELL_X34_Y3_N24
\LessThan8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~6_combout\ = ( \Add20~2_combout\ & ( (!XPos(5) & ((!\block3[13]~DUPLICATE_q\ & (!XPos(6))) # (\block3[13]~DUPLICATE_q\ & ((block3(12)))))) # (XPos(5) & (!XPos(6) & (!block3(12) $ (\block3[13]~DUPLICATE_q\)))) ) ) # ( !\Add20~2_combout\ & ( 
-- (!XPos(6) & ((!\block3[13]~DUPLICATE_q\) # ((!block3(12) & !XPos(5))))) # (XPos(6) & (!block3(12) & (!XPos(5) & !\block3[13]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111010101000000010101000001100101010100000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(6),
	datab => ALT_INV_block3(12),
	datac => ALT_INV_XPos(5),
	datad => \ALT_INV_block3[13]~DUPLICATE_q\,
	dataf => \ALT_INV_Add20~2_combout\,
	combout => \LessThan8~6_combout\);

-- Location: FF_X34_Y3_N49
\block3[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add2~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[10]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y3_N18
\LessThan8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~3_combout\ = ( XPos(3) & ( (!\block3[9]~DUPLICATE_q\ & (!\block3[10]~DUPLICATE_q\ & (!XPos(4) $ (!block3(11))))) # (\block3[9]~DUPLICATE_q\ & (\block3[10]~DUPLICATE_q\ & (!XPos(4) $ (block3(11))))) ) ) # ( !XPos(3) & ( (!\block3[9]~DUPLICATE_q\ 
-- & (\block3[10]~DUPLICATE_q\ & (!XPos(4) $ (block3(11))))) # (\block3[9]~DUPLICATE_q\ & (!\block3[10]~DUPLICATE_q\ & (!XPos(4) $ (block3(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010010010010000001001000100100100000010010010010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block3[9]~DUPLICATE_q\,
	datab => ALT_INV_XPos(4),
	datac => \ALT_INV_block3[10]~DUPLICATE_q\,
	datad => ALT_INV_block3(11),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan8~3_combout\);

-- Location: LABCELL_X35_Y7_N51
\LessThan8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~2_combout\ = ( XPos(2) & ( ((!block3(7) & !block3(8))) # (block3(9)) ) ) # ( !XPos(2) & ( (block3(9) & (!block3(7) & !block3(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block3(9),
	datac => ALT_INV_block3(7),
	datad => ALT_INV_block3(8),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan8~2_combout\);

-- Location: LABCELL_X35_Y3_N21
\LessThan8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~4_combout\ = ( XPos(3) & ( (!XPos(4) & (!block3(11) $ (((\block3[10]~DUPLICATE_q\) # (\block3[9]~DUPLICATE_q\))))) ) ) # ( !XPos(3) & ( (!block3(11) & ((!\block3[9]~DUPLICATE_q\ & ((!\block3[10]~DUPLICATE_q\))) # (\block3[9]~DUPLICATE_q\ & 
-- (!XPos(4) & \block3[10]~DUPLICATE_q\)))) # (block3(11) & ((!XPos(4)) # ((\block3[9]~DUPLICATE_q\ & \block3[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010011001101101001001100110110000000010011001000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block3[9]~DUPLICATE_q\,
	datab => ALT_INV_XPos(4),
	datac => \ALT_INV_block3[10]~DUPLICATE_q\,
	datad => ALT_INV_block3(11),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan8~4_combout\);

-- Location: MLABCELL_X34_Y3_N3
\LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~0_combout\ = ( XPos(7) & ( !\Add20~0_combout\ ) ) # ( !XPos(7) & ( \Add20~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add20~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan8~0_combout\);

-- Location: MLABCELL_X34_Y5_N21
\LessThan8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~7_combout\ = ( XPos(6) & ( (!block3(12) & (!block3(13) & (!\Add20~2_combout\ $ (!XPos(5))))) # (block3(12) & ((!\Add20~2_combout\ & (!block3(13) & !XPos(5))) # (\Add20~2_combout\ & (block3(13) & XPos(5))))) ) ) # ( !XPos(6) & ( (!block3(12) & 
-- (block3(13) & (!\Add20~2_combout\ $ (!XPos(5))))) # (block3(12) & ((!\Add20~2_combout\ & (block3(13) & !XPos(5))) # (\Add20~2_combout\ & (!block3(13) & XPos(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011000000001100001100001100000100000010110000010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(12),
	datab => \ALT_INV_Add20~2_combout\,
	datac => ALT_INV_block3(13),
	datad => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan8~7_combout\);

-- Location: MLABCELL_X34_Y3_N57
\LessThan8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~8_combout\ = ( \LessThan8~0_combout\ & ( \LessThan8~7_combout\ & ( (((\LessThan8~3_combout\ & !\LessThan8~2_combout\)) # (\LessThan8~4_combout\)) # (\LessThan8~6_combout\) ) ) ) # ( \LessThan8~0_combout\ & ( !\LessThan8~7_combout\ & ( 
-- \LessThan8~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan8~6_combout\,
	datab => \ALT_INV_LessThan8~3_combout\,
	datac => \ALT_INV_LessThan8~2_combout\,
	datad => \ALT_INV_LessThan8~4_combout\,
	datae => \ALT_INV_LessThan8~0_combout\,
	dataf => \ALT_INV_LessThan8~7_combout\,
	combout => \LessThan8~8_combout\);

-- Location: LABCELL_X36_Y3_N6
\always1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~23_combout\ = ( \always1~7_combout\ & ( !\LessThan8~8_combout\ & ( (!\LessThan11~7_combout\ & (((\LessThan10~2_combout\ & \LessThan10~6_combout\)) # (\LessThan10~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan10~2_combout\,
	datab => \ALT_INV_LessThan10~3_combout\,
	datac => \ALT_INV_LessThan10~6_combout\,
	datad => \ALT_INV_LessThan11~7_combout\,
	datae => \ALT_INV_always1~7_combout\,
	dataf => \ALT_INV_LessThan8~8_combout\,
	combout => \always1~23_combout\);

-- Location: LABCELL_X36_Y3_N36
\YPos[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~5_combout\ = ( !\always1~18_combout\ & ( !\always1~22_combout\ & ( (\neitherTemp~q\ & (!\always1~19_combout\ & (!\always1~26_combout\ & !\always1~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_neitherTemp~q\,
	datab => \ALT_INV_always1~19_combout\,
	datac => \ALT_INV_always1~26_combout\,
	datad => \ALT_INV_always1~23_combout\,
	datae => \ALT_INV_always1~18_combout\,
	dataf => \ALT_INV_always1~22_combout\,
	combout => \YPos[1]~5_combout\);

-- Location: LABCELL_X36_Y3_N30
\XPos[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~3_combout\ = ( \always1~6_combout\ & ( \always1~18_combout\ & ( (\KEY[2]~input_o\ & (!\bothTemp~q\ & !\neitherTemp~q\)) ) ) ) # ( !\always1~6_combout\ & ( \always1~18_combout\ & ( (\KEY[2]~input_o\ & (!\bothTemp~q\ & !\neitherTemp~q\)) ) ) ) # ( 
-- \always1~6_combout\ & ( !\always1~18_combout\ & ( ((\KEY[2]~input_o\ & (!\bothTemp~q\ & !\neitherTemp~q\))) # (\always1~13_combout\) ) ) ) # ( !\always1~6_combout\ & ( !\always1~18_combout\ & ( (\KEY[2]~input_o\ & (!\bothTemp~q\ & !\neitherTemp~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000011100110011001101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datab => \ALT_INV_always1~13_combout\,
	datac => \ALT_INV_bothTemp~q\,
	datad => \ALT_INV_neitherTemp~q\,
	datae => \ALT_INV_always1~6_combout\,
	dataf => \ALT_INV_always1~18_combout\,
	combout => \XPos[2]~3_combout\);

-- Location: LABCELL_X36_Y3_N0
\XPos[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~5_combout\ = ( \YPos[1]~5_combout\ & ( \XPos[2]~3_combout\ & ( (\score[9]~0_combout\ & (!\XPos[2]~4_combout\ & !\XPos[2]~2_combout\)) ) ) ) # ( !\YPos[1]~5_combout\ & ( \XPos[2]~3_combout\ & ( (\score[9]~0_combout\ & (!\XPos[2]~2_combout\ & 
-- ((!\XPos[2]~4_combout\) # (\YPos[1]~6_combout\)))) ) ) ) # ( \YPos[1]~5_combout\ & ( !\XPos[2]~3_combout\ & ( (\score[9]~0_combout\ & (!\XPos[2]~4_combout\ & !\XPos[2]~2_combout\)) ) ) ) # ( !\YPos[1]~5_combout\ & ( !\XPos[2]~3_combout\ & ( 
-- (\score[9]~0_combout\ & (!\XPos[2]~4_combout\ & !\XPos[2]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000101000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~0_combout\,
	datab => \ALT_INV_XPos[2]~4_combout\,
	datac => \ALT_INV_YPos[1]~6_combout\,
	datad => \ALT_INV_XPos[2]~2_combout\,
	datae => \ALT_INV_YPos[1]~5_combout\,
	dataf => \ALT_INV_XPos[2]~3_combout\,
	combout => \XPos[2]~5_combout\);

-- Location: FF_X36_Y2_N11
\XPos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \XPos[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \XPos[2]~1_combout\,
	ena => \XPos[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => XPos(2));

-- Location: MLABCELL_X34_Y3_N33
\Add53~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add53~17_sumout\ = SUM(( XPos(3) ) + ( !\rightTemp~q\ ) + ( \Add53~14\ ))
-- \Add53~18\ = CARRY(( XPos(3) ) + ( !\rightTemp~q\ ) + ( \Add53~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rightTemp~q\,
	datad => ALT_INV_XPos(3),
	cin => \Add53~14\,
	sumout => \Add53~17_sumout\,
	cout => \Add53~18\);

-- Location: LABCELL_X35_Y3_N39
\XPos[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[3]~feeder_combout\ = ( \Add53~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add53~17_sumout\,
	combout => \XPos[3]~feeder_combout\);

-- Location: FF_X35_Y3_N41
\XPos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \XPos[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \XPos[2]~1_combout\,
	ena => \XPos[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => XPos(3));

-- Location: MLABCELL_X34_Y3_N36
\Add53~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add53~21_sumout\ = SUM(( !\rightTemp~q\ ) + ( XPos(4) ) + ( \Add53~18\ ))
-- \Add53~22\ = CARRY(( !\rightTemp~q\ ) + ( XPos(4) ) + ( \Add53~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rightTemp~q\,
	datac => ALT_INV_XPos(4),
	cin => \Add53~18\,
	sumout => \Add53~21_sumout\,
	cout => \Add53~22\);

-- Location: LABCELL_X35_Y3_N9
\XPos[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[4]~feeder_combout\ = ( \Add53~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add53~21_sumout\,
	combout => \XPos[4]~feeder_combout\);

-- Location: FF_X35_Y3_N11
\XPos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \XPos[4]~feeder_combout\,
	asdata => VCC,
	sload => \XPos[2]~1_combout\,
	ena => \XPos[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => XPos(4));

-- Location: MLABCELL_X34_Y3_N39
\Add53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add53~9_sumout\ = SUM(( XPos(5) ) + ( !\rightTemp~q\ ) + ( \Add53~22\ ))
-- \Add53~10\ = CARRY(( XPos(5) ) + ( !\rightTemp~q\ ) + ( \Add53~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rightTemp~q\,
	datad => ALT_INV_XPos(5),
	cin => \Add53~22\,
	sumout => \Add53~9_sumout\,
	cout => \Add53~10\);

-- Location: LABCELL_X35_Y3_N3
\XPos[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[5]~feeder_combout\ = ( \Add53~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add53~9_sumout\,
	combout => \XPos[5]~feeder_combout\);

-- Location: FF_X35_Y3_N5
\XPos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \XPos[5]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \XPos[2]~1_combout\,
	ena => \XPos[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => XPos(5));

-- Location: MLABCELL_X34_Y3_N42
\Add53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add53~5_sumout\ = SUM(( !\rightTemp~q\ ) + ( XPos(6) ) + ( \Add53~10\ ))
-- \Add53~6\ = CARRY(( !\rightTemp~q\ ) + ( XPos(6) ) + ( \Add53~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rightTemp~q\,
	datac => ALT_INV_XPos(6),
	cin => \Add53~10\,
	sumout => \Add53~5_sumout\,
	cout => \Add53~6\);

-- Location: LABCELL_X35_Y3_N15
\XPos[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[6]~feeder_combout\ = \Add53~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add53~5_sumout\,
	combout => \XPos[6]~feeder_combout\);

-- Location: FF_X35_Y3_N17
\XPos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \XPos[6]~feeder_combout\,
	asdata => VCC,
	sload => \XPos[2]~1_combout\,
	ena => \XPos[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => XPos(6));

-- Location: MLABCELL_X34_Y3_N45
\Add53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add53~1_sumout\ = SUM(( !\rightTemp~q\ ) + ( XPos(7) ) + ( \Add53~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rightTemp~q\,
	datac => ALT_INV_XPos(7),
	cin => \Add53~6\,
	sumout => \Add53~1_sumout\);

-- Location: LABCELL_X35_Y1_N45
\XPos[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[7]~feeder_combout\ = \Add53~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add53~1_sumout\,
	combout => \XPos[7]~feeder_combout\);

-- Location: FF_X35_Y1_N47
\XPos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \XPos[7]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \XPos[2]~1_combout\,
	ena => \XPos[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => XPos(7));

-- Location: LABCELL_X35_Y3_N6
\LessThan25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan25~1_combout\ = ( XPos(6) & ( (!\block7[13]~DUPLICATE_q\ & (\block7[11]~DUPLICATE_q\ & (!block7(12) & !XPos(5)))) # (\block7[13]~DUPLICATE_q\ & ((!\block7[11]~DUPLICATE_q\ & (!block7(12) $ (!XPos(5)))) # (\block7[11]~DUPLICATE_q\ & (block7(12) & 
-- XPos(5))))) ) ) # ( !XPos(6) & ( (!\block7[13]~DUPLICATE_q\ & ((!\block7[11]~DUPLICATE_q\ & (!block7(12) $ (!XPos(5)))) # (\block7[11]~DUPLICATE_q\ & (block7(12) & XPos(5))))) # (\block7[13]~DUPLICATE_q\ & (\block7[11]~DUPLICATE_q\ & (!block7(12) & 
-- !XPos(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010000010000110001000001000100100010000010010010001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block7[13]~DUPLICATE_q\,
	datab => \ALT_INV_block7[11]~DUPLICATE_q\,
	datac => ALT_INV_block7(12),
	datad => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan25~1_combout\);

-- Location: MLABCELL_X39_Y2_N21
\LessThan25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan25~0_combout\ = ( XPos(3) & ( XPos(4) & ( ((!block7(10)) # ((XPos(2) & !block7(9)))) # (block7(11)) ) ) ) # ( !XPos(3) & ( XPos(4) & ( ((!block7(10) & (XPos(2) & !block7(9)))) # (block7(11)) ) ) ) # ( XPos(3) & ( !XPos(4) & ( (block7(11) & 
-- ((!block7(10)) # ((XPos(2) & !block7(9))))) ) ) ) # ( !XPos(3) & ( !XPos(4) & ( (block7(11) & (!block7(10) & (XPos(2) & !block7(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000010001010100010001011101010101011101111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(11),
	datab => ALT_INV_block7(10),
	datac => ALT_INV_XPos(2),
	datad => ALT_INV_block7(9),
	datae => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan25~0_combout\);

-- Location: LABCELL_X40_Y3_N42
\LessThan25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan25~2_combout\ = ( XPos(5) & ( (!\block7[13]~DUPLICATE_q\ & (((block7(12) & !block7(11))) # (XPos(6)))) # (\block7[13]~DUPLICATE_q\ & ((!block7(12) & ((block7(11)))) # (block7(12) & (XPos(6) & !block7(11))))) ) ) # ( !XPos(5) & ( (XPos(6) & 
-- (!\block7[13]~DUPLICATE_q\ $ (((!block7(12) & block7(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100000010001100010000001001110011000110100111001100011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(12),
	datab => ALT_INV_XPos(6),
	datac => ALT_INV_block7(11),
	datad => \ALT_INV_block7[13]~DUPLICATE_q\,
	dataf => ALT_INV_XPos(5),
	combout => \LessThan25~2_combout\);

-- Location: LABCELL_X40_Y3_N48
\always1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~14_combout\ = ( \LessThan25~0_combout\ & ( \LessThan25~2_combout\ & ( (\Add42~0_combout\ & (\Add40~0_combout\ & !XPos(7))) ) ) ) # ( !\LessThan25~0_combout\ & ( \LessThan25~2_combout\ & ( (\Add42~0_combout\ & (\Add40~0_combout\ & !XPos(7))) ) ) ) 
-- # ( \LessThan25~0_combout\ & ( !\LessThan25~2_combout\ & ( (!XPos(7) & (\Add40~0_combout\ & ((!\LessThan25~1_combout\) # (\Add42~0_combout\)))) # (XPos(7) & (\Add42~0_combout\ & ((!\LessThan25~1_combout\)))) ) ) ) # ( !\LessThan25~0_combout\ & ( 
-- !\LessThan25~2_combout\ & ( (!XPos(7) & ((\Add40~0_combout\))) # (XPos(7) & (\Add42~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add42~0_combout\,
	datab => \ALT_INV_Add40~0_combout\,
	datac => ALT_INV_XPos(7),
	datad => \ALT_INV_LessThan25~1_combout\,
	datae => \ALT_INV_LessThan25~0_combout\,
	dataf => \ALT_INV_LessThan25~2_combout\,
	combout => \always1~14_combout\);

-- Location: LABCELL_X40_Y3_N27
\Add40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add40~1_combout\ = ( !block7(10) & ( (!block7(9) & !block7(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(9),
	datad => ALT_INV_block7(11),
	dataf => ALT_INV_block7(10),
	combout => \Add40~1_combout\);

-- Location: LABCELL_X40_Y3_N18
\LessThan24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~5_combout\ = ( XPos(5) & ( (!XPos(6) & (!\block7[13]~DUPLICATE_q\ $ (((!\Add40~1_combout\) # (!block7(12)))))) ) ) # ( !XPos(5) & ( (!\block7[13]~DUPLICATE_q\ & ((!\Add40~1_combout\ & (!block7(12) & !XPos(6))) # (\Add40~1_combout\ & 
-- (block7(12))))) # (\block7[13]~DUPLICATE_q\ & ((!XPos(6)) # ((!\Add40~1_combout\ & !block7(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011100100100101101110010010000110110000000000011011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add40~1_combout\,
	datab => \ALT_INV_block7[13]~DUPLICATE_q\,
	datac => ALT_INV_block7(12),
	datad => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan24~5_combout\);

-- Location: FF_X40_Y3_N5
\block7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(8));

-- Location: LABCELL_X40_Y3_N12
\LessThan24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~1_combout\ = ( XPos(2) & ( ((!block7(7) & !block7(8))) # (block7(9)) ) ) # ( !XPos(2) & ( (!block7(7) & (!block7(8) & block7(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block7(7),
	datac => ALT_INV_block7(8),
	datad => ALT_INV_block7(9),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan24~1_combout\);

-- Location: MLABCELL_X39_Y2_N51
\LessThan24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~3_combout\ = ( !XPos(3) & ( XPos(4) & ( (!block7(9) & (!\block7[11]~DUPLICATE_q\ & !block7(10))) # (block7(9) & (\block7[11]~DUPLICATE_q\ & block7(10))) ) ) ) # ( XPos(3) & ( !XPos(4) & ( !\block7[11]~DUPLICATE_q\ $ (((block7(10)) # 
-- (block7(9)))) ) ) ) # ( !XPos(3) & ( !XPos(4) & ( (!block7(9) $ (block7(10))) # (\block7[11]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011110110111100100111001001110000001100000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(9),
	datab => \ALT_INV_block7[11]~DUPLICATE_q\,
	datac => ALT_INV_block7(10),
	datae => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan24~3_combout\);

-- Location: LABCELL_X40_Y3_N45
\LessThan24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~4_combout\ = ( XPos(5) & ( (!block7(12) & (!\Add40~1_combout\ & (!XPos(6) $ (\block7[13]~DUPLICATE_q\)))) # (block7(12) & (\Add40~1_combout\ & (!XPos(6) $ (!\block7[13]~DUPLICATE_q\)))) ) ) # ( !XPos(5) & ( (!block7(12) & (\Add40~1_combout\ & 
-- (!XPos(6) $ (\block7[13]~DUPLICATE_q\)))) # (block7(12) & (!\Add40~1_combout\ & (!XPos(6) $ (\block7[13]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110000010010000011000001010000010000101001000001000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(12),
	datab => ALT_INV_XPos(6),
	datac => \ALT_INV_block7[13]~DUPLICATE_q\,
	datad => \ALT_INV_Add40~1_combout\,
	dataf => ALT_INV_XPos(5),
	combout => \LessThan24~4_combout\);

-- Location: MLABCELL_X39_Y2_N54
\LessThan24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~2_combout\ = ( XPos(3) & ( XPos(4) & ( (!\block7[11]~DUPLICATE_q\ & (!block7(9) & !block7(10))) # (\block7[11]~DUPLICATE_q\ & (block7(9) & block7(10))) ) ) ) # ( !XPos(3) & ( XPos(4) & ( (\block7[11]~DUPLICATE_q\ & (!block7(9) $ 
-- (!block7(10)))) ) ) ) # ( XPos(3) & ( !XPos(4) & ( (!\block7[11]~DUPLICATE_q\ & (block7(9) & block7(10))) # (\block7[11]~DUPLICATE_q\ & (!block7(9) & !block7(10))) ) ) ) # ( !XPos(3) & ( !XPos(4) & ( (!\block7[11]~DUPLICATE_q\ & (!block7(9) $ 
-- (!block7(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000001100000000110000000011001100001100000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block7[11]~DUPLICATE_q\,
	datac => ALT_INV_block7(9),
	datad => ALT_INV_block7(10),
	datae => ALT_INV_XPos(3),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan24~2_combout\);

-- Location: LABCELL_X40_Y3_N15
\LessThan24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~0_combout\ = ( XPos(7) & ( !\Add40~0_combout\ ) ) # ( !XPos(7) & ( \Add40~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add40~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan24~0_combout\);

-- Location: LABCELL_X40_Y3_N54
\LessThan24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan24~6_combout\ = ( \LessThan24~2_combout\ & ( \LessThan24~0_combout\ & ( ((\LessThan24~4_combout\ & ((!\LessThan24~1_combout\) # (\LessThan24~3_combout\)))) # (\LessThan24~5_combout\) ) ) ) # ( !\LessThan24~2_combout\ & ( \LessThan24~0_combout\ & 
-- ( ((\LessThan24~3_combout\ & \LessThan24~4_combout\)) # (\LessThan24~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010111110101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan24~5_combout\,
	datab => \ALT_INV_LessThan24~1_combout\,
	datac => \ALT_INV_LessThan24~3_combout\,
	datad => \ALT_INV_LessThan24~4_combout\,
	datae => \ALT_INV_LessThan24~2_combout\,
	dataf => \ALT_INV_LessThan24~0_combout\,
	combout => \LessThan24~6_combout\);

-- Location: LABCELL_X37_Y4_N48
\LessThan27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan27~0_combout\ = ( YPos(0) & ( YPos(1) & ( (!block8(0)) # (block7(1)) ) ) ) # ( !YPos(0) & ( YPos(1) & ( block7(1) ) ) ) # ( YPos(0) & ( !YPos(1) & ( (block7(1) & !block8(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000001111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(1),
	datad => ALT_INV_block8(0),
	datae => ALT_INV_YPos(0),
	dataf => ALT_INV_YPos(1),
	combout => \LessThan27~0_combout\);

-- Location: LABCELL_X42_Y4_N24
\Add44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add44~1_combout\ = ( block7(4) & ( !block7(3) $ (!\block7[5]~DUPLICATE_q\) ) ) # ( !block7(4) & ( !\block7[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block7(3),
	datad => \ALT_INV_block7[5]~DUPLICATE_q\,
	dataf => ALT_INV_block7(4),
	combout => \Add44~1_combout\);

-- Location: LABCELL_X42_Y4_N15
\Add44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add44~0_combout\ = !\block7[6]~DUPLICATE_q\ $ (((!block7(3) & (!\block7[5]~DUPLICATE_q\ & block7(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001111000111100000111100011110000011110001111000001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(3),
	datab => \ALT_INV_block7[5]~DUPLICATE_q\,
	datac => \ALT_INV_block7[6]~DUPLICATE_q\,
	datad => ALT_INV_block7(4),
	combout => \Add44~0_combout\);

-- Location: LABCELL_X42_Y4_N48
\Add44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add44~2_combout\ = ( \block7[4]~DUPLICATE_q\ & ( block7(3) ) ) # ( !\block7[4]~DUPLICATE_q\ & ( !block7(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block7(3),
	dataf => \ALT_INV_block7[4]~DUPLICATE_q\,
	combout => \Add44~2_combout\);

-- Location: LABCELL_X42_Y4_N0
\LessThan27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan27~4_combout\ = ( YPos(5) & ( YPos(4) & ( (!\Add44~0_combout\ & (YPos(6) & ((\Add44~2_combout\) # (\Add44~1_combout\)))) # (\Add44~0_combout\ & (((YPos(6)) # (\Add44~2_combout\)) # (\Add44~1_combout\))) ) ) ) # ( !YPos(5) & ( YPos(4) & ( 
-- (!\Add44~0_combout\ & (\Add44~1_combout\ & (\Add44~2_combout\ & YPos(6)))) # (\Add44~0_combout\ & (((\Add44~1_combout\ & \Add44~2_combout\)) # (YPos(6)))) ) ) ) # ( YPos(5) & ( !YPos(4) & ( (!\Add44~1_combout\ & (\Add44~0_combout\ & YPos(6))) # 
-- (\Add44~1_combout\ & ((YPos(6)) # (\Add44~0_combout\))) ) ) ) # ( !YPos(5) & ( !YPos(4) & ( (\Add44~0_combout\ & YPos(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000100010111011100000001001101110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add44~1_combout\,
	datab => \ALT_INV_Add44~0_combout\,
	datac => \ALT_INV_Add44~2_combout\,
	datad => ALT_INV_YPos(6),
	datae => ALT_INV_YPos(5),
	dataf => ALT_INV_YPos(4),
	combout => \LessThan27~4_combout\);

-- Location: MLABCELL_X39_Y3_N21
\LessThan27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan27~2_combout\ = ( YPos(3) & ( ((YPos(2) & !block7(2))) # (block7(3)) ) ) # ( !YPos(3) & ( (YPos(2) & (block7(3) & !block7(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000001011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => ALT_INV_block7(3),
	datad => ALT_INV_block7(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan27~2_combout\);

-- Location: LABCELL_X40_Y3_N36
\LessThan27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan27~3_combout\ = ( YPos(6) & ( YPos(4) & ( (!\Add44~2_combout\ & (!\Add44~0_combout\ & (!\Add44~1_combout\ $ (!YPos(5))))) ) ) ) # ( !YPos(6) & ( YPos(4) & ( (!\Add44~2_combout\ & (\Add44~0_combout\ & (!\Add44~1_combout\ $ (!YPos(5))))) ) ) ) # ( 
-- YPos(6) & ( !YPos(4) & ( (\Add44~2_combout\ & (!\Add44~0_combout\ & (!\Add44~1_combout\ $ (!YPos(5))))) ) ) ) # ( !YPos(6) & ( !YPos(4) & ( (\Add44~2_combout\ & (\Add44~0_combout\ & (!\Add44~1_combout\ $ (!YPos(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000101000000000000000000001010000010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add44~2_combout\,
	datab => \ALT_INV_Add44~1_combout\,
	datac => ALT_INV_YPos(5),
	datad => \ALT_INV_Add44~0_combout\,
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(4),
	combout => \LessThan27~3_combout\);

-- Location: MLABCELL_X39_Y3_N30
\LessThan27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan27~1_combout\ = ( YPos(3) & ( (!block7(3) & (!YPos(2) $ (block7(2)))) ) ) # ( !YPos(3) & ( (block7(3) & (!YPos(2) $ (block7(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010110100101000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => ALT_INV_block7(2),
	datad => ALT_INV_block7(3),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan27~1_combout\);

-- Location: LABCELL_X40_Y3_N24
\LessThan27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan27~5_combout\ = ( \LessThan27~1_combout\ & ( (!\LessThan27~4_combout\ & ((!\LessThan27~3_combout\) # ((!\LessThan27~0_combout\ & !\LessThan27~2_combout\)))) ) ) # ( !\LessThan27~1_combout\ & ( (!\LessThan27~4_combout\ & ((!\LessThan27~2_combout\) 
-- # (!\LessThan27~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100100000001100110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan27~0_combout\,
	datab => \ALT_INV_LessThan27~4_combout\,
	datac => \ALT_INV_LessThan27~2_combout\,
	datad => \ALT_INV_LessThan27~3_combout\,
	dataf => \ALT_INV_LessThan27~1_combout\,
	combout => \LessThan27~5_combout\);

-- Location: MLABCELL_X39_Y3_N12
\always1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~28_combout\ = ( !\LessThan24~6_combout\ & ( !\LessThan27~5_combout\ & ( (\always1~14_combout\ & (((\LessThan26~2_combout\ & \LessThan26~6_combout\)) # (\LessThan26~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan26~2_combout\,
	datab => \ALT_INV_LessThan26~6_combout\,
	datac => \ALT_INV_LessThan26~3_combout\,
	datad => \ALT_INV_always1~14_combout\,
	datae => \ALT_INV_LessThan24~6_combout\,
	dataf => \ALT_INV_LessThan27~5_combout\,
	combout => \always1~28_combout\);

-- Location: FF_X39_Y4_N4
\block8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(5));

-- Location: LABCELL_X43_Y4_N0
\Add7~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~58_cout\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	cout => \Add7~58_cout\);

-- Location: LABCELL_X43_Y4_N3
\Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~33_sumout\ = SUM(( \block8[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~58_cout\ ))
-- \Add7~34\ = CARRY(( \block8[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block8[1]~DUPLICATE_q\,
	cin => \Add7~58_cout\,
	sumout => \Add7~33_sumout\,
	cout => \Add7~34\);

-- Location: FF_X39_Y4_N25
\block8[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[1]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N6
\Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~41_sumout\ = SUM(( !block8(2) ) + ( VCC ) + ( \Add7~34\ ))
-- \Add7~42\ = CARRY(( !block8(2) ) + ( VCC ) + ( \Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block8(2),
	cin => \Add7~34\,
	sumout => \Add7~41_sumout\,
	cout => \Add7~42\);

-- Location: LABCELL_X43_Y4_N57
\block8[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[2]~8_combout\ = ( !\Add7~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~41_sumout\,
	combout => \block8[2]~8_combout\);

-- Location: FF_X39_Y4_N13
\block8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \block8[2]~8_combout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(2));

-- Location: LABCELL_X43_Y4_N9
\Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~37_sumout\ = SUM(( !block8(3) ) + ( VCC ) + ( \Add7~42\ ))
-- \Add7~38\ = CARRY(( !block8(3) ) + ( VCC ) + ( \Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(3),
	cin => \Add7~42\,
	sumout => \Add7~37_sumout\,
	cout => \Add7~38\);

-- Location: LABCELL_X43_Y4_N48
\block8[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[3]~7_combout\ = !\Add7~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add7~37_sumout\,
	combout => \block8[3]~7_combout\);

-- Location: FF_X43_Y4_N50
\block8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[3]~7_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(3));

-- Location: LABCELL_X43_Y4_N12
\Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~53_sumout\ = SUM(( \block8[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~38\ ))
-- \Add7~54\ = CARRY(( \block8[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[4]~DUPLICATE_q\,
	cin => \Add7~38\,
	sumout => \Add7~53_sumout\,
	cout => \Add7~54\);

-- Location: FF_X39_Y4_N52
\block8[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[4]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N15
\Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~49_sumout\ = SUM(( block8(5) ) + ( VCC ) + ( \Add7~54\ ))
-- \Add7~50\ = CARRY(( block8(5) ) + ( VCC ) + ( \Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block8(5),
	cin => \Add7~54\,
	sumout => \Add7~49_sumout\,
	cout => \Add7~50\);

-- Location: FF_X39_Y4_N5
\block8[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~49_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[5]~DUPLICATE_q\);

-- Location: FF_X39_Y4_N53
\block8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~53_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(4));

-- Location: FF_X43_Y4_N49
\block8[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[3]~7_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[3]~DUPLICATE_q\);

-- Location: FF_X39_Y4_N14
\block8[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \block8[2]~8_combout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[2]~DUPLICATE_q\);

-- Location: FF_X39_Y4_N26
\block8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(1));

-- Location: MLABCELL_X39_Y4_N30
\Add48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add48~9_sumout\ = SUM(( block8(1) ) + ( block8(0) ) + ( !VCC ))
-- \Add48~10\ = CARRY(( block8(1) ) + ( block8(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(1),
	datac => ALT_INV_block8(0),
	cin => GND,
	sumout => \Add48~9_sumout\,
	cout => \Add48~10\);

-- Location: MLABCELL_X39_Y4_N33
\Add48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add48~5_sumout\ = SUM(( !\block8[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add48~10\ ))
-- \Add48~6\ = CARRY(( !\block8[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add48~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[2]~DUPLICATE_q\,
	cin => \Add48~10\,
	sumout => \Add48~5_sumout\,
	cout => \Add48~6\);

-- Location: MLABCELL_X39_Y4_N36
\Add48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add48~1_sumout\ = SUM(( !\block8[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add48~6\ ))
-- \Add48~2\ = CARRY(( !\block8[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add48~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block8[3]~DUPLICATE_q\,
	cin => \Add48~6\,
	sumout => \Add48~1_sumout\,
	cout => \Add48~2\);

-- Location: MLABCELL_X39_Y4_N39
\Add48~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add48~21_sumout\ = SUM(( block8(4) ) + ( VCC ) + ( \Add48~2\ ))
-- \Add48~22\ = CARRY(( block8(4) ) + ( VCC ) + ( \Add48~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(4),
	cin => \Add48~2\,
	sumout => \Add48~21_sumout\,
	cout => \Add48~22\);

-- Location: MLABCELL_X39_Y4_N42
\Add48~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add48~17_sumout\ = SUM(( \block8[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add48~22\ ))
-- \Add48~18\ = CARRY(( \block8[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add48~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block8[5]~DUPLICATE_q\,
	cin => \Add48~22\,
	sumout => \Add48~17_sumout\,
	cout => \Add48~18\);

-- Location: FF_X39_Y4_N10
\block8[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[6]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N18
\Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~45_sumout\ = SUM(( \block8[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~50\ ))
-- \Add7~46\ = CARRY(( \block8[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[6]~DUPLICATE_q\,
	cin => \Add7~50\,
	sumout => \Add7~45_sumout\,
	cout => \Add7~46\);

-- Location: FF_X39_Y4_N11
\block8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(6));

-- Location: MLABCELL_X39_Y4_N45
\Add48~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add48~13_sumout\ = SUM(( block8(6) ) + ( VCC ) + ( \Add48~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(6),
	cin => \Add48~18\,
	sumout => \Add48~13_sumout\);

-- Location: MLABCELL_X39_Y4_N0
\LessThan30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~3_combout\ = ( \Add48~13_sumout\ & ( \Add48~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & ((!YPos(4)) # (\Add48~17_sumout\))) # (YPos(5) & (!YPos(4) & \Add48~17_sumout\))) ) ) ) # ( !\Add48~13_sumout\ & ( \Add48~21_sumout\ & ( (!YPos(6) & 
-- ((!YPos(5) & ((!YPos(4)) # (\Add48~17_sumout\))) # (YPos(5) & (!YPos(4) & \Add48~17_sumout\)))) ) ) ) # ( \Add48~13_sumout\ & ( !\Add48~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & \Add48~17_sumout\)) ) ) ) # ( !\Add48~13_sumout\ & ( !\Add48~21_sumout\ & ( 
-- (!YPos(6) & (!YPos(5) & \Add48~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000101010101110111010000000101010001110101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add48~17_sumout\,
	datae => \ALT_INV_Add48~13_sumout\,
	dataf => \ALT_INV_Add48~21_sumout\,
	combout => \LessThan30~3_combout\);

-- Location: MLABCELL_X39_Y3_N48
\LessThan30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~5_combout\ = ( \Add48~9_sumout\ & ( (!YPos(1)) # ((!block8(0) & !YPos(0))) ) ) # ( !\Add48~9_sumout\ & ( (!YPos(1) & (!block8(0) & !YPos(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011111100110011001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_YPos(1),
	datac => ALT_INV_block8(0),
	datad => ALT_INV_YPos(0),
	dataf => \ALT_INV_Add48~9_sumout\,
	combout => \LessThan30~5_combout\);

-- Location: MLABCELL_X39_Y3_N42
\LessThan30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~6_combout\ = ( \LessThan30~5_combout\ & ( (!YPos(3) & ((!YPos(2)) # ((\Add48~1_sumout\) # (\Add48~5_sumout\)))) # (YPos(3) & (\Add48~1_sumout\ & ((!YPos(2)) # (\Add48~5_sumout\)))) ) ) # ( !\LessThan30~5_combout\ & ( (!YPos(3) & (((!YPos(2) & 
-- \Add48~5_sumout\)) # (\Add48~1_sumout\))) # (YPos(3) & (!YPos(2) & (\Add48~5_sumout\ & \Add48~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011111000110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_Add48~5_sumout\,
	datad => \ALT_INV_Add48~1_sumout\,
	dataf => \ALT_INV_LessThan30~5_combout\,
	combout => \LessThan30~6_combout\);

-- Location: MLABCELL_X39_Y4_N48
\LessThan30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~2_combout\ = ( \Add48~13_sumout\ & ( \Add48~17_sumout\ & ( (YPos(6) & (YPos(5) & (!YPos(4) $ (\Add48~21_sumout\)))) ) ) ) # ( !\Add48~13_sumout\ & ( \Add48~17_sumout\ & ( (!YPos(6) & (YPos(5) & (!YPos(4) $ (\Add48~21_sumout\)))) ) ) ) # ( 
-- \Add48~13_sumout\ & ( !\Add48~17_sumout\ & ( (YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add48~21_sumout\)))) ) ) ) # ( !\Add48~13_sumout\ & ( !\Add48~17_sumout\ & ( (!YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add48~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add48~21_sumout\,
	datae => \ALT_INV_Add48~13_sumout\,
	dataf => \ALT_INV_Add48~17_sumout\,
	combout => \LessThan30~2_combout\);

-- Location: LABCELL_X42_Y3_N12
\Add49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add49~0_combout\ = ( \block8[6]~DUPLICATE_q\ & ( (block8(3) & (!\block8[4]~DUPLICATE_q\ & !\block8[5]~DUPLICATE_q\)) ) ) # ( !\block8[6]~DUPLICATE_q\ & ( (!block8(3)) # ((\block8[5]~DUPLICATE_q\) # (\block8[4]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111111001100000000000011001111111111110011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(3),
	datac => \ALT_INV_block8[4]~DUPLICATE_q\,
	datad => \ALT_INV_block8[5]~DUPLICATE_q\,
	datae => \ALT_INV_block8[6]~DUPLICATE_q\,
	combout => \Add49~0_combout\);

-- Location: LABCELL_X42_Y3_N45
\Add49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add49~1_combout\ = ( \block8[4]~DUPLICATE_q\ & ( !\block8[5]~DUPLICATE_q\ ) ) # ( !\block8[4]~DUPLICATE_q\ & ( !block8(3) $ (\block8[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(3),
	datad => \ALT_INV_block8[5]~DUPLICATE_q\,
	dataf => \ALT_INV_block8[4]~DUPLICATE_q\,
	combout => \Add49~1_combout\);

-- Location: LABCELL_X43_Y4_N51
\Add49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add49~2_combout\ = ( \block8[4]~DUPLICATE_q\ & ( block8(3) ) ) # ( !\block8[4]~DUPLICATE_q\ & ( !block8(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(3),
	dataf => \ALT_INV_block8[4]~DUPLICATE_q\,
	combout => \Add49~2_combout\);

-- Location: LABCELL_X42_Y3_N18
\LessThan31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan31~4_combout\ = ( \Add49~2_combout\ & ( YPos(4) & ( (!\Add49~0_combout\ & (YPos(6) & ((\Add49~1_combout\) # (YPos(5))))) # (\Add49~0_combout\ & (((\Add49~1_combout\) # (YPos(6))) # (YPos(5)))) ) ) ) # ( !\Add49~2_combout\ & ( YPos(4) & ( 
-- (!\Add49~0_combout\ & (YPos(5) & (YPos(6) & \Add49~1_combout\))) # (\Add49~0_combout\ & (((YPos(5) & \Add49~1_combout\)) # (YPos(6)))) ) ) ) # ( \Add49~2_combout\ & ( !YPos(4) & ( (!\Add49~0_combout\ & (YPos(5) & (YPos(6) & \Add49~1_combout\))) # 
-- (\Add49~0_combout\ & (((YPos(5) & \Add49~1_combout\)) # (YPos(6)))) ) ) ) # ( !\Add49~2_combout\ & ( !YPos(4) & ( (!\Add49~0_combout\ & (YPos(5) & (YPos(6) & \Add49~1_combout\))) # (\Add49~0_combout\ & (((YPos(5) & \Add49~1_combout\)) # (YPos(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100000011000101110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(5),
	datab => \ALT_INV_Add49~0_combout\,
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add49~1_combout\,
	datae => \ALT_INV_Add49~2_combout\,
	dataf => ALT_INV_YPos(4),
	combout => \LessThan31~4_combout\);

-- Location: LABCELL_X37_Y4_N3
\LessThan31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan31~0_combout\ = ( YPos(0) & ( YPos(1) & ( (!block8(0)) # (!block8(1)) ) ) ) # ( !YPos(0) & ( YPos(1) & ( !block8(1) ) ) ) # ( YPos(0) & ( !YPos(1) & ( (!block8(0) & !block8(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000011111111000000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(0),
	datad => ALT_INV_block8(1),
	datae => ALT_INV_YPos(0),
	dataf => ALT_INV_YPos(1),
	combout => \LessThan31~0_combout\);

-- Location: LABCELL_X42_Y3_N24
\LessThan31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan31~3_combout\ = ( !\Add49~2_combout\ & ( YPos(4) & ( (!YPos(5) & (\Add49~1_combout\ & (!\Add49~0_combout\ $ (!YPos(6))))) # (YPos(5) & (!\Add49~1_combout\ & (!\Add49~0_combout\ $ (!YPos(6))))) ) ) ) # ( \Add49~2_combout\ & ( !YPos(4) & ( 
-- (!YPos(5) & (\Add49~1_combout\ & (!\Add49~0_combout\ $ (!YPos(6))))) # (YPos(5) & (!\Add49~1_combout\ & (!\Add49~0_combout\ $ (!YPos(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101000010100000010100001010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(5),
	datab => \ALT_INV_Add49~0_combout\,
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add49~1_combout\,
	datae => \ALT_INV_Add49~2_combout\,
	dataf => ALT_INV_YPos(4),
	combout => \LessThan31~3_combout\);

-- Location: LABCELL_X37_Y4_N57
\LessThan31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan31~1_combout\ = ( YPos(3) & ( YPos(2) & ( (!block8(2) & block8(3)) ) ) ) # ( !YPos(3) & ( YPos(2) & ( (!block8(2) & !block8(3)) ) ) ) # ( YPos(3) & ( !YPos(2) & ( (block8(2) & block8(3)) ) ) ) # ( !YPos(3) & ( !YPos(2) & ( (block8(2) & 
-- !block8(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000011001111001100000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(2),
	datad => ALT_INV_block8(3),
	datae => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \LessThan31~1_combout\);

-- Location: LABCELL_X42_Y5_N3
\LessThan31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan31~2_combout\ = ( YPos(3) & ( YPos(2) & ( (!\block8[3]~DUPLICATE_q\) # (block8(2)) ) ) ) # ( !YPos(3) & ( YPos(2) & ( (!\block8[3]~DUPLICATE_q\ & block8(2)) ) ) ) # ( YPos(3) & ( !YPos(2) & ( !\block8[3]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000001100000011001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block8[3]~DUPLICATE_q\,
	datac => ALT_INV_block8(2),
	datae => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \LessThan31~2_combout\);

-- Location: LABCELL_X42_Y3_N48
\LessThan31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan31~5_combout\ = ( \LessThan31~2_combout\ & ( (!\LessThan31~4_combout\ & !\LessThan31~3_combout\) ) ) # ( !\LessThan31~2_combout\ & ( (!\LessThan31~4_combout\ & ((!\LessThan31~0_combout\) # ((!\LessThan31~3_combout\) # (!\LessThan31~1_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010100010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan31~4_combout\,
	datab => \ALT_INV_LessThan31~0_combout\,
	datac => \ALT_INV_LessThan31~3_combout\,
	datad => \ALT_INV_LessThan31~1_combout\,
	dataf => \ALT_INV_LessThan31~2_combout\,
	combout => \LessThan31~5_combout\);

-- Location: LABCELL_X43_Y4_N21
\Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~25_sumout\ = SUM(( \block8[7]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~46\ ))
-- \Add7~26\ = CARRY(( \block8[7]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block8[7]~DUPLICATE_q\,
	cin => \Add7~46\,
	sumout => \Add7~25_sumout\,
	cout => \Add7~26\);

-- Location: FF_X42_Y3_N31
\block8[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[7]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N24
\Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~29_sumout\ = SUM(( !\block8[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~26\ ))
-- \Add7~30\ = CARRY(( !\block8[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[8]~DUPLICATE_q\,
	cin => \Add7~26\,
	sumout => \Add7~29_sumout\,
	cout => \Add7~30\);

-- Location: LABCELL_X40_Y1_N30
\block8[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[8]~6_combout\ = ( !\Add7~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~29_sumout\,
	combout => \block8[8]~6_combout\);

-- Location: FF_X40_Y1_N31
\block8[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[8]~6_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[8]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N27
\Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~17_sumout\ = SUM(( !block8(9) ) + ( VCC ) + ( \Add7~30\ ))
-- \Add7~18\ = CARRY(( !block8(9) ) + ( VCC ) + ( \Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(9),
	cin => \Add7~30\,
	sumout => \Add7~17_sumout\,
	cout => \Add7~18\);

-- Location: LABCELL_X42_Y2_N57
\block8[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[9]~4_combout\ = ( !\Add7~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~17_sumout\,
	combout => \block8[9]~4_combout\);

-- Location: FF_X42_Y2_N58
\block8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[9]~4_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(9));

-- Location: LABCELL_X43_Y4_N30
\Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~21_sumout\ = SUM(( !block8(10) ) + ( VCC ) + ( \Add7~18\ ))
-- \Add7~22\ = CARRY(( !block8(10) ) + ( VCC ) + ( \Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(10),
	cin => \Add7~18\,
	sumout => \Add7~21_sumout\,
	cout => \Add7~22\);

-- Location: LABCELL_X42_Y4_N21
\block8[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[10]~5_combout\ = ( !\Add7~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~21_sumout\,
	combout => \block8[10]~5_combout\);

-- Location: FF_X42_Y4_N22
\block8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[10]~5_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(10));

-- Location: LABCELL_X43_Y4_N33
\Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~9_sumout\ = SUM(( !block8(11) ) + ( VCC ) + ( \Add7~22\ ))
-- \Add7~10\ = CARRY(( !block8(11) ) + ( VCC ) + ( \Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(11),
	cin => \Add7~22\,
	sumout => \Add7~9_sumout\,
	cout => \Add7~10\);

-- Location: LABCELL_X42_Y2_N24
\block8[11]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[11]~2_combout\ = ( !\Add7~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~9_sumout\,
	combout => \block8[11]~2_combout\);

-- Location: FF_X42_Y2_N26
\block8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[11]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(11));

-- Location: LABCELL_X42_Y3_N33
\LessThan28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~3_combout\ = ( !XPos(4) & ( XPos(3) & ( !block8(11) $ (((block8(9) & block8(10)))) ) ) ) # ( XPos(4) & ( !XPos(3) & ( (!block8(11) & (!block8(9) & !block8(10))) # (block8(11) & (block8(9) & block8(10))) ) ) ) # ( !XPos(4) & ( !XPos(3) & ( 
-- (!block8(11)) # (!block8(9) $ (block8(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011001111110000000000001111001100110000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(11),
	datac => ALT_INV_block8(9),
	datad => ALT_INV_block8(10),
	datae => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan28~3_combout\);

-- Location: FF_X42_Y3_N32
\block8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(7));

-- Location: FF_X42_Y2_N59
\block8[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[9]~4_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[9]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y3_N42
\LessThan28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~1_combout\ = ( XPos(2) & ( (!\block8[9]~DUPLICATE_q\) # ((!block8(7) & \block8[8]~DUPLICATE_q\)) ) ) # ( !XPos(2) & ( (!block8(7) & (\block8[8]~DUPLICATE_q\ & !\block8[9]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(7),
	datac => \ALT_INV_block8[8]~DUPLICATE_q\,
	datad => \ALT_INV_block8[9]~DUPLICATE_q\,
	dataf => ALT_INV_XPos(2),
	combout => \LessThan28~1_combout\);

-- Location: LABCELL_X43_Y4_N36
\Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~13_sumout\ = SUM(( !\block8[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~10\ ))
-- \Add7~14\ = CARRY(( !\block8[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block8[12]~DUPLICATE_q\,
	cin => \Add7~10\,
	sumout => \Add7~13_sumout\,
	cout => \Add7~14\);

-- Location: LABCELL_X42_Y2_N42
\block8[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[12]~3_combout\ = ( !\Add7~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~13_sumout\,
	combout => \block8[12]~3_combout\);

-- Location: FF_X42_Y2_N43
\block8[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[12]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[12]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y4_N39
\Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~5_sumout\ = SUM(( !block8(13) ) + ( VCC ) + ( \Add7~14\ ))
-- \Add7~6\ = CARRY(( !block8(13) ) + ( VCC ) + ( \Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block8(13),
	cin => \Add7~14\,
	sumout => \Add7~5_sumout\,
	cout => \Add7~6\);

-- Location: LABCELL_X43_Y2_N3
\block8[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block8[13]~1_combout\ = ( !\Add7~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add7~5_sumout\,
	combout => \block8[13]~1_combout\);

-- Location: FF_X43_Y2_N5
\block8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[13]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(13));

-- Location: FF_X42_Y2_N44
\block8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[12]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(12));

-- Location: LABCELL_X42_Y3_N57
\Add45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add45~1_combout\ = ( block8(9) & ( (block8(10) & block8(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(10),
	datac => ALT_INV_block8(11),
	dataf => ALT_INV_block8(9),
	combout => \Add45~1_combout\);

-- Location: LABCELL_X42_Y3_N0
\LessThan28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~4_combout\ = ( XPos(5) & ( (!block8(12) & (!\Add45~1_combout\ & (!block8(13) $ (!XPos(6))))) # (block8(12) & (\Add45~1_combout\ & (!block8(13) $ (XPos(6))))) ) ) # ( !XPos(5) & ( (!block8(13) & (XPos(6) & (!block8(12) $ (!\Add45~1_combout\)))) 
-- # (block8(13) & (!XPos(6) & (!block8(12) $ (!\Add45~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001001000000100100100100001001000001000010100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(13),
	datab => ALT_INV_block8(12),
	datac => ALT_INV_XPos(6),
	datad => \ALT_INV_Add45~1_combout\,
	dataf => ALT_INV_XPos(5),
	combout => \LessThan28~4_combout\);

-- Location: LABCELL_X42_Y3_N9
\LessThan28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~5_combout\ = ( block8(12) & ( (!XPos(5) & ((!block8(13) & (!XPos(6))) # (block8(13) & ((\Add45~1_combout\))))) # (XPos(5) & (!XPos(6) & (!\Add45~1_combout\ $ (block8(13))))) ) ) # ( !block8(12) & ( (!XPos(6) & ((!block8(13)) # ((!XPos(5) & 
-- !\Add45~1_combout\)))) # (XPos(6) & (!XPos(5) & (!\Add45~1_combout\ & !block8(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110010000000111011001000000011001000000011101100100000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(5),
	datab => ALT_INV_XPos(6),
	datac => \ALT_INV_Add45~1_combout\,
	datad => ALT_INV_block8(13),
	dataf => ALT_INV_block8(12),
	combout => \LessThan28~5_combout\);

-- Location: LABCELL_X42_Y3_N54
\LessThan28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~2_combout\ = ( XPos(3) & ( (!block8(10) & (!block8(9) & (!XPos(4) $ (!block8(11))))) # (block8(10) & (block8(9) & (!XPos(4) $ (block8(11))))) ) ) # ( !XPos(3) & ( (!block8(10) & (block8(9) & (!XPos(4) $ (!block8(11))))) # (block8(10) & 
-- (!block8(9) & (!XPos(4) $ (!block8(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100000000001100110000000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(10),
	datab => ALT_INV_block8(9),
	datac => ALT_INV_XPos(4),
	datad => ALT_INV_block8(11),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan28~2_combout\);

-- Location: FF_X42_Y2_N28
\block8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(14));

-- Location: LABCELL_X43_Y4_N42
\Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~1_sumout\ = SUM(( block8(14) ) + ( VCC ) + ( \Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(14),
	cin => \Add7~6\,
	sumout => \Add7~1_sumout\);

-- Location: FF_X42_Y2_N29
\block8[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add7~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[14]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y2_N48
\Add45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add45~0_combout\ = ( \block8[14]~DUPLICATE_q\ & ( block8(10) & ( (block8(11) & (\block8[9]~DUPLICATE_q\ & (block8(13) & block8(12)))) ) ) ) # ( !\block8[14]~DUPLICATE_q\ & ( block8(10) & ( (!block8(11)) # ((!\block8[9]~DUPLICATE_q\) # ((!block8(13)) # 
-- (!block8(12)))) ) ) ) # ( !\block8[14]~DUPLICATE_q\ & ( !block8(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111100000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(11),
	datab => \ALT_INV_block8[9]~DUPLICATE_q\,
	datac => ALT_INV_block8(13),
	datad => ALT_INV_block8(12),
	datae => \ALT_INV_block8[14]~DUPLICATE_q\,
	dataf => ALT_INV_block8(10),
	combout => \Add45~0_combout\);

-- Location: LABCELL_X42_Y3_N51
\LessThan28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~0_combout\ = ( XPos(7) & ( !\Add45~0_combout\ ) ) # ( !XPos(7) & ( \Add45~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add45~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan28~0_combout\);

-- Location: LABCELL_X42_Y3_N36
\LessThan28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan28~6_combout\ = ( \LessThan28~2_combout\ & ( \LessThan28~0_combout\ & ( ((\LessThan28~4_combout\ & ((!\LessThan28~1_combout\) # (\LessThan28~3_combout\)))) # (\LessThan28~5_combout\) ) ) ) # ( !\LessThan28~2_combout\ & ( \LessThan28~0_combout\ & 
-- ( ((\LessThan28~3_combout\ & \LessThan28~4_combout\)) # (\LessThan28~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111111110000110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan28~3_combout\,
	datab => \ALT_INV_LessThan28~1_combout\,
	datac => \ALT_INV_LessThan28~4_combout\,
	datad => \ALT_INV_LessThan28~5_combout\,
	datae => \ALT_INV_LessThan28~2_combout\,
	dataf => \ALT_INV_LessThan28~0_combout\,
	combout => \LessThan28~6_combout\);

-- Location: FF_X42_Y2_N25
\block8[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[11]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block8[11]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y2_N45
\Add47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add47~0_combout\ = ( block8(12) & ( \block8[14]~DUPLICATE_q\ ) ) # ( !block8(12) & ( !\block8[14]~DUPLICATE_q\ $ (((\block8[11]~DUPLICATE_q\) # (block8(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(13),
	datac => \ALT_INV_block8[11]~DUPLICATE_q\,
	datad => \ALT_INV_block8[14]~DUPLICATE_q\,
	dataf => ALT_INV_block8(12),
	combout => \Add47~0_combout\);

-- Location: LABCELL_X35_Y3_N42
\LessThan29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan29~1_combout\ = ( block8(11) & ( (!XPos(5) & (block8(12) & (!XPos(6) $ (!block8(13))))) # (XPos(5) & (!block8(12) & (!XPos(6) $ (!block8(13))))) ) ) # ( !block8(11) & ( (!XPos(5) & (!block8(12) & (!XPos(6) $ (block8(13))))) # (XPos(5) & 
-- (block8(12) & (!XPos(6) $ (!block8(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000010100100000100001010000010100001010000001010000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(5),
	datab => ALT_INV_XPos(6),
	datac => ALT_INV_block8(13),
	datad => ALT_INV_block8(12),
	dataf => ALT_INV_block8(11),
	combout => \LessThan29~1_combout\);

-- Location: LABCELL_X36_Y2_N36
\LessThan29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan29~0_combout\ = ( \block8[9]~DUPLICATE_q\ & ( XPos(2) & ( (!block8(11) & (((XPos(3)) # (XPos(4))) # (block8(10)))) # (block8(11) & (XPos(4) & ((XPos(3)) # (block8(10))))) ) ) ) # ( !\block8[9]~DUPLICATE_q\ & ( XPos(2) & ( (!block8(11) & 
-- (((block8(10) & XPos(3))) # (XPos(4)))) # (block8(11) & (block8(10) & (XPos(4) & XPos(3)))) ) ) ) # ( \block8[9]~DUPLICATE_q\ & ( !XPos(2) & ( (!block8(11) & (((block8(10) & XPos(3))) # (XPos(4)))) # (block8(11) & (block8(10) & (XPos(4) & XPos(3)))) ) ) ) 
-- # ( !\block8[9]~DUPLICATE_q\ & ( !XPos(2) & ( (!block8(11) & (((block8(10) & XPos(3))) # (XPos(4)))) # (block8(11) & (block8(10) & (XPos(4) & XPos(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001101000011000100110100001100010011010100110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(10),
	datab => ALT_INV_block8(11),
	datac => ALT_INV_XPos(4),
	datad => ALT_INV_XPos(3),
	datae => \ALT_INV_block8[9]~DUPLICATE_q\,
	dataf => ALT_INV_XPos(2),
	combout => \LessThan29~0_combout\);

-- Location: LABCELL_X36_Y3_N18
\LessThan29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan29~2_combout\ = ( block8(12) & ( XPos(6) & ( ((block8(11) & XPos(5))) # (block8(13)) ) ) ) # ( !block8(12) & ( XPos(6) & ( (!block8(11) & ((!block8(13)) # (XPos(5)))) # (block8(11) & ((block8(13)))) ) ) ) # ( block8(12) & ( !XPos(6) & ( 
-- (block8(11) & (XPos(5) & block8(13))) ) ) ) # ( !block8(12) & ( !XPos(6) & ( (!block8(11) & (XPos(5) & !block8(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000010110101010010111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(11),
	datac => ALT_INV_XPos(5),
	datad => ALT_INV_block8(13),
	datae => ALT_INV_block8(12),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan29~2_combout\);

-- Location: MLABCELL_X39_Y4_N6
\always1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~16_combout\ = ( \LessThan29~0_combout\ & ( \LessThan29~2_combout\ & ( (\Add47~0_combout\ & (\Add45~0_combout\ & !XPos(7))) ) ) ) # ( !\LessThan29~0_combout\ & ( \LessThan29~2_combout\ & ( (\Add47~0_combout\ & (\Add45~0_combout\ & !XPos(7))) ) ) ) 
-- # ( \LessThan29~0_combout\ & ( !\LessThan29~2_combout\ & ( (!XPos(7) & (\Add45~0_combout\ & ((!\LessThan29~1_combout\) # (\Add47~0_combout\)))) # (XPos(7) & (\Add47~0_combout\ & ((!\LessThan29~1_combout\)))) ) ) ) # ( !\LessThan29~0_combout\ & ( 
-- !\LessThan29~2_combout\ & ( (!XPos(7) & ((\Add45~0_combout\))) # (XPos(7) & (\Add47~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100010101000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add47~0_combout\,
	datab => \ALT_INV_Add45~0_combout\,
	datac => \ALT_INV_LessThan29~1_combout\,
	datad => ALT_INV_XPos(7),
	datae => \ALT_INV_LessThan29~0_combout\,
	dataf => \ALT_INV_LessThan29~2_combout\,
	combout => \always1~16_combout\);

-- Location: LABCELL_X40_Y3_N6
\always1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~29_combout\ = ( !\LessThan28~6_combout\ & ( \always1~16_combout\ & ( (!\LessThan31~5_combout\ & (((\LessThan30~6_combout\ & \LessThan30~2_combout\)) # (\LessThan30~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan30~3_combout\,
	datab => \ALT_INV_LessThan30~6_combout\,
	datac => \ALT_INV_LessThan30~2_combout\,
	datad => \ALT_INV_LessThan31~5_combout\,
	datae => \ALT_INV_LessThan28~6_combout\,
	dataf => \ALT_INV_always1~16_combout\,
	combout => \always1~29_combout\);

-- Location: FF_X36_Y5_N26
\block1[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add0~37_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block1[3]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y5_N0
\Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~9_sumout\ = SUM(( \block8[0]~DUPLICATE_q\ ) + ( block1(1) ) + ( !VCC ))
-- \Add13~10\ = CARRY(( \block8[0]~DUPLICATE_q\ ) + ( block1(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block1(1),
	datad => \ALT_INV_block8[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add13~9_sumout\,
	cout => \Add13~10\);

-- Location: LABCELL_X36_Y5_N3
\Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~5_sumout\ = SUM(( block1(2) ) + ( VCC ) + ( \Add13~10\ ))
-- \Add13~6\ = CARRY(( block1(2) ) + ( VCC ) + ( \Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(2),
	cin => \Add13~10\,
	sumout => \Add13~5_sumout\,
	cout => \Add13~6\);

-- Location: LABCELL_X36_Y5_N6
\Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~1_sumout\ = SUM(( \block1[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~6\ ))
-- \Add13~2\ = CARRY(( \block1[3]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block1[3]~DUPLICATE_q\,
	cin => \Add13~6\,
	sumout => \Add13~1_sumout\,
	cout => \Add13~2\);

-- Location: LABCELL_X36_Y5_N9
\Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~21_sumout\ = SUM(( !block1(4) ) + ( VCC ) + ( \Add13~2\ ))
-- \Add13~22\ = CARRY(( !block1(4) ) + ( VCC ) + ( \Add13~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(4),
	cin => \Add13~2\,
	sumout => \Add13~21_sumout\,
	cout => \Add13~22\);

-- Location: LABCELL_X36_Y5_N12
\Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~17_sumout\ = SUM(( \block1[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~22\ ))
-- \Add13~18\ = CARRY(( \block1[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block1[5]~DUPLICATE_q\,
	cin => \Add13~22\,
	sumout => \Add13~17_sumout\,
	cout => \Add13~18\);

-- Location: LABCELL_X36_Y5_N15
\Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add13~13_sumout\ = SUM(( !block1(6) ) + ( VCC ) + ( \Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block1(6),
	cin => \Add13~18\,
	sumout => \Add13~13_sumout\);

-- Location: LABCELL_X36_Y5_N45
\LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~2_combout\ = ( \Add13~21_sumout\ & ( \Add13~17_sumout\ & ( (YPos(5) & (YPos(4) & (!YPos(6) $ (\Add13~13_sumout\)))) ) ) ) # ( !\Add13~21_sumout\ & ( \Add13~17_sumout\ & ( (YPos(5) & (!YPos(4) & (!YPos(6) $ (\Add13~13_sumout\)))) ) ) ) # ( 
-- \Add13~21_sumout\ & ( !\Add13~17_sumout\ & ( (!YPos(5) & (YPos(4) & (!YPos(6) $ (\Add13~13_sumout\)))) ) ) ) # ( !\Add13~21_sumout\ & ( !\Add13~17_sumout\ & ( (!YPos(5) & (!YPos(4) & (!YPos(6) $ (\Add13~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000000000001000010000100001000000000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => \ALT_INV_Add13~13_sumout\,
	datad => ALT_INV_YPos(4),
	datae => \ALT_INV_Add13~21_sumout\,
	dataf => \ALT_INV_Add13~17_sumout\,
	combout => \LessThan2~2_combout\);

-- Location: LABCELL_X43_Y3_N54
\LessThan3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~7_combout\ = ( \LessThan3~3_combout\ & ( \LessThan3~2_combout\ & ( (!\LessThan3~5_combout\ & !\LessThan3~6_combout\) ) ) ) # ( !\LessThan3~3_combout\ & ( \LessThan3~2_combout\ & ( (!\LessThan3~5_combout\ & ((!\LessThan3~1_combout\) # 
-- (!\LessThan3~6_combout\))) ) ) ) # ( \LessThan3~3_combout\ & ( !\LessThan3~2_combout\ & ( (!\LessThan3~5_combout\ & !\LessThan3~6_combout\) ) ) ) # ( !\LessThan3~3_combout\ & ( !\LessThan3~2_combout\ & ( !\LessThan3~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000000000011110000101000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan3~1_combout\,
	datac => \ALT_INV_LessThan3~5_combout\,
	datad => \ALT_INV_LessThan3~6_combout\,
	datae => \ALT_INV_LessThan3~3_combout\,
	dataf => \ALT_INV_LessThan3~2_combout\,
	combout => \LessThan3~7_combout\);

-- Location: LABCELL_X36_Y5_N54
\LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~5_combout\ = ( YPos(0) & ( (!YPos(1) & \Add13~9_sumout\) ) ) # ( !YPos(0) & ( (!YPos(1) & ((!\block8[0]~DUPLICATE_q\) # (\Add13~9_sumout\))) # (YPos(1) & (\Add13~9_sumout\ & !\block8[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_YPos(1),
	datac => \ALT_INV_Add13~9_sumout\,
	datad => \ALT_INV_block8[0]~DUPLICATE_q\,
	dataf => ALT_INV_YPos(0),
	combout => \LessThan2~5_combout\);

-- Location: MLABCELL_X39_Y3_N54
\LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~6_combout\ = ( \Add13~1_sumout\ & ( (!YPos(3)) # ((!YPos(2) & ((\LessThan2~5_combout\) # (\Add13~5_sumout\))) # (YPos(2) & (\Add13~5_sumout\ & \LessThan2~5_combout\))) ) ) # ( !\Add13~1_sumout\ & ( (!YPos(3) & ((!YPos(2) & 
-- ((\LessThan2~5_combout\) # (\Add13~5_sumout\))) # (YPos(2) & (\Add13~5_sumout\ & \LessThan2~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001100000010001000110011001110111011111100111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_Add13~5_sumout\,
	datad => \ALT_INV_LessThan2~5_combout\,
	dataf => \ALT_INV_Add13~1_sumout\,
	combout => \LessThan2~6_combout\);

-- Location: MLABCELL_X39_Y3_N36
\always1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~27_combout\ = ( \LessThan2~6_combout\ & ( !\LessThan0~8_combout\ & ( (!\LessThan3~7_combout\ & (\always1~9_combout\ & ((\LessThan2~2_combout\) # (\LessThan2~3_combout\)))) ) ) ) # ( !\LessThan2~6_combout\ & ( !\LessThan0~8_combout\ & ( 
-- (\LessThan2~3_combout\ & (!\LessThan3~7_combout\ & \always1~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~3_combout\,
	datab => \ALT_INV_LessThan2~2_combout\,
	datac => \ALT_INV_LessThan3~7_combout\,
	datad => \ALT_INV_always1~9_combout\,
	datae => \ALT_INV_LessThan2~6_combout\,
	dataf => \ALT_INV_LessThan0~8_combout\,
	combout => \always1~27_combout\);

-- Location: LABCELL_X36_Y7_N15
\LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~0_combout\ = ( YPos(6) & ( YPos(5) & ( (!block2(6) & (!block2(3) & (!block2(4) & !\block2[5]~DUPLICATE_q\))) # (block2(6) & (\block2[5]~DUPLICATE_q\ & ((block2(4)) # (block2(3))))) ) ) ) # ( !YPos(6) & ( YPos(5) & ( (!block2(6) & 
-- (\block2[5]~DUPLICATE_q\ & ((block2(4)) # (block2(3))))) # (block2(6) & (!block2(3) & (!block2(4) & !\block2[5]~DUPLICATE_q\))) ) ) ) # ( YPos(6) & ( !YPos(5) & ( (block2(6) & (!\block2[5]~DUPLICATE_q\ $ (((!block2(3) & !block2(4)))))) ) ) ) # ( !YPos(6) 
-- & ( !YPos(5) & ( (!block2(6) & (!\block2[5]~DUPLICATE_q\ $ (((!block2(3) & !block2(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110010000000000100110010000000100000010011001000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block2(3),
	datab => ALT_INV_block2(6),
	datac => ALT_INV_block2(4),
	datad => \ALT_INV_block2[5]~DUPLICATE_q\,
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan7~0_combout\);

-- Location: LABCELL_X36_Y7_N54
\LessThan7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan7~4_combout\ = ( \LessThan7~1_combout\ & ( \LessThan7~2_combout\ & ( (\LessThan7~0_combout\ & (!\Add19~0_combout\ $ (!YPos(4)))) ) ) ) # ( !\LessThan7~1_combout\ & ( \LessThan7~2_combout\ & ( (\LessThan7~3_combout\ & (\LessThan7~0_combout\ & 
-- (!\Add19~0_combout\ $ (!YPos(4))))) ) ) ) # ( \LessThan7~1_combout\ & ( !\LessThan7~2_combout\ & ( (\LessThan7~3_combout\ & (\LessThan7~0_combout\ & (!\Add19~0_combout\ $ (!YPos(4))))) ) ) ) # ( !\LessThan7~1_combout\ & ( !\LessThan7~2_combout\ & ( 
-- (\LessThan7~3_combout\ & (\LessThan7~0_combout\ & (!\Add19~0_combout\ $ (!YPos(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000001001000000000000100100000000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add19~0_combout\,
	datab => \ALT_INV_LessThan7~3_combout\,
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_LessThan7~0_combout\,
	datae => \ALT_INV_LessThan7~1_combout\,
	dataf => \ALT_INV_LessThan7~2_combout\,
	combout => \LessThan7~4_combout\);

-- Location: LABCELL_X33_Y5_N48
\Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~1_combout\ = ( \block2[12]~DUPLICATE_q\ & ( !\block2[13]~DUPLICATE_q\ $ (((!\block2[9]~DUPLICATE_q\ & (!\block2[11]~DUPLICATE_q\ & block2(10))))) ) ) # ( !\block2[12]~DUPLICATE_q\ & ( !\block2[13]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110111000010001111011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[9]~DUPLICATE_q\,
	datab => \ALT_INV_block2[11]~DUPLICATE_q\,
	datac => ALT_INV_block2(10),
	datad => \ALT_INV_block2[13]~DUPLICATE_q\,
	dataf => \ALT_INV_block2[12]~DUPLICATE_q\,
	combout => \Add15~1_combout\);

-- Location: MLABCELL_X34_Y5_N15
\LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = ( block2(10) & ( !\block2[12]~DUPLICATE_q\ $ (!XPos(5) $ (((!\block2[11]~DUPLICATE_q\ & !\block2[9]~DUPLICATE_q\)))) ) ) # ( !block2(10) & ( !\block2[12]~DUPLICATE_q\ $ (!XPos(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110010010011011011001001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block2[11]~DUPLICATE_q\,
	datab => \ALT_INV_block2[12]~DUPLICATE_q\,
	datac => \ALT_INV_block2[9]~DUPLICATE_q\,
	datad => ALT_INV_XPos(5),
	dataf => ALT_INV_block2(10),
	combout => \LessThan4~1_combout\);

-- Location: LABCELL_X35_Y3_N54
\LessThan4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~5_combout\ = ( \LessThan4~1_combout\ & ( \LessThan4~2_combout\ & ( (\LessThan4~4_combout\ & (!XPos(6) $ (!\Add15~1_combout\))) ) ) ) # ( \LessThan4~1_combout\ & ( !\LessThan4~2_combout\ & ( (!\LessThan4~4_combout\ & (\LessThan4~3_combout\ & 
-- (!XPos(6) $ (!\Add15~1_combout\)))) # (\LessThan4~4_combout\ & (!XPos(6) $ (((!\Add15~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110100110000000000000000000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan4~4_combout\,
	datab => ALT_INV_XPos(6),
	datac => \ALT_INV_LessThan4~3_combout\,
	datad => \ALT_INV_Add15~1_combout\,
	datae => \ALT_INV_LessThan4~1_combout\,
	dataf => \ALT_INV_LessThan4~2_combout\,
	combout => \LessThan4~5_combout\);

-- Location: LABCELL_X37_Y3_N18
\always1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~12_combout\ = ( !\LessThan4~0_combout\ & ( \LessThan4~5_combout\ & ( (\always1~11_combout\ & ((\LessThan7~5_combout\) # (\LessThan7~4_combout\))) ) ) ) # ( \LessThan4~0_combout\ & ( !\LessThan4~5_combout\ & ( (\always1~11_combout\ & 
-- (!\LessThan4~6_combout\ & ((\LessThan7~5_combout\) # (\LessThan7~4_combout\)))) ) ) ) # ( !\LessThan4~0_combout\ & ( !\LessThan4~5_combout\ & ( (\always1~11_combout\ & ((\LessThan7~5_combout\) # (\LessThan7~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001000100010000000101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~11_combout\,
	datab => \ALT_INV_LessThan4~6_combout\,
	datac => \ALT_INV_LessThan7~4_combout\,
	datad => \ALT_INV_LessThan7~5_combout\,
	datae => \ALT_INV_LessThan4~0_combout\,
	dataf => \ALT_INV_LessThan4~5_combout\,
	combout => \always1~12_combout\);

-- Location: MLABCELL_X39_Y3_N3
\always1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~30_combout\ = ( !\always1~27_combout\ & ( \always1~12_combout\ & ( (\LessThan6~4_combout\ & (!\always1~28_combout\ & (!\always1~23_combout\ & !\always1~29_combout\))) ) ) ) # ( !\always1~27_combout\ & ( !\always1~12_combout\ & ( 
-- (!\always1~28_combout\ & (!\always1~23_combout\ & !\always1~29_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan6~4_combout\,
	datab => \ALT_INV_always1~28_combout\,
	datac => \ALT_INV_always1~23_combout\,
	datad => \ALT_INV_always1~29_combout\,
	datae => \ALT_INV_always1~27_combout\,
	dataf => \ALT_INV_always1~12_combout\,
	combout => \always1~30_combout\);

-- Location: LABCELL_X37_Y3_N36
\YPos[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[2]~14_combout\ = ( \colorIn~0_combout\ & ( \always1~30_combout\ & ( (\score[9]~0_combout\ & ((!\YPos[2]~13_combout\) # (!\YPos[2]~4_combout\))) ) ) ) # ( !\colorIn~0_combout\ & ( \always1~30_combout\ & ( (\score[9]~0_combout\ & 
-- ((!\YPos[2]~4_combout\) # ((!\YPos[2]~13_combout\ & \always1~6_combout\)))) ) ) ) # ( \colorIn~0_combout\ & ( !\always1~30_combout\ & ( (\score[9]~0_combout\ & ((!\YPos[2]~13_combout\) # (!\YPos[2]~4_combout\))) ) ) ) # ( !\colorIn~0_combout\ & ( 
-- !\always1~30_combout\ & ( (\score[9]~0_combout\ & !\YPos[2]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010101000101010001010000010101000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~0_combout\,
	datab => \ALT_INV_YPos[2]~13_combout\,
	datac => \ALT_INV_YPos[2]~4_combout\,
	datad => \ALT_INV_always1~6_combout\,
	datae => \ALT_INV_colorIn~0_combout\,
	dataf => \ALT_INV_always1~30_combout\,
	combout => \YPos[2]~14_combout\);

-- Location: FF_X36_Y5_N23
\YPos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \YPos~16_combout\,
	ena => \YPos[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(4));

-- Location: FF_X34_Y5_N35
\block4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[4]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(4));

-- Location: LABCELL_X33_Y5_N9
\Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~37_sumout\ = SUM(( block4(3) ) + ( VCC ) + ( \Add3~54\ ))
-- \Add3~38\ = CARRY(( block4(3) ) + ( VCC ) + ( \Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block4(3),
	cin => \Add3~54\,
	sumout => \Add3~37_sumout\,
	cout => \Add3~38\);

-- Location: FF_X35_Y5_N53
\block4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~37_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(3));

-- Location: LABCELL_X33_Y5_N12
\Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~33_sumout\ = SUM(( !block4(4) ) + ( VCC ) + ( \Add3~38\ ))
-- \Add3~34\ = CARRY(( !block4(4) ) + ( VCC ) + ( \Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block4(4),
	cin => \Add3~38\,
	sumout => \Add3~33_sumout\,
	cout => \Add3~34\);

-- Location: MLABCELL_X34_Y5_N33
\block4[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block4[4]~2_combout\ = ( !\Add3~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add3~33_sumout\,
	combout => \block4[4]~2_combout\);

-- Location: FF_X34_Y5_N34
\block4[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[4]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[4]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y5_N36
\Add28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~1_sumout\ = SUM(( block4(3) ) + ( VCC ) + ( \Add28~6\ ))
-- \Add28~2\ = CARRY(( block4(3) ) + ( VCC ) + ( \Add28~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block4(3),
	cin => \Add28~6\,
	sumout => \Add28~1_sumout\,
	cout => \Add28~2\);

-- Location: LABCELL_X35_Y5_N39
\Add28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~21_sumout\ = SUM(( !\block4[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add28~2\ ))
-- \Add28~22\ = CARRY(( !\block4[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add28~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[4]~DUPLICATE_q\,
	cin => \Add28~2\,
	sumout => \Add28~21_sumout\,
	cout => \Add28~22\);

-- Location: FF_X34_Y6_N29
\block4[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[6]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[6]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N15
\Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~45_sumout\ = SUM(( \block4[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~34\ ))
-- \Add3~46\ = CARRY(( \block4[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[5]~DUPLICATE_q\,
	cin => \Add3~34\,
	sumout => \Add3~45_sumout\,
	cout => \Add3~46\);

-- Location: LABCELL_X35_Y5_N3
\block4[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \block4[5]~feeder_combout\ = ( \Add3~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add3~45_sumout\,
	combout => \block4[5]~feeder_combout\);

-- Location: FF_X35_Y5_N5
\block4[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[5]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[5]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N18
\Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~41_sumout\ = SUM(( !\block4[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~46\ ))
-- \Add3~42\ = CARRY(( !\block4[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[6]~DUPLICATE_q\,
	cin => \Add3~46\,
	sumout => \Add3~41_sumout\,
	cout => \Add3~42\);

-- Location: MLABCELL_X34_Y6_N27
\block4[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \block4[6]~3_combout\ = ( !\Add3~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add3~41_sumout\,
	combout => \block4[6]~3_combout\);

-- Location: FF_X34_Y6_N28
\block4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[6]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(6));

-- Location: LABCELL_X35_Y5_N42
\Add28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~17_sumout\ = SUM(( \block4[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add28~22\ ))
-- \Add28~18\ = CARRY(( \block4[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add28~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[5]~DUPLICATE_q\,
	cin => \Add28~22\,
	sumout => \Add28~17_sumout\,
	cout => \Add28~18\);

-- Location: LABCELL_X35_Y5_N45
\Add28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~13_sumout\ = SUM(( !block4(6) ) + ( VCC ) + ( \Add28~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block4(6),
	cin => \Add28~18\,
	sumout => \Add28~13_sumout\);

-- Location: LABCELL_X35_Y5_N18
\LessThan14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~2_combout\ = ( \Add28~13_sumout\ & ( \Add28~17_sumout\ & ( (YPos(5) & (YPos(6) & (!YPos(4) $ (\Add28~21_sumout\)))) ) ) ) # ( !\Add28~13_sumout\ & ( \Add28~17_sumout\ & ( (YPos(5) & (!YPos(6) & (!YPos(4) $ (\Add28~21_sumout\)))) ) ) ) # ( 
-- \Add28~13_sumout\ & ( !\Add28~17_sumout\ & ( (!YPos(5) & (YPos(6) & (!YPos(4) $ (\Add28~21_sumout\)))) ) ) ) # ( !\Add28~13_sumout\ & ( !\Add28~17_sumout\ & ( (!YPos(5) & (!YPos(6) & (!YPos(4) $ (\Add28~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(4),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add28~21_sumout\,
	datae => \ALT_INV_Add28~13_sumout\,
	dataf => \ALT_INV_Add28~17_sumout\,
	combout => \LessThan14~2_combout\);

-- Location: LABCELL_X35_Y5_N54
\LessThan14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~1_combout\ = ( \Add28~5_sumout\ & ( !YPos(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(2),
	dataf => \ALT_INV_Add28~5_sumout\,
	combout => \LessThan14~1_combout\);

-- Location: LABCELL_X35_Y5_N24
\LessThan14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~3_combout\ = ( \Add28~13_sumout\ & ( \Add28~21_sumout\ & ( (!YPos(6)) # ((!YPos(4) & ((!YPos(5)) # (\Add28~17_sumout\))) # (YPos(4) & (!YPos(5) & \Add28~17_sumout\))) ) ) ) # ( !\Add28~13_sumout\ & ( \Add28~21_sumout\ & ( (!YPos(6) & 
-- ((!YPos(4) & ((!YPos(5)) # (\Add28~17_sumout\))) # (YPos(4) & (!YPos(5) & \Add28~17_sumout\)))) ) ) ) # ( \Add28~13_sumout\ & ( !\Add28~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & \Add28~17_sumout\)) ) ) ) # ( !\Add28~13_sumout\ & ( !\Add28~21_sumout\ & ( 
-- (!YPos(5) & (!YPos(6) & \Add28~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000111100001111110010000000111000001111100011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(4),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add28~17_sumout\,
	datae => \ALT_INV_Add28~13_sumout\,
	dataf => \ALT_INV_Add28~21_sumout\,
	combout => \LessThan14~3_combout\);

-- Location: LABCELL_X35_Y5_N6
\LessThan14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~4_combout\ = ( \LessThan14~1_combout\ & ( !\LessThan14~3_combout\ & ( (!\LessThan14~2_combout\) # ((YPos(3) & !\Add28~1_sumout\)) ) ) ) # ( !\LessThan14~1_combout\ & ( !\LessThan14~3_combout\ & ( (!\LessThan14~2_combout\) # 
-- ((!\LessThan14~0_combout\ & ((!\Add28~1_sumout\) # (YPos(3)))) # (\LessThan14~0_combout\ & (YPos(3) & !\Add28~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111110010111100111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan14~0_combout\,
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_LessThan14~2_combout\,
	datad => \ALT_INV_Add28~1_sumout\,
	datae => \ALT_INV_LessThan14~1_combout\,
	dataf => \ALT_INV_LessThan14~3_combout\,
	combout => \LessThan14~4_combout\);

-- Location: LABCELL_X35_Y6_N24
\LessThan19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~3_combout\ = ( YPos(2) & ( YPos(3) & ( (!block5(3)) # (block5(2)) ) ) ) # ( !YPos(2) & ( YPos(3) & ( !block5(3) ) ) ) # ( YPos(2) & ( !YPos(3) & ( (!block5(3) & block5(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001010101010101010101011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(3),
	datab => ALT_INV_block5(2),
	datae => ALT_INV_YPos(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan19~3_combout\);

-- Location: LABCELL_X35_Y6_N21
\LessThan19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~2_combout\ = ( YPos(2) & ( YPos(3) & ( (block5(3) & !block5(2)) ) ) ) # ( !YPos(2) & ( YPos(3) & ( (block5(3) & block5(2)) ) ) ) # ( YPos(2) & ( !YPos(3) & ( (!block5(3) & !block5(2)) ) ) ) # ( !YPos(2) & ( !YPos(3) & ( (!block5(3) & 
-- block5(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010101000001010000000000101000001010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(3),
	datac => ALT_INV_block5(2),
	datae => ALT_INV_YPos(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan19~2_combout\);

-- Location: FF_X37_Y6_N8
\block5[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[4]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N12
\Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~33_sumout\ = SUM(( \block5[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~38\ ))
-- \Add4~34\ = CARRY(( \block5[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block5[4]~DUPLICATE_q\,
	cin => \Add4~38\,
	sumout => \Add4~33_sumout\,
	cout => \Add4~34\);

-- Location: FF_X37_Y6_N7
\block5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~33_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(4));

-- Location: FF_X36_Y6_N58
\block5[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[5]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N15
\Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~45_sumout\ = SUM(( \block5[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~34\ ))
-- \Add4~46\ = CARRY(( \block5[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block5[5]~DUPLICATE_q\,
	cin => \Add4~34\,
	sumout => \Add4~45_sumout\,
	cout => \Add4~46\);

-- Location: FF_X36_Y6_N59
\block5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~45_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(5));

-- Location: FF_X37_Y6_N19
\block5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[6]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(6));

-- Location: LABCELL_X40_Y6_N18
\Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~41_sumout\ = SUM(( !block5(6) ) + ( VCC ) + ( \Add4~46\ ))
-- \Add4~42\ = CARRY(( !block5(6) ) + ( VCC ) + ( \Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block5(6),
	cin => \Add4~46\,
	sumout => \Add4~41_sumout\,
	cout => \Add4~42\);

-- Location: LABCELL_X37_Y6_N18
\block5[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \block5[6]~2_combout\ = ( !\Add4~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add4~41_sumout\,
	combout => \block5[6]~2_combout\);

-- Location: FF_X37_Y6_N20
\block5[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[6]~2_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[6]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y6_N15
\Add34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add34~1_combout\ = ( \block5[6]~DUPLICATE_q\ & ( (!block5(3)) # ((block5(5)) # (block5(4))) ) ) # ( !\block5[6]~DUPLICATE_q\ & ( (block5(3) & (!block5(4) & !block5(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(3),
	datac => ALT_INV_block5(4),
	datad => ALT_INV_block5(5),
	dataf => \ALT_INV_block5[6]~DUPLICATE_q\,
	combout => \Add34~1_combout\);

-- Location: LABCELL_X35_Y6_N3
\Add34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add34~0_combout\ = ( block5(3) & ( block5(4) ) ) # ( !block5(3) & ( !block5(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_block5(4),
	dataf => ALT_INV_block5(3),
	combout => \Add34~0_combout\);

-- Location: LABCELL_X35_Y6_N12
\Add34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add34~2_combout\ = ( block5(3) & ( !block5(5) $ (!block5(4)) ) ) # ( !block5(3) & ( !block5(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block5(5),
	datad => ALT_INV_block5(4),
	dataf => ALT_INV_block5(3),
	combout => \Add34~2_combout\);

-- Location: LABCELL_X35_Y6_N48
\LessThan19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~6_combout\ = ( YPos(6) & ( YPos(5) & ( (!\Add34~1_combout\ & (!\Add34~2_combout\ & (!YPos(4) $ (!\Add34~0_combout\)))) ) ) ) # ( !YPos(6) & ( YPos(5) & ( (\Add34~1_combout\ & (!\Add34~2_combout\ & (!YPos(4) $ (!\Add34~0_combout\)))) ) ) ) # ( 
-- YPos(6) & ( !YPos(5) & ( (!\Add34~1_combout\ & (\Add34~2_combout\ & (!YPos(4) $ (!\Add34~0_combout\)))) ) ) ) # ( !YPos(6) & ( !YPos(5) & ( (\Add34~1_combout\ & (\Add34~2_combout\ & (!YPos(4) $ (!\Add34~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000100100000010010000000000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(4),
	datab => \ALT_INV_Add34~1_combout\,
	datac => \ALT_INV_Add34~0_combout\,
	datad => \ALT_INV_Add34~2_combout\,
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan19~6_combout\);

-- Location: LABCELL_X35_Y6_N30
\LessThan19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~5_combout\ = ( YPos(6) & ( YPos(5) & ( (((YPos(4) & \Add34~0_combout\)) # (\Add34~2_combout\)) # (\Add34~1_combout\) ) ) ) # ( !YPos(6) & ( YPos(5) & ( (\Add34~1_combout\ & (((YPos(4) & \Add34~0_combout\)) # (\Add34~2_combout\))) ) ) ) # ( 
-- YPos(6) & ( !YPos(5) & ( ((YPos(4) & (\Add34~0_combout\ & \Add34~2_combout\))) # (\Add34~1_combout\) ) ) ) # ( !YPos(6) & ( !YPos(5) & ( (YPos(4) & (\Add34~1_combout\ & (\Add34~0_combout\ & \Add34~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001001100110011011100000001001100110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(4),
	datab => \ALT_INV_Add34~1_combout\,
	datac => \ALT_INV_Add34~0_combout\,
	datad => \ALT_INV_Add34~2_combout\,
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan19~5_combout\);

-- Location: LABCELL_X35_Y6_N36
\LessThan19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~1_combout\ = ( block8(0) & ( (!\block5[1]~DUPLICATE_q\ & YPos(1)) ) ) # ( !block8(0) & ( (!\block5[1]~DUPLICATE_q\ & ((YPos(0)) # (YPos(1)))) # (\block5[1]~DUPLICATE_q\ & (YPos(1) & YPos(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001111000011001100111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block5[1]~DUPLICATE_q\,
	datac => ALT_INV_YPos(1),
	datad => ALT_INV_YPos(0),
	dataf => ALT_INV_block8(0),
	combout => \LessThan19~1_combout\);

-- Location: FF_X36_Y6_N43
\block5[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~5_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[13]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N21
\Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~25_sumout\ = SUM(( block5(7) ) + ( VCC ) + ( \Add4~42\ ))
-- \Add4~26\ = CARRY(( block5(7) ) + ( VCC ) + ( \Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block5(7),
	cin => \Add4~42\,
	sumout => \Add4~25_sumout\,
	cout => \Add4~26\);

-- Location: FF_X39_Y4_N58
\block5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(7));

-- Location: LABCELL_X40_Y6_N24
\Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~29_sumout\ = SUM(( \block5[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~26\ ))
-- \Add4~30\ = CARRY(( \block5[8]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block5[8]~DUPLICATE_q\,
	cin => \Add4~26\,
	sumout => \Add4~29_sumout\,
	cout => \Add4~30\);

-- Location: FF_X36_Y6_N40
\block5[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[8]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N27
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( \block5[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~30\ ))
-- \Add4~18\ = CARRY(( \block5[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block5[9]~DUPLICATE_q\,
	cin => \Add4~30\,
	sumout => \Add4~17_sumout\,
	cout => \Add4~18\);

-- Location: FF_X36_Y6_N49
\block5[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[9]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N30
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( \block5[10]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~18\ ))
-- \Add4~22\ = CARRY(( \block5[10]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block5[10]~DUPLICATE_q\,
	cin => \Add4~18\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: FF_X36_Y6_N1
\block5[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[10]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N33
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( !\block5[11]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~22\ ))
-- \Add4~10\ = CARRY(( !\block5[11]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block5[11]~DUPLICATE_q\,
	cin => \Add4~22\,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: MLABCELL_X39_Y2_N33
\block5[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block5[11]~0_combout\ = !\Add4~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add4~9_sumout\,
	combout => \block5[11]~0_combout\);

-- Location: FF_X39_Y2_N34
\block5[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[11]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[11]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N36
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( \block5[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~10\ ))
-- \Add4~14\ = CARRY(( \block5[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block5[12]~DUPLICATE_q\,
	cin => \Add4~10\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: FF_X36_Y6_N28
\block5[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~13_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block5[12]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y6_N39
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( \block5[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~14\ ))
-- \Add4~6\ = CARRY(( \block5[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block5[13]~DUPLICATE_q\,
	cin => \Add4~14\,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: FF_X36_Y6_N44
\block5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~5_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(13));

-- Location: FF_X36_Y6_N29
\block5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~13_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(12));

-- Location: LABCELL_X40_Y6_N42
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( block5(14) ) + ( VCC ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block5(14),
	cin => \Add4~6\,
	sumout => \Add4~1_sumout\);

-- Location: FF_X36_Y6_N47
\block5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(14));

-- Location: FF_X39_Y2_N35
\block5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block5[11]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(11));

-- Location: LABCELL_X36_Y6_N18
\Add32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~0_combout\ = ( block5(11) & ( block5(14) ) ) # ( !block5(11) & ( !block5(14) $ (((!block5(13)) # (!block5(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111100000000111111110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block5(13),
	datac => ALT_INV_block5(12),
	datad => ALT_INV_block5(14),
	dataf => ALT_INV_block5(11),
	combout => \Add32~0_combout\);

-- Location: FF_X36_Y6_N2
\block5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(10));

-- Location: FF_X36_Y6_N50
\block5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(9));

-- Location: LABCELL_X36_Y6_N54
\Add30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~0_combout\ = ( block5(14) & ( block5(11) & ( (!block5(10) & (!\block5[12]~DUPLICATE_q\ & (!block5(9) & !block5(13)))) ) ) ) # ( !block5(14) & ( block5(11) & ( (((block5(13)) # (block5(9))) # (\block5[12]~DUPLICATE_q\)) # (block5(10)) ) ) ) # ( 
-- !block5(14) & ( !block5(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000001111111111111111000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(10),
	datab => \ALT_INV_block5[12]~DUPLICATE_q\,
	datac => ALT_INV_block5(9),
	datad => ALT_INV_block5(13),
	datae => ALT_INV_block5(14),
	dataf => ALT_INV_block5(11),
	combout => \Add30~0_combout\);

-- Location: LABCELL_X35_Y3_N12
\LessThan17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan17~1_combout\ = ( XPos(6) & ( (!\block5[13]~DUPLICATE_q\ & (\block5[12]~DUPLICATE_q\ & (!block5(11) & !XPos(5)))) # (\block5[13]~DUPLICATE_q\ & ((!\block5[12]~DUPLICATE_q\ & (!block5(11) $ (!XPos(5)))) # (\block5[12]~DUPLICATE_q\ & (block5(11) & 
-- XPos(5))))) ) ) # ( !XPos(6) & ( (!\block5[13]~DUPLICATE_q\ & ((!\block5[12]~DUPLICATE_q\ & (!block5(11) $ (!XPos(5)))) # (\block5[12]~DUPLICATE_q\ & (block5(11) & XPos(5))))) # (\block5[13]~DUPLICATE_q\ & (\block5[12]~DUPLICATE_q\ & (!block5(11) & 
-- !XPos(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010000010000110001000001000100100010000010010010001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block5[13]~DUPLICATE_q\,
	datab => \ALT_INV_block5[12]~DUPLICATE_q\,
	datac => ALT_INV_block5(11),
	datad => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan17~1_combout\);

-- Location: LABCELL_X36_Y6_N45
\LessThan17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan17~2_combout\ = ( XPos(5) & ( XPos(6) & ( (!block5(13)) # (!\block5[12]~DUPLICATE_q\ $ (!block5(11))) ) ) ) # ( !XPos(5) & ( XPos(6) & ( !block5(13) $ (((\block5[12]~DUPLICATE_q\ & !block5(11)))) ) ) ) # ( XPos(5) & ( !XPos(6) & ( 
-- (!\block5[12]~DUPLICATE_q\ & (!block5(13) & block5(11))) # (\block5[12]~DUPLICATE_q\ & (block5(13) & !block5(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000111100000011000011111100001111001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block5[12]~DUPLICATE_q\,
	datac => ALT_INV_block5(13),
	datad => ALT_INV_block5(11),
	datae => ALT_INV_XPos(5),
	dataf => ALT_INV_XPos(6),
	combout => \LessThan17~2_combout\);

-- Location: LABCELL_X36_Y6_N51
\LessThan17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan17~0_combout\ = ( XPos(4) & ( XPos(3) & ( (!block5(10)) # ((!\block5[11]~DUPLICATE_q\) # ((!\block5[9]~DUPLICATE_q\ & XPos(2)))) ) ) ) # ( !XPos(4) & ( XPos(3) & ( (!\block5[11]~DUPLICATE_q\ & ((!block5(10)) # ((!\block5[9]~DUPLICATE_q\ & 
-- XPos(2))))) ) ) ) # ( XPos(4) & ( !XPos(3) & ( (!\block5[11]~DUPLICATE_q\) # ((!block5(10) & (!\block5[9]~DUPLICATE_q\ & XPos(2)))) ) ) ) # ( !XPos(4) & ( !XPos(3) & ( (!block5(10) & (!\block5[9]~DUPLICATE_q\ & (!\block5[11]~DUPLICATE_q\ & XPos(2)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000111100001111100010100000111000001111101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(10),
	datab => \ALT_INV_block5[9]~DUPLICATE_q\,
	datac => \ALT_INV_block5[11]~DUPLICATE_q\,
	datad => ALT_INV_XPos(2),
	datae => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan17~0_combout\);

-- Location: LABCELL_X36_Y6_N24
\always1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~4_combout\ = ( \LessThan17~2_combout\ & ( \LessThan17~0_combout\ & ( (\Add32~0_combout\ & (!XPos(7) & \Add30~0_combout\)) ) ) ) # ( !\LessThan17~2_combout\ & ( \LessThan17~0_combout\ & ( (!XPos(7) & (\Add30~0_combout\ & ((!\LessThan17~1_combout\) 
-- # (\Add32~0_combout\)))) # (XPos(7) & (\Add32~0_combout\ & ((!\LessThan17~1_combout\)))) ) ) ) # ( \LessThan17~2_combout\ & ( !\LessThan17~0_combout\ & ( (\Add32~0_combout\ & (!XPos(7) & \Add30~0_combout\)) ) ) ) # ( !\LessThan17~2_combout\ & ( 
-- !\LessThan17~0_combout\ & ( (!XPos(7) & ((\Add30~0_combout\))) # (XPos(7) & (\Add32~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000001000000010000011101000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add32~0_combout\,
	datab => ALT_INV_XPos(7),
	datac => \ALT_INV_Add30~0_combout\,
	datad => \ALT_INV_LessThan17~1_combout\,
	datae => \ALT_INV_LessThan17~2_combout\,
	dataf => \ALT_INV_LessThan17~0_combout\,
	combout => \always1~4_combout\);

-- Location: LABCELL_X35_Y6_N42
\always1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~21_combout\ = ( \LessThan19~1_combout\ & ( \always1~4_combout\ & ( ((\LessThan19~6_combout\ & ((\LessThan19~2_combout\) # (\LessThan19~3_combout\)))) # (\LessThan19~5_combout\) ) ) ) # ( !\LessThan19~1_combout\ & ( \always1~4_combout\ & ( 
-- ((\LessThan19~3_combout\ & \LessThan19~6_combout\)) # (\LessThan19~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111111110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan19~3_combout\,
	datab => \ALT_INV_LessThan19~2_combout\,
	datac => \ALT_INV_LessThan19~6_combout\,
	datad => \ALT_INV_LessThan19~5_combout\,
	datae => \ALT_INV_LessThan19~1_combout\,
	dataf => \ALT_INV_always1~4_combout\,
	combout => \always1~21_combout\);

-- Location: LABCELL_X33_Y5_N21
\Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~25_sumout\ = SUM(( block4(7) ) + ( VCC ) + ( \Add3~42\ ))
-- \Add3~26\ = CARRY(( block4(7) ) + ( VCC ) + ( \Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(7),
	cin => \Add3~42\,
	sumout => \Add3~25_sumout\,
	cout => \Add3~26\);

-- Location: FF_X34_Y4_N29
\block4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(7));

-- Location: LABCELL_X33_Y5_N24
\Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~29_sumout\ = SUM(( block4(8) ) + ( VCC ) + ( \Add3~26\ ))
-- \Add3~30\ = CARRY(( block4(8) ) + ( VCC ) + ( \Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block4(8),
	cin => \Add3~26\,
	sumout => \Add3~29_sumout\,
	cout => \Add3~30\);

-- Location: FF_X34_Y4_N41
\block4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(8));

-- Location: LABCELL_X33_Y5_N27
\Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~17_sumout\ = SUM(( \block4[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~30\ ))
-- \Add3~18\ = CARRY(( \block4[9]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block4[9]~DUPLICATE_q\,
	cin => \Add3~30\,
	sumout => \Add3~17_sumout\,
	cout => \Add3~18\);

-- Location: FF_X34_Y4_N31
\block4[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[9]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N30
\Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~21_sumout\ = SUM(( block4(10) ) + ( VCC ) + ( \Add3~18\ ))
-- \Add3~22\ = CARRY(( block4(10) ) + ( VCC ) + ( \Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block4(10),
	cin => \Add3~18\,
	sumout => \Add3~21_sumout\,
	cout => \Add3~22\);

-- Location: FF_X33_Y5_N56
\block4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~21_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(10));

-- Location: FF_X34_Y4_N32
\block4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~17_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(9));

-- Location: LABCELL_X33_Y5_N33
\Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~9_sumout\ = SUM(( block4(11) ) + ( VCC ) + ( \Add3~22\ ))
-- \Add3~10\ = CARRY(( block4(11) ) + ( VCC ) + ( \Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(11),
	cin => \Add3~22\,
	sumout => \Add3~9_sumout\,
	cout => \Add3~10\);

-- Location: FF_X34_Y4_N11
\block4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~9_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(11));

-- Location: MLABCELL_X34_Y4_N15
\LessThan12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~3_combout\ = ( XPos(3) & ( (!block4(10) & (!block4(9) & (!block4(11) $ (!XPos(4))))) # (block4(10) & (block4(9) & (!block4(11) $ (XPos(4))))) ) ) # ( !XPos(3) & ( (!block4(10) & (block4(9) & (!block4(11) $ (XPos(4))))) # (block4(10) & 
-- (!block4(9) & (!block4(11) $ (XPos(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000000110011000000000011000011000100000010001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(10),
	datab => ALT_INV_block4(9),
	datac => ALT_INV_block4(11),
	datad => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan12~3_combout\);

-- Location: MLABCELL_X34_Y4_N3
\LessThan12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~4_combout\ = ( XPos(3) & ( (!XPos(4) & (!block4(11) $ (((block4(9)) # (block4(10)))))) ) ) # ( !XPos(3) & ( (!block4(11) & ((!block4(10) & (!block4(9))) # (block4(10) & (block4(9) & !XPos(4))))) # (block4(11) & ((!XPos(4)) # ((block4(10) & 
-- block4(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011110000001101101111000000110010011000000001001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(10),
	datab => ALT_INV_block4(11),
	datac => ALT_INV_block4(9),
	datad => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan12~4_combout\);

-- Location: LABCELL_X33_Y5_N36
\Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~13_sumout\ = SUM(( !\block4[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~10\ ))
-- \Add3~14\ = CARRY(( !\block4[12]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[12]~DUPLICATE_q\,
	cin => \Add3~10\,
	sumout => \Add3~13_sumout\,
	cout => \Add3~14\);

-- Location: MLABCELL_X34_Y6_N51
\block4[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \block4[12]~1_combout\ = ( !\Add3~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \block4[12]~1_combout\);

-- Location: FF_X34_Y6_N52
\block4[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[12]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[12]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N39
\Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~5_sumout\ = SUM(( \block4[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~14\ ))
-- \Add3~6\ = CARRY(( \block4[13]~DUPLICATE_q\ ) + ( VCC ) + ( \Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block4[13]~DUPLICATE_q\,
	cin => \Add3~14\,
	sumout => \Add3~5_sumout\,
	cout => \Add3~6\);

-- Location: FF_X34_Y4_N52
\block4[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~5_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[13]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N42
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_sumout\ = SUM(( !block4(14) ) + ( VCC ) + ( \Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block4(14),
	cin => \Add3~6\,
	sumout => \Add3~1_sumout\);

-- Location: LABCELL_X33_Y5_N51
\block4[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \block4[14]~0_combout\ = ( !\Add3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add3~1_sumout\,
	combout => \block4[14]~0_combout\);

-- Location: FF_X33_Y5_N52
\block4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[14]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(14));

-- Location: LABCELL_X33_Y5_N57
\Add25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~0_combout\ = ( \block4[12]~DUPLICATE_q\ & ( \block4[9]~DUPLICATE_q\ & ( block4(14) ) ) ) # ( !\block4[12]~DUPLICATE_q\ & ( \block4[9]~DUPLICATE_q\ & ( block4(14) ) ) ) # ( \block4[12]~DUPLICATE_q\ & ( !\block4[9]~DUPLICATE_q\ & ( !block4(14) $ 
-- ((((block4(11)) # (\block4[13]~DUPLICATE_q\)) # (block4(10)))) ) ) ) # ( !\block4[12]~DUPLICATE_q\ & ( !\block4[9]~DUPLICATE_q\ & ( block4(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011100100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(10),
	datab => ALT_INV_block4(14),
	datac => \ALT_INV_block4[13]~DUPLICATE_q\,
	datad => ALT_INV_block4(11),
	datae => \ALT_INV_block4[12]~DUPLICATE_q\,
	dataf => \ALT_INV_block4[9]~DUPLICATE_q\,
	combout => \Add25~0_combout\);

-- Location: MLABCELL_X34_Y4_N42
\LessThan12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~0_combout\ = ( \Add25~0_combout\ & ( !XPos(7) ) ) # ( !\Add25~0_combout\ & ( XPos(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_XPos(7),
	dataf => \ALT_INV_Add25~0_combout\,
	combout => \LessThan12~0_combout\);

-- Location: FF_X34_Y6_N53
\block4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[12]~1_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(12));

-- Location: LABCELL_X33_Y4_N48
\Add25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~2_combout\ = ( !block4(11) & ( !block4(10) & ( !\block4[9]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block4[9]~DUPLICATE_q\,
	datae => ALT_INV_block4(11),
	dataf => ALT_INV_block4(10),
	combout => \Add25~2_combout\);

-- Location: MLABCELL_X34_Y6_N15
\LessThan12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~7_combout\ = ( XPos(6) & ( XPos(5) & ( (!block4(12) & (\block4[13]~DUPLICATE_q\ & !\Add25~2_combout\)) # (block4(12) & (!\block4[13]~DUPLICATE_q\ & \Add25~2_combout\)) ) ) ) # ( !XPos(6) & ( XPos(5) & ( (!block4(12) & 
-- (!\block4[13]~DUPLICATE_q\ & !\Add25~2_combout\)) # (block4(12) & (\block4[13]~DUPLICATE_q\ & \Add25~2_combout\)) ) ) ) # ( XPos(6) & ( !XPos(5) & ( (\block4[13]~DUPLICATE_q\ & (!block4(12) $ (!\Add25~2_combout\))) ) ) ) # ( !XPos(6) & ( !XPos(5) & ( 
-- (!\block4[13]~DUPLICATE_q\ & (!block4(12) $ (!\Add25~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000000100100001001010000001100000010010010000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(12),
	datab => \ALT_INV_block4[13]~DUPLICATE_q\,
	datac => \ALT_INV_Add25~2_combout\,
	datae => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan12~7_combout\);

-- Location: MLABCELL_X34_Y4_N12
\LessThan12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~2_combout\ = ( XPos(2) & ( ((!block4(8) & !block4(7))) # (block4(9)) ) ) # ( !XPos(2) & ( (block4(9) & (!block4(8) & !block4(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block4(9),
	datac => ALT_INV_block4(8),
	datad => ALT_INV_block4(7),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan12~2_combout\);

-- Location: MLABCELL_X34_Y6_N0
\LessThan12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~6_combout\ = ( \Add25~2_combout\ & ( XPos(5) & ( (!XPos(6) & (!\block4[13]~DUPLICATE_q\ $ (!block4(12)))) ) ) ) # ( !\Add25~2_combout\ & ( XPos(5) & ( (\block4[13]~DUPLICATE_q\ & !XPos(6)) ) ) ) # ( \Add25~2_combout\ & ( !XPos(5) & ( 
-- (!\block4[13]~DUPLICATE_q\ & (block4(12))) # (\block4[13]~DUPLICATE_q\ & ((!XPos(6)))) ) ) ) # ( !\Add25~2_combout\ & ( !XPos(5) & ( (!\block4[13]~DUPLICATE_q\ & (!block4(12) & !XPos(6))) # (\block4[13]~DUPLICATE_q\ & ((!block4(12)) # (!XPos(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110000001111110000110000110011000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block4[13]~DUPLICATE_q\,
	datac => ALT_INV_block4(12),
	datad => ALT_INV_XPos(6),
	datae => \ALT_INV_Add25~2_combout\,
	dataf => ALT_INV_XPos(5),
	combout => \LessThan12~6_combout\);

-- Location: LABCELL_X35_Y4_N57
\LessThan12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~8_combout\ = ( \LessThan12~2_combout\ & ( \LessThan12~6_combout\ & ( \LessThan12~0_combout\ ) ) ) # ( !\LessThan12~2_combout\ & ( \LessThan12~6_combout\ & ( \LessThan12~0_combout\ ) ) ) # ( \LessThan12~2_combout\ & ( !\LessThan12~6_combout\ & 
-- ( (\LessThan12~4_combout\ & (\LessThan12~0_combout\ & \LessThan12~7_combout\)) ) ) ) # ( !\LessThan12~2_combout\ & ( !\LessThan12~6_combout\ & ( (\LessThan12~0_combout\ & (\LessThan12~7_combout\ & ((\LessThan12~4_combout\) # (\LessThan12~3_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan12~3_combout\,
	datab => \ALT_INV_LessThan12~4_combout\,
	datac => \ALT_INV_LessThan12~0_combout\,
	datad => \ALT_INV_LessThan12~7_combout\,
	datae => \ALT_INV_LessThan12~2_combout\,
	dataf => \ALT_INV_LessThan12~6_combout\,
	combout => \LessThan12~8_combout\);

-- Location: FF_X35_Y5_N52
\block4[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~37_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block4[3]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y6_N6
\Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~1_combout\ = ( \block4[4]~DUPLICATE_q\ & ( !\block4[6]~DUPLICATE_q\ $ (((\block4[5]~DUPLICATE_q\) # (\block4[3]~DUPLICATE_q\))) ) ) # ( !\block4[4]~DUPLICATE_q\ & ( \block4[6]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110100101010101011010010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block4[6]~DUPLICATE_q\,
	datac => \ALT_INV_block4[3]~DUPLICATE_q\,
	datad => \ALT_INV_block4[5]~DUPLICATE_q\,
	dataf => \ALT_INV_block4[4]~DUPLICATE_q\,
	combout => \Add29~1_combout\);

-- Location: LABCELL_X33_Y4_N3
\Add29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~0_combout\ = ( \block4[4]~DUPLICATE_q\ & ( \block4[3]~DUPLICATE_q\ ) ) # ( !\block4[4]~DUPLICATE_q\ & ( !\block4[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block4[3]~DUPLICATE_q\,
	dataf => \ALT_INV_block4[4]~DUPLICATE_q\,
	combout => \Add29~0_combout\);

-- Location: MLABCELL_X34_Y6_N42
\Add29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~2_combout\ = ( \block4[4]~DUPLICATE_q\ & ( !\block4[3]~DUPLICATE_q\ $ (!\block4[5]~DUPLICATE_q\) ) ) # ( !\block4[4]~DUPLICATE_q\ & ( !\block4[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block4[3]~DUPLICATE_q\,
	datad => \ALT_INV_block4[5]~DUPLICATE_q\,
	dataf => \ALT_INV_block4[4]~DUPLICATE_q\,
	combout => \Add29~2_combout\);

-- Location: MLABCELL_X34_Y4_N54
\LessThan15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~5_combout\ = ( \Add29~2_combout\ & ( YPos(4) & ( (!YPos(6) & (\Add29~1_combout\ & ((\Add29~0_combout\) # (YPos(5))))) # (YPos(6) & (((\Add29~0_combout\) # (\Add29~1_combout\)) # (YPos(5)))) ) ) ) # ( !\Add29~2_combout\ & ( YPos(4) & ( 
-- (!YPos(6) & (YPos(5) & (\Add29~1_combout\ & \Add29~0_combout\))) # (YPos(6) & (((YPos(5) & \Add29~0_combout\)) # (\Add29~1_combout\))) ) ) ) # ( \Add29~2_combout\ & ( !YPos(4) & ( (!YPos(5) & (YPos(6) & \Add29~1_combout\)) # (YPos(5) & 
-- ((\Add29~1_combout\) # (YPos(6)))) ) ) ) # ( !\Add29~2_combout\ & ( !YPos(4) & ( (YPos(6) & \Add29~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000101110001011100000011000101110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(5),
	datab => ALT_INV_YPos(6),
	datac => \ALT_INV_Add29~1_combout\,
	datad => \ALT_INV_Add29~0_combout\,
	datae => \ALT_INV_Add29~2_combout\,
	dataf => ALT_INV_YPos(4),
	combout => \LessThan15~5_combout\);

-- Location: LABCELL_X36_Y3_N57
\LessThan15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~3_combout\ = ( YPos(3) & ( ((YPos(2) & !block4(2))) # (\block4[3]~DUPLICATE_q\) ) ) # ( !YPos(3) & ( (YPos(2) & (\block4[3]~DUPLICATE_q\ & !block4(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000001011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => \ALT_INV_block4[3]~DUPLICATE_q\,
	datad => ALT_INV_block4(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan15~3_combout\);

-- Location: FF_X34_Y4_N53
\block4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add3~5_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(13));

-- Location: MLABCELL_X34_Y4_N0
\Add27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~0_combout\ = ( \block4[12]~DUPLICATE_q\ & ( !block4(14) ) ) # ( !\block4[12]~DUPLICATE_q\ & ( !block4(14) $ (((block4(11) & block4(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000011111111000000001111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block4(11),
	datac => ALT_INV_block4(13),
	datad => ALT_INV_block4(14),
	dataf => \ALT_INV_block4[12]~DUPLICATE_q\,
	combout => \Add27~0_combout\);

-- Location: MLABCELL_X34_Y4_N6
\LessThan13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan13~2_combout\ = ( XPos(5) & ( (!block4(13) & (((!block4(11) & block4(12))) # (XPos(6)))) # (block4(13) & ((!block4(11) & (block4(12) & XPos(6))) # (block4(11) & (!block4(12))))) ) ) # ( !XPos(5) & ( (XPos(6) & (!block4(13) $ (((block4(11) & 
-- !block4(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010011010000000001001101000011000101111100001100010111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(13),
	datab => ALT_INV_block4(11),
	datac => ALT_INV_block4(12),
	datad => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan13~2_combout\);

-- Location: MLABCELL_X34_Y4_N21
\LessThan13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan13~1_combout\ = ( XPos(5) & ( (!block4(13) & (!XPos(6) & (!block4(11) $ (\block4[12]~DUPLICATE_q\)))) # (block4(13) & (XPos(6) & (!block4(11) $ (\block4[12]~DUPLICATE_q\)))) ) ) # ( !XPos(5) & ( (!block4(11) & (\block4[12]~DUPLICATE_q\ & 
-- (!block4(13) $ (XPos(6))))) # (block4(11) & (!\block4[12]~DUPLICATE_q\ & (!block4(13) $ (!XPos(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000100100000110000010010010000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(13),
	datab => ALT_INV_block4(11),
	datac => \ALT_INV_block4[12]~DUPLICATE_q\,
	datad => ALT_INV_XPos(6),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan13~1_combout\);

-- Location: MLABCELL_X34_Y4_N33
\LessThan13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan13~0_combout\ = ( XPos(4) & ( XPos(2) & ( ((!XPos(3) & (!block4(9) & !block4(10))) # (XPos(3) & ((!block4(9)) # (!block4(10))))) # (block4(11)) ) ) ) # ( !XPos(4) & ( XPos(2) & ( (block4(11) & ((!XPos(3) & (!block4(9) & !block4(10))) # (XPos(3) & 
-- ((!block4(9)) # (!block4(10)))))) ) ) ) # ( XPos(4) & ( !XPos(2) & ( ((XPos(3) & !block4(10))) # (block4(11)) ) ) ) # ( !XPos(4) & ( !XPos(2) & ( (XPos(3) & (block4(11) & !block4(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000011101110011001100110001000100001111011101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(3),
	datab => ALT_INV_block4(11),
	datac => ALT_INV_block4(9),
	datad => ALT_INV_block4(10),
	datae => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(2),
	combout => \LessThan13~0_combout\);

-- Location: MLABCELL_X34_Y4_N36
\always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~2_combout\ = ( \LessThan13~1_combout\ & ( \LessThan13~0_combout\ & ( (\Add27~0_combout\ & (!XPos(7) & \Add25~0_combout\)) ) ) ) # ( !\LessThan13~1_combout\ & ( \LessThan13~0_combout\ & ( (!XPos(7) & (\Add25~0_combout\ & ((!\LessThan13~2_combout\) 
-- # (\Add27~0_combout\)))) # (XPos(7) & (\Add27~0_combout\ & (!\LessThan13~2_combout\))) ) ) ) # ( \LessThan13~1_combout\ & ( !\LessThan13~0_combout\ & ( (!XPos(7) & (\Add25~0_combout\ & ((!\LessThan13~2_combout\) # (\Add27~0_combout\)))) # (XPos(7) & 
-- (\Add27~0_combout\ & (!\LessThan13~2_combout\))) ) ) ) # ( !\LessThan13~1_combout\ & ( !\LessThan13~0_combout\ & ( (!XPos(7) & (\Add25~0_combout\ & ((!\LessThan13~2_combout\) # (\Add27~0_combout\)))) # (XPos(7) & (\Add27~0_combout\ & 
-- (!\LessThan13~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011010100000001001101010000000100110101000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add27~0_combout\,
	datab => \ALT_INV_LessThan13~2_combout\,
	datac => ALT_INV_XPos(7),
	datad => \ALT_INV_Add25~0_combout\,
	datae => \ALT_INV_LessThan13~1_combout\,
	dataf => \ALT_INV_LessThan13~0_combout\,
	combout => \always1~2_combout\);

-- Location: LABCELL_X33_Y4_N30
\LessThan15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~2_combout\ = ( YPos(2) & ( YPos(3) & ( (!\block4[3]~DUPLICATE_q\ & block4(2)) ) ) ) # ( !YPos(2) & ( YPos(3) & ( (!\block4[3]~DUPLICATE_q\ & !block4(2)) ) ) ) # ( YPos(2) & ( !YPos(3) & ( (\block4[3]~DUPLICATE_q\ & block4(2)) ) ) ) # ( 
-- !YPos(2) & ( !YPos(3) & ( (\block4[3]~DUPLICATE_q\ & !block4(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000111111110000000000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block4[3]~DUPLICATE_q\,
	datad => ALT_INV_block4(2),
	datae => ALT_INV_YPos(2),
	dataf => ALT_INV_YPos(3),
	combout => \LessThan15~2_combout\);

-- Location: LABCELL_X33_Y4_N54
\LessThan15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~1_combout\ = ( YPos(1) & ( YPos(0) & ( (!block8(0)) # (\block4[1]~DUPLICATE_q\) ) ) ) # ( !YPos(1) & ( YPos(0) & ( (!block8(0) & \block4[1]~DUPLICATE_q\) ) ) ) # ( YPos(1) & ( !YPos(0) & ( \block4[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001100000011001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block8(0),
	datac => \ALT_INV_block4[1]~DUPLICATE_q\,
	datae => ALT_INV_YPos(1),
	dataf => ALT_INV_YPos(0),
	combout => \LessThan15~1_combout\);

-- Location: MLABCELL_X34_Y6_N30
\LessThan15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~6_combout\ = ( YPos(5) & ( \Add29~0_combout\ & ( (!YPos(4) & (!\Add29~2_combout\ & (!\Add29~1_combout\ $ (!YPos(6))))) ) ) ) # ( !YPos(5) & ( \Add29~0_combout\ & ( (!YPos(4) & (\Add29~2_combout\ & (!\Add29~1_combout\ $ (!YPos(6))))) ) ) ) # ( 
-- YPos(5) & ( !\Add29~0_combout\ & ( (YPos(4) & (!\Add29~2_combout\ & (!\Add29~1_combout\ $ (!YPos(6))))) ) ) ) # ( !YPos(5) & ( !\Add29~0_combout\ & ( (YPos(4) & (\Add29~2_combout\ & (!\Add29~1_combout\ $ (!YPos(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000101000000000000000000001010000010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(4),
	datab => \ALT_INV_Add29~1_combout\,
	datac => ALT_INV_YPos(6),
	datad => \ALT_INV_Add29~2_combout\,
	datae => ALT_INV_YPos(5),
	dataf => \ALT_INV_Add29~0_combout\,
	combout => \LessThan15~6_combout\);

-- Location: LABCELL_X35_Y4_N36
\always1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~20_combout\ = ( \LessThan15~1_combout\ & ( \LessThan15~6_combout\ & ( (\always1~2_combout\ & (((\LessThan15~2_combout\) # (\LessThan15~3_combout\)) # (\LessThan15~5_combout\))) ) ) ) # ( !\LessThan15~1_combout\ & ( \LessThan15~6_combout\ & ( 
-- (\always1~2_combout\ & ((\LessThan15~3_combout\) # (\LessThan15~5_combout\))) ) ) ) # ( \LessThan15~1_combout\ & ( !\LessThan15~6_combout\ & ( (\LessThan15~5_combout\ & \always1~2_combout\) ) ) ) # ( !\LessThan15~1_combout\ & ( !\LessThan15~6_combout\ & ( 
-- (\LessThan15~5_combout\ & \always1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000111000001110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan15~5_combout\,
	datab => \ALT_INV_LessThan15~3_combout\,
	datac => \ALT_INV_always1~2_combout\,
	datad => \ALT_INV_LessThan15~2_combout\,
	datae => \ALT_INV_LessThan15~1_combout\,
	dataf => \ALT_INV_LessThan15~6_combout\,
	combout => \always1~20_combout\);

-- Location: LABCELL_X36_Y6_N12
\LessThan16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~4_combout\ = ( XPos(3) & ( (!XPos(4) & (!block5(11) $ (((!block5(10) & !\block5[9]~DUPLICATE_q\))))) ) ) # ( !XPos(3) & ( (!block5(11) & ((!XPos(4)) # ((block5(10) & \block5[9]~DUPLICATE_q\)))) # (block5(11) & ((!block5(10) & 
-- (!\block5[9]~DUPLICATE_q\)) # (block5(10) & (\block5[9]~DUPLICATE_q\ & !XPos(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100100011000111110010001100001111000000000000111100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(10),
	datab => \ALT_INV_block5[9]~DUPLICATE_q\,
	datac => ALT_INV_block5(11),
	datad => ALT_INV_XPos(4),
	dataf => ALT_INV_XPos(3),
	combout => \LessThan16~4_combout\);

-- Location: LABCELL_X36_Y6_N6
\LessThan16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~3_combout\ = ( XPos(4) & ( (!block5(11) & ((!\block5[9]~DUPLICATE_q\ & (!XPos(3) & block5(10))) # (\block5[9]~DUPLICATE_q\ & (!XPos(3) $ (block5(10)))))) # (block5(11) & (!\block5[9]~DUPLICATE_q\ & (XPos(3) & !block5(10)))) ) ) # ( !XPos(4) & 
-- ( (!block5(11) & (!\block5[9]~DUPLICATE_q\ & (XPos(3) & !block5(10)))) # (block5(11) & ((!\block5[9]~DUPLICATE_q\ & (!XPos(3) & block5(10))) # (\block5[9]~DUPLICATE_q\ & (!XPos(3) $ (block5(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001000001000110000100000100100100100000100010010010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(11),
	datab => \ALT_INV_block5[9]~DUPLICATE_q\,
	datac => ALT_INV_XPos(3),
	datad => ALT_INV_block5(10),
	dataf => ALT_INV_XPos(4),
	combout => \LessThan16~3_combout\);

-- Location: MLABCELL_X39_Y2_N12
\Add30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~2_combout\ = ( !\block5[9]~DUPLICATE_q\ & ( (block5(11) & !\block5[10]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_block5(11),
	datad => \ALT_INV_block5[10]~DUPLICATE_q\,
	dataf => \ALT_INV_block5[9]~DUPLICATE_q\,
	combout => \Add30~2_combout\);

-- Location: LABCELL_X35_Y4_N30
\LessThan16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~7_combout\ = ( \Add30~2_combout\ & ( (!\block5[12]~DUPLICATE_q\ & (XPos(5) & (!\block5[13]~DUPLICATE_q\ $ (!XPos(6))))) # (\block5[12]~DUPLICATE_q\ & (!XPos(5) & (!\block5[13]~DUPLICATE_q\ $ (XPos(6))))) ) ) # ( !\Add30~2_combout\ & ( 
-- (!\block5[12]~DUPLICATE_q\ & (!XPos(5) & (!\block5[13]~DUPLICATE_q\ $ (XPos(6))))) # (\block5[12]~DUPLICATE_q\ & (XPos(5) & (!\block5[13]~DUPLICATE_q\ $ (XPos(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000101000010000110000100001000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block5[12]~DUPLICATE_q\,
	datab => \ALT_INV_block5[13]~DUPLICATE_q\,
	datac => ALT_INV_XPos(5),
	datad => ALT_INV_XPos(6),
	dataf => \ALT_INV_Add30~2_combout\,
	combout => \LessThan16~7_combout\);

-- Location: LABCELL_X36_Y6_N9
\LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~0_combout\ = ( XPos(7) & ( !\Add30~0_combout\ ) ) # ( !XPos(7) & ( \Add30~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add30~0_combout\,
	dataf => ALT_INV_XPos(7),
	combout => \LessThan16~0_combout\);

-- Location: FF_X36_Y6_N41
\block5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add4~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block5(8));

-- Location: LABCELL_X36_Y6_N33
\LessThan16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~2_combout\ = ( block5(7) & ( (block5(9) & XPos(2)) ) ) # ( !block5(7) & ( (!block5(9) & (!block5(8) & XPos(2))) # (block5(9) & ((!block5(8)) # (XPos(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100001111010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(9),
	datac => ALT_INV_block5(8),
	datad => ALT_INV_XPos(2),
	dataf => ALT_INV_block5(7),
	combout => \LessThan16~2_combout\);

-- Location: LABCELL_X36_Y6_N21
\LessThan16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~6_combout\ = ( \Add30~2_combout\ & ( (!block5(13) & (!block5(12) & ((!XPos(6)) # (!XPos(5))))) # (block5(13) & (!XPos(6) & ((!XPos(5)) # (block5(12))))) ) ) # ( !\Add30~2_combout\ & ( (!block5(13) & (block5(12) & (!XPos(6) & !XPos(5)))) # 
-- (block5(13) & ((!XPos(6)) # ((block5(12) & !XPos(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000011100010011000010111000100100001011100010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(12),
	datab => ALT_INV_block5(13),
	datac => ALT_INV_XPos(6),
	datad => ALT_INV_XPos(5),
	dataf => \ALT_INV_Add30~2_combout\,
	combout => \LessThan16~6_combout\);

-- Location: LABCELL_X36_Y4_N6
\LessThan16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~8_combout\ = ( \LessThan16~2_combout\ & ( \LessThan16~6_combout\ & ( \LessThan16~0_combout\ ) ) ) # ( !\LessThan16~2_combout\ & ( \LessThan16~6_combout\ & ( \LessThan16~0_combout\ ) ) ) # ( \LessThan16~2_combout\ & ( !\LessThan16~6_combout\ & 
-- ( (\LessThan16~4_combout\ & (\LessThan16~7_combout\ & \LessThan16~0_combout\)) ) ) ) # ( !\LessThan16~2_combout\ & ( !\LessThan16~6_combout\ & ( (\LessThan16~7_combout\ & (\LessThan16~0_combout\ & ((\LessThan16~3_combout\) # (\LessThan16~4_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan16~4_combout\,
	datab => \ALT_INV_LessThan16~3_combout\,
	datac => \ALT_INV_LessThan16~7_combout\,
	datad => \ALT_INV_LessThan16~0_combout\,
	datae => \ALT_INV_LessThan16~2_combout\,
	dataf => \ALT_INV_LessThan16~6_combout\,
	combout => \LessThan16~8_combout\);

-- Location: LABCELL_X36_Y4_N45
\always1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~22_combout\ = ( \LessThan18~4_combout\ & ( \LessThan16~8_combout\ & ( (!\LessThan14~4_combout\ & (!\LessThan12~8_combout\ & \always1~20_combout\)) ) ) ) # ( !\LessThan18~4_combout\ & ( \LessThan16~8_combout\ & ( (!\LessThan14~4_combout\ & 
-- (!\LessThan12~8_combout\ & \always1~20_combout\)) ) ) ) # ( \LessThan18~4_combout\ & ( !\LessThan16~8_combout\ & ( (!\LessThan14~4_combout\ & (!\LessThan12~8_combout\ & \always1~20_combout\)) ) ) ) # ( !\LessThan18~4_combout\ & ( !\LessThan16~8_combout\ & 
-- ( ((!\LessThan14~4_combout\ & (!\LessThan12~8_combout\ & \always1~20_combout\))) # (\always1~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110110011000000001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan14~4_combout\,
	datab => \ALT_INV_always1~21_combout\,
	datac => \ALT_INV_LessThan12~8_combout\,
	datad => \ALT_INV_always1~20_combout\,
	datae => \ALT_INV_LessThan18~4_combout\,
	dataf => \ALT_INV_LessThan16~8_combout\,
	combout => \always1~22_combout\);

-- Location: LABCELL_X36_Y4_N15
\XPos[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \XPos[2]~0_combout\ = ( \always1~23_combout\ & ( \always1~26_combout\ & ( \YPos[2]~4_combout\ ) ) ) # ( !\always1~23_combout\ & ( \always1~26_combout\ & ( \YPos[2]~4_combout\ ) ) ) # ( \always1~23_combout\ & ( !\always1~26_combout\ & ( \YPos[2]~4_combout\ 
-- ) ) ) # ( !\always1~23_combout\ & ( !\always1~26_combout\ & ( (\YPos[2]~4_combout\ & (((\always1~18_combout\) # (\always1~19_combout\)) # (\always1~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_YPos[2]~4_combout\,
	datab => \ALT_INV_always1~22_combout\,
	datac => \ALT_INV_always1~19_combout\,
	datad => \ALT_INV_always1~18_combout\,
	datae => \ALT_INV_always1~23_combout\,
	dataf => \ALT_INV_always1~26_combout\,
	combout => \XPos[2]~0_combout\);

-- Location: LABCELL_X31_Y3_N48
\YPos[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~8_combout\ = ( !\leftTemp~q\ & ( (!\rightTemp~q\ & !\bothTemp~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rightTemp~q\,
	datac => \ALT_INV_bothTemp~q\,
	datae => \ALT_INV_leftTemp~q\,
	combout => \YPos[1]~8_combout\);

-- Location: LABCELL_X36_Y4_N36
\YPos[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~9_combout\ = ( \always1~6_combout\ & ( \always1~18_combout\ & ( (\KEY[0]~input_o\ & \endgame~q\) ) ) ) # ( !\always1~6_combout\ & ( \always1~18_combout\ & ( (\KEY[0]~input_o\ & \endgame~q\) ) ) ) # ( \always1~6_combout\ & ( !\always1~18_combout\ 
-- & ( (!\endgame~q\ & (!\YPos[1]~8_combout\ & (\always1~13_combout\))) # (\endgame~q\ & (((\KEY[0]~input_o\)))) ) ) ) # ( !\always1~6_combout\ & ( !\always1~18_combout\ & ( (\KEY[0]~input_o\ & \endgame~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001000100000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_YPos[1]~8_combout\,
	datab => \ALT_INV_always1~13_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \ALT_INV_endgame~q\,
	datae => \ALT_INV_always1~6_combout\,
	dataf => \ALT_INV_always1~18_combout\,
	combout => \YPos[1]~9_combout\);

-- Location: LABCELL_X36_Y4_N33
\YPos[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~7_combout\ = ( \always1~13_combout\ & ( (!\endgame~q\ & (((\always1~6_combout\ & !\always1~18_combout\)) # (\YPos[1]~0_combout\))) ) ) # ( !\always1~13_combout\ & ( (\YPos[1]~0_combout\ & !\endgame~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001001100010001000100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_YPos[1]~0_combout\,
	datab => \ALT_INV_endgame~q\,
	datac => \ALT_INV_always1~6_combout\,
	datad => \ALT_INV_always1~18_combout\,
	dataf => \ALT_INV_always1~13_combout\,
	combout => \YPos[1]~7_combout\);

-- Location: LABCELL_X36_Y4_N24
\YPos[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos[1]~10_combout\ = ( !\YPos[1]~9_combout\ & ( \YPos[1]~7_combout\ & ( (\YPos[1]~6_combout\ & (!\YPos[1]~5_combout\ & ((!\XPos[2]~0_combout\) # (\YPos[1]~3_combout\)))) ) ) ) # ( !\YPos[1]~9_combout\ & ( !\YPos[1]~7_combout\ & ( (!\XPos[2]~0_combout\) 
-- # (\YPos[1]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000000000000000001101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_YPos[1]~3_combout\,
	datab => \ALT_INV_XPos[2]~0_combout\,
	datac => \ALT_INV_YPos[1]~6_combout\,
	datad => \ALT_INV_YPos[1]~5_combout\,
	datae => \ALT_INV_YPos[1]~9_combout\,
	dataf => \ALT_INV_YPos[1]~7_combout\,
	combout => \YPos[1]~10_combout\);

-- Location: FF_X36_Y4_N23
\YPos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \YPos~2_combout\,
	ena => \YPos[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(0));

-- Location: LABCELL_X45_Y4_N33
\Add50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~5_sumout\ = SUM(( YPos(1) ) + ( VCC ) + ( \Add50~2\ ))
-- \Add50~6\ = CARRY(( YPos(1) ) + ( VCC ) + ( \Add50~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(1),
	cin => \Add50~2\,
	sumout => \Add50~5_sumout\,
	cout => \Add50~6\);

-- Location: LABCELL_X45_Y4_N36
\Add50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~9_sumout\ = SUM(( YPos(2) ) + ( VCC ) + ( \Add50~6\ ))
-- \Add50~10\ = CARRY(( YPos(2) ) + ( VCC ) + ( \Add50~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(2),
	cin => \Add50~6\,
	sumout => \Add50~9_sumout\,
	cout => \Add50~10\);

-- Location: LABCELL_X36_Y5_N48
\Add51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add51~0_combout\ = ( YPos(2) & ( !YPos(3) ) ) # ( !YPos(2) & ( YPos(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_YPos(3),
	dataf => ALT_INV_YPos(2),
	combout => \Add51~0_combout\);

-- Location: LABCELL_X36_Y5_N18
\YPos~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~15_combout\ = ( \Add50~13_sumout\ & ( \Add51~0_combout\ & ( \YPos[2]~1_combout\ ) ) ) # ( !\Add50~13_sumout\ & ( \Add51~0_combout\ & ( (\always1~13_combout\ & (!\always1~18_combout\ & (\always1~6_combout\ & \YPos[2]~1_combout\))) ) ) ) # ( 
-- \Add50~13_sumout\ & ( !\Add51~0_combout\ & ( (\YPos[2]~1_combout\ & ((!\always1~13_combout\) # ((!\always1~6_combout\) # (\always1~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111101100000000000001000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~13_combout\,
	datab => \ALT_INV_always1~18_combout\,
	datac => \ALT_INV_always1~6_combout\,
	datad => \ALT_INV_YPos[2]~1_combout\,
	datae => \ALT_INV_Add50~13_sumout\,
	dataf => \ALT_INV_Add51~0_combout\,
	combout => \YPos~15_combout\);

-- Location: FF_X36_Y5_N20
\YPos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \YPos~15_combout\,
	ena => \YPos[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(3));

-- Location: LABCELL_X40_Y4_N45
\LessThan26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~1_combout\ = ( !YPos(2) & ( \Add43~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add43~5_sumout\,
	dataf => ALT_INV_YPos(2),
	combout => \LessThan26~1_combout\);

-- Location: LABCELL_X40_Y4_N18
\LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~0_combout\ = ( \Add43~5_sumout\ & ( \Add43~9_sumout\ & ( (YPos(2) & ((!YPos(1)) # ((!block8(0) & !YPos(0))))) ) ) ) # ( !\Add43~5_sumout\ & ( \Add43~9_sumout\ & ( (!YPos(2) & ((!YPos(1)) # ((!block8(0) & !YPos(0))))) ) ) ) # ( \Add43~5_sumout\ 
-- & ( !\Add43~9_sumout\ & ( (!YPos(1) & (!block8(0) & (!YPos(0) & YPos(2)))) ) ) ) # ( !\Add43~5_sumout\ & ( !\Add43~9_sumout\ & ( (!YPos(1) & (!block8(0) & (!YPos(0) & !YPos(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000001000000011101010000000000000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(1),
	datab => ALT_INV_block8(0),
	datac => ALT_INV_YPos(0),
	datad => ALT_INV_YPos(2),
	datae => \ALT_INV_Add43~5_sumout\,
	dataf => \ALT_INV_Add43~9_sumout\,
	combout => \LessThan26~0_combout\);

-- Location: MLABCELL_X39_Y4_N27
\LessThan26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan26~4_combout\ = ( \LessThan26~2_combout\ & ( \LessThan26~0_combout\ & ( (!\Add43~1_sumout\ & (YPos(3) & !\LessThan26~3_combout\)) ) ) ) # ( !\LessThan26~2_combout\ & ( \LessThan26~0_combout\ & ( !\LessThan26~3_combout\ ) ) ) # ( 
-- \LessThan26~2_combout\ & ( !\LessThan26~0_combout\ & ( (!\LessThan26~3_combout\ & ((!\Add43~1_sumout\ & ((!\LessThan26~1_combout\) # (YPos(3)))) # (\Add43~1_sumout\ & (YPos(3) & !\LessThan26~1_combout\)))) ) ) ) # ( !\LessThan26~2_combout\ & ( 
-- !\LessThan26~0_combout\ & ( !\LessThan26~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101100000010000011110000111100000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add43~1_sumout\,
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_LessThan26~3_combout\,
	datad => \ALT_INV_LessThan26~1_combout\,
	datae => \ALT_INV_LessThan26~2_combout\,
	dataf => \ALT_INV_LessThan26~0_combout\,
	combout => \LessThan26~4_combout\);

-- Location: LABCELL_X37_Y4_N15
\LessThan30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~1_combout\ = ( \Add48~5_sumout\ & ( !YPos(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(2),
	dataf => \ALT_INV_Add48~5_sumout\,
	combout => \LessThan30~1_combout\);

-- Location: LABCELL_X37_Y4_N36
\LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~0_combout\ = ( YPos(0) & ( \Add48~5_sumout\ & ( (!YPos(1) & (YPos(2) & \Add48~9_sumout\)) ) ) ) # ( !YPos(0) & ( \Add48~5_sumout\ & ( (YPos(2) & ((!YPos(1) & ((!block8(0)) # (\Add48~9_sumout\))) # (YPos(1) & (!block8(0) & \Add48~9_sumout\)))) 
-- ) ) ) # ( YPos(0) & ( !\Add48~5_sumout\ & ( (!YPos(1) & (!YPos(2) & \Add48~9_sumout\)) ) ) ) # ( !YPos(0) & ( !\Add48~5_sumout\ & ( (!YPos(2) & ((!YPos(1) & ((!block8(0)) # (\Add48~9_sumout\))) # (YPos(1) & (!block8(0) & \Add48~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000000000001000100000100000001100100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(1),
	datab => ALT_INV_YPos(2),
	datac => ALT_INV_block8(0),
	datad => \ALT_INV_Add48~9_sumout\,
	datae => ALT_INV_YPos(0),
	dataf => \ALT_INV_Add48~5_sumout\,
	combout => \LessThan30~0_combout\);

-- Location: MLABCELL_X39_Y4_N15
\LessThan30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan30~4_combout\ = ( \LessThan30~1_combout\ & ( \LessThan30~0_combout\ & ( (!\LessThan30~3_combout\ & ((!\LessThan30~2_combout\) # ((YPos(3) & !\Add48~1_sumout\)))) ) ) ) # ( !\LessThan30~1_combout\ & ( \LessThan30~0_combout\ & ( 
-- (!\LessThan30~3_combout\ & ((!\LessThan30~2_combout\) # ((YPos(3) & !\Add48~1_sumout\)))) ) ) ) # ( \LessThan30~1_combout\ & ( !\LessThan30~0_combout\ & ( (!\LessThan30~3_combout\ & ((!\LessThan30~2_combout\) # ((YPos(3) & !\Add48~1_sumout\)))) ) ) ) # ( 
-- !\LessThan30~1_combout\ & ( !\LessThan30~0_combout\ & ( (!\LessThan30~3_combout\ & (((!\Add48~1_sumout\) # (!\LessThan30~2_combout\)) # (YPos(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101010100010000010101010001000001010101000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan30~3_combout\,
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_Add48~1_sumout\,
	datad => \ALT_INV_LessThan30~2_combout\,
	datae => \ALT_INV_LessThan30~1_combout\,
	dataf => \ALT_INV_LessThan30~0_combout\,
	combout => \LessThan30~4_combout\);

-- Location: MLABCELL_X39_Y4_N54
\always1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~17_combout\ = ( \LessThan31~3_combout\ & ( \always1~16_combout\ & ( (((\LessThan31~0_combout\ & \LessThan31~1_combout\)) # (\LessThan31~2_combout\)) # (\LessThan31~4_combout\) ) ) ) # ( !\LessThan31~3_combout\ & ( \always1~16_combout\ & ( 
-- \LessThan31~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan31~0_combout\,
	datab => \ALT_INV_LessThan31~1_combout\,
	datac => \ALT_INV_LessThan31~4_combout\,
	datad => \ALT_INV_LessThan31~2_combout\,
	datae => \ALT_INV_LessThan31~3_combout\,
	dataf => \ALT_INV_always1~16_combout\,
	combout => \always1~17_combout\);

-- Location: LABCELL_X40_Y3_N0
\always1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~15_combout\ = ( \LessThan27~2_combout\ & ( \always1~14_combout\ & ( (\LessThan27~4_combout\) # (\LessThan27~3_combout\) ) ) ) # ( !\LessThan27~2_combout\ & ( \always1~14_combout\ & ( ((\LessThan27~3_combout\ & (\LessThan27~0_combout\ & 
-- \LessThan27~1_combout\))) # (\LessThan27~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan27~3_combout\,
	datab => \ALT_INV_LessThan27~0_combout\,
	datac => \ALT_INV_LessThan27~1_combout\,
	datad => \ALT_INV_LessThan27~4_combout\,
	datae => \ALT_INV_LessThan27~2_combout\,
	dataf => \ALT_INV_always1~14_combout\,
	combout => \always1~15_combout\);

-- Location: MLABCELL_X39_Y4_N18
\always1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~18_combout\ = ( \always1~17_combout\ & ( \always1~15_combout\ & ( (!\LessThan26~4_combout\ & ((!\LessThan24~6_combout\) # ((!\LessThan28~6_combout\ & !\LessThan30~4_combout\)))) # (\LessThan26~4_combout\ & (!\LessThan28~6_combout\ & 
-- ((!\LessThan30~4_combout\)))) ) ) ) # ( !\always1~17_combout\ & ( \always1~15_combout\ & ( (!\LessThan26~4_combout\ & !\LessThan24~6_combout\) ) ) ) # ( \always1~17_combout\ & ( !\always1~15_combout\ & ( (!\LessThan28~6_combout\ & !\LessThan30~4_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000010100000101000001110110010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan26~4_combout\,
	datab => \ALT_INV_LessThan28~6_combout\,
	datac => \ALT_INV_LessThan24~6_combout\,
	datad => \ALT_INV_LessThan30~4_combout\,
	datae => \ALT_INV_always1~17_combout\,
	dataf => \ALT_INV_always1~15_combout\,
	combout => \always1~18_combout\);

-- Location: LABCELL_X45_Y4_N48
\Add50~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add50~25_sumout\ = SUM(( YPos(6) ) + ( VCC ) + ( \Add50~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_YPos(6),
	cin => \Add50~22\,
	sumout => \Add50~25_sumout\);

-- Location: LABCELL_X33_Y4_N36
\Add51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add51~3_combout\ = ( YPos(4) & ( YPos(3) & ( !YPos(6) $ (((!YPos(5)) # (!YPos(2)))) ) ) ) # ( !YPos(4) & ( YPos(3) & ( YPos(6) ) ) ) # ( YPos(4) & ( !YPos(3) & ( YPos(6) ) ) ) # ( !YPos(4) & ( !YPos(3) & ( YPos(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datad => ALT_INV_YPos(2),
	datae => ALT_INV_YPos(4),
	dataf => ALT_INV_YPos(3),
	combout => \Add51~3_combout\);

-- Location: LABCELL_X36_Y4_N3
\YPos~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~18_combout\ = ( \Add50~25_sumout\ & ( \Add51~3_combout\ & ( \YPos[2]~1_combout\ ) ) ) # ( !\Add50~25_sumout\ & ( \Add51~3_combout\ & ( (!\always1~18_combout\ & (\YPos[2]~1_combout\ & (\always1~13_combout\ & \always1~6_combout\))) ) ) ) # ( 
-- \Add50~25_sumout\ & ( !\Add51~3_combout\ & ( (\YPos[2]~1_combout\ & (((!\always1~13_combout\) # (!\always1~6_combout\)) # (\always1~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011000100000000000000100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~18_combout\,
	datab => \ALT_INV_YPos[2]~1_combout\,
	datac => \ALT_INV_always1~13_combout\,
	datad => \ALT_INV_always1~6_combout\,
	datae => \ALT_INV_Add50~25_sumout\,
	dataf => \ALT_INV_Add51~3_combout\,
	combout => \YPos~18_combout\);

-- Location: FF_X36_Y4_N5
\YPos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \YPos~18_combout\,
	ena => \YPos[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(6));

-- Location: LABCELL_X36_Y5_N27
\LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~3_combout\ = ( \Add13~21_sumout\ & ( \Add13~13_sumout\ & ( (!YPos(6)) # ((!YPos(5) & ((!YPos(4)) # (\Add13~17_sumout\))) # (YPos(5) & (\Add13~17_sumout\ & !YPos(4)))) ) ) ) # ( !\Add13~21_sumout\ & ( \Add13~13_sumout\ & ( (!YPos(6)) # 
-- ((!YPos(5) & \Add13~17_sumout\)) ) ) ) # ( \Add13~21_sumout\ & ( !\Add13~13_sumout\ & ( (!YPos(6) & ((!YPos(5) & ((!YPos(4)) # (\Add13~17_sumout\))) # (YPos(5) & (\Add13~17_sumout\ & !YPos(4))))) ) ) ) # ( !\Add13~21_sumout\ & ( !\Add13~13_sumout\ & ( 
-- (!YPos(6) & (!YPos(5) & \Add13~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100010100000100010101110101011101110111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => \ALT_INV_Add13~17_sumout\,
	datad => ALT_INV_YPos(4),
	datae => \ALT_INV_Add13~21_sumout\,
	dataf => \ALT_INV_Add13~13_sumout\,
	combout => \LessThan2~3_combout\);

-- Location: LABCELL_X36_Y5_N33
\LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = ( !YPos(2) & ( \Add13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add13~5_sumout\,
	dataf => ALT_INV_YPos(2),
	combout => \LessThan2~1_combout\);

-- Location: LABCELL_X35_Y5_N15
\LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = ( \Add13~9_sumout\ & ( \Add13~5_sumout\ & ( (YPos(2) & ((!YPos(1)) # ((!\block8[0]~DUPLICATE_q\ & !YPos(0))))) ) ) ) # ( !\Add13~9_sumout\ & ( \Add13~5_sumout\ & ( (!\block8[0]~DUPLICATE_q\ & (!YPos(0) & (YPos(2) & !YPos(1)))) ) ) 
-- ) # ( \Add13~9_sumout\ & ( !\Add13~5_sumout\ & ( (!YPos(2) & ((!YPos(1)) # ((!\block8[0]~DUPLICATE_q\ & !YPos(0))))) ) ) ) # ( !\Add13~9_sumout\ & ( !\Add13~5_sumout\ & ( (!\block8[0]~DUPLICATE_q\ & (!YPos(0) & (!YPos(2) & !YPos(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000111100001000000000001000000000000000111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block8[0]~DUPLICATE_q\,
	datab => ALT_INV_YPos(0),
	datac => ALT_INV_YPos(2),
	datad => ALT_INV_YPos(1),
	datae => \ALT_INV_Add13~9_sumout\,
	dataf => \ALT_INV_Add13~5_sumout\,
	combout => \LessThan2~0_combout\);

-- Location: LABCELL_X36_Y5_N36
\LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~4_combout\ = ( \LessThan2~2_combout\ & ( \LessThan2~0_combout\ & ( (!\LessThan2~3_combout\ & (YPos(3) & !\Add13~1_sumout\)) ) ) ) # ( !\LessThan2~2_combout\ & ( \LessThan2~0_combout\ & ( !\LessThan2~3_combout\ ) ) ) # ( \LessThan2~2_combout\ & 
-- ( !\LessThan2~0_combout\ & ( (!\LessThan2~3_combout\ & ((!YPos(3) & (!\LessThan2~1_combout\ & !\Add13~1_sumout\)) # (YPos(3) & ((!\LessThan2~1_combout\) # (!\Add13~1_sumout\))))) ) ) ) # ( !\LessThan2~2_combout\ & ( !\LessThan2~0_combout\ & ( 
-- !\LessThan2~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101000100010000010101010101010100010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~3_combout\,
	datab => ALT_INV_YPos(3),
	datac => \ALT_INV_LessThan2~1_combout\,
	datad => \ALT_INV_Add13~1_sumout\,
	datae => \ALT_INV_LessThan2~2_combout\,
	dataf => \ALT_INV_LessThan2~0_combout\,
	combout => \LessThan2~4_combout\);

-- Location: LABCELL_X40_Y2_N6
\Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~1_combout\ = ( block1(13) & ( (((!block1(11)) # (\block1[10]~DUPLICATE_q\)) # (block1(12))) # (\block1[9]~DUPLICATE_q\) ) ) # ( !block1(13) & ( (!\block1[9]~DUPLICATE_q\ & (!block1(12) & (!\block1[10]~DUPLICATE_q\ & block1(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000011111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block1[9]~DUPLICATE_q\,
	datab => ALT_INV_block1(12),
	datac => \ALT_INV_block1[10]~DUPLICATE_q\,
	datad => ALT_INV_block1(11),
	dataf => ALT_INV_block1(13),
	combout => \Add10~1_combout\);

-- Location: LABCELL_X40_Y2_N9
\LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ( XPos(5) & ( !block1(12) $ ((((!\block1[11]~DUPLICATE_q\) # (\block1[10]~DUPLICATE_q\)) # (\block1[9]~DUPLICATE_q\))) ) ) # ( !XPos(5) & ( !block1(12) $ (((!\block1[9]~DUPLICATE_q\ & (\block1[11]~DUPLICATE_q\ & 
-- !\block1[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011011001100110001101100110000111001001100110011100100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block1[9]~DUPLICATE_q\,
	datab => ALT_INV_block1(12),
	datac => \ALT_INV_block1[11]~DUPLICATE_q\,
	datad => \ALT_INV_block1[10]~DUPLICATE_q\,
	dataf => ALT_INV_XPos(5),
	combout => \LessThan0~1_combout\);

-- Location: LABCELL_X40_Y2_N18
\LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~5_combout\ = ( \LessThan0~4_combout\ & ( \LessThan0~1_combout\ & ( !XPos(6) $ (!\Add10~1_combout\) ) ) ) # ( !\LessThan0~4_combout\ & ( \LessThan0~1_combout\ & ( (\LessThan0~3_combout\ & (!\LessThan0~2_combout\ & (!XPos(6) $ 
-- (!\Add10~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(6),
	datab => \ALT_INV_Add10~1_combout\,
	datac => \ALT_INV_LessThan0~3_combout\,
	datad => \ALT_INV_LessThan0~2_combout\,
	datae => \ALT_INV_LessThan0~4_combout\,
	dataf => \ALT_INV_LessThan0~1_combout\,
	combout => \LessThan0~5_combout\);

-- Location: MLABCELL_X39_Y5_N51
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( block1(4) & ( YPos(6) & ( (!block1(3) & ((!block1(6) & (!YPos(5) & \block1[5]~DUPLICATE_q\)) # (block1(6) & (YPos(5) & !\block1[5]~DUPLICATE_q\)))) # (block1(3) & (!block1(6) & (!YPos(5) $ (\block1[5]~DUPLICATE_q\)))) ) ) ) # ( 
-- !block1(4) & ( YPos(6) & ( (!block1(6) & (!YPos(5) $ (\block1[5]~DUPLICATE_q\))) ) ) ) # ( block1(4) & ( !YPos(6) & ( (!block1(3) & ((!block1(6) & (YPos(5) & !\block1[5]~DUPLICATE_q\)) # (block1(6) & (!YPos(5) & \block1[5]~DUPLICATE_q\)))) # (block1(3) & 
-- (block1(6) & (!YPos(5) $ (\block1[5]~DUPLICATE_q\)))) ) ) ) # ( !block1(4) & ( !YPos(6) & ( (block1(6) & (!YPos(5) $ (\block1[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000110000010000111000000000011000100001010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(3),
	datab => ALT_INV_block1(6),
	datac => ALT_INV_YPos(5),
	datad => \ALT_INV_block1[5]~DUPLICATE_q\,
	datae => ALT_INV_block1(4),
	dataf => ALT_INV_YPos(6),
	combout => \LessThan3~0_combout\);

-- Location: LABCELL_X40_Y2_N24
\LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~4_combout\ = ( \LessThan3~3_combout\ & ( \LessThan3~2_combout\ & ( (\LessThan3~0_combout\ & (!YPos(4) $ (!\Add14~0_combout\))) ) ) ) # ( !\LessThan3~3_combout\ & ( \LessThan3~2_combout\ & ( (\LessThan3~0_combout\ & (\LessThan3~1_combout\ & 
-- (!YPos(4) $ (!\Add14~0_combout\)))) ) ) ) # ( \LessThan3~3_combout\ & ( !\LessThan3~2_combout\ & ( (\LessThan3~0_combout\ & (!YPos(4) $ (!\Add14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100100001001000000000000100100001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(4),
	datab => \ALT_INV_LessThan3~0_combout\,
	datac => \ALT_INV_Add14~0_combout\,
	datad => \ALT_INV_LessThan3~1_combout\,
	datae => \ALT_INV_LessThan3~3_combout\,
	dataf => \ALT_INV_LessThan3~2_combout\,
	combout => \LessThan3~4_combout\);

-- Location: LABCELL_X40_Y2_N0
\always1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~10_combout\ = ( \LessThan0~0_combout\ & ( \LessThan3~4_combout\ & ( (\always1~9_combout\ & (!\LessThan0~6_combout\ & !\LessThan0~5_combout\)) ) ) ) # ( !\LessThan0~0_combout\ & ( \LessThan3~4_combout\ & ( \always1~9_combout\ ) ) ) # ( 
-- \LessThan0~0_combout\ & ( !\LessThan3~4_combout\ & ( (\always1~9_combout\ & (!\LessThan0~6_combout\ & (!\LessThan0~5_combout\ & \LessThan3~5_combout\))) ) ) ) # ( !\LessThan0~0_combout\ & ( !\LessThan3~4_combout\ & ( (\always1~9_combout\ & 
-- \LessThan3~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000100000001010101010101010100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~9_combout\,
	datab => \ALT_INV_LessThan0~6_combout\,
	datac => \ALT_INV_LessThan0~5_combout\,
	datad => \ALT_INV_LessThan3~5_combout\,
	datae => \ALT_INV_LessThan0~0_combout\,
	dataf => \ALT_INV_LessThan3~4_combout\,
	combout => \always1~10_combout\);

-- Location: LABCELL_X37_Y3_N48
\LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~1_combout\ = ( !YPos(2) & ( \Add23~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add23~5_sumout\,
	dataf => ALT_INV_YPos(2),
	combout => \LessThan10~1_combout\);

-- Location: MLABCELL_X39_Y3_N27
\LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~0_combout\ = ( \Add23~9_sumout\ & ( \Add23~5_sumout\ & ( (YPos(2) & ((!YPos(1)) # ((!block8(0) & !YPos(0))))) ) ) ) # ( !\Add23~9_sumout\ & ( \Add23~5_sumout\ & ( (YPos(2) & (!YPos(1) & (!block8(0) & !YPos(0)))) ) ) ) # ( \Add23~9_sumout\ & ( 
-- !\Add23~5_sumout\ & ( (!YPos(2) & ((!YPos(1)) # ((!block8(0) & !YPos(0))))) ) ) ) # ( !\Add23~9_sumout\ & ( !\Add23~5_sumout\ & ( (!YPos(2) & (!YPos(1) & (!block8(0) & !YPos(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000101010001000100001000000000000000101010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(1),
	datac => ALT_INV_block8(0),
	datad => ALT_INV_YPos(0),
	datae => \ALT_INV_Add23~9_sumout\,
	dataf => \ALT_INV_Add23~5_sumout\,
	combout => \LessThan10~0_combout\);

-- Location: LABCELL_X37_Y3_N42
\LessThan10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~4_combout\ = ( \LessThan10~1_combout\ & ( \LessThan10~0_combout\ & ( (!\LessThan10~3_combout\ & ((!\LessThan10~2_combout\) # ((YPos(3) & !\Add23~1_sumout\)))) ) ) ) # ( !\LessThan10~1_combout\ & ( \LessThan10~0_combout\ & ( 
-- (!\LessThan10~3_combout\ & ((!\LessThan10~2_combout\) # ((YPos(3) & !\Add23~1_sumout\)))) ) ) ) # ( \LessThan10~1_combout\ & ( !\LessThan10~0_combout\ & ( (!\LessThan10~3_combout\ & ((!\LessThan10~2_combout\) # ((YPos(3) & !\Add23~1_sumout\)))) ) ) ) # ( 
-- !\LessThan10~1_combout\ & ( !\LessThan10~0_combout\ & ( (!\LessThan10~3_combout\ & (((!\Add23~1_sumout\) # (!\LessThan10~2_combout\)) # (YPos(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100000100000011110000010000001111000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(3),
	datab => \ALT_INV_Add23~1_sumout\,
	datac => \ALT_INV_LessThan10~3_combout\,
	datad => \ALT_INV_LessThan10~2_combout\,
	datae => \ALT_INV_LessThan10~1_combout\,
	dataf => \ALT_INV_LessThan10~0_combout\,
	combout => \LessThan10~4_combout\);

-- Location: MLABCELL_X34_Y3_N0
\LessThan11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~5_combout\ = ( \LessThan11~1_combout\ & ( (\LessThan11~0_combout\ & (((\LessThan11~2_combout\ & \LessThan11~3_combout\)) # (\LessThan11~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~4_combout\,
	datab => \ALT_INV_LessThan11~2_combout\,
	datac => \ALT_INV_LessThan11~0_combout\,
	datad => \ALT_INV_LessThan11~3_combout\,
	dataf => \ALT_INV_LessThan11~1_combout\,
	combout => \LessThan11~5_combout\);

-- Location: LABCELL_X33_Y2_N24
\Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~1_combout\ = ( block3(12) & ( block3(13) & ( ((block3(10)) # (block3(9))) # (block3(11)) ) ) ) # ( !block3(12) & ( block3(13) ) ) # ( block3(12) & ( !block3(13) & ( (!block3(11) & (!block3(9) & !block3(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000011111111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(11),
	datac => ALT_INV_block3(9),
	datad => ALT_INV_block3(10),
	datae => ALT_INV_block3(12),
	dataf => ALT_INV_block3(13),
	combout => \Add20~1_combout\);

-- Location: MLABCELL_X34_Y5_N0
\LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~1_combout\ = ( block3(11) & ( !block3(12) $ (!XPos(5)) ) ) # ( !block3(11) & ( !block3(12) $ (!XPos(5) $ (((!\block3[9]~DUPLICATE_q\ & !block3(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001011010100101100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(12),
	datab => \ALT_INV_block3[9]~DUPLICATE_q\,
	datac => ALT_INV_XPos(5),
	datad => ALT_INV_block3(10),
	dataf => ALT_INV_block3(11),
	combout => \LessThan8~1_combout\);

-- Location: MLABCELL_X34_Y3_N6
\LessThan8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~5_combout\ = ( \LessThan8~1_combout\ & ( \LessThan8~2_combout\ & ( (\LessThan8~4_combout\ & (!XPos(6) $ (!\Add20~1_combout\))) ) ) ) # ( \LessThan8~1_combout\ & ( !\LessThan8~2_combout\ & ( (!\LessThan8~3_combout\ & (\LessThan8~4_combout\ & 
-- (!XPos(6) $ (!\Add20~1_combout\)))) # (\LessThan8~3_combout\ & (!XPos(6) $ (((!\Add20~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010010101000000000000000000000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(6),
	datab => \ALT_INV_LessThan8~3_combout\,
	datac => \ALT_INV_LessThan8~4_combout\,
	datad => \ALT_INV_Add20~1_combout\,
	datae => \ALT_INV_LessThan8~1_combout\,
	dataf => \ALT_INV_LessThan8~2_combout\,
	combout => \LessThan8~5_combout\);

-- Location: MLABCELL_X34_Y3_N12
\always1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~8_combout\ = ( \LessThan11~6_combout\ & ( \LessThan8~5_combout\ & ( (!\LessThan8~0_combout\ & \always1~7_combout\) ) ) ) # ( !\LessThan11~6_combout\ & ( \LessThan8~5_combout\ & ( (\LessThan11~5_combout\ & (!\LessThan8~0_combout\ & 
-- \always1~7_combout\)) ) ) ) # ( \LessThan11~6_combout\ & ( !\LessThan8~5_combout\ & ( (\always1~7_combout\ & ((!\LessThan8~0_combout\) # (!\LessThan8~6_combout\))) ) ) ) # ( !\LessThan11~6_combout\ & ( !\LessThan8~5_combout\ & ( (\LessThan11~5_combout\ & 
-- (\always1~7_combout\ & ((!\LessThan8~0_combout\) # (!\LessThan8~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000011110000110000000100000001000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~5_combout\,
	datab => \ALT_INV_LessThan8~0_combout\,
	datac => \ALT_INV_always1~7_combout\,
	datad => \ALT_INV_LessThan8~6_combout\,
	datae => \ALT_INV_LessThan11~6_combout\,
	dataf => \ALT_INV_LessThan8~5_combout\,
	combout => \always1~8_combout\);

-- Location: LABCELL_X37_Y3_N54
\always1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~13_combout\ = ( \always1~8_combout\ & ( \always1~12_combout\ & ( (\LessThan6~4_combout\ & (\LessThan10~4_combout\ & ((!\always1~10_combout\) # (\LessThan2~4_combout\)))) ) ) ) # ( !\always1~8_combout\ & ( \always1~12_combout\ & ( 
-- (\LessThan6~4_combout\ & ((!\always1~10_combout\) # (\LessThan2~4_combout\))) ) ) ) # ( \always1~8_combout\ & ( !\always1~12_combout\ & ( (\LessThan10~4_combout\ & ((!\always1~10_combout\) # (\LessThan2~4_combout\))) ) ) ) # ( !\always1~8_combout\ & ( 
-- !\always1~12_combout\ & ( (!\always1~10_combout\) # (\LessThan2~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~4_combout\,
	datab => \ALT_INV_LessThan6~4_combout\,
	datac => \ALT_INV_always1~10_combout\,
	datad => \ALT_INV_LessThan10~4_combout\,
	datae => \ALT_INV_always1~8_combout\,
	dataf => \ALT_INV_always1~12_combout\,
	combout => \always1~13_combout\);

-- Location: LABCELL_X36_Y4_N18
\YPos~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~11_combout\ = ( \YPos[2]~1_combout\ & ( ((\always1~6_combout\ & (\always1~13_combout\ & !\always1~18_combout\))) # (\Add50~5_sumout\) ) ) # ( !\YPos[2]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100011111000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_always1~6_combout\,
	datab => \ALT_INV_always1~13_combout\,
	datac => \ALT_INV_Add50~5_sumout\,
	datad => \ALT_INV_always1~18_combout\,
	dataf => \ALT_INV_YPos[2]~1_combout\,
	combout => \YPos~11_combout\);

-- Location: FF_X36_Y4_N20
\YPos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \YPos~11_combout\,
	ena => \YPos[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(1));

-- Location: LABCELL_X37_Y6_N54
\LessThan18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan18~0_combout\ = ( YPos(2) & ( \Add33~5_sumout\ & ( (!YPos(1) & (((!block8(0) & !YPos(0))) # (\Add33~9_sumout\))) # (YPos(1) & (!block8(0) & (!YPos(0) & \Add33~9_sumout\))) ) ) ) # ( !YPos(2) & ( !\Add33~5_sumout\ & ( (!YPos(1) & (((!block8(0) & 
-- !YPos(0))) # (\Add33~9_sumout\))) # (YPos(1) & (!block8(0) & (!YPos(0) & \Add33~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100000000000000000000000000000000001000000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block8(0),
	datab => ALT_INV_YPos(1),
	datac => ALT_INV_YPos(0),
	datad => \ALT_INV_Add33~9_sumout\,
	datae => ALT_INV_YPos(2),
	dataf => \ALT_INV_Add33~5_sumout\,
	combout => \LessThan18~0_combout\);

-- Location: LABCELL_X37_Y6_N39
\Add33~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add33~21_sumout\ = SUM(( \block5[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~2\ ))
-- \Add33~22\ = CARRY(( \block5[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_block5[4]~DUPLICATE_q\,
	cin => \Add33~2\,
	sumout => \Add33~21_sumout\,
	cout => \Add33~22\);

-- Location: LABCELL_X37_Y6_N42
\Add33~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add33~17_sumout\ = SUM(( \block5[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~22\ ))
-- \Add33~18\ = CARRY(( \block5[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_block5[5]~DUPLICATE_q\,
	cin => \Add33~22\,
	sumout => \Add33~17_sumout\,
	cout => \Add33~18\);

-- Location: LABCELL_X37_Y6_N45
\Add33~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add33~13_sumout\ = SUM(( !\block5[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add33~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block5[6]~DUPLICATE_q\,
	cin => \Add33~18\,
	sumout => \Add33~13_sumout\);

-- Location: LABCELL_X37_Y6_N9
\LessThan18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan18~3_combout\ = ( \Add33~13_sumout\ & ( \Add33~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & ((!YPos(4)) # (\Add33~17_sumout\))) # (YPos(5) & (\Add33~17_sumout\ & !YPos(4)))) ) ) ) # ( !\Add33~13_sumout\ & ( \Add33~21_sumout\ & ( (!YPos(6) & 
-- ((!YPos(5) & ((!YPos(4)) # (\Add33~17_sumout\))) # (YPos(5) & (\Add33~17_sumout\ & !YPos(4))))) ) ) ) # ( \Add33~13_sumout\ & ( !\Add33~21_sumout\ & ( (!YPos(6)) # ((!YPos(5) & \Add33~17_sumout\)) ) ) ) # ( !\Add33~13_sumout\ & ( !\Add33~21_sumout\ & ( 
-- (!YPos(6) & (!YPos(5) & \Add33~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000101011101010111010001010000010001110111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => \ALT_INV_Add33~17_sumout\,
	datad => ALT_INV_YPos(4),
	datae => \ALT_INV_Add33~13_sumout\,
	dataf => \ALT_INV_Add33~21_sumout\,
	combout => \LessThan18~3_combout\);

-- Location: LABCELL_X37_Y6_N24
\LessThan18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan18~2_combout\ = ( \Add33~13_sumout\ & ( \Add33~17_sumout\ & ( (YPos(6) & (YPos(5) & (!YPos(4) $ (\Add33~21_sumout\)))) ) ) ) # ( !\Add33~13_sumout\ & ( \Add33~17_sumout\ & ( (!YPos(6) & (YPos(5) & (!YPos(4) $ (\Add33~21_sumout\)))) ) ) ) # ( 
-- \Add33~13_sumout\ & ( !\Add33~17_sumout\ & ( (YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add33~21_sumout\)))) ) ) ) # ( !\Add33~13_sumout\ & ( !\Add33~17_sumout\ & ( (!YPos(6) & (!YPos(5) & (!YPos(4) $ (\Add33~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(6),
	datab => ALT_INV_YPos(5),
	datac => ALT_INV_YPos(4),
	datad => \ALT_INV_Add33~21_sumout\,
	datae => \ALT_INV_Add33~13_sumout\,
	dataf => \ALT_INV_Add33~17_sumout\,
	combout => \LessThan18~2_combout\);

-- Location: LABCELL_X37_Y6_N12
\LessThan18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan18~4_combout\ = ( !\LessThan18~3_combout\ & ( \LessThan18~2_combout\ & ( (!\Add33~1_sumout\ & (((!\LessThan18~1_combout\ & !\LessThan18~0_combout\)) # (YPos(3)))) # (\Add33~1_sumout\ & (!\LessThan18~1_combout\ & (!\LessThan18~0_combout\ & 
-- YPos(3)))) ) ) ) # ( !\LessThan18~3_combout\ & ( !\LessThan18~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010000000111011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan18~1_combout\,
	datab => \ALT_INV_Add33~1_sumout\,
	datac => \ALT_INV_LessThan18~0_combout\,
	datad => ALT_INV_YPos(3),
	datae => \ALT_INV_LessThan18~3_combout\,
	dataf => \ALT_INV_LessThan18~2_combout\,
	combout => \LessThan18~4_combout\);

-- Location: LABCELL_X40_Y4_N21
\LessThan22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~0_combout\ = ( \Add38~5_sumout\ & ( \Add38~9_sumout\ & ( (YPos(2) & ((!YPos(1)) # ((!block8(0) & !YPos(0))))) ) ) ) # ( !\Add38~5_sumout\ & ( \Add38~9_sumout\ & ( (!YPos(2) & ((!YPos(1)) # ((!block8(0) & !YPos(0))))) ) ) ) # ( \Add38~5_sumout\ 
-- & ( !\Add38~9_sumout\ & ( (!YPos(1) & (!block8(0) & (YPos(2) & !YPos(0)))) ) ) ) # ( !\Add38~5_sumout\ & ( !\Add38~9_sumout\ & ( (!YPos(1) & (!block8(0) & (!YPos(2) & !YPos(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000010000000000011100000101000000000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(1),
	datab => ALT_INV_block8(0),
	datac => ALT_INV_YPos(2),
	datad => ALT_INV_YPos(0),
	datae => \ALT_INV_Add38~5_sumout\,
	dataf => \ALT_INV_Add38~9_sumout\,
	combout => \LessThan22~0_combout\);

-- Location: LABCELL_X40_Y4_N30
\LessThan22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~1_combout\ = ( !YPos(2) & ( \Add38~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add38~5_sumout\,
	dataf => ALT_INV_YPos(2),
	combout => \LessThan22~1_combout\);

-- Location: LABCELL_X40_Y4_N48
\LessThan22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan22~4_combout\ = ( \LessThan22~0_combout\ & ( \LessThan22~1_combout\ & ( (!\LessThan22~3_combout\ & ((!\LessThan22~2_combout\) # ((YPos(3) & !\Add38~1_sumout\)))) ) ) ) # ( !\LessThan22~0_combout\ & ( \LessThan22~1_combout\ & ( 
-- (!\LessThan22~3_combout\ & ((!\LessThan22~2_combout\) # ((YPos(3) & !\Add38~1_sumout\)))) ) ) ) # ( \LessThan22~0_combout\ & ( !\LessThan22~1_combout\ & ( (!\LessThan22~3_combout\ & ((!\LessThan22~2_combout\) # ((YPos(3) & !\Add38~1_sumout\)))) ) ) ) # ( 
-- !\LessThan22~0_combout\ & ( !\LessThan22~1_combout\ & ( (!\LessThan22~3_combout\ & (((!\Add38~1_sumout\) # (!\LessThan22~2_combout\)) # (YPos(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000111101000000000011110100000000001111010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(3),
	datab => \ALT_INV_Add38~1_sumout\,
	datac => \ALT_INV_LessThan22~2_combout\,
	datad => \ALT_INV_LessThan22~3_combout\,
	datae => \ALT_INV_LessThan22~0_combout\,
	dataf => \ALT_INV_LessThan22~1_combout\,
	combout => \LessThan22~4_combout\);

-- Location: LABCELL_X35_Y6_N6
\LessThan19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~0_combout\ = ( YPos(6) & ( YPos(5) & ( (!\block5[6]~DUPLICATE_q\ & (block5(5) & ((!block5(3)) # (block5(4))))) # (\block5[6]~DUPLICATE_q\ & (block5(3) & (!block5(4) & !block5(5)))) ) ) ) # ( !YPos(6) & ( YPos(5) & ( (!\block5[6]~DUPLICATE_q\ & 
-- (block5(3) & (!block5(4) & !block5(5)))) # (\block5[6]~DUPLICATE_q\ & (block5(5) & ((!block5(3)) # (block5(4))))) ) ) ) # ( YPos(6) & ( !YPos(5) & ( (!\block5[6]~DUPLICATE_q\ & (!block5(5) $ (((block5(3) & !block5(4)))))) ) ) ) # ( !YPos(6) & ( !YPos(5) & 
-- ( (\block5[6]~DUPLICATE_q\ & (!block5(5) $ (((block5(3) & !block5(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100010000100011000100000001000000001000110001000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(3),
	datab => \ALT_INV_block5[6]~DUPLICATE_q\,
	datac => ALT_INV_block5(4),
	datad => ALT_INV_block5(5),
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan19~0_combout\);

-- Location: LABCELL_X35_Y6_N57
\LessThan19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan19~4_combout\ = ( \LessThan19~2_combout\ & ( \LessThan19~3_combout\ & ( (\LessThan19~0_combout\ & (!\Add34~0_combout\ $ (!YPos(4)))) ) ) ) # ( !\LessThan19~2_combout\ & ( \LessThan19~3_combout\ & ( (\LessThan19~0_combout\ & (!\Add34~0_combout\ $ 
-- (!YPos(4)))) ) ) ) # ( \LessThan19~2_combout\ & ( !\LessThan19~3_combout\ & ( (\LessThan19~0_combout\ & (\LessThan19~1_combout\ & (!\Add34~0_combout\ $ (!YPos(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000011000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add34~0_combout\,
	datab => ALT_INV_YPos(4),
	datac => \ALT_INV_LessThan19~0_combout\,
	datad => \ALT_INV_LessThan19~1_combout\,
	datae => \ALT_INV_LessThan19~2_combout\,
	dataf => \ALT_INV_LessThan19~3_combout\,
	combout => \LessThan19~4_combout\);

-- Location: LABCELL_X36_Y6_N15
\Add30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add30~1_combout\ = ( block5(13) & ( (!block5(10) & (!\block5[9]~DUPLICATE_q\ & (!\block5[12]~DUPLICATE_q\ & \block5[11]~DUPLICATE_q\))) ) ) # ( !block5(13) & ( (((!\block5[11]~DUPLICATE_q\) # (\block5[12]~DUPLICATE_q\)) # (\block5[9]~DUPLICATE_q\)) # 
-- (block5(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111100000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(10),
	datab => \ALT_INV_block5[9]~DUPLICATE_q\,
	datac => \ALT_INV_block5[12]~DUPLICATE_q\,
	datad => \ALT_INV_block5[11]~DUPLICATE_q\,
	dataf => ALT_INV_block5(13),
	combout => \Add30~1_combout\);

-- Location: LABCELL_X36_Y6_N30
\LessThan16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~1_combout\ = ( XPos(5) & ( !\block5[12]~DUPLICATE_q\ $ ((((!block5(11)) # (block5(10))) # (block5(9)))) ) ) # ( !XPos(5) & ( !\block5[12]~DUPLICATE_q\ $ (((!block5(9) & (block5(11) & !block5(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011011001100110001101100110000111001001100110011100100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(9),
	datab => \ALT_INV_block5[12]~DUPLICATE_q\,
	datac => ALT_INV_block5(11),
	datad => ALT_INV_block5(10),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan16~1_combout\);

-- Location: LABCELL_X36_Y6_N3
\LessThan16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan16~5_combout\ = ( \LessThan16~3_combout\ & ( \LessThan16~1_combout\ & ( (!\LessThan16~4_combout\ & (!\LessThan16~2_combout\ & (!XPos(6) $ (!\Add30~1_combout\)))) # (\LessThan16~4_combout\ & (!XPos(6) $ ((!\Add30~1_combout\)))) ) ) ) # ( 
-- !\LessThan16~3_combout\ & ( \LessThan16~1_combout\ & ( (\LessThan16~4_combout\ & (!XPos(6) $ (!\Add30~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110000001100110011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(6),
	datab => \ALT_INV_Add30~1_combout\,
	datac => \ALT_INV_LessThan16~4_combout\,
	datad => \ALT_INV_LessThan16~2_combout\,
	datae => \ALT_INV_LessThan16~3_combout\,
	dataf => \ALT_INV_LessThan16~1_combout\,
	combout => \LessThan16~5_combout\);

-- Location: LABCELL_X36_Y6_N36
\always1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~5_combout\ = ( \LessThan16~5_combout\ & ( \always1~4_combout\ & ( (!\LessThan16~0_combout\ & ((\LessThan19~4_combout\) # (\LessThan19~5_combout\))) ) ) ) # ( !\LessThan16~5_combout\ & ( \always1~4_combout\ & ( (!\LessThan19~5_combout\ & 
-- (\LessThan19~4_combout\ & ((!\LessThan16~6_combout\) # (!\LessThan16~0_combout\)))) # (\LessThan19~5_combout\ & (((!\LessThan16~6_combout\) # (!\LessThan16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011100000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan19~5_combout\,
	datab => \ALT_INV_LessThan19~4_combout\,
	datac => \ALT_INV_LessThan16~6_combout\,
	datad => \ALT_INV_LessThan16~0_combout\,
	datae => \ALT_INV_LessThan16~5_combout\,
	dataf => \ALT_INV_always1~4_combout\,
	combout => \always1~5_combout\);

-- Location: LABCELL_X37_Y2_N3
\Add35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add35~1_combout\ = ( block6(12) & ( \block6[13]~DUPLICATE_q\ ) ) # ( !block6(12) & ( !\block6[13]~DUPLICATE_q\ $ ((((\block6[10]~DUPLICATE_q\) # (block6(11))) # (block6(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001111111100000000111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(9),
	datab => ALT_INV_block6(11),
	datac => \ALT_INV_block6[10]~DUPLICATE_q\,
	datad => \ALT_INV_block6[13]~DUPLICATE_q\,
	dataf => ALT_INV_block6(12),
	combout => \Add35~1_combout\);

-- Location: LABCELL_X37_Y2_N57
\LessThan20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~1_combout\ = ( XPos(5) & ( !block6(12) $ ((((block6(10)) # (\block6[9]~DUPLICATE_q\)) # (block6(11)))) ) ) # ( !XPos(5) & ( !block6(12) $ (((!block6(11) & (!\block6[9]~DUPLICATE_q\ & !block6(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010101010011010101010101010010101010101011001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(12),
	datab => ALT_INV_block6(11),
	datac => \ALT_INV_block6[9]~DUPLICATE_q\,
	datad => ALT_INV_block6(10),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan20~1_combout\);

-- Location: LABCELL_X37_Y2_N42
\LessThan20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan20~5_combout\ = ( \LessThan20~1_combout\ & ( \LessThan20~2_combout\ & ( (\LessThan20~4_combout\ & (!\Add35~1_combout\ $ (!XPos(6)))) ) ) ) # ( \LessThan20~1_combout\ & ( !\LessThan20~2_combout\ & ( (!\LessThan20~4_combout\ & 
-- (\LessThan20~3_combout\ & (!\Add35~1_combout\ $ (!XPos(6))))) # (\LessThan20~4_combout\ & (!\Add35~1_combout\ $ (((!XPos(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010010101000000000000000000001000100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add35~1_combout\,
	datab => \ALT_INV_LessThan20~4_combout\,
	datac => \ALT_INV_LessThan20~3_combout\,
	datad => ALT_INV_XPos(6),
	datae => \ALT_INV_LessThan20~1_combout\,
	dataf => \ALT_INV_LessThan20~2_combout\,
	combout => \LessThan20~5_combout\);

-- Location: LABCELL_X37_Y2_N21
\LessThan23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan23~5_combout\ = ( \LessThan23~3_combout\ & ( \LessThan23~4_combout\ & ( (\LessThan23~0_combout\ & \LessThan23~1_combout\) ) ) ) # ( !\LessThan23~3_combout\ & ( \LessThan23~4_combout\ & ( (\LessThan23~0_combout\ & \LessThan23~1_combout\) ) ) ) # ( 
-- \LessThan23~3_combout\ & ( !\LessThan23~4_combout\ & ( (\LessThan23~0_combout\ & (\LessThan23~2_combout\ & \LessThan23~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan23~0_combout\,
	datac => \ALT_INV_LessThan23~2_combout\,
	datad => \ALT_INV_LessThan23~1_combout\,
	datae => \ALT_INV_LessThan23~3_combout\,
	dataf => \ALT_INV_LessThan23~4_combout\,
	combout => \LessThan23~5_combout\);

-- Location: LABCELL_X37_Y2_N12
\always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~1_combout\ = ( \LessThan20~6_combout\ & ( \always1~0_combout\ & ( (!\LessThan20~0_combout\ & ((\LessThan23~6_combout\) # (\LessThan23~5_combout\))) ) ) ) # ( !\LessThan20~6_combout\ & ( \always1~0_combout\ & ( (!\LessThan20~0_combout\ & 
-- (((\LessThan23~6_combout\) # (\LessThan23~5_combout\)))) # (\LessThan20~0_combout\ & (!\LessThan20~5_combout\ & ((\LessThan23~6_combout\) # (\LessThan23~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001110111011100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan20~0_combout\,
	datab => \ALT_INV_LessThan20~5_combout\,
	datac => \ALT_INV_LessThan23~5_combout\,
	datad => \ALT_INV_LessThan23~6_combout\,
	datae => \ALT_INV_LessThan20~6_combout\,
	dataf => \ALT_INV_always1~0_combout\,
	combout => \always1~1_combout\);

-- Location: MLABCELL_X34_Y4_N18
\Add25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~1_combout\ = ( block4(10) & ( !block4(13) ) ) # ( !block4(10) & ( !block4(13) $ (((!block4(11) & (!\block4[9]~DUPLICATE_q\ & block4(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001101010101010100110101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(13),
	datab => ALT_INV_block4(11),
	datac => \ALT_INV_block4[9]~DUPLICATE_q\,
	datad => ALT_INV_block4(12),
	dataf => ALT_INV_block4(10),
	combout => \Add25~1_combout\);

-- Location: MLABCELL_X34_Y4_N45
\LessThan12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~1_combout\ = ( XPos(5) & ( !\block4[12]~DUPLICATE_q\ $ (((!\block4[9]~DUPLICATE_q\ & (!block4(11) & !block4(10))))) ) ) # ( !XPos(5) & ( !\block4[12]~DUPLICATE_q\ $ ((((block4(10)) # (block4(11))) # (\block4[9]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011100001111100001110000111101111000111100000111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block4[9]~DUPLICATE_q\,
	datab => ALT_INV_block4(11),
	datac => \ALT_INV_block4[12]~DUPLICATE_q\,
	datad => ALT_INV_block4(10),
	dataf => ALT_INV_XPos(5),
	combout => \LessThan12~1_combout\);

-- Location: MLABCELL_X34_Y4_N48
\LessThan12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan12~5_combout\ = ( \LessThan12~1_combout\ & ( \LessThan12~3_combout\ & ( (!\LessThan12~4_combout\ & (!\LessThan12~2_combout\ & (!\Add25~1_combout\ $ (!XPos(6))))) # (\LessThan12~4_combout\ & (!\Add25~1_combout\ $ ((!XPos(6))))) ) ) ) # ( 
-- \LessThan12~1_combout\ & ( !\LessThan12~3_combout\ & ( (\LessThan12~4_combout\ & (!\Add25~1_combout\ $ (!XPos(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001100000011000000000000000000110011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add25~1_combout\,
	datab => ALT_INV_XPos(6),
	datac => \ALT_INV_LessThan12~4_combout\,
	datad => \ALT_INV_LessThan12~2_combout\,
	datae => \ALT_INV_LessThan12~1_combout\,
	dataf => \ALT_INV_LessThan12~3_combout\,
	combout => \LessThan12~5_combout\);

-- Location: LABCELL_X33_Y4_N45
\LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~0_combout\ = ( YPos(6) & ( YPos(5) & ( (!\block4[6]~DUPLICATE_q\ & (\block4[5]~DUPLICATE_q\ & ((!\block4[4]~DUPLICATE_q\) # (\block4[3]~DUPLICATE_q\)))) # (\block4[6]~DUPLICATE_q\ & (!\block4[5]~DUPLICATE_q\ & (\block4[4]~DUPLICATE_q\ & 
-- !\block4[3]~DUPLICATE_q\))) ) ) ) # ( !YPos(6) & ( YPos(5) & ( (!\block4[6]~DUPLICATE_q\ & (!\block4[5]~DUPLICATE_q\ & (\block4[4]~DUPLICATE_q\ & !\block4[3]~DUPLICATE_q\))) # (\block4[6]~DUPLICATE_q\ & (\block4[5]~DUPLICATE_q\ & 
-- ((!\block4[4]~DUPLICATE_q\) # (\block4[3]~DUPLICATE_q\)))) ) ) ) # ( YPos(6) & ( !YPos(5) & ( (!\block4[6]~DUPLICATE_q\ & (!\block4[5]~DUPLICATE_q\ $ (((\block4[4]~DUPLICATE_q\ & !\block4[3]~DUPLICATE_q\))))) ) ) ) # ( !YPos(6) & ( !YPos(5) & ( 
-- (\block4[6]~DUPLICATE_q\ & (!\block4[5]~DUPLICATE_q\ $ (((\block4[4]~DUPLICATE_q\ & !\block4[3]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000100100000101000100000011000000100010010010000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block4[6]~DUPLICATE_q\,
	datab => \ALT_INV_block4[5]~DUPLICATE_q\,
	datac => \ALT_INV_block4[4]~DUPLICATE_q\,
	datad => \ALT_INV_block4[3]~DUPLICATE_q\,
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(5),
	combout => \LessThan15~0_combout\);

-- Location: LABCELL_X33_Y4_N15
\LessThan15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~4_combout\ = ( \LessThan15~1_combout\ & ( \LessThan15~3_combout\ & ( (\LessThan15~0_combout\ & (!\Add29~0_combout\ $ (!YPos(4)))) ) ) ) # ( !\LessThan15~1_combout\ & ( \LessThan15~3_combout\ & ( (\LessThan15~0_combout\ & (!\Add29~0_combout\ $ 
-- (!YPos(4)))) ) ) ) # ( \LessThan15~1_combout\ & ( !\LessThan15~3_combout\ & ( (\LessThan15~2_combout\ & (\LessThan15~0_combout\ & (!\Add29~0_combout\ $ (!YPos(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000001000000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add29~0_combout\,
	datab => \ALT_INV_LessThan15~2_combout\,
	datac => \ALT_INV_LessThan15~0_combout\,
	datad => ALT_INV_YPos(4),
	datae => \ALT_INV_LessThan15~1_combout\,
	dataf => \ALT_INV_LessThan15~3_combout\,
	combout => \LessThan15~4_combout\);

-- Location: MLABCELL_X34_Y4_N24
\always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~3_combout\ = ( \always1~2_combout\ & ( \LessThan15~4_combout\ & ( (!\LessThan12~0_combout\) # ((!\LessThan12~6_combout\ & !\LessThan12~5_combout\)) ) ) ) # ( \always1~2_combout\ & ( !\LessThan15~4_combout\ & ( (\LessThan15~5_combout\ & 
-- ((!\LessThan12~0_combout\) # ((!\LessThan12~6_combout\ & !\LessThan12~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110010000000000000000000001111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan12~6_combout\,
	datab => \ALT_INV_LessThan15~5_combout\,
	datac => \ALT_INV_LessThan12~5_combout\,
	datad => \ALT_INV_LessThan12~0_combout\,
	datae => \ALT_INV_always1~2_combout\,
	dataf => \ALT_INV_LessThan15~4_combout\,
	combout => \always1~3_combout\);

-- Location: LABCELL_X37_Y2_N36
\always1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \always1~6_combout\ = ( \always1~3_combout\ & ( \LessThan14~4_combout\ & ( (!\LessThan18~4_combout\ & (!\always1~5_combout\ & ((!\always1~1_combout\) # (\LessThan22~4_combout\)))) # (\LessThan18~4_combout\ & (((!\always1~1_combout\)) # 
-- (\LessThan22~4_combout\))) ) ) ) # ( !\always1~3_combout\ & ( \LessThan14~4_combout\ & ( (!\LessThan18~4_combout\ & (!\always1~5_combout\ & ((!\always1~1_combout\) # (\LessThan22~4_combout\)))) # (\LessThan18~4_combout\ & (((!\always1~1_combout\)) # 
-- (\LessThan22~4_combout\))) ) ) ) # ( !\always1~3_combout\ & ( !\LessThan14~4_combout\ & ( (!\LessThan18~4_combout\ & (!\always1~5_combout\ & ((!\always1~1_combout\) # (\LessThan22~4_combout\)))) # (\LessThan18~4_combout\ & (((!\always1~1_combout\)) # 
-- (\LessThan22~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100011111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan18~4_combout\,
	datab => \ALT_INV_LessThan22~4_combout\,
	datac => \ALT_INV_always1~5_combout\,
	datad => \ALT_INV_always1~1_combout\,
	datae => \ALT_INV_always1~3_combout\,
	dataf => \ALT_INV_LessThan14~4_combout\,
	combout => \always1~6_combout\);

-- Location: LABCELL_X37_Y4_N42
\YPos~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \YPos~12_combout\ = ( \always1~18_combout\ & ( \always1~13_combout\ & ( (!\YPos[2]~1_combout\) # (\Add50~9_sumout\) ) ) ) # ( !\always1~18_combout\ & ( \always1~13_combout\ & ( (!\YPos[2]~1_combout\) # ((!\always1~6_combout\ & ((\Add50~9_sumout\))) # 
-- (\always1~6_combout\ & (!YPos(2)))) ) ) ) # ( \always1~18_combout\ & ( !\always1~13_combout\ & ( (!\YPos[2]~1_combout\) # (\Add50~9_sumout\) ) ) ) # ( !\always1~18_combout\ & ( !\always1~13_combout\ & ( (!\YPos[2]~1_combout\) # (\Add50~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110111010111111101010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_YPos[2]~1_combout\,
	datab => \ALT_INV_always1~6_combout\,
	datac => ALT_INV_YPos(2),
	datad => \ALT_INV_Add50~9_sumout\,
	datae => \ALT_INV_always1~18_combout\,
	dataf => \ALT_INV_always1~13_combout\,
	combout => \YPos~12_combout\);

-- Location: FF_X36_Y3_N35
\YPos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \YPos~12_combout\,
	sload => VCC,
	ena => \YPos[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => YPos(2));

-- Location: MLABCELL_X34_Y6_N57
\Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = ( !YPos(6) & ( !YPos(3) & ( (YPos(2) & (!YPos(4) & !YPos(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datac => ALT_INV_YPos(4),
	datad => ALT_INV_YPos(5),
	datae => ALT_INV_YPos(6),
	dataf => ALT_INV_YPos(3),
	combout => \Equal1~1_combout\);

-- Location: LABCELL_X36_Y5_N30
\Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (!YPos(1) & !YPos(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_YPos(1),
	datac => ALT_INV_YPos(0),
	combout => \Equal1~0_combout\);

-- Location: LABCELL_X37_Y4_N30
\LessThan32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan32~0_combout\ = ( \Equal1~0_combout\ & ( YPos(5) & ( (YPos(6) & (YPos(4) & YPos(3))) ) ) ) # ( !\Equal1~0_combout\ & ( YPos(5) & ( (YPos(6) & (YPos(4) & ((YPos(3)) # (YPos(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_YPos(2),
	datab => ALT_INV_YPos(6),
	datac => ALT_INV_YPos(4),
	datad => ALT_INV_YPos(3),
	datae => \ALT_INV_Equal1~0_combout\,
	dataf => ALT_INV_YPos(5),
	combout => \LessThan32~0_combout\);

-- Location: LABCELL_X36_Y4_N54
\endgame~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \endgame~0_combout\ = ( \LessThan32~0_combout\ ) # ( !\LessThan32~0_combout\ & ( (!\KEY[0]~input_o\ & (\Equal1~1_combout\ & (\Equal1~0_combout\))) # (\KEY[0]~input_o\ & (((\Equal1~1_combout\ & \Equal1~0_combout\)) # (\endgame~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \ALT_INV_Equal1~1_combout\,
	datac => \ALT_INV_Equal1~0_combout\,
	datad => \ALT_INV_endgame~q\,
	dataf => \ALT_INV_LessThan32~0_combout\,
	combout => \endgame~0_combout\);

-- Location: LABCELL_X37_Y4_N6
\endgame~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \endgame~feeder_combout\ = ( \endgame~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_endgame~0_combout\,
	combout => \endgame~feeder_combout\);

-- Location: FF_X37_Y4_N8
endgame : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \endgame~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \endgame~q\);

-- Location: LABCELL_X37_Y3_N51
\score[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[9]~0_combout\ = ( \endgame~q\ & ( !\KEY[0]~input_o\ ) ) # ( !\endgame~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_endgame~q\,
	combout => \score[9]~0_combout\);

-- Location: FF_X42_Y6_N44
\score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(1));

-- Location: LABCELL_X43_Y6_N36
\Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~13_sumout\ = SUM(( score(2) ) + ( GND ) + ( \Add9~6\ ))
-- \Add9~14\ = CARRY(( score(2) ) + ( GND ) + ( \Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(2),
	cin => \Add9~6\,
	sumout => \Add9~13_sumout\,
	cout => \Add9~14\);

-- Location: LABCELL_X42_Y6_N45
\rtl~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~3_combout\ = (\Add9~13_sumout\) # (\Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	datac => \ALT_INV_Add9~13_sumout\,
	combout => \rtl~3_combout\);

-- Location: FF_X42_Y6_N47
\score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(2));

-- Location: LABCELL_X43_Y6_N39
\Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~1_sumout\ = SUM(( score(3) ) + ( GND ) + ( \Add9~14\ ))
-- \Add9~2\ = CARRY(( score(3) ) + ( GND ) + ( \Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(3),
	cin => \Add9~14\,
	sumout => \Add9~1_sumout\,
	cout => \Add9~2\);

-- Location: LABCELL_X42_Y6_N24
\rtl~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~2_combout\ = ( \Add9~1_sumout\ ) # ( !\Add9~1_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~1_sumout\,
	combout => \rtl~2_combout\);

-- Location: FF_X42_Y6_N26
\score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(3));

-- Location: LABCELL_X43_Y6_N42
\Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~25_sumout\ = SUM(( score(4) ) + ( GND ) + ( \Add9~2\ ))
-- \Add9~26\ = CARRY(( score(4) ) + ( GND ) + ( \Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(4),
	cin => \Add9~2\,
	sumout => \Add9~25_sumout\,
	cout => \Add9~26\);

-- Location: LABCELL_X42_Y6_N27
\rtl~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~4_combout\ = (\Add9~25_sumout\) # (\Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	datac => \ALT_INV_Add9~25_sumout\,
	combout => \rtl~4_combout\);

-- Location: FF_X42_Y6_N29
\score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(4));

-- Location: LABCELL_X43_Y6_N45
\Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~17_sumout\ = SUM(( score(5) ) + ( GND ) + ( \Add9~26\ ))
-- \Add9~18\ = CARRY(( score(5) ) + ( GND ) + ( \Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(5),
	cin => \Add9~26\,
	sumout => \Add9~17_sumout\,
	cout => \Add9~18\);

-- Location: LABCELL_X40_Y6_N51
\rtl~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~5_combout\ = ( \Add9~17_sumout\ ) # ( !\Add9~17_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~17_sumout\,
	combout => \rtl~5_combout\);

-- Location: FF_X40_Y6_N53
\score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(5));

-- Location: LABCELL_X43_Y6_N48
\Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~29_sumout\ = SUM(( score(6) ) + ( GND ) + ( \Add9~18\ ))
-- \Add9~30\ = CARRY(( score(6) ) + ( GND ) + ( \Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(6),
	cin => \Add9~18\,
	sumout => \Add9~29_sumout\,
	cout => \Add9~30\);

-- Location: LABCELL_X42_Y6_N51
\rtl~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~6_combout\ = ( \Equal0~5_combout\ ) # ( !\Equal0~5_combout\ & ( \Add9~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add9~29_sumout\,
	datae => \ALT_INV_Equal0~5_combout\,
	combout => \rtl~6_combout\);

-- Location: FF_X42_Y6_N53
\score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(6));

-- Location: LABCELL_X43_Y6_N51
\Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~21_sumout\ = SUM(( score(7) ) + ( GND ) + ( \Add9~30\ ))
-- \Add9~22\ = CARRY(( score(7) ) + ( GND ) + ( \Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	cin => \Add9~30\,
	sumout => \Add9~21_sumout\,
	cout => \Add9~22\);

-- Location: LABCELL_X42_Y6_N21
\rtl~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~7_combout\ = ( \Add9~21_sumout\ ) # ( !\Add9~21_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~21_sumout\,
	combout => \rtl~7_combout\);

-- Location: FF_X42_Y6_N23
\score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(7));

-- Location: LABCELL_X43_Y6_N54
\Add9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~41_sumout\ = SUM(( score(8) ) + ( GND ) + ( \Add9~22\ ))
-- \Add9~42\ = CARRY(( score(8) ) + ( GND ) + ( \Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(8),
	cin => \Add9~22\,
	sumout => \Add9~41_sumout\,
	cout => \Add9~42\);

-- Location: LABCELL_X42_Y6_N18
\rtl~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~9_combout\ = (\Add9~41_sumout\) # (\Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	datad => \ALT_INV_Add9~41_sumout\,
	combout => \rtl~9_combout\);

-- Location: FF_X42_Y6_N20
\score[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(8));

-- Location: LABCELL_X43_Y6_N57
\Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~33_sumout\ = SUM(( score(9) ) + ( GND ) + ( \Add9~42\ ))
-- \Add9~34\ = CARRY(( score(9) ) + ( GND ) + ( \Add9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(9),
	cin => \Add9~42\,
	sumout => \Add9~33_sumout\,
	cout => \Add9~34\);

-- Location: LABCELL_X40_Y6_N57
\rtl~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~8_combout\ = (\Add9~33_sumout\) # (\Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~5_combout\,
	datad => \ALT_INV_Add9~33_sumout\,
	combout => \rtl~8_combout\);

-- Location: FF_X40_Y6_N59
\score[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(9));

-- Location: LABCELL_X43_Y5_N0
\Add9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~45_sumout\ = SUM(( score(10) ) + ( GND ) + ( \Add9~34\ ))
-- \Add9~46\ = CARRY(( score(10) ) + ( GND ) + ( \Add9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(10),
	cin => \Add9~34\,
	sumout => \Add9~45_sumout\,
	cout => \Add9~46\);

-- Location: LABCELL_X42_Y6_N9
\rtl~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~10_combout\ = ( \Add9~45_sumout\ ) # ( !\Add9~45_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~45_sumout\,
	combout => \rtl~10_combout\);

-- Location: FF_X42_Y6_N11
\score[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(10));

-- Location: LABCELL_X43_Y5_N3
\Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~37_sumout\ = SUM(( score(11) ) + ( GND ) + ( \Add9~46\ ))
-- \Add9~38\ = CARRY(( score(11) ) + ( GND ) + ( \Add9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(11),
	cin => \Add9~46\,
	sumout => \Add9~37_sumout\,
	cout => \Add9~38\);

-- Location: LABCELL_X43_Y5_N42
\rtl~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~11_combout\ = ( \Add9~37_sumout\ ) # ( !\Add9~37_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~37_sumout\,
	combout => \rtl~11_combout\);

-- Location: FF_X43_Y5_N44
\score[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(11));

-- Location: LABCELL_X43_Y5_N6
\Add9~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~57_sumout\ = SUM(( score(12) ) + ( GND ) + ( \Add9~38\ ))
-- \Add9~58\ = CARRY(( score(12) ) + ( GND ) + ( \Add9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(12),
	cin => \Add9~38\,
	sumout => \Add9~57_sumout\,
	cout => \Add9~58\);

-- Location: LABCELL_X40_Y6_N48
\rtl~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~12_combout\ = ( \Add9~57_sumout\ & ( !\Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~57_sumout\,
	combout => \rtl~12_combout\);

-- Location: FF_X40_Y6_N50
\score[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~12_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(12));

-- Location: LABCELL_X43_Y5_N9
\Add9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~49_sumout\ = SUM(( score(13) ) + ( GND ) + ( \Add9~58\ ))
-- \Add9~50\ = CARRY(( score(13) ) + ( GND ) + ( \Add9~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(13),
	cin => \Add9~58\,
	sumout => \Add9~49_sumout\,
	cout => \Add9~50\);

-- Location: FF_X43_Y6_N29
\score[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~49_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(13));

-- Location: LABCELL_X43_Y5_N12
\Add9~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~61_sumout\ = SUM(( score(14) ) + ( GND ) + ( \Add9~50\ ))
-- \Add9~62\ = CARRY(( score(14) ) + ( GND ) + ( \Add9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(14),
	cin => \Add9~50\,
	sumout => \Add9~61_sumout\,
	cout => \Add9~62\);

-- Location: FF_X43_Y6_N35
\score[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~61_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(14));

-- Location: LABCELL_X43_Y5_N15
\Add9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~53_sumout\ = SUM(( score(15) ) + ( GND ) + ( \Add9~62\ ))
-- \Add9~54\ = CARRY(( score(15) ) + ( GND ) + ( \Add9~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(15),
	cin => \Add9~62\,
	sumout => \Add9~53_sumout\,
	cout => \Add9~54\);

-- Location: FF_X43_Y6_N11
\score[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~53_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(15));

-- Location: LABCELL_X43_Y5_N18
\Add9~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~73_sumout\ = SUM(( score(16) ) + ( GND ) + ( \Add9~54\ ))
-- \Add9~74\ = CARRY(( score(16) ) + ( GND ) + ( \Add9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(16),
	cin => \Add9~54\,
	sumout => \Add9~73_sumout\,
	cout => \Add9~74\);

-- Location: FF_X37_Y5_N41
\score[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~73_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(16));

-- Location: LABCELL_X43_Y5_N21
\Add9~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~65_sumout\ = SUM(( score(17) ) + ( GND ) + ( \Add9~74\ ))
-- \Add9~66\ = CARRY(( score(17) ) + ( GND ) + ( \Add9~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(17),
	cin => \Add9~74\,
	sumout => \Add9~65_sumout\,
	cout => \Add9~66\);

-- Location: FF_X40_Y6_N47
\score[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~65_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(17));

-- Location: LABCELL_X43_Y5_N24
\Add9~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~77_sumout\ = SUM(( score(18) ) + ( GND ) + ( \Add9~66\ ))
-- \Add9~78\ = CARRY(( score(18) ) + ( GND ) + ( \Add9~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(18),
	cin => \Add9~66\,
	sumout => \Add9~77_sumout\,
	cout => \Add9~78\);

-- Location: FF_X40_Y6_N41
\score[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~77_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(18));

-- Location: LABCELL_X43_Y5_N27
\Add9~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~69_sumout\ = SUM(( score(19) ) + ( GND ) + ( \Add9~78\ ))
-- \Add9~70\ = CARRY(( score(19) ) + ( GND ) + ( \Add9~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(19),
	cin => \Add9~78\,
	sumout => \Add9~69_sumout\,
	cout => \Add9~70\);

-- Location: FF_X43_Y6_N5
\score[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~69_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(19));

-- Location: LABCELL_X43_Y5_N30
\Add9~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~89_sumout\ = SUM(( score(20) ) + ( GND ) + ( \Add9~70\ ))
-- \Add9~90\ = CARRY(( score(20) ) + ( GND ) + ( \Add9~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_score(20),
	cin => \Add9~70\,
	sumout => \Add9~89_sumout\,
	cout => \Add9~90\);

-- Location: FF_X43_Y5_N59
\score[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~89_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(20));

-- Location: LABCELL_X43_Y5_N33
\Add9~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~81_sumout\ = SUM(( score(21) ) + ( GND ) + ( \Add9~90\ ))
-- \Add9~82\ = CARRY(( score(21) ) + ( GND ) + ( \Add9~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(21),
	cin => \Add9~90\,
	sumout => \Add9~81_sumout\,
	cout => \Add9~82\);

-- Location: FF_X43_Y6_N2
\score[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~81_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(21));

-- Location: LABCELL_X43_Y5_N36
\Add9~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~93_sumout\ = SUM(( score(22) ) + ( GND ) + ( \Add9~82\ ))
-- \Add9~94\ = CARRY(( score(22) ) + ( GND ) + ( \Add9~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_score(22),
	cin => \Add9~82\,
	sumout => \Add9~93_sumout\,
	cout => \Add9~94\);

-- Location: FF_X43_Y5_N50
\score[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~93_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(22));

-- Location: LABCELL_X43_Y5_N39
\Add9~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~85_sumout\ = SUM(( score(23) ) + ( GND ) + ( \Add9~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(23),
	cin => \Add9~94\,
	sumout => \Add9~85_sumout\);

-- Location: FF_X43_Y5_N53
\score[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	asdata => \Add9~85_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(23));

-- Location: LABCELL_X42_Y6_N6
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( score(10) & ( (score(1) & (score(8) & score(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(1),
	datac => ALT_INV_score(8),
	datad => ALT_INV_score(2),
	dataf => ALT_INV_score(10),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X43_Y6_N24
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( score(6) & ( score(11) & ( (score(9) & score(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(9),
	datac => ALT_INV_score(5),
	datae => ALT_INV_score(6),
	dataf => ALT_INV_score(11),
	combout => \Equal0~2_combout\);

-- Location: LABCELL_X43_Y6_N21
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( score(0) & ( (score(7) & (score(4) & (score(3) & !score(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => ALT_INV_score(4),
	datac => ALT_INV_score(3),
	datad => ALT_INV_score(21),
	dataf => ALT_INV_score(0),
	combout => \Equal0~1_combout\);

-- Location: LABCELL_X43_Y6_N3
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( !score(19) & ( !score(16) & ( (!score(14) & (!score(15) & (!score(12) & !score(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(14),
	datab => ALT_INV_score(15),
	datac => ALT_INV_score(12),
	datad => ALT_INV_score(18),
	datae => ALT_INV_score(19),
	dataf => ALT_INV_score(16),
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X43_Y6_N6
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( \Equal0~3_combout\ & ( (\Equal0~2_combout\ & (\Equal0~1_combout\ & (!score(13) & !score(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~2_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(17),
	datae => \ALT_INV_Equal0~3_combout\,
	combout => \Equal0~4_combout\);

-- Location: LABCELL_X43_Y5_N45
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( !score(22) & ( (!score(23) & (\Equal0~0_combout\ & (!score(20) & \Equal0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(23),
	datab => \ALT_INV_Equal0~0_combout\,
	datac => ALT_INV_score(20),
	datad => \ALT_INV_Equal0~4_combout\,
	dataf => ALT_INV_score(22),
	combout => \Equal0~5_combout\);

-- Location: LABCELL_X42_Y6_N15
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( \Add9~9_sumout\ ) # ( !\Add9~9_sumout\ & ( \Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_Add9~9_sumout\,
	combout => \rtl~0_combout\);

-- Location: FF_X42_Y6_N17
\score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \rtl~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \score[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(0));

-- Location: LABCELL_X42_Y6_N12
\h0|out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out0~0_combout\ = ( score(1) & ( (score(0) & (score(3) & !score(2))) ) ) # ( !score(1) & ( (!score(0) & (!score(3) & score(2))) # (score(0) & (!score(3) $ (score(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000011001100001100001100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(0),
	datac => ALT_INV_score(3),
	datad => ALT_INV_score(2),
	dataf => ALT_INV_score(1),
	combout => \h0|out0~0_combout\);

-- Location: LABCELL_X42_Y6_N36
\h0|out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out1~0_combout\ = ( score(0) & ( (!score(1) & (!score(3) & score(2))) # (score(1) & (score(3))) ) ) # ( !score(0) & ( (score(2) & ((score(3)) # (score(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011110000110000001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(1),
	datac => ALT_INV_score(3),
	datad => ALT_INV_score(2),
	dataf => ALT_INV_score(0),
	combout => \h0|out1~0_combout\);

-- Location: LABCELL_X42_Y6_N57
\h0|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out2~0_combout\ = ( score(0) & ( (score(3) & (score(1) & score(2))) ) ) # ( !score(0) & ( (!score(3) & (score(1) & !score(2))) # (score(3) & ((score(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => ALT_INV_score(1),
	datac => ALT_INV_score(2),
	dataf => ALT_INV_score(0),
	combout => \h0|out2~0_combout\);

-- Location: LABCELL_X42_Y6_N0
\h0|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out3~0_combout\ = ( score(1) & ( (!score(2) & (score(3) & !score(0))) # (score(2) & ((score(0)))) ) ) # ( !score(1) & ( (!score(3) & (!score(2) $ (!score(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001100000000001100001100110000110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(2),
	datac => ALT_INV_score(3),
	datad => ALT_INV_score(0),
	dataf => ALT_INV_score(1),
	combout => \h0|out3~0_combout\);

-- Location: LABCELL_X42_Y6_N30
\h0|out4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out4~0_combout\ = ( score(1) & ( (!score(3) & score(0)) ) ) # ( !score(1) & ( (!score(2) & ((score(0)))) # (score(2) & (!score(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100001100001111110000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(2),
	datac => ALT_INV_score(3),
	datad => ALT_INV_score(0),
	dataf => ALT_INV_score(1),
	combout => \h0|out4~0_combout\);

-- Location: LABCELL_X42_Y6_N39
\h0|out5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out5~0_combout\ = ( score(3) & ( (!score(1) & (score(0) & score(2))) ) ) # ( !score(3) & ( (!score(1) & (score(0) & !score(2))) # (score(1) & ((!score(2)) # (score(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000011001111110000001100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(1),
	datac => ALT_INV_score(0),
	datad => ALT_INV_score(2),
	dataf => ALT_INV_score(3),
	combout => \h0|out5~0_combout\);

-- Location: LABCELL_X42_Y6_N54
\h0|out6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|out6~0_combout\ = ( score(0) & ( (!score(3) & (!score(1) $ (score(2)))) ) ) # ( !score(0) & ( (!score(1) & (!score(3) $ (score(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001000100100010000100010010001000001000101000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => ALT_INV_score(1),
	datad => ALT_INV_score(2),
	dataf => ALT_INV_score(0),
	combout => \h0|out6~0_combout\);

-- Location: LABCELL_X45_Y6_N51
\h1|out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out0~0_combout\ = ( score(5) & ( (score(7) & (score(4) & !score(6))) ) ) # ( !score(5) & ( (!score(7) & (!score(4) $ (!score(6)))) # (score(7) & (score(4) & score(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100101000010101010010100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datac => ALT_INV_score(4),
	datad => ALT_INV_score(6),
	dataf => ALT_INV_score(5),
	combout => \h1|out0~0_combout\);

-- Location: LABCELL_X45_Y6_N6
\h1|out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out1~0_combout\ = ( score(6) & ( score(5) & ( (!score(4)) # (score(7)) ) ) ) # ( !score(6) & ( score(5) & ( (score(4) & score(7)) ) ) ) # ( score(6) & ( !score(5) & ( !score(4) $ (!score(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(4),
	datac => ALT_INV_score(7),
	datae => ALT_INV_score(6),
	dataf => ALT_INV_score(5),
	combout => \h1|out1~0_combout\);

-- Location: LABCELL_X43_Y6_N18
\h1|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out2~0_combout\ = ( score(5) & ( (!score(7) & (!score(4) & !score(6))) # (score(7) & ((score(6)))) ) ) # ( !score(5) & ( (score(7) & (!score(4) & score(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010000101100001011000010110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => ALT_INV_score(4),
	datac => ALT_INV_score(6),
	dataf => ALT_INV_score(5),
	combout => \h1|out2~0_combout\);

-- Location: LABCELL_X43_Y6_N15
\h1|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out3~0_combout\ = ( score(5) & ( (!score(6) & (!score(4) & score(7))) # (score(6) & (score(4))) ) ) # ( !score(5) & ( (!score(7) & (!score(6) $ (!score(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000101101001010000010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(6),
	datac => ALT_INV_score(4),
	datad => ALT_INV_score(7),
	dataf => ALT_INV_score(5),
	combout => \h1|out3~0_combout\);

-- Location: LABCELL_X45_Y6_N15
\h1|out4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out4~0_combout\ = ( score(5) & ( (score(4) & !score(7)) ) ) # ( !score(5) & ( (!score(6) & (score(4))) # (score(6) & ((!score(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001010010111110000101000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(6),
	datac => ALT_INV_score(4),
	datad => ALT_INV_score(7),
	dataf => ALT_INV_score(5),
	combout => \h1|out4~0_combout\);

-- Location: LABCELL_X45_Y6_N48
\h1|out5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out5~0_combout\ = ( score(5) & ( (!score(7) & ((!score(6)) # (score(4)))) ) ) # ( !score(5) & ( (score(4) & (!score(7) $ (score(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001001000010010000110100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(7),
	datab => ALT_INV_score(4),
	datac => ALT_INV_score(6),
	dataf => ALT_INV_score(5),
	combout => \h1|out5~0_combout\);

-- Location: LABCELL_X45_Y6_N54
\h1|out6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|out6~0_combout\ = ( score(5) & ( (score(4) & (!score(7) & score(6))) ) ) # ( !score(5) & ( (!score(7) & ((!score(6)))) # (score(7) & (!score(4) & score(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001100111100000000110000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(4),
	datac => ALT_INV_score(7),
	datad => ALT_INV_score(6),
	dataf => ALT_INV_score(5),
	combout => \h1|out6~0_combout\);

-- Location: LABCELL_X45_Y3_N27
\h2|out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out0~0_combout\ = ( score(8) & ( (!score(10) & (!score(9) $ (score(11)))) # (score(10) & (!score(9) & score(11))) ) ) # ( !score(8) & ( (score(10) & (!score(9) & !score(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010100000010110101010000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(10),
	datac => ALT_INV_score(9),
	datad => ALT_INV_score(11),
	dataf => ALT_INV_score(8),
	combout => \h2|out0~0_combout\);

-- Location: LABCELL_X45_Y3_N54
\h2|out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out1~0_combout\ = ( score(8) & ( (!score(11) & (!score(9) & score(10))) # (score(11) & (score(9))) ) ) # ( !score(8) & ( (score(10) & ((score(9)) # (score(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100011001000110010001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(9),
	datac => ALT_INV_score(10),
	dataf => ALT_INV_score(8),
	combout => \h2|out1~0_combout\);

-- Location: LABCELL_X45_Y3_N3
\h2|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out2~0_combout\ = ( score(8) & ( (score(10) & (score(9) & score(11))) ) ) # ( !score(8) & ( (!score(10) & (score(9) & !score(11))) # (score(10) & ((score(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001010101000010100101010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(10),
	datac => ALT_INV_score(9),
	datad => ALT_INV_score(11),
	dataf => ALT_INV_score(8),
	combout => \h2|out2~0_combout\);

-- Location: LABCELL_X45_Y3_N42
\h2|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out3~0_combout\ = ( score(8) & ( (!score(9) & (!score(11) & !score(10))) # (score(9) & ((score(10)))) ) ) # ( !score(8) & ( (!score(11) & (!score(9) & score(10))) # (score(11) & (score(9) & !score(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000011000000110000001100010000011100000111000001110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(9),
	datac => ALT_INV_score(10),
	dataf => ALT_INV_score(8),
	combout => \h2|out3~0_combout\);

-- Location: LABCELL_X45_Y3_N51
\h2|out4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out4~0_combout\ = ( score(8) & ( (!score(11)) # ((!score(10) & !score(9))) ) ) # ( !score(8) & ( (score(10) & (!score(9) & !score(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000011111111101000001111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(10),
	datac => ALT_INV_score(9),
	datad => ALT_INV_score(11),
	dataf => ALT_INV_score(8),
	combout => \h2|out4~0_combout\);

-- Location: LABCELL_X45_Y3_N30
\h2|out5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out5~0_combout\ = ( score(8) & ( !score(11) $ (((!score(9) & score(10)))) ) ) # ( !score(8) & ( (!score(11) & (score(9) & !score(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000010100110101001101010011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(11),
	datab => ALT_INV_score(9),
	datac => ALT_INV_score(10),
	dataf => ALT_INV_score(8),
	combout => \h2|out5~0_combout\);

-- Location: LABCELL_X45_Y3_N39
\h2|out6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|out6~0_combout\ = ( score(8) & ( (!score(11) & (!score(10) $ (score(9)))) ) ) # ( !score(8) & ( (!score(9) & (!score(10) $ (score(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000010100101000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(10),
	datac => ALT_INV_score(9),
	datad => ALT_INV_score(11),
	dataf => ALT_INV_score(8),
	combout => \h2|out6~0_combout\);

-- Location: LABCELL_X45_Y6_N36
\h3|out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out0~0_combout\ = ( score(12) & ( (!score(13) & (!score(15) $ (score(14)))) # (score(13) & (score(15) & !score(14))) ) ) # ( !score(12) & ( (!score(13) & (!score(15) & score(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000011000011001100001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(13),
	datac => ALT_INV_score(15),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(12),
	combout => \h3|out0~0_combout\);

-- Location: LABCELL_X45_Y6_N57
\h3|out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out1~0_combout\ = ( score(15) & ( (!score(12) & ((score(14)))) # (score(12) & (score(13))) ) ) # ( !score(15) & ( (score(14) & (!score(12) $ (!score(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(12),
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(15),
	combout => \h3|out1~0_combout\);

-- Location: LABCELL_X45_Y6_N39
\h3|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out2~0_combout\ = ( score(15) & ( (score(14) & ((!score(12)) # (score(13)))) ) ) # ( !score(15) & ( (!score(12) & (score(13) & !score(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(12),
	datab => ALT_INV_score(13),
	datac => ALT_INV_score(14),
	dataf => ALT_INV_score(15),
	combout => \h3|out2~0_combout\);

-- Location: LABCELL_X45_Y6_N12
\h3|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out3~0_combout\ = ( score(12) & ( (!score(13) & (!score(15) & !score(14))) # (score(13) & ((score(14)))) ) ) # ( !score(12) & ( (!score(13) & (!score(15) & score(14))) # (score(13) & (score(15) & !score(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111000000000000111100000011000000001100111100000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(13),
	datac => ALT_INV_score(15),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(12),
	combout => \h3|out3~0_combout\);

-- Location: LABCELL_X43_Y5_N54
\h3|out4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out4~0_combout\ = ( score(15) & ( (!score(13) & (!score(14) & score(12))) ) ) # ( !score(15) & ( ((!score(13) & score(14))) # (score(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000000001100000000001100111111110000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(13),
	datac => ALT_INV_score(14),
	datad => ALT_INV_score(12),
	datae => ALT_INV_score(15),
	combout => \h3|out4~0_combout\);

-- Location: LABCELL_X45_Y6_N21
\h3|out5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out5~0_combout\ = ( score(15) & ( (score(12) & (!score(13) & score(14))) ) ) # ( !score(15) & ( (!score(12) & (score(13) & !score(14))) # (score(12) & ((!score(14)) # (score(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000101010111110000010100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(12),
	datac => ALT_INV_score(13),
	datad => ALT_INV_score(14),
	dataf => ALT_INV_score(15),
	combout => \h3|out5~0_combout\);

-- Location: LABCELL_X45_Y6_N27
\h3|out6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|out6~0_combout\ = ( score(12) & ( (!score(15) & (!score(13) $ (score(14)))) ) ) # ( !score(12) & ( (!score(13) & (!score(15) $ (score(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000100100001001000010010000010100000101000001010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(15),
	datab => ALT_INV_score(13),
	datac => ALT_INV_score(14),
	dataf => ALT_INV_score(12),
	combout => \h3|out6~0_combout\);

-- Location: LABCELL_X45_Y6_N45
\h4|out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out0~0_combout\ = ( score(16) & ( (!score(17) & (!score(18) $ (score(19)))) # (score(17) & (!score(18) & score(19))) ) ) # ( !score(16) & ( (!score(17) & (score(18) & !score(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010001000011001101000100001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(17),
	datab => ALT_INV_score(18),
	datad => ALT_INV_score(19),
	dataf => ALT_INV_score(16),
	combout => \h4|out0~0_combout\);

-- Location: LABCELL_X45_Y6_N0
\h4|out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out1~0_combout\ = ( score(17) & ( (!score(16) & ((score(18)))) # (score(16) & (score(19))) ) ) # ( !score(17) & ( (score(18) & (!score(16) $ (!score(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(16),
	datac => ALT_INV_score(19),
	datad => ALT_INV_score(18),
	dataf => ALT_INV_score(17),
	combout => \h4|out1~0_combout\);

-- Location: LABCELL_X45_Y6_N3
\h4|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out2~0_combout\ = ( score(17) & ( (!score(18) & (!score(16) & !score(19))) # (score(18) & ((score(19)))) ) ) # ( !score(17) & ( (!score(16) & (score(18) & score(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000000011111100000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(16),
	datac => ALT_INV_score(18),
	datad => ALT_INV_score(19),
	dataf => ALT_INV_score(17),
	combout => \h4|out2~0_combout\);

-- Location: LABCELL_X45_Y6_N30
\h4|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out3~0_combout\ = ( score(19) & ( score(16) & ( (score(18) & score(17)) ) ) ) # ( !score(19) & ( score(16) & ( !score(18) $ (score(17)) ) ) ) # ( score(19) & ( !score(16) & ( (!score(18) & score(17)) ) ) ) # ( !score(19) & ( !score(16) & ( (score(18) 
-- & !score(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000011000000110011000011110000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(18),
	datac => ALT_INV_score(17),
	datae => ALT_INV_score(19),
	dataf => ALT_INV_score(16),
	combout => \h4|out3~0_combout\);

-- Location: LABCELL_X45_Y6_N18
\h4|out4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out4~0_combout\ = ( score(17) & ( (score(16) & !score(19)) ) ) # ( !score(17) & ( (!score(18) & (score(16))) # (score(18) & ((!score(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110000001100111111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(16),
	datac => ALT_INV_score(19),
	datad => ALT_INV_score(18),
	dataf => ALT_INV_score(17),
	combout => \h4|out4~0_combout\);

-- Location: LABCELL_X45_Y6_N42
\h4|out5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out5~0_combout\ = ( score(16) & ( !score(19) $ (((!score(17) & score(18)))) ) ) # ( !score(16) & ( (score(17) & (!score(18) & !score(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000011010010110100101101001011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(17),
	datab => ALT_INV_score(18),
	datac => ALT_INV_score(19),
	dataf => ALT_INV_score(16),
	combout => \h4|out5~0_combout\);

-- Location: LABCELL_X43_Y6_N12
\h4|out6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|out6~0_combout\ = ( score(18) & ( (!score(16) & (score(19) & !score(17))) # (score(16) & (!score(19) & score(17))) ) ) # ( !score(18) & ( (!score(19) & !score(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000001100001100000000110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(16),
	datac => ALT_INV_score(19),
	datad => ALT_INV_score(17),
	dataf => ALT_INV_score(18),
	combout => \h4|out6~0_combout\);

-- Location: LABCELL_X43_Y5_N51
\h5|out0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out0~0_combout\ = ( score(22) & ( (!score(21) & (!score(20) $ (score(23)))) ) ) # ( !score(22) & ( (score(20) & (!score(21) $ (score(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011001100000000001111000000001100001100000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(20),
	datac => ALT_INV_score(21),
	datad => ALT_INV_score(23),
	dataf => ALT_INV_score(22),
	combout => \h5|out0~0_combout\);

-- Location: LABCELL_X45_Y3_N9
\h5|out1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out1~0_combout\ = ( score(21) & ( (!score(20) & (score(22))) # (score(20) & ((score(23)))) ) ) # ( !score(21) & ( (score(22) & (!score(20) $ (!score(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(22),
	datab => ALT_INV_score(20),
	datac => ALT_INV_score(23),
	dataf => ALT_INV_score(21),
	combout => \h5|out1~0_combout\);

-- Location: LABCELL_X45_Y3_N12
\h5|out2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out2~0_combout\ = ( score(21) & ( (!score(22) & (!score(23) & !score(20))) # (score(22) & (score(23))) ) ) # ( !score(21) & ( (score(22) & (score(23) & !score(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000010011001000100011001100100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(22),
	datab => ALT_INV_score(23),
	datad => ALT_INV_score(20),
	dataf => ALT_INV_score(21),
	combout => \h5|out2~0_combout\);

-- Location: LABCELL_X45_Y3_N15
\h5|out3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out3~0_combout\ = ( score(21) & ( (!score(22) & (score(23) & !score(20))) # (score(22) & ((score(20)))) ) ) # ( !score(21) & ( (!score(23) & (!score(22) $ (!score(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000010010000100100000100101001001010010010100100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(22),
	datab => ALT_INV_score(23),
	datac => ALT_INV_score(20),
	dataf => ALT_INV_score(21),
	combout => \h5|out3~0_combout\);

-- Location: LABCELL_X45_Y3_N18
\h5|out4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out4~0_combout\ = ( score(20) & ( score(22) & ( !score(23) ) ) ) # ( !score(20) & ( score(22) & ( (!score(21) & !score(23)) ) ) ) # ( score(20) & ( !score(22) & ( (!score(21)) # (!score(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101010100000101000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(21),
	datac => ALT_INV_score(23),
	datae => ALT_INV_score(20),
	dataf => ALT_INV_score(22),
	combout => \h5|out4~0_combout\);

-- Location: LABCELL_X45_Y3_N6
\h5|out5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out5~0_combout\ = ( score(21) & ( (!score(23) & ((!score(22)) # (score(20)))) ) ) # ( !score(21) & ( (score(20) & (!score(22) $ (score(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000010001001000100001000110111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(22),
	datab => ALT_INV_score(20),
	datad => ALT_INV_score(23),
	dataf => ALT_INV_score(21),
	combout => \h5|out5~0_combout\);

-- Location: LABCELL_X43_Y5_N48
\h5|out6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|out6~0_combout\ = ( score(21) & ( (score(20) & (!score(23) & score(22))) ) ) # ( !score(21) & ( (!score(23) & ((!score(22)))) # (score(23) & (!score(20) & score(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001100111100000000110000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(20),
	datac => ALT_INV_score(23),
	datad => ALT_INV_score(22),
	dataf => ALT_INV_score(21),
	combout => \h5|out6~0_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G6
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: LABCELL_X37_Y1_N0
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: LABCELL_X37_Y1_N57
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( \VGA|controller|xCounter\(0) & ( !\VGA|controller|xCounter\(6) & ( (!\VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_xCounter\(5),
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	datae => \VGA|controller|ALT_INV_xCounter\(0),
	dataf => \VGA|controller|ALT_INV_xCounter\(6),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: LABCELL_X37_Y1_N18
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: LABCELL_X37_Y1_N21
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X37_Y1_N23
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: LABCELL_X37_Y1_N24
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))
-- \VGA|controller|Add0~26\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\,
	cout => \VGA|controller|Add0~26\);

-- Location: FF_X37_Y1_N25
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: LABCELL_X37_Y1_N27
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~26\,
	sumout => \VGA|controller|Add0~21_sumout\);

-- Location: FF_X37_Y1_N29
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: FF_X37_Y1_N22
\VGA|controller|xCounter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[7]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y1_N48
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( !\VGA|controller|xCounter[7]~DUPLICATE_q\ & ( (\VGA|controller|xCounter\(3) & (\VGA|controller|xCounter\(2) & (\VGA|controller|xCounter\(8) & \VGA|controller|xCounter\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(3),
	datab => \VGA|controller|ALT_INV_xCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	dataf => \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\,
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: LABCELL_X37_Y1_N51
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( \VGA|controller|xCounter\(4) & ( (\VGA|controller|Equal0~1_combout\ & \VGA|controller|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datad => \VGA|controller|ALT_INV_Equal0~0_combout\,
	dataf => \VGA|controller|ALT_INV_xCounter\(4),
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X37_Y1_N1
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: LABCELL_X37_Y1_N3
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: FF_X37_Y1_N5
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: LABCELL_X37_Y1_N6
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: FF_X37_Y1_N7
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: LABCELL_X37_Y1_N9
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X37_Y1_N10
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: LABCELL_X37_Y1_N12
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: FF_X37_Y1_N13
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: LABCELL_X37_Y1_N15
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: FF_X37_Y1_N17
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: FF_X37_Y1_N20
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: LABCELL_X37_Y1_N42
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(0) & ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(4) ) ) ) # ( !\VGA|controller|xCounter\(0) & ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(4) ) ) ) # ( 
-- \VGA|controller|xCounter\(0) & ( !\VGA|controller|xCounter\(2) & ( (\VGA|controller|xCounter\(4) & ((\VGA|controller|xCounter\(3)) # (\VGA|controller|xCounter\(1)))) ) ) ) # ( !\VGA|controller|xCounter\(0) & ( !\VGA|controller|xCounter\(2) & ( 
-- (\VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100110001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(1),
	datab => \VGA|controller|ALT_INV_xCounter\(4),
	datac => \VGA|controller|ALT_INV_xCounter\(3),
	datae => \VGA|controller|ALT_INV_xCounter\(0),
	dataf => \VGA|controller|ALT_INV_xCounter\(2),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: LABCELL_X37_Y1_N36
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(8) ) ) # ( !\VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(8) ) ) # ( \VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(8) & ( 
-- (!\VGA|controller|xCounter\(9)) # ((!\VGA|controller|xCounter\(6) & (!\VGA|controller|VGA_HS1~0_combout\ & !\VGA|controller|xCounter\(5))) # (\VGA|controller|xCounter\(6) & (\VGA|controller|VGA_HS1~0_combout\ & \VGA|controller|xCounter\(5)))) ) ) ) # ( 
-- !\VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001111000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(6),
	datab => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	datac => \VGA|controller|ALT_INV_xCounter\(9),
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_xCounter\(8),
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X37_Y1_N37
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: FF_X36_Y77_N2
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_HS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: LABCELL_X36_Y1_N30
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~6\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~5_sumout\,
	cout => \VGA|controller|Add1~6\);

-- Location: FF_X36_Y1_N56
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: LABCELL_X36_Y1_N51
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: LABCELL_X36_Y1_N54
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X36_Y1_N55
\VGA|controller|yCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[8]~DUPLICATE_q\);

-- Location: FF_X36_Y1_N59
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: LABCELL_X36_Y1_N57
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~1_sumout\);

-- Location: FF_X36_Y1_N58
\VGA|controller|yCounter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[9]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y1_N18
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( !\VGA|controller|yCounter\(5) & ( (!\VGA|controller|yCounter\(7) & (!\VGA|controller|yCounter[8]~DUPLICATE_q\ & (\VGA|controller|yCounter[9]~DUPLICATE_q\ & !\VGA|controller|yCounter\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	datab => \VGA|controller|ALT_INV_yCounter[8]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\,
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	dataf => \VGA|controller|ALT_INV_yCounter\(5),
	combout => \VGA|controller|always1~1_combout\);

-- Location: LABCELL_X36_Y1_N24
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( \VGA|controller|yCounter\(3) & ( (!\VGA|controller|yCounter\(4) & (!\VGA|controller|yCounter\(0) & (!\VGA|controller|yCounter\(1) & \VGA|controller|yCounter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(4),
	datab => \VGA|controller|ALT_INV_yCounter\(0),
	datac => \VGA|controller|ALT_INV_yCounter\(1),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~2_combout\);

-- Location: LABCELL_X36_Y1_N9
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|Equal0~1_combout\ & ( \VGA|controller|always1~2_combout\ & ( (\VGA|controller|always1~1_combout\ & (\VGA|controller|Equal0~0_combout\ & \VGA|controller|xCounter\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_always1~1_combout\,
	datab => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datac => \VGA|controller|ALT_INV_xCounter\(4),
	datae => \VGA|controller|ALT_INV_Equal0~1_combout\,
	dataf => \VGA|controller|ALT_INV_always1~2_combout\,
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X36_Y1_N32
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: LABCELL_X36_Y1_N33
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~6\,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: FF_X36_Y1_N34
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: LABCELL_X36_Y1_N36
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X36_Y1_N37
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: LABCELL_X36_Y1_N39
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X36_Y1_N41
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: LABCELL_X36_Y1_N42
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: FF_X36_Y1_N43
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: LABCELL_X36_Y1_N45
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X36_Y1_N46
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: LABCELL_X36_Y1_N48
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X36_Y1_N49
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: FF_X36_Y1_N53
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: LABCELL_X36_Y1_N21
\VGA|controller|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|LessThan5~0_combout\ = ( \VGA|controller|yCounter\(5) & ( (\VGA|controller|yCounter\(7) & (\VGA|controller|yCounter[8]~DUPLICATE_q\ & \VGA|controller|yCounter\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter[8]~DUPLICATE_q\,
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	dataf => \VGA|controller|ALT_INV_yCounter\(5),
	combout => \VGA|controller|LessThan5~0_combout\);

-- Location: LABCELL_X36_Y1_N0
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter\(3) & ( (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~0_combout\);

-- Location: LABCELL_X36_Y1_N3
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|yCounter\(1) & ( (!\VGA|controller|LessThan5~0_combout\) # (((!\VGA|controller|always1~0_combout\) # (\VGA|controller|yCounter\(9))) # (\VGA|controller|yCounter\(0))) ) ) # ( 
-- !\VGA|controller|yCounter\(1) & ( (!\VGA|controller|LessThan5~0_combout\) # ((!\VGA|controller|yCounter\(0)) # ((!\VGA|controller|always1~0_combout\) # (\VGA|controller|yCounter\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101111111111111110111111111111101111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	datab => \VGA|controller|ALT_INV_yCounter\(0),
	datac => \VGA|controller|ALT_INV_yCounter\(9),
	datad => \VGA|controller|ALT_INV_always1~0_combout\,
	dataf => \VGA|controller|ALT_INV_yCounter\(1),
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: FF_X36_Y1_N5
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: MLABCELL_X34_Y33_N12
\VGA|controller|VGA_VS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS~feeder_combout\ = ( \VGA|controller|VGA_VS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_VS1~q\,
	combout => \VGA|controller|VGA_VS~feeder_combout\);

-- Location: FF_X34_Y33_N13
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: LABCELL_X37_Y1_N30
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( \VGA|controller|xCounter\(8) & ( (!\VGA|controller|LessThan5~0_combout\ & (!\VGA|controller|yCounter[9]~DUPLICATE_q\ & !\VGA|controller|xCounter\(9))) ) ) # ( !\VGA|controller|xCounter\(8) & ( 
-- (!\VGA|controller|LessThan5~0_combout\ & (!\VGA|controller|yCounter[9]~DUPLICATE_q\ & ((!\VGA|controller|xCounter\(9)) # (!\VGA|controller|xCounter[7]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	datab => \VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_xCounter\(9),
	datad => \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\,
	dataf => \VGA|controller|ALT_INV_xCounter\(8),
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X37_Y1_N31
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: FF_X37_Y1_N34
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_BLANK1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: LABCELL_X31_Y1_N0
\c0|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~1_sumout\ = SUM(( \c0|count_Block\(0) ) + ( VCC ) + ( !VCC ))
-- \c0|Add2~2\ = CARRY(( \c0|count_Block\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count_Block\(0),
	cin => GND,
	sumout => \c0|Add2~1_sumout\,
	cout => \c0|Add2~2\);

-- Location: LABCELL_X31_Y1_N9
\c0|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~13_sumout\ = SUM(( \c0|count_Block\(3) ) + ( GND ) + ( \c0|Add2~10\ ))
-- \c0|Add2~14\ = CARRY(( \c0|count_Block\(3) ) + ( GND ) + ( \c0|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count_Block\(3),
	cin => \c0|Add2~10\,
	sumout => \c0|Add2~13_sumout\,
	cout => \c0|Add2~14\);

-- Location: LABCELL_X31_Y1_N12
\c0|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~17_sumout\ = SUM(( \c0|count_Block\(4) ) + ( GND ) + ( \c0|Add2~14\ ))
-- \c0|Add2~18\ = CARRY(( \c0|count_Block\(4) ) + ( GND ) + ( \c0|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_count_Block\(4),
	cin => \c0|Add2~14\,
	sumout => \c0|Add2~17_sumout\,
	cout => \c0|Add2~18\);

-- Location: FF_X31_Y1_N11
\c0|count_Block[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~17_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(4));

-- Location: LABCELL_X31_Y1_N15
\c0|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~21_sumout\ = SUM(( \c0|count_Block\(5) ) + ( GND ) + ( \c0|Add2~18\ ))
-- \c0|Add2~22\ = CARRY(( \c0|count_Block\(5) ) + ( GND ) + ( \c0|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count_Block\(5),
	cin => \c0|Add2~18\,
	sumout => \c0|Add2~21_sumout\,
	cout => \c0|Add2~22\);

-- Location: FF_X31_Y1_N59
\c0|count_Block[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~21_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(5));

-- Location: LABCELL_X31_Y1_N18
\c0|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~25_sumout\ = SUM(( \c0|count_Block\(6) ) + ( GND ) + ( \c0|Add2~22\ ))
-- \c0|Add2~26\ = CARRY(( \c0|count_Block\(6) ) + ( GND ) + ( \c0|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count_Block\(6),
	cin => \c0|Add2~22\,
	sumout => \c0|Add2~25_sumout\,
	cout => \c0|Add2~26\);

-- Location: FF_X31_Y1_N35
\c0|count_Block[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~25_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(6));

-- Location: LABCELL_X31_Y1_N21
\c0|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~29_sumout\ = SUM(( \c0|count_Block\(7) ) + ( GND ) + ( \c0|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count_Block\(7),
	cin => \c0|Add2~26\,
	sumout => \c0|Add2~29_sumout\);

-- Location: FF_X31_Y1_N53
\c0|count_Block[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~29_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(7));

-- Location: LABCELL_X35_Y1_N42
\d0|XOut[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[7]~1_combout\ = ( !\c0|count_Block\(5) & ( (!\c0|count_Block\(4) & (!\c0|count_Block\(7) & !\c0|count_Block\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_count_Block\(4),
	datac => \c0|ALT_INV_count_Block\(7),
	datad => \c0|ALT_INV_count_Block\(6),
	dataf => \c0|ALT_INV_count_Block\(5),
	combout => \d0|XOut[7]~1_combout\);

-- Location: LABCELL_X31_Y1_N33
\d0|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Equal8~0_combout\ = ( \c0|count_Block\(3) & ( (\c0|count_Block\(2) & (\c0|count_Block\(0) & \c0|count_Block\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count_Block\(2),
	datab => \c0|ALT_INV_count_Block\(0),
	datac => \c0|ALT_INV_count_Block\(1),
	dataf => \c0|ALT_INV_count_Block\(3),
	combout => \d0|Equal8~0_combout\);

-- Location: MLABCELL_X34_Y2_N0
\c0|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~57_sumout\ = SUM(( \c0|Blacken\(0) ) + ( VCC ) + ( !VCC ))
-- \c0|Add0~58\ = CARRY(( \c0|Blacken\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(0),
	cin => GND,
	sumout => \c0|Add0~57_sumout\,
	cout => \c0|Add0~58\);

-- Location: LABCELL_X31_Y2_N48
\c0|current_state~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~35_combout\ = ( \KEY[0]~input_o\ & ( (\c0|current_state.STATE8~q\ & ((!\d0|XOut[7]~1_combout\) # (\d0|Equal8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c0|current_state~35_combout\);

-- Location: FF_X31_Y2_N50
\c0|current_state.STATE9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE9~q\);

-- Location: LABCELL_X31_Y2_N12
\c0|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector5~0_combout\ = ((\d0|XOut[7]~1_combout\ & (!\d0|Equal8~0_combout\ & \c0|current_state.STATE10~q\))) # (\c0|current_state.STATE9~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110100111100001111010011110000111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE9~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	combout => \c0|Selector5~0_combout\);

-- Location: FF_X31_Y2_N14
\c0|current_state.STATE10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE10~q\);

-- Location: LABCELL_X31_Y2_N9
\c0|current_state~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~36_combout\ = ( \KEY[0]~input_o\ & ( (\c0|current_state.STATE10~q\ & ((!\d0|XOut[7]~1_combout\) # (\d0|Equal8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c0|current_state~36_combout\);

-- Location: FF_X31_Y2_N11
\c0|current_state.STATE11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE11~q\);

-- Location: LABCELL_X31_Y2_N42
\c0|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector6~0_combout\ = ( \d0|Equal8~0_combout\ & ( \c0|current_state.STATE11~q\ ) ) # ( !\d0|Equal8~0_combout\ & ( ((\d0|XOut[7]~1_combout\ & \c0|current_state.STATE12~q\)) # (\c0|current_state.STATE11~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \c0|ALT_INV_current_state.STATE11~q\,
	datad => \c0|ALT_INV_current_state.STATE12~q\,
	dataf => \d0|ALT_INV_Equal8~0_combout\,
	combout => \c0|Selector6~0_combout\);

-- Location: FF_X31_Y2_N44
\c0|current_state.STATE12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE12~q\);

-- Location: LABCELL_X31_Y2_N6
\c0|current_state~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~37_combout\ = ( \c0|current_state.STATE12~q\ & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~1_combout\) # (\d0|Equal8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \c0|ALT_INV_current_state.STATE12~q\,
	combout => \c0|current_state~37_combout\);

-- Location: FF_X31_Y2_N8
\c0|current_state.STATE13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE13~q\);

-- Location: LABCELL_X31_Y2_N33
\c0|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector7~0_combout\ = ((\d0|XOut[7]~1_combout\ & (!\d0|Equal8~0_combout\ & \c0|current_state.STATE14~q\))) # (\c0|current_state.STATE13~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110100111100001111010011110000111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE13~q\,
	datad => \c0|ALT_INV_current_state.STATE14~q\,
	combout => \c0|Selector7~0_combout\);

-- Location: FF_X31_Y2_N35
\c0|current_state.STATE14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE14~q\);

-- Location: LABCELL_X31_Y2_N36
\c0|current_state~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~38_combout\ = ( \d0|XOut[7]~1_combout\ & ( (\d0|Equal8~0_combout\ & (\c0|current_state.STATE14~q\ & \KEY[0]~input_o\)) ) ) # ( !\d0|XOut[7]~1_combout\ & ( (\c0|current_state.STATE14~q\ & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE14~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \d0|ALT_INV_XOut[7]~1_combout\,
	combout => \c0|current_state~38_combout\);

-- Location: FF_X31_Y2_N38
\c0|current_state.STATE15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE15~q\);

-- Location: LABCELL_X31_Y2_N39
\c0|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector8~0_combout\ = ( \c0|current_state.STATE15~q\ ) # ( !\c0|current_state.STATE15~q\ & ( (\d0|XOut[7]~1_combout\ & (!\d0|Equal8~0_combout\ & \c0|current_state.STATE16~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE16~q\,
	dataf => \c0|ALT_INV_current_state.STATE15~q\,
	combout => \c0|Selector8~0_combout\);

-- Location: FF_X31_Y2_N41
\c0|current_state.STATE16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector8~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE16~q\);

-- Location: LABCELL_X31_Y2_N24
\c0|current_state~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~39_combout\ = ( \c0|current_state.STATE16~q\ & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~1_combout\) # (\d0|Equal8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_Equal8~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut[7]~1_combout\,
	dataf => \c0|ALT_INV_current_state.STATE16~q\,
	combout => \c0|current_state~39_combout\);

-- Location: FF_X31_Y2_N26
\c0|current_state.STATE17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE17~q\);

-- Location: LABCELL_X31_Y2_N30
\c0|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector9~0_combout\ = ((\d0|XOut[7]~1_combout\ & (!\d0|Equal8~0_combout\ & \c0|current_state.STATE18~q\))) # (\c0|current_state.STATE17~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110100111100001111010011110000111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE17~q\,
	datad => \c0|ALT_INV_current_state.STATE18~q\,
	combout => \c0|Selector9~0_combout\);

-- Location: FF_X31_Y2_N32
\c0|current_state.STATE18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector9~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE18~q\);

-- Location: LABCELL_X31_Y2_N18
\c0|current_state~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~43_combout\ = ( \d0|Equal8~0_combout\ & ( (\c0|current_state.STATE18~q\ & \KEY[0]~input_o\) ) ) # ( !\d0|Equal8~0_combout\ & ( (!\d0|XOut[7]~1_combout\ & (\c0|current_state.STATE18~q\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \c0|ALT_INV_current_state.STATE18~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \d0|ALT_INV_Equal8~0_combout\,
	combout => \c0|current_state~43_combout\);

-- Location: FF_X31_Y2_N20
\c0|current_state.STATE19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE19~q\);

-- Location: LABCELL_X30_Y2_N51
\comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = ( \KEY[2]~input_o\ & ( \KEY[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	dataf => \ALT_INV_KEY[2]~input_o\,
	combout => \comb~0_combout\);

-- Location: LABCELL_X30_Y2_N24
\c0|current_state~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~41_combout\ = ( \c0|current_state.STATE1~q\ & ( \endgame~q\ & ( \KEY[0]~input_o\ ) ) ) # ( !\c0|current_state.STATE1~q\ & ( \endgame~q\ & ( (\KEY[0]~input_o\ & ((!\comb~0_combout\) # (\blockTemp~q\))) ) ) ) # ( 
-- \c0|current_state.STATE1~q\ & ( !\endgame~q\ & ( (\KEY[0]~input_o\ & !\c0|current_state.STATE19~q\) ) ) ) # ( !\c0|current_state.STATE1~q\ & ( !\endgame~q\ & ( (\KEY[0]~input_o\ & (!\c0|current_state.STATE19~q\ & ((!\comb~0_combout\) # (\blockTemp~q\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000000010101010000000001010001010100010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \ALT_INV_blockTemp~q\,
	datac => \ALT_INV_comb~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE19~q\,
	datae => \c0|ALT_INV_current_state.STATE1~q\,
	dataf => \ALT_INV_endgame~q\,
	combout => \c0|current_state~41_combout\);

-- Location: FF_X30_Y2_N26
\c0|current_state.STATE1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE1~q\);

-- Location: LABCELL_X33_Y1_N36
\c0|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector11~1_combout\ = ( \c0|current_state.BLACKEN2~q\ & ( \c0|current_state.BLACKEN_INIT~q\ ) ) # ( !\c0|current_state.BLACKEN2~q\ & ( \c0|current_state.BLACKEN_INIT~q\ ) ) # ( \c0|current_state.BLACKEN2~q\ & ( !\c0|current_state.BLACKEN_INIT~q\ & ( 
-- \c0|Selector11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_Selector11~0_combout\,
	datae => \c0|ALT_INV_current_state.BLACKEN2~q\,
	dataf => \c0|ALT_INV_current_state.BLACKEN_INIT~q\,
	combout => \c0|Selector11~1_combout\);

-- Location: FF_X33_Y1_N38
\c0|current_state.BLACKEN2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector11~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.BLACKEN2~q\);

-- Location: LABCELL_X30_Y2_N33
\c0|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector13~0_combout\ = ( \endgame~q\ & ( ((!\c0|Blacken\(15) & (!\c0|LessThan0~1_combout\ & \c0|current_state.BLACKEN3~q\))) # (\c0|current_state.STATE19~q\) ) ) # ( !\endgame~q\ & ( (!\c0|Blacken\(15) & (!\c0|LessThan0~1_combout\ & 
-- \c0|current_state.BLACKEN3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000110011101100110011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken\(15),
	datab => \c0|ALT_INV_current_state.STATE19~q\,
	datac => \c0|ALT_INV_LessThan0~1_combout\,
	datad => \c0|ALT_INV_current_state.BLACKEN3~q\,
	dataf => \ALT_INV_endgame~q\,
	combout => \c0|Selector13~0_combout\);

-- Location: FF_X30_Y2_N35
\c0|current_state.BLACKEN3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector13~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.BLACKEN3~q\);

-- Location: LABCELL_X30_Y2_N0
\c0|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector10~0_combout\ = ( \c0|current_state.BLACKEN1~q\ & ( \blockTemp~q\ & ( (!\c0|current_state.STATE1~q\) # ((!\c0|Blacken\(15) & !\c0|LessThan0~1_combout\)) ) ) ) # ( !\c0|current_state.BLACKEN1~q\ & ( \blockTemp~q\ & ( 
-- !\c0|current_state.STATE1~q\ ) ) ) # ( \c0|current_state.BLACKEN1~q\ & ( !\blockTemp~q\ & ( (!\comb~0_combout\ & ((!\c0|current_state.STATE1~q\) # ((!\c0|Blacken\(15) & !\c0|LessThan0~1_combout\)))) # (\comb~0_combout\ & (!\c0|Blacken\(15) & 
-- ((!\c0|LessThan0~1_combout\)))) ) ) ) # ( !\c0|current_state.BLACKEN1~q\ & ( !\blockTemp~q\ & ( (!\comb~0_combout\ & !\c0|current_state.STATE1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111011001010000011110000111100001111110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_comb~0_combout\,
	datab => \c0|ALT_INV_Blacken\(15),
	datac => \c0|ALT_INV_current_state.STATE1~q\,
	datad => \c0|ALT_INV_LessThan0~1_combout\,
	datae => \c0|ALT_INV_current_state.BLACKEN1~q\,
	dataf => \ALT_INV_blockTemp~q\,
	combout => \c0|Selector10~0_combout\);

-- Location: FF_X30_Y2_N2
\c0|current_state.BLACKEN1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector10~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.BLACKEN1~q\);

-- Location: LABCELL_X30_Y2_N18
\c0|WideOr21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|WideOr21~0_combout\ = ( \c0|current_state.BLACKEN1~q\ & ( \c0|current_state.BLACKEN_INIT~q\ ) ) # ( !\c0|current_state.BLACKEN1~q\ & ( \c0|current_state.BLACKEN_INIT~q\ ) ) # ( \c0|current_state.BLACKEN1~q\ & ( !\c0|current_state.BLACKEN_INIT~q\ ) ) # 
-- ( !\c0|current_state.BLACKEN1~q\ & ( !\c0|current_state.BLACKEN_INIT~q\ & ( (!\c0|current_state.STATE1~q\) # (((\c0|current_state.STATE19~q\) # (\c0|current_state.BLACKEN3~q\)) # (\c0|current_state.BLACKEN2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE1~q\,
	datab => \c0|ALT_INV_current_state.BLACKEN2~q\,
	datac => \c0|ALT_INV_current_state.BLACKEN3~q\,
	datad => \c0|ALT_INV_current_state.STATE19~q\,
	datae => \c0|ALT_INV_current_state.BLACKEN1~q\,
	dataf => \c0|ALT_INV_current_state.BLACKEN_INIT~q\,
	combout => \c0|WideOr21~0_combout\);

-- Location: FF_X34_Y2_N22
\c0|Blacken[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~29_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken[7]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y2_N6
\c0|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|LessThan0~0_combout\ = ( !\c0|Blacken[7]~DUPLICATE_q\ & ( !\c0|Blacken\(11) & ( (!\c0|Blacken\(9) & (!\c0|Blacken\(8) & !\c0|Blacken\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken\(9),
	datab => \c0|ALT_INV_Blacken\(8),
	datac => \c0|ALT_INV_Blacken\(10),
	datae => \c0|ALT_INV_Blacken[7]~DUPLICATE_q\,
	dataf => \c0|ALT_INV_Blacken\(11),
	combout => \c0|LessThan0~0_combout\);

-- Location: FF_X34_Y2_N40
\c0|Blacken[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~5_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken[13]~DUPLICATE_q\);

-- Location: FF_X34_Y2_N19
\c0|Blacken[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~13_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken[6]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y2_N48
\c0|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|LessThan1~0_combout\ = ( \c0|Blacken\(3) & ( \c0|Blacken\(4) & ( (\c0|Blacken\(1) & (\c0|Blacken[6]~DUPLICATE_q\ & (\c0|Blacken\(0) & \c0|Blacken\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken\(1),
	datab => \c0|ALT_INV_Blacken[6]~DUPLICATE_q\,
	datac => \c0|ALT_INV_Blacken\(0),
	datad => \c0|ALT_INV_Blacken\(2),
	datae => \c0|ALT_INV_Blacken\(3),
	dataf => \c0|ALT_INV_Blacken\(4),
	combout => \c0|LessThan1~0_combout\);

-- Location: LABCELL_X30_Y2_N54
\c0|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|LessThan0~1_combout\ = ( \c0|Blacken[13]~DUPLICATE_q\ & ( \c0|LessThan1~0_combout\ & ( \c0|Blacken\(14) ) ) ) # ( !\c0|Blacken[13]~DUPLICATE_q\ & ( \c0|LessThan1~0_combout\ & ( (\c0|Blacken\(14) & (\c0|Blacken\(12) & ((!\c0|LessThan0~0_combout\) # 
-- (\c0|Blacken\(5))))) ) ) ) # ( \c0|Blacken[13]~DUPLICATE_q\ & ( !\c0|LessThan1~0_combout\ & ( \c0|Blacken\(14) ) ) ) # ( !\c0|Blacken[13]~DUPLICATE_q\ & ( !\c0|LessThan1~0_combout\ & ( (\c0|Blacken\(14) & (\c0|Blacken\(12) & !\c0|LessThan0~0_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000010101010101010100010001000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken\(14),
	datab => \c0|ALT_INV_Blacken\(12),
	datac => \c0|ALT_INV_Blacken\(5),
	datad => \c0|ALT_INV_LessThan0~0_combout\,
	datae => \c0|ALT_INV_Blacken[13]~DUPLICATE_q\,
	dataf => \c0|ALT_INV_LessThan1~0_combout\,
	combout => \c0|LessThan0~1_combout\);

-- Location: LABCELL_X30_Y2_N30
\c0|current_state~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~42_combout\ = ( \KEY[0]~input_o\ & ( (\c0|current_state.BLACKEN1~q\ & ((\c0|LessThan0~1_combout\) # (\c0|Blacken\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken\(15),
	datac => \c0|ALT_INV_LessThan0~1_combout\,
	datad => \c0|ALT_INV_current_state.BLACKEN1~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c0|current_state~42_combout\);

-- Location: FF_X30_Y2_N32
\c0|current_state.BLACKEN_INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.BLACKEN_INIT~q\);

-- Location: LABCELL_X30_Y2_N48
\c0|WideOr17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|WideOr17~0_combout\ = ( \c0|current_state.BLACKEN_INIT~q\ ) # ( !\c0|current_state.BLACKEN_INIT~q\ & ( (!\c0|current_state.STATE1~q\) # (\c0|current_state.STATE19~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_current_state.STATE19~q\,
	datac => \c0|ALT_INV_current_state.STATE1~q\,
	dataf => \c0|ALT_INV_current_state.BLACKEN_INIT~q\,
	combout => \c0|WideOr17~0_combout\);

-- Location: FF_X34_Y2_N1
\c0|Blacken[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~57_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(0));

-- Location: MLABCELL_X34_Y2_N3
\c0|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~61_sumout\ = SUM(( \c0|Blacken\(1) ) + ( GND ) + ( \c0|Add0~58\ ))
-- \c0|Add0~62\ = CARRY(( \c0|Blacken\(1) ) + ( GND ) + ( \c0|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(1),
	cin => \c0|Add0~58\,
	sumout => \c0|Add0~61_sumout\,
	cout => \c0|Add0~62\);

-- Location: FF_X34_Y2_N5
\c0|Blacken[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~61_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(1));

-- Location: MLABCELL_X34_Y2_N6
\c0|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~53_sumout\ = SUM(( \c0|Blacken\(2) ) + ( GND ) + ( \c0|Add0~62\ ))
-- \c0|Add0~54\ = CARRY(( \c0|Blacken\(2) ) + ( GND ) + ( \c0|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(2),
	cin => \c0|Add0~62\,
	sumout => \c0|Add0~53_sumout\,
	cout => \c0|Add0~54\);

-- Location: FF_X34_Y2_N8
\c0|Blacken[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~53_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(2));

-- Location: MLABCELL_X34_Y2_N9
\c0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~25_sumout\ = SUM(( \c0|Blacken\(3) ) + ( GND ) + ( \c0|Add0~54\ ))
-- \c0|Add0~26\ = CARRY(( \c0|Blacken\(3) ) + ( GND ) + ( \c0|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(3),
	cin => \c0|Add0~54\,
	sumout => \c0|Add0~25_sumout\,
	cout => \c0|Add0~26\);

-- Location: FF_X34_Y2_N10
\c0|Blacken[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~25_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(3));

-- Location: MLABCELL_X34_Y2_N12
\c0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~21_sumout\ = SUM(( \c0|Blacken\(4) ) + ( GND ) + ( \c0|Add0~26\ ))
-- \c0|Add0~22\ = CARRY(( \c0|Blacken\(4) ) + ( GND ) + ( \c0|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(4),
	cin => \c0|Add0~26\,
	sumout => \c0|Add0~21_sumout\,
	cout => \c0|Add0~22\);

-- Location: FF_X34_Y2_N13
\c0|Blacken[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~21_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(4));

-- Location: MLABCELL_X34_Y2_N15
\c0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~17_sumout\ = SUM(( \c0|Blacken\(5) ) + ( GND ) + ( \c0|Add0~22\ ))
-- \c0|Add0~18\ = CARRY(( \c0|Blacken\(5) ) + ( GND ) + ( \c0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(5),
	cin => \c0|Add0~22\,
	sumout => \c0|Add0~17_sumout\,
	cout => \c0|Add0~18\);

-- Location: FF_X34_Y2_N17
\c0|Blacken[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~17_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(5));

-- Location: MLABCELL_X34_Y2_N18
\c0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~13_sumout\ = SUM(( \c0|Blacken\(6) ) + ( GND ) + ( \c0|Add0~18\ ))
-- \c0|Add0~14\ = CARRY(( \c0|Blacken\(6) ) + ( GND ) + ( \c0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(6),
	cin => \c0|Add0~18\,
	sumout => \c0|Add0~13_sumout\,
	cout => \c0|Add0~14\);

-- Location: FF_X34_Y2_N20
\c0|Blacken[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~13_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(6));

-- Location: MLABCELL_X34_Y2_N21
\c0|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~29_sumout\ = SUM(( \c0|Blacken\(7) ) + ( GND ) + ( \c0|Add0~14\ ))
-- \c0|Add0~30\ = CARRY(( \c0|Blacken\(7) ) + ( GND ) + ( \c0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(7),
	cin => \c0|Add0~14\,
	sumout => \c0|Add0~29_sumout\,
	cout => \c0|Add0~30\);

-- Location: FF_X34_Y2_N23
\c0|Blacken[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~29_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(7));

-- Location: MLABCELL_X34_Y2_N24
\c0|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~33_sumout\ = SUM(( \c0|Blacken\(8) ) + ( GND ) + ( \c0|Add0~30\ ))
-- \c0|Add0~34\ = CARRY(( \c0|Blacken\(8) ) + ( GND ) + ( \c0|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_Blacken\(8),
	cin => \c0|Add0~30\,
	sumout => \c0|Add0~33_sumout\,
	cout => \c0|Add0~34\);

-- Location: FF_X34_Y2_N50
\c0|Blacken[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add0~33_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	sload => VCC,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(8));

-- Location: MLABCELL_X34_Y2_N27
\c0|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~37_sumout\ = SUM(( \c0|Blacken\(9) ) + ( GND ) + ( \c0|Add0~34\ ))
-- \c0|Add0~38\ = CARRY(( \c0|Blacken\(9) ) + ( GND ) + ( \c0|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(9),
	cin => \c0|Add0~34\,
	sumout => \c0|Add0~37_sumout\,
	cout => \c0|Add0~38\);

-- Location: FF_X34_Y2_N29
\c0|Blacken[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~37_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(9));

-- Location: MLABCELL_X34_Y2_N30
\c0|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~41_sumout\ = SUM(( \c0|Blacken\(10) ) + ( GND ) + ( \c0|Add0~38\ ))
-- \c0|Add0~42\ = CARRY(( \c0|Blacken\(10) ) + ( GND ) + ( \c0|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(10),
	cin => \c0|Add0~38\,
	sumout => \c0|Add0~41_sumout\,
	cout => \c0|Add0~42\);

-- Location: FF_X34_Y2_N32
\c0|Blacken[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~41_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(10));

-- Location: MLABCELL_X34_Y2_N33
\c0|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~45_sumout\ = SUM(( \c0|Blacken\(11) ) + ( GND ) + ( \c0|Add0~42\ ))
-- \c0|Add0~46\ = CARRY(( \c0|Blacken\(11) ) + ( GND ) + ( \c0|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(11),
	cin => \c0|Add0~42\,
	sumout => \c0|Add0~45_sumout\,
	cout => \c0|Add0~46\);

-- Location: FF_X34_Y2_N35
\c0|Blacken[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~45_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(11));

-- Location: MLABCELL_X34_Y2_N36
\c0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~9_sumout\ = SUM(( \c0|Blacken\(12) ) + ( GND ) + ( \c0|Add0~46\ ))
-- \c0|Add0~10\ = CARRY(( \c0|Blacken\(12) ) + ( GND ) + ( \c0|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(12),
	cin => \c0|Add0~46\,
	sumout => \c0|Add0~9_sumout\,
	cout => \c0|Add0~10\);

-- Location: FF_X34_Y2_N37
\c0|Blacken[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~9_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(12));

-- Location: MLABCELL_X34_Y2_N39
\c0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~5_sumout\ = SUM(( \c0|Blacken\(13) ) + ( GND ) + ( \c0|Add0~10\ ))
-- \c0|Add0~6\ = CARRY(( \c0|Blacken\(13) ) + ( GND ) + ( \c0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(13),
	cin => \c0|Add0~10\,
	sumout => \c0|Add0~5_sumout\,
	cout => \c0|Add0~6\);

-- Location: FF_X34_Y2_N41
\c0|Blacken[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~5_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(13));

-- Location: MLABCELL_X34_Y2_N42
\c0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~1_sumout\ = SUM(( \c0|Blacken\(14) ) + ( GND ) + ( \c0|Add0~6\ ))
-- \c0|Add0~2\ = CARRY(( \c0|Blacken\(14) ) + ( GND ) + ( \c0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(14),
	cin => \c0|Add0~6\,
	sumout => \c0|Add0~1_sumout\,
	cout => \c0|Add0~2\);

-- Location: FF_X34_Y2_N44
\c0|Blacken[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~1_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(14));

-- Location: MLABCELL_X34_Y2_N45
\c0|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add0~49_sumout\ = SUM(( \c0|Blacken\(15) ) + ( GND ) + ( \c0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c0|ALT_INV_Blacken\(15),
	cin => \c0|Add0~2\,
	sumout => \c0|Add0~49_sumout\);

-- Location: FF_X34_Y2_N46
\c0|Blacken[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~49_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken\(15));

-- Location: FF_X34_Y2_N31
\c0|Blacken[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~41_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken[10]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y2_N54
\c0|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|LessThan1~1_combout\ = ( \c0|Blacken[13]~DUPLICATE_q\ & ( \c0|Blacken\(11) & ( (\c0|Blacken[10]~DUPLICATE_q\ & (\c0|Blacken\(12) & (\c0|Blacken\(9) & \c0|Blacken[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken[10]~DUPLICATE_q\,
	datab => \c0|ALT_INV_Blacken\(12),
	datac => \c0|ALT_INV_Blacken\(9),
	datad => \c0|ALT_INV_Blacken[7]~DUPLICATE_q\,
	datae => \c0|ALT_INV_Blacken[13]~DUPLICATE_q\,
	dataf => \c0|ALT_INV_Blacken\(11),
	combout => \c0|LessThan1~1_combout\);

-- Location: LABCELL_X30_Y2_N42
\c0|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector11~0_combout\ = ( \c0|Blacken\(5) & ( \c0|LessThan1~0_combout\ & ( (!\c0|Blacken\(15) & (!\c0|Blacken\(14) & ((!\c0|LessThan1~1_combout\) # (!\c0|Blacken\(8))))) ) ) ) # ( !\c0|Blacken\(5) & ( \c0|LessThan1~0_combout\ & ( (!\c0|Blacken\(15) & 
-- !\c0|Blacken\(14)) ) ) ) # ( \c0|Blacken\(5) & ( !\c0|LessThan1~0_combout\ & ( (!\c0|Blacken\(15) & !\c0|Blacken\(14)) ) ) ) # ( !\c0|Blacken\(5) & ( !\c0|LessThan1~0_combout\ & ( (!\c0|Blacken\(15) & !\c0|Blacken\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Blacken\(15),
	datab => \c0|ALT_INV_LessThan1~1_combout\,
	datac => \c0|ALT_INV_Blacken\(14),
	datad => \c0|ALT_INV_Blacken\(8),
	datae => \c0|ALT_INV_Blacken\(5),
	dataf => \c0|ALT_INV_LessThan1~0_combout\,
	combout => \c0|Selector11~0_combout\);

-- Location: LABCELL_X31_Y1_N39
\c0|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|count~2_combout\ = ( \c0|current_state.STATE2~q\ & ( !\c0|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count\(0),
	dataf => \c0|ALT_INV_current_state.STATE2~q\,
	combout => \c0|count~2_combout\);

-- Location: FF_X31_Y1_N26
\c0|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|count~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count\(0));

-- Location: LABCELL_X30_Y1_N0
\c0|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|count~3_combout\ = ( \c0|count\(0) & ( (\c0|current_state.STATE2~q\ & !\c0|count\(1)) ) ) # ( !\c0|count\(0) & ( (\c0|current_state.STATE2~q\ & \c0|count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_current_state.STATE2~q\,
	datad => \c0|ALT_INV_count\(1),
	dataf => \c0|ALT_INV_count\(0),
	combout => \c0|count~3_combout\);

-- Location: FF_X30_Y1_N2
\c0|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count\(1));

-- Location: MLABCELL_X34_Y1_N18
\c0|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|count~1_combout\ = ( \c0|count\(2) & ( (\c0|current_state.STATE2~q\ & ((!\c0|count\(1)) # (!\c0|count\(0)))) ) ) # ( !\c0|count\(2) & ( (\c0|count\(1) & (\c0|current_state.STATE2~q\ & \c0|count\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_count\(1),
	datac => \c0|ALT_INV_current_state.STATE2~q\,
	datad => \c0|ALT_INV_count\(0),
	dataf => \c0|ALT_INV_count\(2),
	combout => \c0|count~1_combout\);

-- Location: FF_X31_Y1_N41
\c0|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|count~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count\(2));

-- Location: MLABCELL_X34_Y1_N42
\c0|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|count~0_combout\ = ( \c0|count\(1) & ( (\c0|current_state.STATE2~q\ & (!\c0|count\(3) $ (((!\c0|count\(2)) # (!\c0|count\(0)))))) ) ) # ( !\c0|count\(1) & ( (\c0|current_state.STATE2~q\ & \c0|count\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000001000011100000000100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count\(2),
	datab => \c0|ALT_INV_count\(0),
	datac => \c0|ALT_INV_current_state.STATE2~q\,
	datad => \c0|ALT_INV_count\(3),
	dataf => \c0|ALT_INV_count\(1),
	combout => \c0|count~0_combout\);

-- Location: FF_X34_Y1_N44
\c0|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count\(3));

-- Location: MLABCELL_X34_Y1_N45
\c0|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add1~0_combout\ = ( \c0|count\(1) & ( !\c0|count\(4) $ (((\c0|count\(2) & (\c0|count\(0) & \c0|count\(3))))) ) ) # ( !\c0|count\(1) & ( !\c0|count\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000011111111000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count\(2),
	datab => \c0|ALT_INV_count\(0),
	datac => \c0|ALT_INV_count\(3),
	datad => \c0|ALT_INV_count\(4),
	dataf => \c0|ALT_INV_count\(1),
	combout => \c0|Add1~0_combout\);

-- Location: LABCELL_X30_Y1_N30
\c0|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector33~0_combout\ = ( !\c0|current_state.STATE16~q\ & ( !\c0|current_state.STATE14~q\ & ( (\c0|WideOr24~0_combout\ & (!\c0|current_state.STATE18~q\ & ((!\c0|current_state.STATE2~q\) # (!\c0|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE2~q\,
	datab => \c0|ALT_INV_Add1~0_combout\,
	datac => \c0|ALT_INV_WideOr24~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE18~q\,
	datae => \c0|ALT_INV_current_state.STATE16~q\,
	dataf => \c0|ALT_INV_current_state.STATE14~q\,
	combout => \c0|Selector33~0_combout\);

-- Location: FF_X30_Y1_N32
\c0|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector33~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count\(4));

-- Location: LABCELL_X33_Y1_N33
\c0|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector1~0_combout\ = ( \c0|current_state.STATE2~q\ & ( \c0|count\(4) ) ) # ( !\c0|current_state.STATE2~q\ & ( \c0|count\(4) & ( (!\c0|Selector11~0_combout\ & \c0|current_state.BLACKEN2~q\) ) ) ) # ( \c0|current_state.STATE2~q\ & ( !\c0|count\(4) & ( 
-- (!\c0|Selector11~0_combout\ & \c0|current_state.BLACKEN2~q\) ) ) ) # ( !\c0|current_state.STATE2~q\ & ( !\c0|count\(4) & ( (!\c0|Selector11~0_combout\ & \c0|current_state.BLACKEN2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_Selector11~0_combout\,
	datad => \c0|ALT_INV_current_state.BLACKEN2~q\,
	datae => \c0|ALT_INV_current_state.STATE2~q\,
	dataf => \c0|ALT_INV_count\(4),
	combout => \c0|Selector1~0_combout\);

-- Location: FF_X33_Y1_N35
\c0|current_state.STATE2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE2~q\);

-- Location: LABCELL_X33_Y1_N54
\c0|current_state~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~32_combout\ = ( \KEY[0]~input_o\ & ( !\c0|count\(4) & ( \c0|current_state.STATE2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_current_state.STATE2~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \c0|ALT_INV_count\(4),
	combout => \c0|current_state~32_combout\);

-- Location: FF_X33_Y1_N56
\c0|current_state.STATE3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE3~q\);

-- Location: LABCELL_X31_Y2_N3
\c0|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector2~0_combout\ = ( \c0|current_state.STATE4~q\ & ( \d0|XOut[7]~1_combout\ & ( (!\d0|Equal8~0_combout\) # (\c0|current_state.STATE3~q\) ) ) ) # ( !\c0|current_state.STATE4~q\ & ( \d0|XOut[7]~1_combout\ & ( \c0|current_state.STATE3~q\ ) ) ) # ( 
-- \c0|current_state.STATE4~q\ & ( !\d0|XOut[7]~1_combout\ & ( \c0|current_state.STATE3~q\ ) ) ) # ( !\c0|current_state.STATE4~q\ & ( !\d0|XOut[7]~1_combout\ & ( \c0|current_state.STATE3~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE3~q\,
	datac => \d0|ALT_INV_Equal8~0_combout\,
	datae => \c0|ALT_INV_current_state.STATE4~q\,
	dataf => \d0|ALT_INV_XOut[7]~1_combout\,
	combout => \c0|Selector2~0_combout\);

-- Location: FF_X31_Y2_N5
\c0|current_state.STATE4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE4~q\);

-- Location: LABCELL_X31_Y2_N21
\c0|current_state~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~33_combout\ = ( \KEY[0]~input_o\ & ( (\c0|current_state.STATE4~q\ & ((!\d0|XOut[7]~1_combout\) # (\d0|Equal8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datac => \d0|ALT_INV_Equal8~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE4~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c0|current_state~33_combout\);

-- Location: FF_X31_Y2_N23
\c0|current_state.STATE5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE5~q\);

-- Location: LABCELL_X31_Y2_N51
\c0|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector3~0_combout\ = ( \c0|current_state.STATE5~q\ ) # ( !\c0|current_state.STATE5~q\ & ( (\d0|XOut[7]~1_combout\ & (!\d0|Equal8~0_combout\ & \c0|current_state.STATE6~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => \c0|ALT_INV_current_state.STATE5~q\,
	combout => \c0|Selector3~0_combout\);

-- Location: FF_X31_Y2_N53
\c0|current_state.STATE6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE6~q\);

-- Location: LABCELL_X31_Y2_N15
\c0|current_state~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~34_combout\ = ( \KEY[0]~input_o\ & ( (\c0|current_state.STATE6~q\ & ((!\d0|XOut[7]~1_combout\) # (\d0|Equal8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c0|current_state~34_combout\);

-- Location: FF_X31_Y2_N17
\c0|current_state.STATE7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE7~q\);

-- Location: LABCELL_X31_Y2_N45
\c0|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector4~0_combout\ = ( \d0|Equal8~0_combout\ & ( \c0|current_state.STATE7~q\ ) ) # ( !\d0|Equal8~0_combout\ & ( ((\d0|XOut[7]~1_combout\ & \c0|current_state.STATE8~q\)) # (\c0|current_state.STATE7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~1_combout\,
	datac => \c0|ALT_INV_current_state.STATE7~q\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	dataf => \d0|ALT_INV_Equal8~0_combout\,
	combout => \c0|Selector4~0_combout\);

-- Location: FF_X31_Y2_N47
\c0|current_state.STATE8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.STATE8~q\);

-- Location: MLABCELL_X34_Y7_N42
\c0|WideOr24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|WideOr24~0_combout\ = ( !\c0|current_state.STATE4~q\ & ( !\c0|current_state.STATE12~q\ & ( (!\c0|current_state.STATE8~q\ & (!\c0|current_state.STATE10~q\ & !\c0|current_state.STATE6~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE8~q\,
	datac => \c0|ALT_INV_current_state.STATE10~q\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	datae => \c0|ALT_INV_current_state.STATE4~q\,
	dataf => \c0|ALT_INV_current_state.STATE12~q\,
	combout => \c0|WideOr24~0_combout\);

-- Location: LABCELL_X30_Y1_N9
\c0|WideOr24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|WideOr24~1_combout\ = ( !\c0|current_state.STATE16~q\ & ( (\c0|WideOr24~0_combout\ & (!\c0|current_state.STATE18~q\ & !\c0|current_state.STATE14~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_WideOr24~0_combout\,
	datab => \c0|ALT_INV_current_state.STATE18~q\,
	datac => \c0|ALT_INV_current_state.STATE14~q\,
	datae => \c0|ALT_INV_current_state.STATE16~q\,
	combout => \c0|WideOr24~1_combout\);

-- Location: FF_X31_Y1_N23
\c0|count_Block[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~1_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(0));

-- Location: LABCELL_X31_Y1_N3
\c0|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~5_sumout\ = SUM(( \c0|count_Block\(1) ) + ( GND ) + ( \c0|Add2~2\ ))
-- \c0|Add2~6\ = CARRY(( \c0|count_Block\(1) ) + ( GND ) + ( \c0|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count_Block\(1),
	cin => \c0|Add2~2\,
	sumout => \c0|Add2~5_sumout\,
	cout => \c0|Add2~6\);

-- Location: FF_X31_Y1_N56
\c0|count_Block[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~5_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(1));

-- Location: LABCELL_X31_Y1_N6
\c0|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Add2~9_sumout\ = SUM(( \c0|count_Block\(2) ) + ( GND ) + ( \c0|Add2~6\ ))
-- \c0|Add2~10\ = CARRY(( \c0|count_Block\(2) ) + ( GND ) + ( \c0|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count_Block\(2),
	cin => \c0|Add2~6\,
	sumout => \c0|Add2~9_sumout\,
	cout => \c0|Add2~10\);

-- Location: FF_X31_Y1_N38
\c0|count_Block[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~9_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(2));

-- Location: FF_X31_Y1_N50
\c0|count_Block[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Add2~13_sumout\,
	sclr => \c0|WideOr24~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|count_Block\(3));

-- Location: LABCELL_X30_Y2_N12
\c0|current_state~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|current_state~40_combout\ = ( \c0|Blacken\(15) & ( (\c0|current_state.BLACKEN3~q\) # (\c0|current_state.ENDGAME~q\) ) ) # ( !\c0|Blacken\(15) & ( ((\c0|current_state.BLACKEN3~q\ & \c0|LessThan0~1_combout\)) # (\c0|current_state.ENDGAME~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_current_state.ENDGAME~q\,
	datac => \c0|ALT_INV_current_state.BLACKEN3~q\,
	datad => \c0|ALT_INV_LessThan0~1_combout\,
	dataf => \c0|ALT_INV_Blacken\(15),
	combout => \c0|current_state~40_combout\);

-- Location: FF_X30_Y2_N14
\c0|current_state.ENDGAME\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|current_state~40_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|current_state.ENDGAME~q\);

-- Location: LABCELL_X30_Y2_N36
\c0|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector32~0_combout\ = ( \c0|current_state.STATE2~q\ & ( \c0|WideOr21~0_combout\ & ( (\c0|control\(0) & (((!\c0|current_state.STATE1~q\) # (\c0|current_state.BLACKEN_INIT~q\)) # (\c0|current_state.ENDGAME~q\))) ) ) ) # ( !\c0|current_state.STATE2~q\ 
-- & ( \c0|WideOr21~0_combout\ & ( (\c0|control\(0) & (((!\c0|current_state.STATE1~q\) # (\c0|current_state.BLACKEN_INIT~q\)) # (\c0|current_state.ENDGAME~q\))) ) ) ) # ( \c0|current_state.STATE2~q\ & ( !\c0|WideOr21~0_combout\ & ( (\c0|control\(0) & 
-- (((!\c0|current_state.STATE1~q\) # (\c0|current_state.BLACKEN_INIT~q\)) # (\c0|current_state.ENDGAME~q\))) ) ) ) # ( !\c0|current_state.STATE2~q\ & ( !\c0|WideOr21~0_combout\ & ( (!\c0|current_state.ENDGAME~q\) # (\c0|control\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101010100010101010101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(0),
	datab => \c0|ALT_INV_current_state.ENDGAME~q\,
	datac => \c0|ALT_INV_current_state.STATE1~q\,
	datad => \c0|ALT_INV_current_state.BLACKEN_INIT~q\,
	datae => \c0|ALT_INV_current_state.STATE2~q\,
	dataf => \c0|ALT_INV_WideOr21~0_combout\,
	combout => \c0|Selector32~0_combout\);

-- Location: FF_X31_Y1_N29
\c0|control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Selector32~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|control\(0));

-- Location: LABCELL_X31_Y1_N36
\d0|XOut[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[7]~3_combout\ = ( !\c0|control\(0) & ( (!\c0|count_Block\(3) & (!\c0|count_Block\(0) & (!\c0|count_Block\(1) & !\c0|count_Block\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count_Block\(3),
	datab => \c0|ALT_INV_count_Block\(0),
	datac => \c0|ALT_INV_count_Block\(1),
	datad => \c0|ALT_INV_count_Block\(2),
	dataf => \c0|ALT_INV_control\(0),
	combout => \d0|XOut[7]~3_combout\);

-- Location: LABCELL_X31_Y1_N51
\d0|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Equal8~1_combout\ = ( \c0|count_Block\(6) & ( (\c0|count_Block\(4) & (\c0|count_Block\(5) & \c0|count_Block\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_count_Block\(4),
	datac => \c0|ALT_INV_count_Block\(5),
	datad => \c0|ALT_INV_count_Block\(7),
	dataf => \c0|ALT_INV_count_Block\(6),
	combout => \d0|Equal8~1_combout\);

-- Location: LABCELL_X31_Y1_N27
\d0|YOut[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[6]~0_combout\ = ( \d0|Equal8~0_combout\ & ( (!\d0|Equal8~1_combout\ & \c0|control\(0)) ) ) # ( !\d0|Equal8~0_combout\ & ( \c0|control\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_Equal8~1_combout\,
	datad => \c0|ALT_INV_control\(0),
	dataf => \d0|ALT_INV_Equal8~0_combout\,
	combout => \d0|YOut[6]~0_combout\);

-- Location: MLABCELL_X34_Y1_N33
\d0|XOut[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[7]~2_combout\ = ( !\c0|count\(4) & ( !\c0|count\(1) & ( (!\c0|count\(3) & (!\c0|count\(0) & !\c0|count\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_count\(3),
	datac => \c0|ALT_INV_count\(0),
	datad => \c0|ALT_INV_count\(2),
	datae => \c0|ALT_INV_count\(4),
	dataf => \c0|ALT_INV_count\(1),
	combout => \d0|XOut[7]~2_combout\);

-- Location: LABCELL_X30_Y2_N15
\c0|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector31~0_combout\ = ( \c0|current_state.STATE1~q\ & ( ((\c0|control\(1) & ((\c0|current_state.BLACKEN_INIT~q\) # (\c0|current_state.ENDGAME~q\)))) # (\c0|current_state.BLACKEN1~q\) ) ) # ( !\c0|current_state.STATE1~q\ & ( (\c0|control\(1)) # 
-- (\c0|current_state.BLACKEN1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101011111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.BLACKEN1~q\,
	datab => \c0|ALT_INV_current_state.ENDGAME~q\,
	datac => \c0|ALT_INV_current_state.BLACKEN_INIT~q\,
	datad => \c0|ALT_INV_control\(1),
	dataf => \c0|ALT_INV_current_state.STATE1~q\,
	combout => \c0|Selector31~0_combout\);

-- Location: FF_X34_Y1_N29
\c0|control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c0|Selector31~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|control\(1));

-- Location: LABCELL_X35_Y1_N36
\d0|XOut[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[7]~4_combout\ = ( \c0|control\(1) & ( \d0|XOut[7]~1_combout\ ) ) # ( !\c0|control\(1) & ( \d0|XOut[7]~1_combout\ & ( ((\d0|XOut[7]~3_combout\ & !\d0|XOut[7]~2_combout\)) # (\d0|YOut[6]~0_combout\) ) ) ) # ( \c0|control\(1) & ( 
-- !\d0|XOut[7]~1_combout\ ) ) # ( !\c0|control\(1) & ( !\d0|XOut[7]~1_combout\ & ( \d0|YOut[6]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111101011111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~3_combout\,
	datac => \d0|ALT_INV_YOut[6]~0_combout\,
	datad => \d0|ALT_INV_XOut[7]~2_combout\,
	datae => \c0|ALT_INV_control\(1),
	dataf => \d0|ALT_INV_XOut[7]~1_combout\,
	combout => \d0|XOut[7]~4_combout\);

-- Location: FF_X34_Y5_N37
\block2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~5_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(13));

-- Location: MLABCELL_X39_Y1_N21
\c0|Selector43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector43~2_combout\ = ( block1(13) & ( (block2(13) & \c0|current_state.STATE6~q\) ) ) # ( !block1(13) & ( ((block2(13) & \c0|current_state.STATE6~q\)) # (\c0|current_state.STATE4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE4~q\,
	datab => ALT_INV_block2(13),
	datac => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block1(13),
	combout => \c0|Selector43~2_combout\);

-- Location: MLABCELL_X34_Y1_N15
\c0|Selector43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector43~1_combout\ = (!block4(13) & (\block5[13]~DUPLICATE_q\ & (\c0|current_state.STATE12~q\))) # (block4(13) & (((\block5[13]~DUPLICATE_q\ & \c0|current_state.STATE12~q\)) # (\c0|current_state.STATE10~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(13),
	datab => \ALT_INV_block5[13]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE12~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	combout => \c0|Selector43~1_combout\);

-- Location: FF_X43_Y3_N53
\block6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block6[13]~0_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(13));

-- Location: LABCELL_X42_Y1_N48
\c0|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector43~0_combout\ = ( \c0|current_state.STATE16~q\ & ( block6(13) & ( (!block7(13) & ((!\c0|current_state.STATE18~q\) # (block8(13)))) ) ) ) # ( !\c0|current_state.STATE16~q\ & ( block6(13) & ( (!\c0|current_state.STATE18~q\) # (block8(13)) ) ) ) 
-- # ( \c0|current_state.STATE16~q\ & ( !block6(13) & ( (!block7(13) & (!\c0|current_state.STATE14~q\ & ((!\c0|current_state.STATE18~q\) # (block8(13))))) ) ) ) # ( !\c0|current_state.STATE16~q\ & ( !block6(13) & ( (!\c0|current_state.STATE14~q\ & 
-- ((!\c0|current_state.STATE18~q\) # (block8(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000101000100000000011110011111100111010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(13),
	datab => ALT_INV_block8(13),
	datac => \c0|ALT_INV_current_state.STATE18~q\,
	datad => \c0|ALT_INV_current_state.STATE14~q\,
	datae => \c0|ALT_INV_current_state.STATE16~q\,
	dataf => ALT_INV_block6(13),
	combout => \c0|Selector43~0_combout\);

-- Location: MLABCELL_X34_Y1_N6
\c0|Selector43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector43~3_combout\ = ( \c0|Selector43~1_combout\ & ( \c0|Selector43~0_combout\ ) ) # ( !\c0|Selector43~1_combout\ & ( \c0|Selector43~0_combout\ & ( ((!\block3[13]~DUPLICATE_q\ & \c0|current_state.STATE8~q\)) # (\c0|Selector43~2_combout\) ) ) ) # ( 
-- \c0|Selector43~1_combout\ & ( !\c0|Selector43~0_combout\ ) ) # ( !\c0|Selector43~1_combout\ & ( !\c0|Selector43~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101110111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector43~2_combout\,
	datab => \ALT_INV_block3[13]~DUPLICATE_q\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector43~1_combout\,
	dataf => \c0|ALT_INV_Selector43~0_combout\,
	combout => \c0|Selector43~3_combout\);

-- Location: FF_X34_Y1_N7
\c0|xblockout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector43~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(6));

-- Location: LABCELL_X42_Y2_N12
\c0|Selector44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector44~0_combout\ = ( \c0|current_state.STATE18~q\ & ( block8(12) & ( (!\c0|current_state.STATE16~q\ & ((!\block6[12]~DUPLICATE_q\) # ((!\c0|current_state.STATE14~q\)))) # (\c0|current_state.STATE16~q\ & (block7(12) & ((!\block6[12]~DUPLICATE_q\) 
-- # (!\c0|current_state.STATE14~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( block8(12) & ( (!\c0|current_state.STATE16~q\ & ((!\block6[12]~DUPLICATE_q\) # ((!\c0|current_state.STATE14~q\)))) # (\c0|current_state.STATE16~q\ & (block7(12) & 
-- ((!\block6[12]~DUPLICATE_q\) # (!\c0|current_state.STATE14~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( !block8(12) & ( (!\c0|current_state.STATE16~q\ & ((!\block6[12]~DUPLICATE_q\) # ((!\c0|current_state.STATE14~q\)))) # 
-- (\c0|current_state.STATE16~q\ & (block7(12) & ((!\block6[12]~DUPLICATE_q\) # (!\c0|current_state.STATE14~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100011111100000000000000000010101000111111001010100011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE16~q\,
	datab => \ALT_INV_block6[12]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE14~q\,
	datad => ALT_INV_block7(12),
	datae => \c0|ALT_INV_current_state.STATE18~q\,
	dataf => ALT_INV_block8(12),
	combout => \c0|Selector44~0_combout\);

-- Location: MLABCELL_X39_Y1_N27
\c0|Selector44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector44~2_combout\ = ( block1(12) & ( ((!block2(12) & \c0|current_state.STATE6~q\)) # (\c0|current_state.STATE4~q\) ) ) # ( !block1(12) & ( (!block2(12) & \c0|current_state.STATE6~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block2(12),
	datac => \c0|ALT_INV_current_state.STATE4~q\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block1(12),
	combout => \c0|Selector44~2_combout\);

-- Location: MLABCELL_X39_Y1_N24
\c0|Selector44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector44~1_combout\ = ( \block5[12]~DUPLICATE_q\ & ( ((!block4(12) & \c0|current_state.STATE10~q\)) # (\c0|current_state.STATE12~q\) ) ) # ( !\block5[12]~DUPLICATE_q\ & ( (!block4(12) & \c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(12),
	datac => \c0|ALT_INV_current_state.STATE12~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \ALT_INV_block5[12]~DUPLICATE_q\,
	combout => \c0|Selector44~1_combout\);

-- Location: MLABCELL_X39_Y1_N42
\c0|Selector44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector44~3_combout\ = ( \c0|Selector44~1_combout\ & ( block3(12) ) ) # ( !\c0|Selector44~1_combout\ & ( block3(12) & ( (!\c0|Selector44~0_combout\) # (\c0|Selector44~2_combout\) ) ) ) # ( \c0|Selector44~1_combout\ & ( !block3(12) ) ) # ( 
-- !\c0|Selector44~1_combout\ & ( !block3(12) & ( (!\c0|Selector44~0_combout\) # ((\c0|Selector44~2_combout\) # (\c0|current_state.STATE8~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111111111111111111111111001100111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_Selector44~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datad => \c0|ALT_INV_Selector44~2_combout\,
	datae => \c0|ALT_INV_Selector44~1_combout\,
	dataf => ALT_INV_block3(12),
	combout => \c0|Selector44~3_combout\);

-- Location: FF_X39_Y1_N44
\c0|xblockout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector44~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(5));

-- Location: MLABCELL_X39_Y1_N54
\c0|Selector45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector45~2_combout\ = ( \block2[11]~DUPLICATE_q\ & ( ((!\block1[11]~DUPLICATE_q\ & \c0|current_state.STATE4~q\)) # (\c0|current_state.STATE6~q\) ) ) # ( !\block2[11]~DUPLICATE_q\ & ( (!\block1[11]~DUPLICATE_q\ & \c0|current_state.STATE4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block1[11]~DUPLICATE_q\,
	datab => \c0|ALT_INV_current_state.STATE6~q\,
	datac => \c0|ALT_INV_current_state.STATE4~q\,
	dataf => \ALT_INV_block2[11]~DUPLICATE_q\,
	combout => \c0|Selector45~2_combout\);

-- Location: LABCELL_X33_Y2_N57
\c0|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector45~0_combout\ = ( \c0|current_state.STATE16~q\ & ( \block8[11]~DUPLICATE_q\ & ( (!\block7[11]~DUPLICATE_q\ & ((!block6(11)) # (!\c0|current_state.STATE14~q\))) ) ) ) # ( !\c0|current_state.STATE16~q\ & ( \block8[11]~DUPLICATE_q\ & ( 
-- (!block6(11)) # (!\c0|current_state.STATE14~q\) ) ) ) # ( \c0|current_state.STATE16~q\ & ( !\block8[11]~DUPLICATE_q\ & ( (!\block7[11]~DUPLICATE_q\ & (!\c0|current_state.STATE18~q\ & ((!block6(11)) # (!\c0|current_state.STATE14~q\)))) ) ) ) # ( 
-- !\c0|current_state.STATE16~q\ & ( !\block8[11]~DUPLICATE_q\ & ( (!\c0|current_state.STATE18~q\ & ((!block6(11)) # (!\c0|current_state.STATE14~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000110000001000000011111111101010101100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(11),
	datab => \ALT_INV_block7[11]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE18~q\,
	datad => \c0|ALT_INV_current_state.STATE14~q\,
	datae => \c0|ALT_INV_current_state.STATE16~q\,
	dataf => \ALT_INV_block8[11]~DUPLICATE_q\,
	combout => \c0|Selector45~0_combout\);

-- Location: MLABCELL_X39_Y1_N51
\c0|Selector45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector45~1_combout\ = ( \c0|current_state.STATE10~q\ & ( ((!block5(11) & \c0|current_state.STATE12~q\)) # (block4(11)) ) ) # ( !\c0|current_state.STATE10~q\ & ( (!block5(11) & \c0|current_state.STATE12~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011111010111100000000101010100000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(11),
	datac => ALT_INV_block4(11),
	datad => \c0|ALT_INV_current_state.STATE12~q\,
	datae => \c0|ALT_INV_current_state.STATE10~q\,
	combout => \c0|Selector45~1_combout\);

-- Location: MLABCELL_X34_Y1_N57
\c0|Selector45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector45~3_combout\ = ( \block3[11]~DUPLICATE_q\ & ( ((!\c0|Selector45~0_combout\) # ((\c0|Selector45~1_combout\) # (\c0|current_state.STATE8~q\))) # (\c0|Selector45~2_combout\) ) ) # ( !\block3[11]~DUPLICATE_q\ & ( ((!\c0|Selector45~0_combout\) # 
-- (\c0|Selector45~1_combout\)) # (\c0|Selector45~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111111111110111011111111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector45~2_combout\,
	datab => \c0|ALT_INV_Selector45~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datad => \c0|ALT_INV_Selector45~1_combout\,
	dataf => \ALT_INV_block3[11]~DUPLICATE_q\,
	combout => \c0|Selector45~3_combout\);

-- Location: FF_X34_Y1_N58
\c0|xblockout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector45~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(4));

-- Location: MLABCELL_X39_Y1_N6
\c0|Selector46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector46~2_combout\ = ( block2(10) & ( (block1(10) & \c0|current_state.STATE4~q\) ) ) # ( !block2(10) & ( ((block1(10) & \c0|current_state.STATE4~q\)) # (\c0|current_state.STATE6~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_block1(10),
	datac => \c0|ALT_INV_current_state.STATE4~q\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block2(10),
	combout => \c0|Selector46~2_combout\);

-- Location: LABCELL_X40_Y1_N24
\c0|Selector46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector46~0_combout\ = ( \c0|current_state.STATE14~q\ & ( block7(10) & ( (!block6(10) & (!\c0|current_state.STATE16~q\ & ((!\c0|current_state.STATE18~q\) # (block8(10))))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( block7(10) & ( 
-- (!\c0|current_state.STATE16~q\ & ((!\c0|current_state.STATE18~q\) # (block8(10)))) ) ) ) # ( \c0|current_state.STATE14~q\ & ( !block7(10) & ( (!block6(10) & ((!\c0|current_state.STATE18~q\) # (block8(10)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( 
-- !block7(10) & ( (!\c0|current_state.STATE18~q\) # (block8(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011101010100010001011110000001100001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(10),
	datab => ALT_INV_block8(10),
	datac => \c0|ALT_INV_current_state.STATE16~q\,
	datad => \c0|ALT_INV_current_state.STATE18~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => ALT_INV_block7(10),
	combout => \c0|Selector46~0_combout\);

-- Location: MLABCELL_X39_Y1_N9
\c0|Selector46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector46~1_combout\ = ( \block5[10]~DUPLICATE_q\ & ( ((block4(10) & \c0|current_state.STATE10~q\)) # (\c0|current_state.STATE12~q\) ) ) # ( !\block5[10]~DUPLICATE_q\ & ( (block4(10) & \c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(10),
	datac => \c0|ALT_INV_current_state.STATE12~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \ALT_INV_block5[10]~DUPLICATE_q\,
	combout => \c0|Selector46~1_combout\);

-- Location: MLABCELL_X39_Y1_N12
\c0|Selector46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector46~3_combout\ = ( block3(10) & ( \c0|Selector46~1_combout\ ) ) # ( !block3(10) & ( \c0|Selector46~1_combout\ ) ) # ( block3(10) & ( !\c0|Selector46~1_combout\ & ( ((!\c0|Selector46~0_combout\) # (\c0|current_state.STATE8~q\)) # 
-- (\c0|Selector46~2_combout\) ) ) ) # ( !block3(10) & ( !\c0|Selector46~1_combout\ & ( (!\c0|Selector46~0_combout\) # (\c0|Selector46~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector46~2_combout\,
	datab => \c0|ALT_INV_Selector46~0_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datae => ALT_INV_block3(10),
	dataf => \c0|ALT_INV_Selector46~1_combout\,
	combout => \c0|Selector46~3_combout\);

-- Location: FF_X39_Y1_N13
\c0|xblockout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector46~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(3));

-- Location: MLABCELL_X39_Y1_N36
\c0|Selector47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector47~1_combout\ = ( block5(9) & ( ((block4(9) & \c0|current_state.STATE10~q\)) # (\c0|current_state.STATE12~q\) ) ) # ( !block5(9) & ( (block4(9) & \c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(9),
	datac => \c0|ALT_INV_current_state.STATE12~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => ALT_INV_block5(9),
	combout => \c0|Selector47~1_combout\);

-- Location: MLABCELL_X39_Y1_N39
\c0|Selector47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector47~2_combout\ = ( block2(9) & ( ((\c0|current_state.STATE4~q\ & \block1[9]~DUPLICATE_q\)) # (\c0|current_state.STATE6~q\) ) ) # ( !block2(9) & ( (\c0|current_state.STATE4~q\ & \block1[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_current_state.STATE4~q\,
	datac => \ALT_INV_block1[9]~DUPLICATE_q\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block2(9),
	combout => \c0|Selector47~2_combout\);

-- Location: LABCELL_X40_Y1_N18
\c0|Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector47~0_combout\ = ( \c0|current_state.STATE14~q\ & ( \block8[9]~DUPLICATE_q\ & ( (!\block6[9]~DUPLICATE_q\ & ((!\c0|current_state.STATE16~q\) # (!block7(9)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( \block8[9]~DUPLICATE_q\ & ( 
-- (!\c0|current_state.STATE16~q\) # (!block7(9)) ) ) ) # ( \c0|current_state.STATE14~q\ & ( !\block8[9]~DUPLICATE_q\ & ( (!\block6[9]~DUPLICATE_q\ & (!\c0|current_state.STATE18~q\ & ((!\c0|current_state.STATE16~q\) # (!block7(9))))) ) ) ) # ( 
-- !\c0|current_state.STATE14~q\ & ( !\block8[9]~DUPLICATE_q\ & ( (!\c0|current_state.STATE18~q\ & ((!\c0|current_state.STATE16~q\) # (!block7(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111000000000000011101110111011101110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE16~q\,
	datab => ALT_INV_block7(9),
	datac => \ALT_INV_block6[9]~DUPLICATE_q\,
	datad => \c0|ALT_INV_current_state.STATE18~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => \ALT_INV_block8[9]~DUPLICATE_q\,
	combout => \c0|Selector47~0_combout\);

-- Location: MLABCELL_X34_Y1_N36
\c0|Selector47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector47~3_combout\ = ( \c0|Selector47~2_combout\ & ( \c0|Selector47~0_combout\ ) ) # ( !\c0|Selector47~2_combout\ & ( \c0|Selector47~0_combout\ & ( ((\block3[9]~DUPLICATE_q\ & \c0|current_state.STATE8~q\)) # (\c0|Selector47~1_combout\) ) ) ) # ( 
-- \c0|Selector47~2_combout\ & ( !\c0|Selector47~0_combout\ ) ) # ( !\c0|Selector47~2_combout\ & ( !\c0|Selector47~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector47~1_combout\,
	datab => \ALT_INV_block3[9]~DUPLICATE_q\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector47~2_combout\,
	dataf => \c0|ALT_INV_Selector47~0_combout\,
	combout => \c0|Selector47~3_combout\);

-- Location: FF_X34_Y1_N37
\c0|xblockout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector47~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(2));

-- Location: FF_X40_Y1_N32
\block8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block8[8]~6_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block8(8));

-- Location: FF_X40_Y3_N59
\block6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(8));

-- Location: LABCELL_X40_Y1_N54
\c0|Selector48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector48~0_combout\ = ( !\c0|current_state.STATE14~q\ & ( block6(8) & ( (!\block7[8]~DUPLICATE_q\ & (((!\c0|current_state.STATE18~q\)) # (block8(8)))) # (\block7[8]~DUPLICATE_q\ & (!\c0|current_state.STATE16~q\ & ((!\c0|current_state.STATE18~q\) # 
-- (block8(8))))) ) ) ) # ( \c0|current_state.STATE14~q\ & ( !block6(8) & ( (!\block7[8]~DUPLICATE_q\ & (((!\c0|current_state.STATE18~q\)) # (block8(8)))) # (\block7[8]~DUPLICATE_q\ & (!\c0|current_state.STATE16~q\ & ((!\c0|current_state.STATE18~q\) # 
-- (block8(8))))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( !block6(8) & ( (!\block7[8]~DUPLICATE_q\ & (((!\c0|current_state.STATE18~q\)) # (block8(8)))) # (\block7[8]~DUPLICATE_q\ & (!\c0|current_state.STATE16~q\ & ((!\c0|current_state.STATE18~q\) # 
-- (block8(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000110010111110100011001011111010001100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block7[8]~DUPLICATE_q\,
	datab => ALT_INV_block8(8),
	datac => \c0|ALT_INV_current_state.STATE16~q\,
	datad => \c0|ALT_INV_current_state.STATE18~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => ALT_INV_block6(8),
	combout => \c0|Selector48~0_combout\);

-- Location: FF_X39_Y5_N46
\block2[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add1~29_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block2[8]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y5_N48
\c0|Selector48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector48~2_combout\ = ( \c0|current_state.STATE6~q\ & ( \block1[8]~DUPLICATE_q\ & ( (\c0|current_state.STATE4~q\) # (\block2[8]~DUPLICATE_q\) ) ) ) # ( !\c0|current_state.STATE6~q\ & ( \block1[8]~DUPLICATE_q\ & ( \c0|current_state.STATE4~q\ ) ) ) # 
-- ( \c0|current_state.STATE6~q\ & ( !\block1[8]~DUPLICATE_q\ & ( \block2[8]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block2[8]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE4~q\,
	datae => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => \ALT_INV_block1[8]~DUPLICATE_q\,
	combout => \c0|Selector48~2_combout\);

-- Location: MLABCELL_X34_Y1_N24
\c0|Selector48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector48~1_combout\ = ( \c0|current_state.STATE12~q\ & ( \block5[8]~DUPLICATE_q\ ) ) # ( !\c0|current_state.STATE12~q\ & ( \block5[8]~DUPLICATE_q\ & ( (block4(8) & \c0|current_state.STATE10~q\) ) ) ) # ( \c0|current_state.STATE12~q\ & ( 
-- !\block5[8]~DUPLICATE_q\ & ( (block4(8) & \c0|current_state.STATE10~q\) ) ) ) # ( !\c0|current_state.STATE12~q\ & ( !\block5[8]~DUPLICATE_q\ & ( (block4(8) & \c0|current_state.STATE10~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(8),
	datac => \c0|ALT_INV_current_state.STATE10~q\,
	datae => \c0|ALT_INV_current_state.STATE12~q\,
	dataf => \ALT_INV_block5[8]~DUPLICATE_q\,
	combout => \c0|Selector48~1_combout\);

-- Location: MLABCELL_X34_Y1_N0
\c0|Selector48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector48~3_combout\ = ( \c0|Selector48~1_combout\ & ( block3(8) ) ) # ( !\c0|Selector48~1_combout\ & ( block3(8) & ( (!\c0|Selector48~0_combout\) # ((\c0|current_state.STATE8~q\) # (\c0|Selector48~2_combout\)) ) ) ) # ( \c0|Selector48~1_combout\ & ( 
-- !block3(8) ) ) # ( !\c0|Selector48~1_combout\ & ( !block3(8) & ( (!\c0|Selector48~0_combout\) # (\c0|Selector48~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011111111111111111110111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector48~0_combout\,
	datab => \c0|ALT_INV_Selector48~2_combout\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector48~1_combout\,
	dataf => ALT_INV_block3(8),
	combout => \c0|Selector48~3_combout\);

-- Location: FF_X34_Y1_N1
\c0|xblockout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector48~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(1));

-- Location: MLABCELL_X39_Y1_N30
\c0|Selector49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector49~2_combout\ = ( block1(7) & ( block2(7) & ( (\c0|current_state.STATE6~q\) # (\c0|current_state.STATE4~q\) ) ) ) # ( !block1(7) & ( block2(7) & ( \c0|current_state.STATE6~q\ ) ) ) # ( block1(7) & ( !block2(7) & ( \c0|current_state.STATE4~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100110011001100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE4~q\,
	datab => \c0|ALT_INV_current_state.STATE6~q\,
	datae => ALT_INV_block1(7),
	dataf => ALT_INV_block2(7),
	combout => \c0|Selector49~2_combout\);

-- Location: FF_X40_Y3_N40
\block7[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block7[7]~DUPLICATE_q\);

-- Location: FF_X43_Y3_N58
\block6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add5~25_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block6(7));

-- Location: LABCELL_X40_Y1_N0
\c0|Selector49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector49~0_combout\ = ( !\c0|current_state.STATE14~q\ & ( block6(7) & ( (!\block7[7]~DUPLICATE_q\ & ((!\block8[7]~DUPLICATE_q\) # ((!\c0|current_state.STATE18~q\)))) # (\block7[7]~DUPLICATE_q\ & (!\c0|current_state.STATE16~q\ & 
-- ((!\block8[7]~DUPLICATE_q\) # (!\c0|current_state.STATE18~q\)))) ) ) ) # ( \c0|current_state.STATE14~q\ & ( !block6(7) & ( (!\block7[7]~DUPLICATE_q\ & ((!\block8[7]~DUPLICATE_q\) # ((!\c0|current_state.STATE18~q\)))) # (\block7[7]~DUPLICATE_q\ & 
-- (!\c0|current_state.STATE16~q\ & ((!\block8[7]~DUPLICATE_q\) # (!\c0|current_state.STATE18~q\)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( !block6(7) & ( (!\block7[7]~DUPLICATE_q\ & ((!\block8[7]~DUPLICATE_q\) # ((!\c0|current_state.STATE18~q\)))) # 
-- (\block7[7]~DUPLICATE_q\ & (!\c0|current_state.STATE16~q\ & ((!\block8[7]~DUPLICATE_q\) # (!\c0|current_state.STATE18~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block7[7]~DUPLICATE_q\,
	datab => \ALT_INV_block8[7]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE16~q\,
	datad => \c0|ALT_INV_current_state.STATE18~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => ALT_INV_block6(7),
	combout => \c0|Selector49~0_combout\);

-- Location: LABCELL_X35_Y1_N51
\c0|Selector49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector49~1_combout\ = ( \c0|current_state.STATE12~q\ & ( ((block4(7) & \c0|current_state.STATE10~q\)) # (block5(7)) ) ) # ( !\c0|current_state.STATE12~q\ & ( (block4(7) & \c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block4(7),
	datac => ALT_INV_block5(7),
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \c0|ALT_INV_current_state.STATE12~q\,
	combout => \c0|Selector49~1_combout\);

-- Location: LABCELL_X35_Y1_N30
\c0|Selector49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector49~3_combout\ = ( \c0|Selector49~0_combout\ & ( \c0|Selector49~1_combout\ ) ) # ( !\c0|Selector49~0_combout\ & ( \c0|Selector49~1_combout\ ) ) # ( \c0|Selector49~0_combout\ & ( !\c0|Selector49~1_combout\ & ( ((block3(7) & 
-- \c0|current_state.STATE8~q\)) # (\c0|Selector49~2_combout\) ) ) ) # ( !\c0|Selector49~0_combout\ & ( !\c0|Selector49~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001101110011011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block3(7),
	datab => \c0|ALT_INV_Selector49~2_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector49~0_combout\,
	dataf => \c0|ALT_INV_Selector49~1_combout\,
	combout => \c0|Selector49~3_combout\);

-- Location: FF_X35_Y1_N32
\c0|xblockout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector49~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(0));

-- Location: LABCELL_X35_Y1_N0
\d0|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~13_sumout\ = SUM(( \c0|count_Block\(0) ) + ( \c0|xblockout\(0) ) + ( !VCC ))
-- \d0|Add2~14\ = CARRY(( \c0|count_Block\(0) ) + ( \c0|xblockout\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_xblockout\(0),
	datad => \c0|ALT_INV_count_Block\(0),
	cin => GND,
	sumout => \d0|Add2~13_sumout\,
	cout => \d0|Add2~14\);

-- Location: LABCELL_X35_Y1_N3
\d0|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~17_sumout\ = SUM(( \c0|count_Block\(1) ) + ( \c0|xblockout\(1) ) + ( \d0|Add2~14\ ))
-- \d0|Add2~18\ = CARRY(( \c0|count_Block\(1) ) + ( \c0|xblockout\(1) ) + ( \d0|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_xblockout\(1),
	datad => \c0|ALT_INV_count_Block\(1),
	cin => \d0|Add2~14\,
	sumout => \d0|Add2~17_sumout\,
	cout => \d0|Add2~18\);

-- Location: LABCELL_X35_Y1_N6
\d0|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~21_sumout\ = SUM(( \c0|count_Block\(2) ) + ( \c0|xblockout\(2) ) + ( \d0|Add2~18\ ))
-- \d0|Add2~22\ = CARRY(( \c0|count_Block\(2) ) + ( \c0|xblockout\(2) ) + ( \d0|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_xblockout\(2),
	datad => \c0|ALT_INV_count_Block\(2),
	cin => \d0|Add2~18\,
	sumout => \d0|Add2~21_sumout\,
	cout => \d0|Add2~22\);

-- Location: LABCELL_X35_Y1_N9
\d0|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~25_sumout\ = SUM(( \c0|xblockout\(3) ) + ( \c0|count_Block\(3) ) + ( \d0|Add2~22\ ))
-- \d0|Add2~26\ = CARRY(( \c0|xblockout\(3) ) + ( \c0|count_Block\(3) ) + ( \d0|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_count_Block\(3),
	datad => \c0|ALT_INV_xblockout\(3),
	cin => \d0|Add2~22\,
	sumout => \d0|Add2~25_sumout\,
	cout => \d0|Add2~26\);

-- Location: LABCELL_X35_Y1_N12
\d0|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~29_sumout\ = SUM(( \c0|xblockout\(4) ) + ( \c0|count_Block\(4) ) + ( \d0|Add2~26\ ))
-- \d0|Add2~30\ = CARRY(( \c0|xblockout\(4) ) + ( \c0|count_Block\(4) ) + ( \d0|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_count_Block\(4),
	datad => \c0|ALT_INV_xblockout\(4),
	cin => \d0|Add2~26\,
	sumout => \d0|Add2~29_sumout\,
	cout => \d0|Add2~30\);

-- Location: LABCELL_X35_Y1_N15
\d0|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~9_sumout\ = SUM(( \c0|xblockout\(5) ) + ( \c0|count_Block\(5) ) + ( \d0|Add2~30\ ))
-- \d0|Add2~10\ = CARRY(( \c0|xblockout\(5) ) + ( \c0|count_Block\(5) ) + ( \d0|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count_Block\(5),
	datad => \c0|ALT_INV_xblockout\(5),
	cin => \d0|Add2~30\,
	sumout => \d0|Add2~9_sumout\,
	cout => \d0|Add2~10\);

-- Location: LABCELL_X35_Y1_N18
\d0|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~5_sumout\ = SUM(( \c0|count_Block\(6) ) + ( \c0|xblockout\(6) ) + ( \d0|Add2~10\ ))
-- \d0|Add2~6\ = CARRY(( \c0|count_Block\(6) ) + ( \c0|xblockout\(6) ) + ( \d0|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_xblockout\(6),
	datad => \c0|ALT_INV_count_Block\(6),
	cin => \d0|Add2~10\,
	sumout => \d0|Add2~5_sumout\,
	cout => \d0|Add2~6\);

-- Location: LABCELL_X35_Y3_N51
\d0|XOut[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[6]~5_combout\ = ( \d0|YOut[6]~0_combout\ & ( \d0|Add2~5_sumout\ & ( (!\c0|control\(1)) # (\c0|Blacken\(13)) ) ) ) # ( !\d0|YOut[6]~0_combout\ & ( \d0|Add2~5_sumout\ & ( (!\c0|control\(1) & (XPos(6))) # (\c0|control\(1) & ((\c0|Blacken\(13)))) ) ) 
-- ) # ( \d0|YOut[6]~0_combout\ & ( !\d0|Add2~5_sumout\ & ( (\c0|control\(1) & \c0|Blacken\(13)) ) ) ) # ( !\d0|YOut[6]~0_combout\ & ( !\d0|Add2~5_sumout\ & ( (!\c0|control\(1) & (XPos(6))) # (\c0|control\(1) & ((\c0|Blacken\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000110000001101000111010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(6),
	datab => \c0|ALT_INV_control\(1),
	datac => \c0|ALT_INV_Blacken\(13),
	datae => \d0|ALT_INV_YOut[6]~0_combout\,
	dataf => \d0|ALT_INV_Add2~5_sumout\,
	combout => \d0|XOut[6]~5_combout\);

-- Location: LABCELL_X35_Y3_N24
\d0|XOut[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(6) = ( \d0|XOut[6]~5_combout\ & ( (\KEY[0]~input_o\ & ((\d0|XOut[7]~4_combout\) # (\d0|XOut\(6)))) ) ) # ( !\d0|XOut[6]~5_combout\ & ( (\KEY[0]~input_o\ & (\d0|XOut\(6) & !\d0|XOut[7]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut\(6),
	datad => \d0|ALT_INV_XOut[7]~4_combout\,
	dataf => \d0|ALT_INV_XOut[6]~5_combout\,
	combout => \d0|XOut\(6));

-- Location: LABCELL_X35_Y3_N33
\d0|XOut[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[5]~6_combout\ = ( \d0|YOut[6]~0_combout\ & ( \d0|Add2~9_sumout\ & ( (!\c0|control\(1)) # (\c0|Blacken\(12)) ) ) ) # ( !\d0|YOut[6]~0_combout\ & ( \d0|Add2~9_sumout\ & ( (!\c0|control\(1) & (XPos(5))) # (\c0|control\(1) & ((\c0|Blacken\(12)))) ) ) 
-- ) # ( \d0|YOut[6]~0_combout\ & ( !\d0|Add2~9_sumout\ & ( (\c0|control\(1) & \c0|Blacken\(12)) ) ) ) # ( !\d0|YOut[6]~0_combout\ & ( !\d0|Add2~9_sumout\ & ( (!\c0|control\(1) & (XPos(5))) # (\c0|control\(1) & ((\c0|Blacken\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000001010000010100100111001001111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => ALT_INV_XPos(5),
	datac => \c0|ALT_INV_Blacken\(12),
	datae => \d0|ALT_INV_YOut[6]~0_combout\,
	dataf => \d0|ALT_INV_Add2~9_sumout\,
	combout => \d0|XOut[5]~6_combout\);

-- Location: LABCELL_X35_Y3_N27
\d0|XOut[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(5) = ( \d0|XOut[5]~6_combout\ & ( (\KEY[0]~input_o\ & ((\d0|XOut\(5)) # (\d0|XOut[7]~4_combout\))) ) ) # ( !\d0|XOut[5]~6_combout\ & ( (\KEY[0]~input_o\ & (!\d0|XOut[7]~4_combout\ & \d0|XOut\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut[7]~4_combout\,
	datad => \d0|ALT_INV_XOut\(5),
	dataf => \d0|ALT_INV_XOut[5]~6_combout\,
	combout => \d0|XOut\(5));

-- Location: FF_X42_Y1_N52
\block7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	asdata => \Add6~1_sumout\,
	sload => VCC,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block7(14));

-- Location: LABCELL_X42_Y2_N18
\c0|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector42~0_combout\ = ( !\c0|current_state.STATE18~q\ & ( \block8[14]~DUPLICATE_q\ & ( (!block6(14) & ((!block7(14)) # ((!\c0|current_state.STATE16~q\)))) # (block6(14) & (!\c0|current_state.STATE14~q\ & ((!block7(14)) # 
-- (!\c0|current_state.STATE16~q\)))) ) ) ) # ( \c0|current_state.STATE18~q\ & ( !\block8[14]~DUPLICATE_q\ & ( (!block6(14) & ((!block7(14)) # ((!\c0|current_state.STATE16~q\)))) # (block6(14) & (!\c0|current_state.STATE14~q\ & ((!block7(14)) # 
-- (!\c0|current_state.STATE16~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( !\block8[14]~DUPLICATE_q\ & ( (!block6(14) & ((!block7(14)) # ((!\c0|current_state.STATE16~q\)))) # (block6(14) & (!\c0|current_state.STATE14~q\ & ((!block7(14)) # 
-- (!\c0|current_state.STATE16~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(14),
	datab => ALT_INV_block7(14),
	datac => \c0|ALT_INV_current_state.STATE14~q\,
	datad => \c0|ALT_INV_current_state.STATE16~q\,
	datae => \c0|ALT_INV_current_state.STATE18~q\,
	dataf => \ALT_INV_block8[14]~DUPLICATE_q\,
	combout => \c0|Selector42~0_combout\);

-- Location: LABCELL_X40_Y1_N42
\c0|Selector42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector42~1_combout\ = ( \c0|current_state.STATE12~q\ & ( ((!block4(14) & \c0|current_state.STATE10~q\)) # (block5(14)) ) ) # ( !\c0|current_state.STATE12~q\ & ( (!block4(14) & \c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block5(14),
	datac => ALT_INV_block4(14),
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \c0|ALT_INV_current_state.STATE12~q\,
	combout => \c0|Selector42~1_combout\);

-- Location: LABCELL_X40_Y1_N45
\c0|Selector42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector42~2_combout\ = ( block2(14) & ( ((\c0|current_state.STATE4~q\ & block1(14))) # (\c0|current_state.STATE6~q\) ) ) # ( !block2(14) & ( (\c0|current_state.STATE4~q\ & block1(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_current_state.STATE4~q\,
	datac => ALT_INV_block1(14),
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block2(14),
	combout => \c0|Selector42~2_combout\);

-- Location: MLABCELL_X39_Y1_N3
\c0|Selector42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector42~3_combout\ = ( \c0|Selector42~2_combout\ & ( block3(14) ) ) # ( !\c0|Selector42~2_combout\ & ( block3(14) & ( (!\c0|Selector42~0_combout\) # ((\c0|current_state.STATE8~q\) # (\c0|Selector42~1_combout\)) ) ) ) # ( \c0|Selector42~2_combout\ & 
-- ( !block3(14) ) ) # ( !\c0|Selector42~2_combout\ & ( !block3(14) & ( (!\c0|Selector42~0_combout\) # (\c0|Selector42~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011111111111111111110111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector42~0_combout\,
	datab => \c0|ALT_INV_Selector42~1_combout\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector42~2_combout\,
	dataf => ALT_INV_block3(14),
	combout => \c0|Selector42~3_combout\);

-- Location: FF_X39_Y1_N4
\c0|xblockout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector42~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|xblockout\(7));

-- Location: LABCELL_X35_Y1_N21
\d0|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add2~1_sumout\ = SUM(( \c0|xblockout\(7) ) + ( \c0|count_Block\(7) ) + ( \d0|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count_Block\(7),
	datad => \c0|ALT_INV_xblockout\(7),
	cin => \d0|Add2~6\,
	sumout => \d0|Add2~1_sumout\);

-- Location: LABCELL_X35_Y1_N57
\d0|XOut[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[7]~0_combout\ = ( \d0|Add2~1_sumout\ & ( XPos(7) & ( (!\c0|control\(1)) # (\c0|Blacken\(14)) ) ) ) # ( !\d0|Add2~1_sumout\ & ( XPos(7) & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\))) # (\c0|control\(1) & (\c0|Blacken\(14))) ) ) ) # ( 
-- \d0|Add2~1_sumout\ & ( !XPos(7) & ( (!\c0|control\(1) & ((\d0|YOut[6]~0_combout\))) # (\c0|control\(1) & (\c0|Blacken\(14))) ) ) ) # ( !\d0|Add2~1_sumout\ & ( !XPos(7) & ( (\c0|control\(1) & \c0|Blacken\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110110001101110110001101100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \c0|ALT_INV_Blacken\(14),
	datac => \d0|ALT_INV_YOut[6]~0_combout\,
	datae => \d0|ALT_INV_Add2~1_sumout\,
	dataf => ALT_INV_XPos(7),
	combout => \d0|XOut[7]~0_combout\);

-- Location: LABCELL_X35_Y1_N48
\d0|XOut[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(7) = ( \d0|XOut[7]~0_combout\ & ( (\KEY[0]~input_o\ & ((\d0|XOut[7]~4_combout\) # (\d0|XOut\(7)))) ) ) # ( !\d0|XOut[7]~0_combout\ & ( (\KEY[0]~input_o\ & (\d0|XOut\(7) & !\d0|XOut[7]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut\(7),
	datad => \d0|ALT_INV_XOut[7]~4_combout\,
	dataf => \d0|ALT_INV_XOut[7]~0_combout\,
	combout => \d0|XOut\(7));

-- Location: LABCELL_X35_Y2_N33
\VGA|writeEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~0_combout\ = ( \d0|XOut\(7) & ( (\d0|XOut\(5)) # (\d0|XOut\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_XOut\(6),
	datad => \d0|ALT_INV_XOut\(5),
	dataf => \d0|ALT_INV_XOut\(7),
	combout => \VGA|writeEn~0_combout\);

-- Location: MLABCELL_X39_Y6_N18
\c0|Selector50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector50~2_combout\ = ( \c0|current_state.STATE4~q\ & ( (!block1(6)) # ((\block2[6]~DUPLICATE_q\ & \c0|current_state.STATE6~q\)) ) ) # ( !\c0|current_state.STATE4~q\ & ( (\block2[6]~DUPLICATE_q\ & \c0|current_state.STATE6~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110101011101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(6),
	datab => \ALT_INV_block2[6]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => \c0|ALT_INV_current_state.STATE4~q\,
	combout => \c0|Selector50~2_combout\);

-- Location: MLABCELL_X39_Y2_N42
\c0|Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector50~0_combout\ = ( \c0|current_state.STATE18~q\ & ( \c0|current_state.STATE14~q\ & ( (!\block6[6]~DUPLICATE_q\ & (!\block8[6]~DUPLICATE_q\ & ((!block7(6)) # (!\c0|current_state.STATE16~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( 
-- \c0|current_state.STATE14~q\ & ( (!\block6[6]~DUPLICATE_q\ & ((!block7(6)) # (!\c0|current_state.STATE16~q\))) ) ) ) # ( \c0|current_state.STATE18~q\ & ( !\c0|current_state.STATE14~q\ & ( (!\block8[6]~DUPLICATE_q\ & ((!block7(6)) # 
-- (!\c0|current_state.STATE16~q\))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( !\c0|current_state.STATE14~q\ & ( (!block7(6)) # (!\c0|current_state.STATE16~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(6),
	datab => \ALT_INV_block6[6]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE16~q\,
	datad => \ALT_INV_block8[6]~DUPLICATE_q\,
	datae => \c0|ALT_INV_current_state.STATE18~q\,
	dataf => \c0|ALT_INV_current_state.STATE14~q\,
	combout => \c0|Selector50~0_combout\);

-- Location: LABCELL_X33_Y4_N6
\c0|Selector50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector50~1_combout\ = ( \c0|current_state.STATE10~q\ & ( \c0|current_state.STATE12~q\ & ( (!\block5[6]~DUPLICATE_q\) # (!\block4[6]~DUPLICATE_q\) ) ) ) # ( !\c0|current_state.STATE10~q\ & ( \c0|current_state.STATE12~q\ & ( !\block5[6]~DUPLICATE_q\ ) 
-- ) ) # ( \c0|current_state.STATE10~q\ & ( !\c0|current_state.STATE12~q\ & ( !\block4[6]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010101010101010101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block5[6]~DUPLICATE_q\,
	datab => \ALT_INV_block4[6]~DUPLICATE_q\,
	datae => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \c0|ALT_INV_current_state.STATE12~q\,
	combout => \c0|Selector50~1_combout\);

-- Location: LABCELL_X33_Y4_N0
\c0|Selector50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector50~3_combout\ = ( block3(6) & ( (((!\c0|Selector50~0_combout\) # (\c0|Selector50~1_combout\)) # (\c0|Selector50~2_combout\)) # (\c0|current_state.STATE8~q\) ) ) # ( !block3(6) & ( ((!\c0|Selector50~0_combout\) # (\c0|Selector50~1_combout\)) # 
-- (\c0|Selector50~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111111110111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE8~q\,
	datab => \c0|ALT_INV_Selector50~2_combout\,
	datac => \c0|ALT_INV_Selector50~0_combout\,
	datad => \c0|ALT_INV_Selector50~1_combout\,
	dataf => ALT_INV_block3(6),
	combout => \c0|Selector50~3_combout\);

-- Location: FF_X33_Y4_N1
\c0|yblockout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector50~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(6));

-- Location: LABCELL_X35_Y4_N0
\d0|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~21_sumout\ = SUM(( \c0|count\(2) ) + ( YPos(0) ) + ( !VCC ))
-- \d0|Add1~22\ = CARRY(( \c0|count\(2) ) + ( YPos(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_YPos(0),
	datad => \c0|ALT_INV_count\(2),
	cin => GND,
	sumout => \d0|Add1~21_sumout\,
	cout => \d0|Add1~22\);

-- Location: LABCELL_X35_Y4_N3
\d0|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~25_sumout\ = SUM(( \c0|count\(3) ) + ( YPos(1) ) + ( \d0|Add1~22\ ))
-- \d0|Add1~26\ = CARRY(( \c0|count\(3) ) + ( YPos(1) ) + ( \d0|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_YPos(1),
	datad => \c0|ALT_INV_count\(3),
	cin => \d0|Add1~22\,
	sumout => \d0|Add1~25_sumout\,
	cout => \d0|Add1~26\);

-- Location: LABCELL_X35_Y4_N6
\d0|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~17_sumout\ = SUM(( YPos(2) ) + ( GND ) + ( \d0|Add1~26\ ))
-- \d0|Add1~18\ = CARRY(( YPos(2) ) + ( GND ) + ( \d0|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(2),
	cin => \d0|Add1~26\,
	sumout => \d0|Add1~17_sumout\,
	cout => \d0|Add1~18\);

-- Location: LABCELL_X35_Y4_N9
\d0|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~13_sumout\ = SUM(( YPos(3) ) + ( GND ) + ( \d0|Add1~18\ ))
-- \d0|Add1~14\ = CARRY(( YPos(3) ) + ( GND ) + ( \d0|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_YPos(3),
	cin => \d0|Add1~18\,
	sumout => \d0|Add1~13_sumout\,
	cout => \d0|Add1~14\);

-- Location: LABCELL_X35_Y4_N12
\d0|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~9_sumout\ = SUM(( YPos(4) ) + ( GND ) + ( \d0|Add1~14\ ))
-- \d0|Add1~10\ = CARRY(( YPos(4) ) + ( GND ) + ( \d0|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(4),
	cin => \d0|Add1~14\,
	sumout => \d0|Add1~9_sumout\,
	cout => \d0|Add1~10\);

-- Location: LABCELL_X35_Y4_N15
\d0|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~5_sumout\ = SUM(( YPos(5) ) + ( GND ) + ( \d0|Add1~10\ ))
-- \d0|Add1~6\ = CARRY(( YPos(5) ) + ( GND ) + ( \d0|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(5),
	cin => \d0|Add1~10\,
	sumout => \d0|Add1~5_sumout\,
	cout => \d0|Add1~6\);

-- Location: LABCELL_X35_Y4_N18
\d0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add1~1_sumout\ = SUM(( YPos(6) ) + ( GND ) + ( \d0|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_YPos(6),
	cin => \d0|Add1~6\,
	sumout => \d0|Add1~1_sumout\);

-- Location: LABCELL_X35_Y4_N51
\d0|YOut[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[6]~1_combout\ = ( \c0|Blacken\(6) & ( \d0|Add1~1_sumout\ & ( (!\d0|YOut[6]~0_combout\) # ((\c0|yblockout\(6)) # (\c0|control\(1))) ) ) ) # ( !\c0|Blacken\(6) & ( \d0|Add1~1_sumout\ & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # 
-- (\c0|yblockout\(6)))) ) ) ) # ( \c0|Blacken\(6) & ( !\d0|Add1~1_sumout\ & ( ((\d0|YOut[6]~0_combout\ & \c0|yblockout\(6))) # (\c0|control\(1)) ) ) ) # ( !\c0|Blacken\(6) & ( !\d0|Add1~1_sumout\ & ( (\d0|YOut[6]~0_combout\ & (!\c0|control\(1) & 
-- \c0|yblockout\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111110100000111100001010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_control\(1),
	datad => \c0|ALT_INV_yblockout\(6),
	datae => \c0|ALT_INV_Blacken\(6),
	dataf => \d0|ALT_INV_Add1~1_sumout\,
	combout => \d0|YOut[6]~1_combout\);

-- Location: LABCELL_X35_Y2_N39
\d0|YOut[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(6) = ( \d0|YOut\(6) & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~4_combout\) # (\d0|YOut[6]~1_combout\))) ) ) # ( !\d0|YOut\(6) & ( (\KEY[0]~input_o\ & (\d0|YOut[6]~1_combout\ & \d0|XOut[7]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \d0|ALT_INV_YOut[6]~1_combout\,
	datad => \d0|ALT_INV_XOut[7]~4_combout\,
	dataf => \d0|ALT_INV_YOut\(6),
	combout => \d0|YOut\(6));

-- Location: LABCELL_X42_Y5_N18
\c0|Selector51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector51~0_combout\ = ( \c0|current_state.STATE14~q\ & ( \block6[5]~DUPLICATE_q\ & ( (!\block8[5]~DUPLICATE_q\ & ((!block7(5)) # ((!\c0|current_state.STATE16~q\)))) # (\block8[5]~DUPLICATE_q\ & (!\c0|current_state.STATE18~q\ & ((!block7(5)) # 
-- (!\c0|current_state.STATE16~q\)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( \block6[5]~DUPLICATE_q\ & ( (!\block8[5]~DUPLICATE_q\ & ((!block7(5)) # ((!\c0|current_state.STATE16~q\)))) # (\block8[5]~DUPLICATE_q\ & (!\c0|current_state.STATE18~q\ & 
-- ((!block7(5)) # (!\c0|current_state.STATE16~q\)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( !\block6[5]~DUPLICATE_q\ & ( (!\block8[5]~DUPLICATE_q\ & ((!block7(5)) # ((!\c0|current_state.STATE16~q\)))) # (\block8[5]~DUPLICATE_q\ & 
-- (!\c0|current_state.STATE18~q\ & ((!block7(5)) # (!\c0|current_state.STATE16~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000000000000000000011111010110010001111101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_block8[5]~DUPLICATE_q\,
	datab => ALT_INV_block7(5),
	datac => \c0|ALT_INV_current_state.STATE18~q\,
	datad => \c0|ALT_INV_current_state.STATE16~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => \ALT_INV_block6[5]~DUPLICATE_q\,
	combout => \c0|Selector51~0_combout\);

-- Location: FF_X39_Y6_N4
\block2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block2[5]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block2(5));

-- Location: MLABCELL_X34_Y7_N39
\c0|Selector51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector51~2_combout\ = ( block2(5) & ( ((block1(5) & \c0|current_state.STATE4~q\)) # (\c0|current_state.STATE6~q\) ) ) # ( !block2(5) & ( (block1(5) & \c0|current_state.STATE4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(5),
	datac => \c0|ALT_INV_current_state.STATE6~q\,
	datad => \c0|ALT_INV_current_state.STATE4~q\,
	dataf => ALT_INV_block2(5),
	combout => \c0|Selector51~2_combout\);

-- Location: FF_X35_Y5_N4
\block4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block4[5]~feeder_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => block4(5));

-- Location: MLABCELL_X34_Y7_N36
\c0|Selector51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector51~1_combout\ = ( block4(5) & ( ((\block5[5]~DUPLICATE_q\ & \c0|current_state.STATE12~q\)) # (\c0|current_state.STATE10~q\) ) ) # ( !block4(5) & ( (\block5[5]~DUPLICATE_q\ & \c0|current_state.STATE12~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block5[5]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE12~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => ALT_INV_block4(5),
	combout => \c0|Selector51~1_combout\);

-- Location: MLABCELL_X34_Y7_N0
\c0|Selector51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector51~3_combout\ = ( \c0|Selector51~1_combout\ & ( \block3[5]~DUPLICATE_q\ ) ) # ( !\c0|Selector51~1_combout\ & ( \block3[5]~DUPLICATE_q\ & ( (!\c0|Selector51~0_combout\) # (\c0|Selector51~2_combout\) ) ) ) # ( \c0|Selector51~1_combout\ & ( 
-- !\block3[5]~DUPLICATE_q\ ) ) # ( !\c0|Selector51~1_combout\ & ( !\block3[5]~DUPLICATE_q\ & ( (!\c0|Selector51~0_combout\) # ((\c0|current_state.STATE8~q\) # (\c0|Selector51~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111111111111111111110111011101110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector51~0_combout\,
	datab => \c0|ALT_INV_Selector51~2_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector51~1_combout\,
	dataf => \ALT_INV_block3[5]~DUPLICATE_q\,
	combout => \c0|Selector51~3_combout\);

-- Location: FF_X34_Y7_N1
\c0|yblockout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector51~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(5));

-- Location: LABCELL_X36_Y2_N33
\d0|YOut[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[5]~2_combout\ = ( \d0|Add1~5_sumout\ & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # ((\c0|yblockout\(5))))) # (\c0|control\(1) & (((\c0|Blacken\(5))))) ) ) # ( !\d0|Add1~5_sumout\ & ( (!\c0|control\(1) & (\d0|YOut[6]~0_combout\ & 
-- (\c0|yblockout\(5)))) # (\c0|control\(1) & (((\c0|Blacken\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_yblockout\(5),
	datad => \c0|ALT_INV_Blacken\(5),
	dataf => \d0|ALT_INV_Add1~5_sumout\,
	combout => \d0|YOut[5]~2_combout\);

-- Location: LABCELL_X36_Y2_N18
\d0|YOut[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(5) = ( \d0|YOut\(5) & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~4_combout\) # (\d0|YOut[5]~2_combout\))) ) ) # ( !\d0|YOut\(5) & ( (\d0|YOut[5]~2_combout\ & (\d0|XOut[7]~4_combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_YOut[5]~2_combout\,
	datac => \d0|ALT_INV_XOut[7]~4_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \d0|ALT_INV_YOut\(5),
	combout => \d0|YOut\(5));

-- Location: LABCELL_X42_Y5_N54
\c0|Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector52~0_combout\ = ( \c0|current_state.STATE14~q\ & ( block6(4) & ( (!block7(4) & (!\c0|current_state.STATE16~q\ & ((!\block8[4]~DUPLICATE_q\) # (!\c0|current_state.STATE18~q\)))) # (block7(4) & ((!\block8[4]~DUPLICATE_q\) # 
-- ((!\c0|current_state.STATE18~q\)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( block6(4) & ( (!block7(4) & (!\c0|current_state.STATE16~q\ & ((!\block8[4]~DUPLICATE_q\) # (!\c0|current_state.STATE18~q\)))) # (block7(4) & ((!\block8[4]~DUPLICATE_q\) # 
-- ((!\c0|current_state.STATE18~q\)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( !block6(4) & ( (!block7(4) & (!\c0|current_state.STATE16~q\ & ((!\block8[4]~DUPLICATE_q\) # (!\c0|current_state.STATE18~q\)))) # (block7(4) & ((!\block8[4]~DUPLICATE_q\) # 
-- ((!\c0|current_state.STATE18~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001010100000000000000000011111100010101001111110001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(4),
	datab => \ALT_INV_block8[4]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE18~q\,
	datad => \c0|ALT_INV_current_state.STATE16~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => ALT_INV_block6(4),
	combout => \c0|Selector52~0_combout\);

-- Location: MLABCELL_X34_Y7_N18
\c0|Selector52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector52~2_combout\ = ( block2(4) & ( ((!block1(4) & \c0|current_state.STATE4~q\)) # (\c0|current_state.STATE6~q\) ) ) # ( !block2(4) & ( (!block1(4) & \c0|current_state.STATE4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(4),
	datac => \c0|ALT_INV_current_state.STATE4~q\,
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block2(4),
	combout => \c0|Selector52~2_combout\);

-- Location: MLABCELL_X34_Y7_N21
\c0|Selector52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector52~1_combout\ = ( block4(4) & ( (\block5[4]~DUPLICATE_q\ & \c0|current_state.STATE12~q\) ) ) # ( !block4(4) & ( ((\block5[4]~DUPLICATE_q\ & \c0|current_state.STATE12~q\)) # (\c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block5[4]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE12~q\,
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => ALT_INV_block4(4),
	combout => \c0|Selector52~1_combout\);

-- Location: MLABCELL_X34_Y7_N30
\c0|Selector52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector52~3_combout\ = ( block3(4) & ( \c0|Selector52~1_combout\ ) ) # ( !block3(4) & ( \c0|Selector52~1_combout\ ) ) # ( block3(4) & ( !\c0|Selector52~1_combout\ & ( (!\c0|Selector52~0_combout\) # ((\c0|current_state.STATE8~q\) # 
-- (\c0|Selector52~2_combout\)) ) ) ) # ( !block3(4) & ( !\c0|Selector52~1_combout\ & ( (!\c0|Selector52~0_combout\) # (\c0|Selector52~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector52~0_combout\,
	datab => \c0|ALT_INV_Selector52~2_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datae => ALT_INV_block3(4),
	dataf => \c0|ALT_INV_Selector52~1_combout\,
	combout => \c0|Selector52~3_combout\);

-- Location: FF_X34_Y7_N31
\c0|yblockout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector52~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(4));

-- Location: LABCELL_X36_Y2_N30
\d0|YOut[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[4]~3_combout\ = ( \d0|Add1~9_sumout\ & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # ((\c0|yblockout\(4))))) # (\c0|control\(1) & (((\c0|Blacken\(4))))) ) ) # ( !\d0|Add1~9_sumout\ & ( (!\c0|control\(1) & (\d0|YOut[6]~0_combout\ & 
-- ((\c0|yblockout\(4))))) # (\c0|control\(1) & (((\c0|Blacken\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_Blacken\(4),
	datad => \c0|ALT_INV_yblockout\(4),
	dataf => \d0|ALT_INV_Add1~9_sumout\,
	combout => \d0|YOut[4]~3_combout\);

-- Location: LABCELL_X35_Y2_N36
\d0|YOut[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(4) = ( \d0|XOut[7]~4_combout\ & ( (\KEY[0]~input_o\ & \d0|YOut[4]~3_combout\) ) ) # ( !\d0|XOut[7]~4_combout\ & ( (\KEY[0]~input_o\ & \d0|YOut\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_YOut[4]~3_combout\,
	datad => \d0|ALT_INV_YOut\(4),
	dataf => \d0|ALT_INV_XOut[7]~4_combout\,
	combout => \d0|YOut\(4));

-- Location: MLABCELL_X34_Y7_N12
\c0|Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector53~0_combout\ = ( \c0|current_state.STATE18~q\ & ( \block8[3]~DUPLICATE_q\ & ( (!block7(3) & ((!\block6[3]~DUPLICATE_q\) # ((!\c0|current_state.STATE14~q\)))) # (block7(3) & (!\c0|current_state.STATE16~q\ & ((!\block6[3]~DUPLICATE_q\) # 
-- (!\c0|current_state.STATE14~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( \block8[3]~DUPLICATE_q\ & ( (!block7(3) & ((!\block6[3]~DUPLICATE_q\) # ((!\c0|current_state.STATE14~q\)))) # (block7(3) & (!\c0|current_state.STATE16~q\ & 
-- ((!\block6[3]~DUPLICATE_q\) # (!\c0|current_state.STATE14~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( !\block8[3]~DUPLICATE_q\ & ( (!block7(3) & ((!\block6[3]~DUPLICATE_q\) # ((!\c0|current_state.STATE14~q\)))) # (block7(3) & 
-- (!\c0|current_state.STATE16~q\ & ((!\block6[3]~DUPLICATE_q\) # (!\c0|current_state.STATE14~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000000000000000000011111010110010001111101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(3),
	datab => \ALT_INV_block6[3]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE16~q\,
	datad => \c0|ALT_INV_current_state.STATE14~q\,
	datae => \c0|ALT_INV_current_state.STATE18~q\,
	dataf => \ALT_INV_block8[3]~DUPLICATE_q\,
	combout => \c0|Selector53~0_combout\);

-- Location: MLABCELL_X34_Y7_N54
\c0|Selector53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector53~2_combout\ = ( block2(3) & ( ((\c0|current_state.STATE4~q\ & block1(3))) # (\c0|current_state.STATE6~q\) ) ) # ( !block2(3) & ( (\c0|current_state.STATE4~q\ & block1(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE4~q\,
	datac => ALT_INV_block1(3),
	datad => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => ALT_INV_block2(3),
	combout => \c0|Selector53~2_combout\);

-- Location: MLABCELL_X34_Y7_N57
\c0|Selector53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector53~1_combout\ = ( \c0|current_state.STATE12~q\ & ( (!block5(3)) # ((\block4[3]~DUPLICATE_q\ & \c0|current_state.STATE10~q\)) ) ) # ( !\c0|current_state.STATE12~q\ & ( (\block4[3]~DUPLICATE_q\ & \c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111110000111100111111000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_block4[3]~DUPLICATE_q\,
	datac => ALT_INV_block5(3),
	datad => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \c0|ALT_INV_current_state.STATE12~q\,
	combout => \c0|Selector53~1_combout\);

-- Location: FF_X33_Y3_N25
\block3[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r2|q\(0),
	d => \block3[3]~3_combout\,
	ena => \blockTemp~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \block3[3]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y7_N48
\c0|Selector53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector53~3_combout\ = ( \c0|Selector53~1_combout\ & ( \block3[3]~DUPLICATE_q\ ) ) # ( !\c0|Selector53~1_combout\ & ( \block3[3]~DUPLICATE_q\ & ( (!\c0|Selector53~0_combout\) # (\c0|Selector53~2_combout\) ) ) ) # ( \c0|Selector53~1_combout\ & ( 
-- !\block3[3]~DUPLICATE_q\ ) ) # ( !\c0|Selector53~1_combout\ & ( !\block3[3]~DUPLICATE_q\ & ( (!\c0|Selector53~0_combout\) # ((\c0|current_state.STATE8~q\) # (\c0|Selector53~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111111111111111111110111011101110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector53~0_combout\,
	datab => \c0|ALT_INV_Selector53~2_combout\,
	datac => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector53~1_combout\,
	dataf => \ALT_INV_block3[3]~DUPLICATE_q\,
	combout => \c0|Selector53~3_combout\);

-- Location: FF_X34_Y7_N49
\c0|yblockout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector53~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(3));

-- Location: LABCELL_X36_Y2_N3
\d0|YOut[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[3]~4_combout\ = ( \c0|Blacken\(3) & ( \d0|Add1~13_sumout\ & ( (!\d0|YOut[6]~0_combout\) # ((\c0|control\(1)) # (\c0|yblockout\(3))) ) ) ) # ( !\c0|Blacken\(3) & ( \d0|Add1~13_sumout\ & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # 
-- (\c0|yblockout\(3)))) ) ) ) # ( \c0|Blacken\(3) & ( !\d0|Add1~13_sumout\ & ( ((\d0|YOut[6]~0_combout\ & \c0|yblockout\(3))) # (\c0|control\(1)) ) ) ) # ( !\c0|Blacken\(3) & ( !\d0|Add1~13_sumout\ & ( (\d0|YOut[6]~0_combout\ & (\c0|yblockout\(3) & 
-- !\c0|control\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100011111111110111011000000001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_YOut[6]~0_combout\,
	datab => \c0|ALT_INV_yblockout\(3),
	datad => \c0|ALT_INV_control\(1),
	datae => \c0|ALT_INV_Blacken\(3),
	dataf => \d0|ALT_INV_Add1~13_sumout\,
	combout => \d0|YOut[3]~4_combout\);

-- Location: LABCELL_X35_Y2_N54
\d0|YOut[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(3) = ( \d0|XOut[7]~4_combout\ & ( (\d0|YOut[3]~4_combout\ & \KEY[0]~input_o\) ) ) # ( !\d0|XOut[7]~4_combout\ & ( (\KEY[0]~input_o\ & \d0|YOut\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_YOut[3]~4_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d0|ALT_INV_YOut\(3),
	dataf => \d0|ALT_INV_XOut[7]~4_combout\,
	combout => \d0|YOut\(3));

-- Location: LABCELL_X37_Y7_N24
\c0|Selector54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector54~2_combout\ = ( \c0|current_state.STATE6~q\ & ( \c0|current_state.STATE4~q\ & ( (!block2(2)) # (block1(2)) ) ) ) # ( !\c0|current_state.STATE6~q\ & ( \c0|current_state.STATE4~q\ & ( block1(2) ) ) ) # ( \c0|current_state.STATE6~q\ & ( 
-- !\c0|current_state.STATE4~q\ & ( !block2(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110001010101010101011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block1(2),
	datab => ALT_INV_block2(2),
	datae => \c0|ALT_INV_current_state.STATE6~q\,
	dataf => \c0|ALT_INV_current_state.STATE4~q\,
	combout => \c0|Selector54~2_combout\);

-- Location: LABCELL_X36_Y7_N6
\c0|Selector54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector54~0_combout\ = ( \c0|current_state.STATE18~q\ & ( block6(2) & ( (block8(2) & (!\c0|current_state.STATE14~q\ & ((!block7(2)) # (!\c0|current_state.STATE16~q\)))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( block6(2) & ( 
-- (!\c0|current_state.STATE14~q\ & ((!block7(2)) # (!\c0|current_state.STATE16~q\))) ) ) ) # ( \c0|current_state.STATE18~q\ & ( !block6(2) & ( (block8(2) & ((!block7(2)) # (!\c0|current_state.STATE16~q\))) ) ) ) # ( !\c0|current_state.STATE18~q\ & ( 
-- !block6(2) & ( (!block7(2)) # (!\c0|current_state.STATE16~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010001100100011001011111010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block7(2),
	datab => ALT_INV_block8(2),
	datac => \c0|ALT_INV_current_state.STATE16~q\,
	datad => \c0|ALT_INV_current_state.STATE14~q\,
	datae => \c0|ALT_INV_current_state.STATE18~q\,
	dataf => ALT_INV_block6(2),
	combout => \c0|Selector54~0_combout\);

-- Location: LABCELL_X35_Y6_N0
\c0|Selector54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector54~1_combout\ = ( block5(2) & ( (\c0|current_state.STATE10~q\ & \block4[2]~DUPLICATE_q\) ) ) # ( !block5(2) & ( ((\c0|current_state.STATE10~q\ & \block4[2]~DUPLICATE_q\)) # (\c0|current_state.STATE12~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c0|ALT_INV_current_state.STATE10~q\,
	datac => \ALT_INV_block4[2]~DUPLICATE_q\,
	datad => \c0|ALT_INV_current_state.STATE12~q\,
	dataf => ALT_INV_block5(2),
	combout => \c0|Selector54~1_combout\);

-- Location: LABCELL_X36_Y7_N24
\c0|Selector54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector54~3_combout\ = ( \block3[2]~DUPLICATE_q\ & ( ((!\c0|Selector54~0_combout\) # ((\c0|current_state.STATE8~q\) # (\c0|Selector54~1_combout\))) # (\c0|Selector54~2_combout\) ) ) # ( !\block3[2]~DUPLICATE_q\ & ( ((!\c0|Selector54~0_combout\) # 
-- (\c0|Selector54~1_combout\)) # (\c0|Selector54~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector54~2_combout\,
	datab => \c0|ALT_INV_Selector54~0_combout\,
	datac => \c0|ALT_INV_Selector54~1_combout\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	dataf => \ALT_INV_block3[2]~DUPLICATE_q\,
	combout => \c0|Selector54~3_combout\);

-- Location: FF_X36_Y7_N25
\c0|yblockout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector54~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(2));

-- Location: LABCELL_X36_Y2_N24
\d0|YOut[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[2]~7_combout\ = ( \d0|Add1~17_sumout\ & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # ((\c0|yblockout\(2))))) # (\c0|control\(1) & (((\c0|Blacken\(2))))) ) ) # ( !\d0|Add1~17_sumout\ & ( (!\c0|control\(1) & (\d0|YOut[6]~0_combout\ & 
-- ((\c0|yblockout\(2))))) # (\c0|control\(1) & (((\c0|Blacken\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_Blacken\(2),
	datad => \c0|ALT_INV_yblockout\(2),
	dataf => \d0|ALT_INV_Add1~17_sumout\,
	combout => \d0|YOut[2]~7_combout\);

-- Location: LABCELL_X35_Y2_N51
\d0|YOut[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(2) = ( \d0|YOut\(2) & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~4_combout\) # (\d0|YOut[2]~7_combout\))) ) ) # ( !\d0|YOut\(2) & ( (\KEY[0]~input_o\ & (\d0|YOut[2]~7_combout\ & \d0|XOut[7]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \d0|ALT_INV_YOut[2]~7_combout\,
	datad => \d0|ALT_INV_XOut[7]~4_combout\,
	dataf => \d0|ALT_INV_YOut\(2),
	combout => \d0|YOut\(2));

-- Location: FF_X34_Y2_N4
\c0|Blacken[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Add0~61_sumout\,
	sclr => \c0|WideOr17~0_combout\,
	ena => \c0|WideOr21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|Blacken[1]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y5_N24
\c0|Selector55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector55~0_combout\ = ( \c0|current_state.STATE14~q\ & ( \block8[1]~DUPLICATE_q\ & ( (block6(1) & (!\c0|current_state.STATE18~q\ & ((!\c0|current_state.STATE16~q\) # (\block7[1]~DUPLICATE_q\)))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( 
-- \block8[1]~DUPLICATE_q\ & ( (!\c0|current_state.STATE18~q\ & ((!\c0|current_state.STATE16~q\) # (\block7[1]~DUPLICATE_q\))) ) ) ) # ( \c0|current_state.STATE14~q\ & ( !\block8[1]~DUPLICATE_q\ & ( (block6(1) & ((!\c0|current_state.STATE16~q\) # 
-- (\block7[1]~DUPLICATE_q\))) ) ) ) # ( !\c0|current_state.STATE14~q\ & ( !\block8[1]~DUPLICATE_q\ & ( (!\c0|current_state.STATE16~q\) # (\block7[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011010101010001000111110000001100000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_block6(1),
	datab => \ALT_INV_block7[1]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE18~q\,
	datad => \c0|ALT_INV_current_state.STATE16~q\,
	datae => \c0|ALT_INV_current_state.STATE14~q\,
	dataf => \ALT_INV_block8[1]~DUPLICATE_q\,
	combout => \c0|Selector55~0_combout\);

-- Location: LABCELL_X36_Y5_N51
\c0|Selector55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector55~2_combout\ = ( block1(1) & ( ((\c0|current_state.STATE6~q\ & block2(1))) # (\c0|current_state.STATE4~q\) ) ) # ( !block1(1) & ( (\c0|current_state.STATE6~q\ & block2(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE6~q\,
	datab => ALT_INV_block2(1),
	datac => \c0|ALT_INV_current_state.STATE4~q\,
	dataf => ALT_INV_block1(1),
	combout => \c0|Selector55~2_combout\);

-- Location: LABCELL_X36_Y7_N48
\c0|Selector55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector55~1_combout\ = ( \block4[1]~DUPLICATE_q\ & ( (\c0|current_state.STATE12~q\ & \block5[1]~DUPLICATE_q\) ) ) # ( !\block4[1]~DUPLICATE_q\ & ( ((\c0|current_state.STATE12~q\ & \block5[1]~DUPLICATE_q\)) # (\c0|current_state.STATE10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE12~q\,
	datab => \ALT_INV_block5[1]~DUPLICATE_q\,
	datac => \c0|ALT_INV_current_state.STATE10~q\,
	dataf => \ALT_INV_block4[1]~DUPLICATE_q\,
	combout => \c0|Selector55~1_combout\);

-- Location: LABCELL_X36_Y7_N18
\c0|Selector55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector55~3_combout\ = ( \c0|Selector55~1_combout\ & ( \block3[1]~DUPLICATE_q\ ) ) # ( !\c0|Selector55~1_combout\ & ( \block3[1]~DUPLICATE_q\ & ( (!\c0|Selector55~0_combout\) # ((\c0|current_state.STATE8~q\) # (\c0|Selector55~2_combout\)) ) ) ) # ( 
-- \c0|Selector55~1_combout\ & ( !\block3[1]~DUPLICATE_q\ ) ) # ( !\c0|Selector55~1_combout\ & ( !\block3[1]~DUPLICATE_q\ & ( (!\c0|Selector55~0_combout\) # (\c0|Selector55~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011111111111111111110111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_Selector55~0_combout\,
	datab => \c0|ALT_INV_Selector55~2_combout\,
	datad => \c0|ALT_INV_current_state.STATE8~q\,
	datae => \c0|ALT_INV_Selector55~1_combout\,
	dataf => \ALT_INV_block3[1]~DUPLICATE_q\,
	combout => \c0|Selector55~3_combout\);

-- Location: FF_X36_Y7_N19
\c0|yblockout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector55~3_combout\,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(1));

-- Location: LABCELL_X35_Y4_N27
\d0|YOut[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[1]~6_combout\ = ( \c0|control\(1) & ( \d0|YOut[6]~0_combout\ & ( \c0|Blacken[1]~DUPLICATE_q\ ) ) ) # ( !\c0|control\(1) & ( \d0|YOut[6]~0_combout\ & ( \c0|yblockout\(1) ) ) ) # ( \c0|control\(1) & ( !\d0|YOut[6]~0_combout\ & ( 
-- \c0|Blacken[1]~DUPLICATE_q\ ) ) ) # ( !\c0|control\(1) & ( !\d0|YOut[6]~0_combout\ & ( \d0|Add1~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_Add1~25_sumout\,
	datac => \c0|ALT_INV_Blacken[1]~DUPLICATE_q\,
	datad => \c0|ALT_INV_yblockout\(1),
	datae => \c0|ALT_INV_control\(1),
	dataf => \d0|ALT_INV_YOut[6]~0_combout\,
	combout => \d0|YOut[1]~6_combout\);

-- Location: LABCELL_X35_Y2_N48
\d0|YOut[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(1) = ( \d0|YOut\(1) & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~4_combout\) # (\d0|YOut[1]~6_combout\))) ) ) # ( !\d0|YOut\(1) & ( (\KEY[0]~input_o\ & (\d0|YOut[1]~6_combout\ & \d0|XOut[7]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_YOut[1]~6_combout\,
	datad => \d0|ALT_INV_XOut[7]~4_combout\,
	dataf => \d0|ALT_INV_YOut\(1),
	combout => \d0|YOut\(1));

-- Location: FF_X36_Y2_N38
\c0|yblockout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \block8[0]~DUPLICATE_q\,
	sload => VCC,
	ena => \c0|ALT_INV_WideOr24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|yblockout\(0));

-- Location: LABCELL_X36_Y2_N27
\d0|YOut[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut[0]~5_combout\ = ( \d0|Add1~21_sumout\ & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # ((\c0|yblockout\(0))))) # (\c0|control\(1) & (((\c0|Blacken\(0))))) ) ) # ( !\d0|Add1~21_sumout\ & ( (!\c0|control\(1) & (\d0|YOut[6]~0_combout\ & 
-- ((\c0|yblockout\(0))))) # (\c0|control\(1) & (((\c0|Blacken\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_Blacken\(0),
	datad => \c0|ALT_INV_yblockout\(0),
	dataf => \d0|ALT_INV_Add1~21_sumout\,
	combout => \d0|YOut[0]~5_combout\);

-- Location: LABCELL_X36_Y3_N54
\d0|YOut[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|YOut\(0) = ( \d0|YOut[0]~5_combout\ & ( (\KEY[0]~input_o\ & ((\d0|YOut\(0)) # (\d0|XOut[7]~4_combout\))) ) ) # ( !\d0|YOut[0]~5_combout\ & ( (\KEY[0]~input_o\ & (!\d0|XOut[7]~4_combout\ & \d0|YOut\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut[7]~4_combout\,
	datad => \d0|ALT_INV_YOut\(0),
	dataf => \d0|ALT_INV_YOut[0]~5_combout\,
	combout => \d0|YOut\(0));

-- Location: LABCELL_X35_Y2_N0
\VGA|user_input_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~9_sumout\ = SUM(( !\d0|YOut\(0) $ (!\d0|XOut\(5)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~10\ = CARRY(( !\d0|YOut\(0) $ (!\d0|XOut\(5)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~11\ = SHARE((\d0|YOut\(0) & \d0|XOut\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_YOut\(0),
	datad => \d0|ALT_INV_XOut\(5),
	cin => GND,
	sharein => GND,
	sumout => \VGA|user_input_translator|Add1~9_sumout\,
	cout => \VGA|user_input_translator|Add1~10\,
	shareout => \VGA|user_input_translator|Add1~11\);

-- Location: LABCELL_X35_Y2_N3
\VGA|user_input_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~13_sumout\ = SUM(( !\d0|YOut\(1) $ (!\d0|XOut\(6)) ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~14\ = CARRY(( !\d0|YOut\(1) $ (!\d0|XOut\(6)) ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~15\ = SHARE((\d0|YOut\(1) & \d0|XOut\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_YOut\(1),
	datad => \d0|ALT_INV_XOut\(6),
	cin => \VGA|user_input_translator|Add1~10\,
	sharein => \VGA|user_input_translator|Add1~11\,
	sumout => \VGA|user_input_translator|Add1~13_sumout\,
	cout => \VGA|user_input_translator|Add1~14\,
	shareout => \VGA|user_input_translator|Add1~15\);

-- Location: LABCELL_X35_Y2_N6
\VGA|user_input_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~17_sumout\ = SUM(( !\d0|YOut\(2) $ (!\d0|YOut\(0) $ (\d0|XOut\(7))) ) + ( \VGA|user_input_translator|Add1~15\ ) + ( \VGA|user_input_translator|Add1~14\ ))
-- \VGA|user_input_translator|Add1~18\ = CARRY(( !\d0|YOut\(2) $ (!\d0|YOut\(0) $ (\d0|XOut\(7))) ) + ( \VGA|user_input_translator|Add1~15\ ) + ( \VGA|user_input_translator|Add1~14\ ))
-- \VGA|user_input_translator|Add1~19\ = SHARE((!\d0|YOut\(2) & (\d0|YOut\(0) & \d0|XOut\(7))) # (\d0|YOut\(2) & ((\d0|XOut\(7)) # (\d0|YOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010111011100000000000000000110011010011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_YOut\(2),
	datab => \d0|ALT_INV_YOut\(0),
	datad => \d0|ALT_INV_XOut\(7),
	cin => \VGA|user_input_translator|Add1~14\,
	sharein => \VGA|user_input_translator|Add1~15\,
	sumout => \VGA|user_input_translator|Add1~17_sumout\,
	cout => \VGA|user_input_translator|Add1~18\,
	shareout => \VGA|user_input_translator|Add1~19\);

-- Location: LABCELL_X35_Y2_N9
\VGA|user_input_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~21_sumout\ = SUM(( !\d0|YOut\(3) $ (!\d0|YOut\(1)) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~22\ = CARRY(( !\d0|YOut\(3) $ (!\d0|YOut\(1)) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~23\ = SHARE((\d0|YOut\(3) & \d0|YOut\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_YOut\(3),
	datad => \d0|ALT_INV_YOut\(1),
	cin => \VGA|user_input_translator|Add1~18\,
	sharein => \VGA|user_input_translator|Add1~19\,
	sumout => \VGA|user_input_translator|Add1~21_sumout\,
	cout => \VGA|user_input_translator|Add1~22\,
	shareout => \VGA|user_input_translator|Add1~23\);

-- Location: LABCELL_X35_Y2_N12
\VGA|user_input_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~25_sumout\ = SUM(( !\d0|YOut\(4) $ (!\d0|YOut\(2)) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~26\ = CARRY(( !\d0|YOut\(4) $ (!\d0|YOut\(2)) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~27\ = SHARE((\d0|YOut\(4) & \d0|YOut\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_YOut\(4),
	datad => \d0|ALT_INV_YOut\(2),
	cin => \VGA|user_input_translator|Add1~22\,
	sharein => \VGA|user_input_translator|Add1~23\,
	sumout => \VGA|user_input_translator|Add1~25_sumout\,
	cout => \VGA|user_input_translator|Add1~26\,
	shareout => \VGA|user_input_translator|Add1~27\);

-- Location: LABCELL_X35_Y2_N15
\VGA|user_input_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~29_sumout\ = SUM(( !\d0|YOut\(5) $ (!\d0|YOut\(3)) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~30\ = CARRY(( !\d0|YOut\(5) $ (!\d0|YOut\(3)) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~31\ = SHARE((\d0|YOut\(5) & \d0|YOut\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000110011001100110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_YOut\(5),
	datab => \d0|ALT_INV_YOut\(3),
	cin => \VGA|user_input_translator|Add1~26\,
	sharein => \VGA|user_input_translator|Add1~27\,
	sumout => \VGA|user_input_translator|Add1~29_sumout\,
	cout => \VGA|user_input_translator|Add1~30\,
	shareout => \VGA|user_input_translator|Add1~31\);

-- Location: LABCELL_X35_Y2_N18
\VGA|user_input_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~33_sumout\ = SUM(( !\d0|YOut\(6) $ (!\d0|YOut\(4)) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~34\ = CARRY(( !\d0|YOut\(6) $ (!\d0|YOut\(4)) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~35\ = SHARE((\d0|YOut\(6) & \d0|YOut\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_YOut\(6),
	datac => \d0|ALT_INV_YOut\(4),
	cin => \VGA|user_input_translator|Add1~30\,
	sharein => \VGA|user_input_translator|Add1~31\,
	sumout => \VGA|user_input_translator|Add1~33_sumout\,
	cout => \VGA|user_input_translator|Add1~34\,
	shareout => \VGA|user_input_translator|Add1~35\);

-- Location: LABCELL_X35_Y2_N21
\VGA|user_input_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~37_sumout\ = SUM(( \d0|YOut\(5) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~38\ = CARRY(( \d0|YOut\(5) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \d0|ALT_INV_YOut\(5),
	cin => \VGA|user_input_translator|Add1~34\,
	sharein => \VGA|user_input_translator|Add1~35\,
	sumout => \VGA|user_input_translator|Add1~37_sumout\,
	cout => \VGA|user_input_translator|Add1~38\,
	shareout => \VGA|user_input_translator|Add1~39\);

-- Location: LABCELL_X35_Y2_N24
\VGA|user_input_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~5_sumout\ = SUM(( \d0|YOut\(6) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~6\ = CARRY(( \d0|YOut\(6) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_YOut\(6),
	cin => \VGA|user_input_translator|Add1~38\,
	sharein => \VGA|user_input_translator|Add1~39\,
	sumout => \VGA|user_input_translator|Add1~5_sumout\,
	cout => \VGA|user_input_translator|Add1~6\,
	shareout => \VGA|user_input_translator|Add1~7\);

-- Location: LABCELL_X35_Y2_N57
\VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|LessThan3~0_combout\ = ( \d0|YOut\(6) & ( (\d0|YOut\(3) & (\d0|YOut\(5) & \d0|YOut\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_YOut\(3),
	datac => \d0|ALT_INV_YOut\(5),
	datad => \d0|ALT_INV_YOut\(4),
	dataf => \d0|ALT_INV_YOut\(6),
	combout => \VGA|LessThan3~0_combout\);

-- Location: LABCELL_X31_Y1_N48
\c0|WideOr15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|WideOr15~1_combout\ = ( !\c0|current_state.STATE15~q\ & ( !\c0|current_state.STATE17~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c0|ALT_INV_current_state.STATE17~q\,
	dataf => \c0|ALT_INV_current_state.STATE15~q\,
	combout => \c0|WideOr15~1_combout\);

-- Location: LABCELL_X31_Y2_N54
\c0|WideOr15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|WideOr15~0_combout\ = ( !\c0|current_state.STATE3~q\ & ( !\c0|current_state.STATE7~q\ & ( (!\c0|current_state.STATE9~q\ & (!\c0|current_state.STATE13~q\ & (!\c0|current_state.STATE5~q\ & !\c0|current_state.STATE11~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_current_state.STATE9~q\,
	datab => \c0|ALT_INV_current_state.STATE13~q\,
	datac => \c0|ALT_INV_current_state.STATE5~q\,
	datad => \c0|ALT_INV_current_state.STATE11~q\,
	datae => \c0|ALT_INV_current_state.STATE3~q\,
	dataf => \c0|ALT_INV_current_state.STATE7~q\,
	combout => \c0|WideOr15~0_combout\);

-- Location: LABCELL_X30_Y2_N6
\c0|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c0|Selector14~0_combout\ = ( \c0|plot~q\ & ( \c0|WideOr15~0_combout\ & ( (!\c0|WideOr15~1_combout\) # ((!\c0|current_state.BLACKEN_INIT~q\ & (\c0|current_state.STATE1~q\ & !\c0|current_state.ENDGAME~q\))) ) ) ) # ( !\c0|plot~q\ & ( 
-- \c0|WideOr15~0_combout\ & ( (\c0|WideOr15~1_combout\ & (!\c0|current_state.BLACKEN_INIT~q\ & (\c0|current_state.STATE1~q\ & !\c0|current_state.ENDGAME~q\))) ) ) ) # ( \c0|plot~q\ & ( !\c0|WideOr15~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000100000000001010111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_WideOr15~1_combout\,
	datab => \c0|ALT_INV_current_state.BLACKEN_INIT~q\,
	datac => \c0|ALT_INV_current_state.STATE1~q\,
	datad => \c0|ALT_INV_current_state.ENDGAME~q\,
	datae => \c0|ALT_INV_plot~q\,
	dataf => \c0|ALT_INV_WideOr15~0_combout\,
	combout => \c0|Selector14~0_combout\);

-- Location: FF_X30_Y2_N7
\c0|plot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c0|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|plot~q\);

-- Location: LABCELL_X35_Y2_N27
\VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~1_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add1~7\ ) + ( \VGA|user_input_translator|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add1~6\,
	sharein => \VGA|user_input_translator|Add1~7\,
	sumout => \VGA|user_input_translator|Add1~1_sumout\);

-- Location: LABCELL_X35_Y2_N42
\VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2) = ( \VGA|user_input_translator|Add1~1_sumout\ & ( (!\VGA|writeEn~0_combout\ & (!\VGA|user_input_translator|Add1~5_sumout\ & (!\VGA|LessThan3~0_combout\ & \c0|plot~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~0_combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	datac => \VGA|ALT_INV_LessThan3~0_combout\,
	datad => \c0|ALT_INV_plot~q\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2));

-- Location: FF_X36_Y1_N52
\VGA|controller|yCounter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[7]~DUPLICATE_q\);

-- Location: FF_X37_Y1_N26
\VGA|controller|xCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[8]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y1_N0
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter[7]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter[7]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|xCounter[7]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	datad => \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: LABCELL_X33_Y1_N3
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter[8]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter[8]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|xCounter[8]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: LABCELL_X33_Y1_N6
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|xCounter\(9) $ (\VGA|controller|yCounter\(2))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|xCounter\(9) $ (\VGA|controller|yCounter\(2))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((!\VGA|controller|yCounter\(4) & (\VGA|controller|xCounter\(9) & \VGA|controller|yCounter\(2))) # (\VGA|controller|yCounter\(4) & ((\VGA|controller|yCounter\(2)) # (\VGA|controller|xCounter\(9)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_xCounter\(9),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: LABCELL_X33_Y1_N9
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(3),
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: LABCELL_X33_Y1_N12
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: LABCELL_X33_Y1_N15
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter[7]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter[7]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(5) & \VGA|controller|yCounter[7]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(5),
	datac => \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: LABCELL_X33_Y1_N18
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter\(6) & \VGA|controller|yCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: LABCELL_X33_Y1_N21
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q\ ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q\ ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: LABCELL_X33_Y1_N24
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: LABCELL_X33_Y1_N27
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: LABCELL_X30_Y1_N36
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2) = ( !\VGA|controller|controller_translator|Add1~1_sumout\ & ( \VGA|controller|controller_translator|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2));

-- Location: MLABCELL_X34_Y1_N51
\d0|ColorOut[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut[2]~2_combout\ = ( \d0|XOut[7]~1_combout\ & ( \d0|XOut[7]~2_combout\ & ( (!\KEY[0]~input_o\) # ((\c0|control\(1)) # (\d0|YOut[6]~0_combout\)) ) ) ) # ( !\d0|XOut[7]~1_combout\ & ( \d0|XOut[7]~2_combout\ & ( (!\KEY[0]~input_o\) # 
-- ((\c0|control\(1)) # (\d0|YOut[6]~0_combout\)) ) ) ) # ( \d0|XOut[7]~1_combout\ & ( !\d0|XOut[7]~2_combout\ & ( (!\KEY[0]~input_o\) # (((\c0|control\(1)) # (\d0|XOut[7]~3_combout\)) # (\d0|YOut[6]~0_combout\)) ) ) ) # ( !\d0|XOut[7]~1_combout\ & ( 
-- !\d0|XOut[7]~2_combout\ & ( (!\KEY[0]~input_o\) # ((\c0|control\(1)) # (\d0|YOut[6]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101111111111111110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \d0|ALT_INV_XOut[7]~3_combout\,
	datad => \c0|ALT_INV_control\(1),
	datae => \d0|ALT_INV_XOut[7]~1_combout\,
	dataf => \d0|ALT_INV_XOut[7]~2_combout\,
	combout => \d0|ColorOut[2]~2_combout\);

-- Location: LABCELL_X31_Y3_N54
\colorIn~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \colorIn~1_combout\ = ( \KEY[1]~input_o\ & ( !\rightTemp~q\ & ( (!\leftTemp~q\ & ((!\KEY[2]~input_o\) # ((!\neitherTemp~q\ & !\bothTemp~q\)))) ) ) ) # ( !\KEY[1]~input_o\ & ( !\rightTemp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_neitherTemp~q\,
	datab => \ALT_INV_leftTemp~q\,
	datac => \ALT_INV_bothTemp~q\,
	datad => \ALT_INV_KEY[2]~input_o\,
	datae => \ALT_INV_KEY[1]~input_o\,
	dataf => \ALT_INV_rightTemp~q\,
	combout => \colorIn~1_combout\);

-- Location: FF_X31_Y3_N56
\colorIn[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \r1|q\(0),
	d => \colorIn~1_combout\,
	ena => \ALT_INV_endgame~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => colorIn(1));

-- Location: LABCELL_X30_Y1_N12
\d0|ColorOut[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut[1]~3_combout\ = ( colorIn(1) & ( \c0|control\(0) & ( (!\c0|control\(1) & (\d0|Equal8~0_combout\ & (\KEY[0]~input_o\ & \d0|Equal8~1_combout\))) ) ) ) # ( !colorIn(1) & ( \c0|control\(0) & ( (!\KEY[0]~input_o\) # ((!\c0|control\(1) & 
-- (\d0|Equal8~0_combout\ & \d0|Equal8~1_combout\))) ) ) ) # ( colorIn(1) & ( !\c0|control\(0) & ( (!\c0|control\(1) & \KEY[0]~input_o\) ) ) ) # ( !colorIn(1) & ( !\c0|control\(0) & ( (!\c0|control\(1)) # (!\KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000010100000101011110000111100100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_Equal8~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d0|ALT_INV_Equal8~1_combout\,
	datae => ALT_INV_colorIn(1),
	dataf => \c0|ALT_INV_control\(0),
	combout => \d0|ColorOut[1]~3_combout\);

-- Location: LABCELL_X30_Y1_N21
\d0|ColorOut[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut\(1) = ( \d0|ColorOut\(1) & ( \d0|ColorOut[1]~3_combout\ ) ) # ( !\d0|ColorOut\(1) & ( \d0|ColorOut[1]~3_combout\ & ( \d0|ColorOut[2]~2_combout\ ) ) ) # ( \d0|ColorOut\(1) & ( !\d0|ColorOut[1]~3_combout\ & ( !\d0|ColorOut[2]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_ColorOut[2]~2_combout\,
	datae => \d0|ALT_INV_ColorOut\(1),
	dataf => \d0|ALT_INV_ColorOut[1]~3_combout\,
	combout => \d0|ColorOut\(1));

-- Location: LABCELL_X36_Y2_N42
\d0|XOut[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[0]~7_combout\ = ( \d0|Add2~13_sumout\ & ( (!\c0|control\(1) & (((\c0|count\(0))) # (\d0|YOut[6]~0_combout\))) # (\c0|control\(1) & (((\c0|Blacken\(7))))) ) ) # ( !\d0|Add2~13_sumout\ & ( (!\c0|control\(1) & (!\d0|YOut[6]~0_combout\ & 
-- (\c0|count\(0)))) # (\c0|control\(1) & (((\c0|Blacken\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_count\(0),
	datad => \c0|ALT_INV_Blacken\(7),
	dataf => \d0|ALT_INV_Add2~13_sumout\,
	combout => \d0|XOut[0]~7_combout\);

-- Location: LABCELL_X36_Y2_N21
\d0|XOut[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(0) = ( \d0|XOut[0]~7_combout\ & ( (\KEY[0]~input_o\ & ((\d0|XOut\(0)) # (\d0|XOut[7]~4_combout\))) ) ) # ( !\d0|XOut[0]~7_combout\ & ( (!\d0|XOut[7]~4_combout\ & (\KEY[0]~input_o\ & \d0|XOut\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~4_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d0|ALT_INV_XOut\(0),
	dataf => \d0|ALT_INV_XOut[0]~7_combout\,
	combout => \d0|XOut\(0));

-- Location: LABCELL_X35_Y1_N24
\d0|XOut[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[1]~8_combout\ = ( \d0|Add2~17_sumout\ & ( \d0|YOut[6]~0_combout\ & ( (!\c0|control\(1)) # (\c0|Blacken\(8)) ) ) ) # ( !\d0|Add2~17_sumout\ & ( \d0|YOut[6]~0_combout\ & ( (\c0|control\(1) & \c0|Blacken\(8)) ) ) ) # ( \d0|Add2~17_sumout\ & ( 
-- !\d0|YOut[6]~0_combout\ & ( (!\c0|control\(1) & (\c0|count\(1))) # (\c0|control\(1) & ((\c0|Blacken\(8)))) ) ) ) # ( !\d0|Add2~17_sumout\ & ( !\d0|YOut[6]~0_combout\ & ( (!\c0|control\(1) & (\c0|count\(1))) # (\c0|control\(1) & ((\c0|Blacken\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \c0|ALT_INV_count\(1),
	datac => \c0|ALT_INV_Blacken\(8),
	datae => \d0|ALT_INV_Add2~17_sumout\,
	dataf => \d0|ALT_INV_YOut[6]~0_combout\,
	combout => \d0|XOut[1]~8_combout\);

-- Location: LABCELL_X36_Y1_N15
\d0|XOut[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(1) = (\KEY[0]~input_o\ & ((!\d0|XOut[7]~4_combout\ & ((\d0|XOut\(1)))) # (\d0|XOut[7]~4_combout\ & (\d0|XOut[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~4_combout\,
	datab => \d0|ALT_INV_XOut[1]~8_combout\,
	datac => \d0|ALT_INV_XOut\(1),
	datad => \ALT_INV_KEY[0]~input_o\,
	combout => \d0|XOut\(1));

-- Location: LABCELL_X36_Y2_N45
\d0|XOut[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[2]~9_combout\ = ( XPos(2) & ( (!\c0|control\(1) & ((!\d0|YOut[6]~0_combout\) # ((\d0|Add2~21_sumout\)))) # (\c0|control\(1) & (((\c0|Blacken\(9))))) ) ) # ( !XPos(2) & ( (!\c0|control\(1) & (\d0|YOut[6]~0_combout\ & ((\d0|Add2~21_sumout\)))) # 
-- (\c0|control\(1) & (((\c0|Blacken\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_control\(1),
	datab => \d0|ALT_INV_YOut[6]~0_combout\,
	datac => \c0|ALT_INV_Blacken\(9),
	datad => \d0|ALT_INV_Add2~21_sumout\,
	dataf => ALT_INV_XPos(2),
	combout => \d0|XOut[2]~9_combout\);

-- Location: LABCELL_X36_Y2_N6
\d0|XOut[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(2) = ( \d0|XOut\(2) & ( (\KEY[0]~input_o\ & ((!\d0|XOut[7]~4_combout\) # (\d0|XOut[2]~9_combout\))) ) ) # ( !\d0|XOut\(2) & ( (\d0|XOut[7]~4_combout\ & (\d0|XOut[2]~9_combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~4_combout\,
	datab => \d0|ALT_INV_XOut[2]~9_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \d0|ALT_INV_XOut\(2),
	combout => \d0|XOut\(2));

-- Location: LABCELL_X36_Y2_N51
\d0|XOut[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[3]~10_combout\ = ( \c0|Blacken\(10) & ( \d0|Add2~25_sumout\ & ( ((\c0|control\(1)) # (\d0|YOut[6]~0_combout\)) # (XPos(3)) ) ) ) # ( !\c0|Blacken\(10) & ( \d0|Add2~25_sumout\ & ( (!\c0|control\(1) & ((\d0|YOut[6]~0_combout\) # (XPos(3)))) ) ) ) # 
-- ( \c0|Blacken\(10) & ( !\d0|Add2~25_sumout\ & ( ((XPos(3) & !\d0|YOut[6]~0_combout\)) # (\c0|control\(1)) ) ) ) # ( !\c0|Blacken\(10) & ( !\d0|Add2~25_sumout\ & ( (XPos(3) & (!\d0|YOut[6]~0_combout\ & !\c0|control\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100001111111100111111000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_XPos(3),
	datac => \d0|ALT_INV_YOut[6]~0_combout\,
	datad => \c0|ALT_INV_control\(1),
	datae => \c0|ALT_INV_Blacken\(10),
	dataf => \d0|ALT_INV_Add2~25_sumout\,
	combout => \d0|XOut[3]~10_combout\);

-- Location: LABCELL_X36_Y2_N54
\d0|XOut[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(3) = ( \d0|XOut[3]~10_combout\ & ( (\KEY[0]~input_o\ & ((\d0|XOut\(3)) # (\d0|XOut[7]~4_combout\))) ) ) # ( !\d0|XOut[3]~10_combout\ & ( (!\d0|XOut[7]~4_combout\ & (\KEY[0]~input_o\ & \d0|XOut\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~4_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut\(3),
	dataf => \d0|ALT_INV_XOut[3]~10_combout\,
	combout => \d0|XOut\(3));

-- Location: LABCELL_X36_Y2_N15
\d0|XOut[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut[4]~11_combout\ = ( \c0|Blacken\(11) & ( \d0|Add2~29_sumout\ & ( ((\c0|control\(1)) # (\d0|YOut[6]~0_combout\)) # (XPos(4)) ) ) ) # ( !\c0|Blacken\(11) & ( \d0|Add2~29_sumout\ & ( (!\c0|control\(1) & ((\d0|YOut[6]~0_combout\) # (XPos(4)))) ) ) ) # 
-- ( \c0|Blacken\(11) & ( !\d0|Add2~29_sumout\ & ( ((XPos(4) & !\d0|YOut[6]~0_combout\)) # (\c0|control\(1)) ) ) ) # ( !\c0|Blacken\(11) & ( !\d0|Add2~29_sumout\ & ( (XPos(4) & (!\d0|YOut[6]~0_combout\ & !\c0|control\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111111101011111000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_XPos(4),
	datac => \d0|ALT_INV_YOut[6]~0_combout\,
	datad => \c0|ALT_INV_control\(1),
	datae => \c0|ALT_INV_Blacken\(11),
	dataf => \d0|ALT_INV_Add2~29_sumout\,
	combout => \d0|XOut[4]~11_combout\);

-- Location: LABCELL_X36_Y2_N57
\d0|XOut[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|XOut\(4) = ( \d0|XOut[4]~11_combout\ & ( (\KEY[0]~input_o\ & ((\d0|XOut\(4)) # (\d0|XOut[7]~4_combout\))) ) ) # ( !\d0|XOut[4]~11_combout\ & ( (!\d0|XOut[7]~4_combout\ & (\KEY[0]~input_o\ & \d0|XOut\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_XOut[7]~4_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|ALT_INV_XOut\(4),
	dataf => \d0|ALT_INV_XOut[4]~11_combout\,
	combout => \d0|XOut\(4));

-- Location: LABCELL_X31_Y1_N24
\d0|ColorOut[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut[2]~0_combout\ = ( \c0|count\(4) & ( (\c0|count\(3) & (!\c0|count\(2) $ (!\c0|count\(1) $ (!\c0|count\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100001000100100010000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_count\(2),
	datab => \c0|ALT_INV_count\(3),
	datac => \c0|ALT_INV_count\(1),
	datad => \c0|ALT_INV_count\(0),
	dataf => \c0|ALT_INV_count\(4),
	combout => \d0|ColorOut[2]~0_combout\);

-- Location: LABCELL_X31_Y1_N45
\d0|ColorOut[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut[2]~1_combout\ = ( colorIn(1) & ( \d0|YOut[6]~0_combout\ & ( (!\blockTemp~q\ & (!\c0|control\(1) & \KEY[0]~input_o\)) ) ) ) # ( !colorIn(1) & ( \d0|YOut[6]~0_combout\ & ( (!\KEY[0]~input_o\) # ((!\blockTemp~q\ & !\c0|control\(1))) ) ) ) # ( 
-- colorIn(1) & ( !\d0|YOut[6]~0_combout\ & ( (!\c0|control\(1) & (\KEY[0]~input_o\ & !\d0|ColorOut[2]~0_combout\)) ) ) ) # ( !colorIn(1) & ( !\d0|YOut[6]~0_combout\ & ( (!\KEY[0]~input_o\) # ((!\c0|control\(1) & !\d0|ColorOut[2]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000000011000000000011111000111110000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blockTemp~q\,
	datab => \c0|ALT_INV_control\(1),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d0|ALT_INV_ColorOut[2]~0_combout\,
	datae => ALT_INV_colorIn(1),
	dataf => \d0|ALT_INV_YOut[6]~0_combout\,
	combout => \d0|ColorOut[2]~1_combout\);

-- Location: LABCELL_X31_Y1_N30
\d0|ColorOut[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut\(2) = ( \d0|ColorOut[2]~1_combout\ & ( (\d0|ColorOut[2]~2_combout\) # (\d0|ColorOut\(2)) ) ) # ( !\d0|ColorOut[2]~1_combout\ & ( (\d0|ColorOut\(2) & !\d0|ColorOut[2]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_ColorOut\(2),
	datad => \d0|ALT_INV_ColorOut[2]~2_combout\,
	dataf => \d0|ALT_INV_ColorOut[2]~1_combout\,
	combout => \d0|ColorOut\(2));

-- Location: M10K_X38_Y1_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y1_N53
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: FF_X30_Y1_N50
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X35_Y2_N45
\VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2) = ( !\VGA|user_input_translator|Add1~1_sumout\ & ( (!\VGA|writeEn~0_combout\ & (\VGA|user_input_translator|Add1~5_sumout\ & (!\VGA|LessThan3~0_combout\ & \c0|plot~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~0_combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	datac => \VGA|ALT_INV_LessThan3~0_combout\,
	datad => \c0|ALT_INV_plot~q\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2));

-- Location: LABCELL_X30_Y1_N24
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( \VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2));

-- Location: M10K_X41_Y1_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y2_N30
\VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2) = ( !\VGA|user_input_translator|Add1~1_sumout\ & ( (!\VGA|user_input_translator|Add1~5_sumout\ & (!\VGA|writeEn~0_combout\ & (!\VGA|LessThan3~0_combout\ & \c0|plot~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	datab => \VGA|ALT_INV_writeEn~0_combout\,
	datac => \VGA|ALT_INV_LessThan3~0_combout\,
	datad => \c0|ALT_INV_plot~q\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2));

-- Location: LABCELL_X30_Y1_N27
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2));

-- Location: M10K_X26_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y1_N17
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: FF_X30_Y1_N41
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: LABCELL_X30_Y1_N54
\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a8\)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( 
-- \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a8\)) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a8\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (\VGA|VideoMemory|auto_generated|ram_block1a8\ & 
-- \VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: M10K_X26_Y2_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y1_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y1_N3
\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: LABCELL_X31_Y1_N54
\d0|ColorOut[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut[0]~4_combout\ = ( \KEY[0]~input_o\ & ( !\c0|control\(1) & ( (\d0|ColorOut[2]~0_combout\ & ((!\c0|control\(0)) # ((\d0|Equal8~0_combout\ & \d0|Equal8~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|ALT_INV_ColorOut[2]~0_combout\,
	datab => \c0|ALT_INV_control\(0),
	datac => \d0|ALT_INV_Equal8~0_combout\,
	datad => \d0|ALT_INV_Equal8~1_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \c0|ALT_INV_control\(1),
	combout => \d0|ColorOut[0]~4_combout\);

-- Location: LABCELL_X31_Y2_N27
\d0|ColorOut[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|ColorOut\(0) = ( \d0|ColorOut[2]~2_combout\ & ( \d0|ColorOut[0]~4_combout\ ) ) # ( !\d0|ColorOut[2]~2_combout\ & ( \d0|ColorOut\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_ColorOut[0]~4_combout\,
	datad => \d0|ALT_INV_ColorOut\(0),
	dataf => \d0|ALT_INV_ColorOut[2]~2_combout\,
	combout => \d0|ColorOut\(0));

-- Location: M10K_X38_Y2_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "black.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y1_N45
\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ & 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


