{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631678948648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631678948649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 15 11:09:08 2021 " "Processing started: Wed Sep 15 11:09:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631678948649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631678948649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ss2bit -c ss2bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ss2bit -c ss2bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631678948649 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631678949404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss2bit.v 3 3 " "Found 3 design units, including 3 entities, in source file ss2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ss2bit " "Found entity 1: ss2bit" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631678949633 ""} { "Info" "ISGN_ENTITY_NAME" "2 ss1bit " "Found entity 2: ss1bit" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631678949633 ""} { "Info" "ISGN_ENTITY_NAME" "3 TB_ss2bit " "Found entity 3: TB_ss2bit" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631678949633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631678949633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ss2bit " "Elaborating entity \"ss2bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631678950029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss1bit ss1bit:u1 " "Elaborating entity \"ss1bit\" for hierarchy \"ss1bit:u1\"" {  } { { "ss2bit.v" "u1" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631678950757 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bang ss2bit.v(17) " "Verilog HDL Always Construct warning at ss2bit.v(17): inferring latch(es) for variable \"bang\", which holds its previous value in one or more paths through the always construct" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631678950803 "|ss2bit|ss1bit:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lon ss2bit.v(17) " "Verilog HDL Always Construct warning at ss2bit.v(17): inferring latch(es) for variable \"lon\", which holds its previous value in one or more paths through the always construct" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631678950804 "|ss2bit|ss1bit:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "be ss2bit.v(17) " "Verilog HDL Always Construct warning at ss2bit.v(17): inferring latch(es) for variable \"be\", which holds its previous value in one or more paths through the always construct" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631678950804 "|ss2bit|ss1bit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "be ss2bit.v(25) " "Inferred latch for \"be\" at ss2bit.v(25)" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631678950839 "|ss2bit|ss1bit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lon ss2bit.v(25) " "Inferred latch for \"lon\" at ss2bit.v(25)" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631678950839 "|ss2bit|ss1bit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bang ss2bit.v(25) " "Inferred latch for \"bang\" at ss2bit.v(25)" {  } { { "ss2bit.v" "" { Text "D:/HOANG CA/THUC HANH HDL/BAI TAP TH/ss2bit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631678950839 "|ss2bit|ss1bit:u1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631678958076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631678958076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631678960082 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631678960082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631678960082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631678960082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631678960332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 15 11:09:20 2021 " "Processing ended: Wed Sep 15 11:09:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631678960332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631678960332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631678960332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631678960332 ""}
