
DAC_SignalsGeneration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c28  080001b4  080001b4  000101b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003ddc  08003ddc  00013ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000090  08003dfc  08003dfc  00013dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000110  08003e8c  08003e8c  00013e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f9c  08003f9c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f9c  08003f9c  00013f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fa0  08003fa0  00013fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08003fa4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          000001bc  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000023c  2000023c  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d3fd  00000000  00000000  000200f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002407  00000000  00000000  0002d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e18  00000000  00000000  0002f8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ac3  00000000  00000000  00030710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c2bf  00000000  00000000  000311d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000100a4  00000000  00000000  0005d492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fab56  00000000  00000000  0006d536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000040e8  00000000  00000000  0016808c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  0016c174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b4 <__do_global_dtors_aux>:
 80001b4:	b510      	push	{r4, lr}
 80001b6:	4c05      	ldr	r4, [pc, #20]	; (80001cc <__do_global_dtors_aux+0x18>)
 80001b8:	7823      	ldrb	r3, [r4, #0]
 80001ba:	b933      	cbnz	r3, 80001ca <__do_global_dtors_aux+0x16>
 80001bc:	4b04      	ldr	r3, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x1c>)
 80001be:	b113      	cbz	r3, 80001c6 <__do_global_dtors_aux+0x12>
 80001c0:	4804      	ldr	r0, [pc, #16]	; (80001d4 <__do_global_dtors_aux+0x20>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	2301      	movs	r3, #1
 80001c8:	7023      	strb	r3, [r4, #0]
 80001ca:	bd10      	pop	{r4, pc}
 80001cc:	20000080 	.word	0x20000080
 80001d0:	00000000 	.word	0x00000000
 80001d4:	08003dc4 	.word	0x08003dc4

080001d8 <frame_dummy>:
 80001d8:	b508      	push	{r3, lr}
 80001da:	4b03      	ldr	r3, [pc, #12]	; (80001e8 <frame_dummy+0x10>)
 80001dc:	b11b      	cbz	r3, 80001e6 <frame_dummy+0xe>
 80001de:	4903      	ldr	r1, [pc, #12]	; (80001ec <frame_dummy+0x14>)
 80001e0:	4803      	ldr	r0, [pc, #12]	; (80001f0 <frame_dummy+0x18>)
 80001e2:	f3af 8000 	nop.w
 80001e6:	bd08      	pop	{r3, pc}
 80001e8:	00000000 	.word	0x00000000
 80001ec:	20000084 	.word	0x20000084
 80001f0:	08003dc4 	.word	0x08003dc4

080001f4 <__aeabi_uldivmod>:
 80001f4:	b953      	cbnz	r3, 800020c <__aeabi_uldivmod+0x18>
 80001f6:	b94a      	cbnz	r2, 800020c <__aeabi_uldivmod+0x18>
 80001f8:	2900      	cmp	r1, #0
 80001fa:	bf08      	it	eq
 80001fc:	2800      	cmpeq	r0, #0
 80001fe:	bf1c      	itt	ne
 8000200:	f04f 31ff 	movne.w	r1, #4294967295
 8000204:	f04f 30ff 	movne.w	r0, #4294967295
 8000208:	f001 b8de 	b.w	80013c8 <__aeabi_idiv0>
 800020c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000214:	f000 f806 	bl	8000224 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4770      	bx	lr

08000224 <__udivmoddi4>:
 8000224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000228:	9e08      	ldr	r6, [sp, #32]
 800022a:	460d      	mov	r5, r1
 800022c:	4604      	mov	r4, r0
 800022e:	460f      	mov	r7, r1
 8000230:	2b00      	cmp	r3, #0
 8000232:	d14a      	bne.n	80002ca <__udivmoddi4+0xa6>
 8000234:	428a      	cmp	r2, r1
 8000236:	4694      	mov	ip, r2
 8000238:	d965      	bls.n	8000306 <__udivmoddi4+0xe2>
 800023a:	fab2 f382 	clz	r3, r2
 800023e:	b143      	cbz	r3, 8000252 <__udivmoddi4+0x2e>
 8000240:	fa02 fc03 	lsl.w	ip, r2, r3
 8000244:	f1c3 0220 	rsb	r2, r3, #32
 8000248:	409f      	lsls	r7, r3
 800024a:	fa20 f202 	lsr.w	r2, r0, r2
 800024e:	4317      	orrs	r7, r2
 8000250:	409c      	lsls	r4, r3
 8000252:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000256:	fa1f f58c 	uxth.w	r5, ip
 800025a:	fbb7 f1fe 	udiv	r1, r7, lr
 800025e:	0c22      	lsrs	r2, r4, #16
 8000260:	fb0e 7711 	mls	r7, lr, r1, r7
 8000264:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000268:	fb01 f005 	mul.w	r0, r1, r5
 800026c:	4290      	cmp	r0, r2
 800026e:	d90a      	bls.n	8000286 <__udivmoddi4+0x62>
 8000270:	eb1c 0202 	adds.w	r2, ip, r2
 8000274:	f101 37ff 	add.w	r7, r1, #4294967295
 8000278:	f080 811c 	bcs.w	80004b4 <__udivmoddi4+0x290>
 800027c:	4290      	cmp	r0, r2
 800027e:	f240 8119 	bls.w	80004b4 <__udivmoddi4+0x290>
 8000282:	3902      	subs	r1, #2
 8000284:	4462      	add	r2, ip
 8000286:	1a12      	subs	r2, r2, r0
 8000288:	b2a4      	uxth	r4, r4
 800028a:	fbb2 f0fe 	udiv	r0, r2, lr
 800028e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000292:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000296:	fb00 f505 	mul.w	r5, r0, r5
 800029a:	42a5      	cmp	r5, r4
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x90>
 800029e:	eb1c 0404 	adds.w	r4, ip, r4
 80002a2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a6:	f080 8107 	bcs.w	80004b8 <__udivmoddi4+0x294>
 80002aa:	42a5      	cmp	r5, r4
 80002ac:	f240 8104 	bls.w	80004b8 <__udivmoddi4+0x294>
 80002b0:	4464      	add	r4, ip
 80002b2:	3802      	subs	r0, #2
 80002b4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b8:	1b64      	subs	r4, r4, r5
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11e      	cbz	r6, 80002c6 <__udivmoddi4+0xa2>
 80002be:	40dc      	lsrs	r4, r3
 80002c0:	2300      	movs	r3, #0
 80002c2:	e9c6 4300 	strd	r4, r3, [r6]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d908      	bls.n	80002e0 <__udivmoddi4+0xbc>
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	f000 80ed 	beq.w	80004ae <__udivmoddi4+0x28a>
 80002d4:	2100      	movs	r1, #0
 80002d6:	e9c6 0500 	strd	r0, r5, [r6]
 80002da:	4608      	mov	r0, r1
 80002dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e0:	fab3 f183 	clz	r1, r3
 80002e4:	2900      	cmp	r1, #0
 80002e6:	d149      	bne.n	800037c <__udivmoddi4+0x158>
 80002e8:	42ab      	cmp	r3, r5
 80002ea:	d302      	bcc.n	80002f2 <__udivmoddi4+0xce>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	f200 80f8 	bhi.w	80004e2 <__udivmoddi4+0x2be>
 80002f2:	1a84      	subs	r4, r0, r2
 80002f4:	eb65 0203 	sbc.w	r2, r5, r3
 80002f8:	2001      	movs	r0, #1
 80002fa:	4617      	mov	r7, r2
 80002fc:	2e00      	cmp	r6, #0
 80002fe:	d0e2      	beq.n	80002c6 <__udivmoddi4+0xa2>
 8000300:	e9c6 4700 	strd	r4, r7, [r6]
 8000304:	e7df      	b.n	80002c6 <__udivmoddi4+0xa2>
 8000306:	b902      	cbnz	r2, 800030a <__udivmoddi4+0xe6>
 8000308:	deff      	udf	#255	; 0xff
 800030a:	fab2 f382 	clz	r3, r2
 800030e:	2b00      	cmp	r3, #0
 8000310:	f040 8090 	bne.w	8000434 <__udivmoddi4+0x210>
 8000314:	1a8a      	subs	r2, r1, r2
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	2101      	movs	r1, #1
 8000320:	fbb2 f5f7 	udiv	r5, r2, r7
 8000324:	fb07 2015 	mls	r0, r7, r5, r2
 8000328:	0c22      	lsrs	r2, r4, #16
 800032a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800032e:	fb0e f005 	mul.w	r0, lr, r5
 8000332:	4290      	cmp	r0, r2
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x124>
 8000336:	eb1c 0202 	adds.w	r2, ip, r2
 800033a:	f105 38ff 	add.w	r8, r5, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x122>
 8000340:	4290      	cmp	r0, r2
 8000342:	f200 80cb 	bhi.w	80004dc <__udivmoddi4+0x2b8>
 8000346:	4645      	mov	r5, r8
 8000348:	1a12      	subs	r2, r2, r0
 800034a:	b2a4      	uxth	r4, r4
 800034c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000350:	fb07 2210 	mls	r2, r7, r0, r2
 8000354:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000358:	fb0e fe00 	mul.w	lr, lr, r0
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x14e>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 32ff 	add.w	r2, r0, #4294967295
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x14c>
 800036a:	45a6      	cmp	lr, r4
 800036c:	f200 80bb 	bhi.w	80004e6 <__udivmoddi4+0x2c2>
 8000370:	4610      	mov	r0, r2
 8000372:	eba4 040e 	sub.w	r4, r4, lr
 8000376:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800037a:	e79f      	b.n	80002bc <__udivmoddi4+0x98>
 800037c:	f1c1 0720 	rsb	r7, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 fc07 	lsr.w	ip, r2, r7
 8000386:	ea4c 0c03 	orr.w	ip, ip, r3
 800038a:	fa05 f401 	lsl.w	r4, r5, r1
 800038e:	fa20 f307 	lsr.w	r3, r0, r7
 8000392:	40fd      	lsrs	r5, r7
 8000394:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000398:	4323      	orrs	r3, r4
 800039a:	fbb5 f8f9 	udiv	r8, r5, r9
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	fb09 5518 	mls	r5, r9, r8, r5
 80003a6:	0c1c      	lsrs	r4, r3, #16
 80003a8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003ac:	fb08 f50e 	mul.w	r5, r8, lr
 80003b0:	42a5      	cmp	r5, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	fa00 f001 	lsl.w	r0, r0, r1
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b0>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003c4:	f080 8088 	bcs.w	80004d8 <__udivmoddi4+0x2b4>
 80003c8:	42a5      	cmp	r5, r4
 80003ca:	f240 8085 	bls.w	80004d8 <__udivmoddi4+0x2b4>
 80003ce:	f1a8 0802 	sub.w	r8, r8, #2
 80003d2:	4464      	add	r4, ip
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	b29d      	uxth	r5, r3
 80003d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003dc:	fb09 4413 	mls	r4, r9, r3, r4
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	fb03 fe0e 	mul.w	lr, r3, lr
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1da>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f103 35ff 	add.w	r5, r3, #4294967295
 80003f4:	d26c      	bcs.n	80004d0 <__udivmoddi4+0x2ac>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	d96a      	bls.n	80004d0 <__udivmoddi4+0x2ac>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	4464      	add	r4, ip
 80003fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000402:	fba3 9502 	umull	r9, r5, r3, r2
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	42ac      	cmp	r4, r5
 800040c:	46c8      	mov	r8, r9
 800040e:	46ae      	mov	lr, r5
 8000410:	d356      	bcc.n	80004c0 <__udivmoddi4+0x29c>
 8000412:	d053      	beq.n	80004bc <__udivmoddi4+0x298>
 8000414:	b156      	cbz	r6, 800042c <__udivmoddi4+0x208>
 8000416:	ebb0 0208 	subs.w	r2, r0, r8
 800041a:	eb64 040e 	sbc.w	r4, r4, lr
 800041e:	fa04 f707 	lsl.w	r7, r4, r7
 8000422:	40ca      	lsrs	r2, r1
 8000424:	40cc      	lsrs	r4, r1
 8000426:	4317      	orrs	r7, r2
 8000428:	e9c6 7400 	strd	r7, r4, [r6]
 800042c:	4618      	mov	r0, r3
 800042e:	2100      	movs	r1, #0
 8000430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000434:	f1c3 0120 	rsb	r1, r3, #32
 8000438:	fa02 fc03 	lsl.w	ip, r2, r3
 800043c:	fa20 f201 	lsr.w	r2, r0, r1
 8000440:	fa25 f101 	lsr.w	r1, r5, r1
 8000444:	409d      	lsls	r5, r3
 8000446:	432a      	orrs	r2, r5
 8000448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044c:	fa1f fe8c 	uxth.w	lr, ip
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1510 	mls	r5, r7, r0, r1
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800045e:	fb00 f50e 	mul.w	r5, r0, lr
 8000462:	428d      	cmp	r5, r1
 8000464:	fa04 f403 	lsl.w	r4, r4, r3
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x258>
 800046a:	eb1c 0101 	adds.w	r1, ip, r1
 800046e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000472:	d22f      	bcs.n	80004d4 <__udivmoddi4+0x2b0>
 8000474:	428d      	cmp	r5, r1
 8000476:	d92d      	bls.n	80004d4 <__udivmoddi4+0x2b0>
 8000478:	3802      	subs	r0, #2
 800047a:	4461      	add	r1, ip
 800047c:	1b49      	subs	r1, r1, r5
 800047e:	b292      	uxth	r2, r2
 8000480:	fbb1 f5f7 	udiv	r5, r1, r7
 8000484:	fb07 1115 	mls	r1, r7, r5, r1
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	fb05 f10e 	mul.w	r1, r5, lr
 8000490:	4291      	cmp	r1, r2
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x282>
 8000494:	eb1c 0202 	adds.w	r2, ip, r2
 8000498:	f105 38ff 	add.w	r8, r5, #4294967295
 800049c:	d216      	bcs.n	80004cc <__udivmoddi4+0x2a8>
 800049e:	4291      	cmp	r1, r2
 80004a0:	d914      	bls.n	80004cc <__udivmoddi4+0x2a8>
 80004a2:	3d02      	subs	r5, #2
 80004a4:	4462      	add	r2, ip
 80004a6:	1a52      	subs	r2, r2, r1
 80004a8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004ac:	e738      	b.n	8000320 <__udivmoddi4+0xfc>
 80004ae:	4631      	mov	r1, r6
 80004b0:	4630      	mov	r0, r6
 80004b2:	e708      	b.n	80002c6 <__udivmoddi4+0xa2>
 80004b4:	4639      	mov	r1, r7
 80004b6:	e6e6      	b.n	8000286 <__udivmoddi4+0x62>
 80004b8:	4610      	mov	r0, r2
 80004ba:	e6fb      	b.n	80002b4 <__udivmoddi4+0x90>
 80004bc:	4548      	cmp	r0, r9
 80004be:	d2a9      	bcs.n	8000414 <__udivmoddi4+0x1f0>
 80004c0:	ebb9 0802 	subs.w	r8, r9, r2
 80004c4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004c8:	3b01      	subs	r3, #1
 80004ca:	e7a3      	b.n	8000414 <__udivmoddi4+0x1f0>
 80004cc:	4645      	mov	r5, r8
 80004ce:	e7ea      	b.n	80004a6 <__udivmoddi4+0x282>
 80004d0:	462b      	mov	r3, r5
 80004d2:	e794      	b.n	80003fe <__udivmoddi4+0x1da>
 80004d4:	4640      	mov	r0, r8
 80004d6:	e7d1      	b.n	800047c <__udivmoddi4+0x258>
 80004d8:	46d0      	mov	r8, sl
 80004da:	e77b      	b.n	80003d4 <__udivmoddi4+0x1b0>
 80004dc:	3d02      	subs	r5, #2
 80004de:	4462      	add	r2, ip
 80004e0:	e732      	b.n	8000348 <__udivmoddi4+0x124>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e70a      	b.n	80002fc <__udivmoddi4+0xd8>
 80004e6:	4464      	add	r4, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e742      	b.n	8000372 <__udivmoddi4+0x14e>

080004ec <selfrel_offset31>:
 80004ec:	6803      	ldr	r3, [r0, #0]
 80004ee:	005a      	lsls	r2, r3, #1
 80004f0:	bf4c      	ite	mi
 80004f2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80004f6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80004fa:	4418      	add	r0, r3
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <search_EIT_table>:
 8000500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000504:	b329      	cbz	r1, 8000552 <search_EIT_table+0x52>
 8000506:	1e4f      	subs	r7, r1, #1
 8000508:	4604      	mov	r4, r0
 800050a:	4615      	mov	r5, r2
 800050c:	463e      	mov	r6, r7
 800050e:	f04f 0800 	mov.w	r8, #0
 8000512:	eb08 0106 	add.w	r1, r8, r6
 8000516:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800051a:	1049      	asrs	r1, r1, #1
 800051c:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000520:	4648      	mov	r0, r9
 8000522:	f7ff ffe3 	bl	80004ec <selfrel_offset31>
 8000526:	4603      	mov	r3, r0
 8000528:	00c8      	lsls	r0, r1, #3
 800052a:	3008      	adds	r0, #8
 800052c:	428f      	cmp	r7, r1
 800052e:	4420      	add	r0, r4
 8000530:	d009      	beq.n	8000546 <search_EIT_table+0x46>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d809      	bhi.n	800054a <search_EIT_table+0x4a>
 8000536:	f7ff ffd9 	bl	80004ec <selfrel_offset31>
 800053a:	3801      	subs	r0, #1
 800053c:	42a8      	cmp	r0, r5
 800053e:	d20a      	bcs.n	8000556 <search_EIT_table+0x56>
 8000540:	f101 0801 	add.w	r8, r1, #1
 8000544:	e7e5      	b.n	8000512 <search_EIT_table+0x12>
 8000546:	42ab      	cmp	r3, r5
 8000548:	d905      	bls.n	8000556 <search_EIT_table+0x56>
 800054a:	4588      	cmp	r8, r1
 800054c:	d001      	beq.n	8000552 <search_EIT_table+0x52>
 800054e:	1e4e      	subs	r6, r1, #1
 8000550:	e7df      	b.n	8000512 <search_EIT_table+0x12>
 8000552:	f04f 0900 	mov.w	r9, #0
 8000556:	4648      	mov	r0, r9
 8000558:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800055c <__gnu_unwind_get_pr_addr>:
 800055c:	2801      	cmp	r0, #1
 800055e:	d007      	beq.n	8000570 <__gnu_unwind_get_pr_addr+0x14>
 8000560:	2802      	cmp	r0, #2
 8000562:	d007      	beq.n	8000574 <__gnu_unwind_get_pr_addr+0x18>
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <__gnu_unwind_get_pr_addr+0x1c>)
 8000566:	2800      	cmp	r0, #0
 8000568:	bf0c      	ite	eq
 800056a:	4618      	moveq	r0, r3
 800056c:	2000      	movne	r0, #0
 800056e:	4770      	bx	lr
 8000570:	4802      	ldr	r0, [pc, #8]	; (800057c <__gnu_unwind_get_pr_addr+0x20>)
 8000572:	4770      	bx	lr
 8000574:	4802      	ldr	r0, [pc, #8]	; (8000580 <__gnu_unwind_get_pr_addr+0x24>)
 8000576:	4770      	bx	lr
 8000578:	08000c31 	.word	0x08000c31
 800057c:	08000c35 	.word	0x08000c35
 8000580:	08000c39 	.word	0x08000c39

08000584 <get_eit_entry>:
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	4b22      	ldr	r3, [pc, #136]	; (8000610 <get_eit_entry+0x8c>)
 8000588:	b083      	sub	sp, #12
 800058a:	4604      	mov	r4, r0
 800058c:	1e8d      	subs	r5, r1, #2
 800058e:	b343      	cbz	r3, 80005e2 <get_eit_entry+0x5e>
 8000590:	a901      	add	r1, sp, #4
 8000592:	4628      	mov	r0, r5
 8000594:	f3af 8000 	nop.w
 8000598:	b1f0      	cbz	r0, 80005d8 <get_eit_entry+0x54>
 800059a:	9901      	ldr	r1, [sp, #4]
 800059c:	462a      	mov	r2, r5
 800059e:	f7ff ffaf 	bl	8000500 <search_EIT_table>
 80005a2:	4601      	mov	r1, r0
 80005a4:	b1c0      	cbz	r0, 80005d8 <get_eit_entry+0x54>
 80005a6:	f7ff ffa1 	bl	80004ec <selfrel_offset31>
 80005aa:	684b      	ldr	r3, [r1, #4]
 80005ac:	64a0      	str	r0, [r4, #72]	; 0x48
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d02b      	beq.n	800060a <get_eit_entry+0x86>
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	f101 0004 	add.w	r0, r1, #4
 80005b8:	db25      	blt.n	8000606 <get_eit_entry+0x82>
 80005ba:	f7ff ff97 	bl	80004ec <selfrel_offset31>
 80005be:	2300      	movs	r3, #0
 80005c0:	6523      	str	r3, [r4, #80]	; 0x50
 80005c2:	6803      	ldr	r3, [r0, #0]
 80005c4:	64e0      	str	r0, [r4, #76]	; 0x4c
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	db12      	blt.n	80005f0 <get_eit_entry+0x6c>
 80005ca:	f7ff ff8f 	bl	80004ec <selfrel_offset31>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2000      	movs	r0, #0
 80005d2:	6123      	str	r3, [r4, #16]
 80005d4:	b003      	add	sp, #12
 80005d6:	bd30      	pop	{r4, r5, pc}
 80005d8:	2300      	movs	r3, #0
 80005da:	2009      	movs	r0, #9
 80005dc:	6123      	str	r3, [r4, #16]
 80005de:	b003      	add	sp, #12
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <get_eit_entry+0x90>)
 80005e4:	490c      	ldr	r1, [pc, #48]	; (8000618 <get_eit_entry+0x94>)
 80005e6:	1ac9      	subs	r1, r1, r3
 80005e8:	10c9      	asrs	r1, r1, #3
 80005ea:	4618      	mov	r0, r3
 80005ec:	9101      	str	r1, [sp, #4]
 80005ee:	e7d5      	b.n	800059c <get_eit_entry+0x18>
 80005f0:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80005f4:	f7ff ffb2 	bl	800055c <__gnu_unwind_get_pr_addr>
 80005f8:	1e03      	subs	r3, r0, #0
 80005fa:	bf0c      	ite	eq
 80005fc:	2009      	moveq	r0, #9
 80005fe:	2000      	movne	r0, #0
 8000600:	6123      	str	r3, [r4, #16]
 8000602:	b003      	add	sp, #12
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	2301      	movs	r3, #1
 8000608:	e7da      	b.n	80005c0 <get_eit_entry+0x3c>
 800060a:	2300      	movs	r3, #0
 800060c:	2005      	movs	r0, #5
 800060e:	e7e0      	b.n	80005d2 <get_eit_entry+0x4e>
 8000610:	00000000 	.word	0x00000000
 8000614:	08003e8c 	.word	0x08003e8c
 8000618:	08003f9c 	.word	0x08003f9c

0800061c <restore_non_core_regs>:
 800061c:	6803      	ldr	r3, [r0, #0]
 800061e:	07da      	lsls	r2, r3, #31
 8000620:	b510      	push	{r4, lr}
 8000622:	4604      	mov	r4, r0
 8000624:	d406      	bmi.n	8000634 <restore_non_core_regs+0x18>
 8000626:	079b      	lsls	r3, r3, #30
 8000628:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800062c:	d509      	bpl.n	8000642 <restore_non_core_regs+0x26>
 800062e:	f000 fc71 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D>
 8000632:	6823      	ldr	r3, [r4, #0]
 8000634:	0759      	lsls	r1, r3, #29
 8000636:	d509      	bpl.n	800064c <restore_non_core_regs+0x30>
 8000638:	071a      	lsls	r2, r3, #28
 800063a:	d50e      	bpl.n	800065a <restore_non_core_regs+0x3e>
 800063c:	06db      	lsls	r3, r3, #27
 800063e:	d513      	bpl.n	8000668 <restore_non_core_regs+0x4c>
 8000640:	bd10      	pop	{r4, pc}
 8000642:	f000 fc5f 	bl	8000f04 <__gnu_Unwind_Restore_VFP>
 8000646:	6823      	ldr	r3, [r4, #0]
 8000648:	0759      	lsls	r1, r3, #29
 800064a:	d4f5      	bmi.n	8000638 <restore_non_core_regs+0x1c>
 800064c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000650:	f000 fc68 	bl	8000f24 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000654:	6823      	ldr	r3, [r4, #0]
 8000656:	071a      	lsls	r2, r3, #28
 8000658:	d4f0      	bmi.n	800063c <restore_non_core_regs+0x20>
 800065a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800065e:	f000 fc69 	bl	8000f34 <__gnu_Unwind_Restore_WMMXD>
 8000662:	6823      	ldr	r3, [r4, #0]
 8000664:	06db      	lsls	r3, r3, #27
 8000666:	d4eb      	bmi.n	8000640 <restore_non_core_regs+0x24>
 8000668:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800066c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000670:	f000 bca4 	b.w	8000fbc <__gnu_Unwind_Restore_WMMXC>

08000674 <__gnu_unwind_24bit.constprop.0>:
 8000674:	2009      	movs	r0, #9
 8000676:	4770      	bx	lr

08000678 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 8000678:	4603      	mov	r3, r0
 800067a:	6800      	ldr	r0, [r0, #0]
 800067c:	b100      	cbz	r0, 8000680 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 800067e:	4418      	add	r0, r3
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <_Unwind_DebugHook>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <unwind_phase2>:
 8000688:	b570      	push	{r4, r5, r6, lr}
 800068a:	4604      	mov	r4, r0
 800068c:	460e      	mov	r6, r1
 800068e:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000690:	4620      	mov	r0, r4
 8000692:	f7ff ff77 	bl	8000584 <get_eit_entry>
 8000696:	4605      	mov	r5, r0
 8000698:	b988      	cbnz	r0, 80006be <unwind_phase2+0x36>
 800069a:	6c32      	ldr	r2, [r6, #64]	; 0x40
 800069c:	6162      	str	r2, [r4, #20]
 800069e:	6923      	ldr	r3, [r4, #16]
 80006a0:	4632      	mov	r2, r6
 80006a2:	4621      	mov	r1, r4
 80006a4:	2001      	movs	r0, #1
 80006a6:	4798      	blx	r3
 80006a8:	2808      	cmp	r0, #8
 80006aa:	d0f0      	beq.n	800068e <unwind_phase2+0x6>
 80006ac:	2807      	cmp	r0, #7
 80006ae:	d106      	bne.n	80006be <unwind_phase2+0x36>
 80006b0:	4628      	mov	r0, r5
 80006b2:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80006b4:	f7ff ffe6 	bl	8000684 <_Unwind_DebugHook>
 80006b8:	1d30      	adds	r0, r6, #4
 80006ba:	f000 fc17 	bl	8000eec <__restore_core_regs>
 80006be:	f003 fb27 	bl	8003d10 <abort>
 80006c2:	bf00      	nop

080006c4 <unwind_phase2_forced>:
 80006c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006c8:	1d0d      	adds	r5, r1, #4
 80006ca:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80006ce:	f8d0 9018 	ldr.w	r9, [r0, #24]
 80006d2:	4607      	mov	r7, r0
 80006d4:	4614      	mov	r4, r2
 80006d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d8:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80006dc:	f10d 0c0c 	add.w	ip, sp, #12
 80006e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80006e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80006ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80006f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006f4:	ae02      	add	r6, sp, #8
 80006f6:	f04f 0e00 	mov.w	lr, #0
 80006fa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80006fe:	f8c6 e000 	str.w	lr, [r6]
 8000702:	e020      	b.n	8000746 <unwind_phase2_forced+0x82>
 8000704:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8000706:	617b      	str	r3, [r7, #20]
 8000708:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800070c:	4631      	mov	r1, r6
 800070e:	a87a      	add	r0, sp, #488	; 0x1e8
 8000710:	f003 fb4a 	bl	8003da8 <memcpy>
 8000714:	693b      	ldr	r3, [r7, #16]
 8000716:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000718:	4639      	mov	r1, r7
 800071a:	4650      	mov	r0, sl
 800071c:	4798      	blx	r3
 800071e:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8000720:	6473      	str	r3, [r6, #68]	; 0x44
 8000722:	4621      	mov	r1, r4
 8000724:	e9cd 6900 	strd	r6, r9, [sp]
 8000728:	4605      	mov	r5, r0
 800072a:	463b      	mov	r3, r7
 800072c:	463a      	mov	r2, r7
 800072e:	2001      	movs	r0, #1
 8000730:	47c0      	blx	r8
 8000732:	4604      	mov	r4, r0
 8000734:	b9e0      	cbnz	r0, 8000770 <unwind_phase2_forced+0xac>
 8000736:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800073a:	a97a      	add	r1, sp, #488	; 0x1e8
 800073c:	4630      	mov	r0, r6
 800073e:	f003 fb33 	bl	8003da8 <memcpy>
 8000742:	2d08      	cmp	r5, #8
 8000744:	d11a      	bne.n	800077c <unwind_phase2_forced+0xb8>
 8000746:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000748:	4638      	mov	r0, r7
 800074a:	f7ff ff1b 	bl	8000584 <get_eit_entry>
 800074e:	3409      	adds	r4, #9
 8000750:	fa5f fa84 	uxtb.w	sl, r4
 8000754:	4605      	mov	r5, r0
 8000756:	2800      	cmp	r0, #0
 8000758:	d0d4      	beq.n	8000704 <unwind_phase2_forced+0x40>
 800075a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800075c:	6473      	str	r3, [r6, #68]	; 0x44
 800075e:	463a      	mov	r2, r7
 8000760:	e9cd 6900 	strd	r6, r9, [sp]
 8000764:	463b      	mov	r3, r7
 8000766:	f04a 0110 	orr.w	r1, sl, #16
 800076a:	2001      	movs	r0, #1
 800076c:	47c0      	blx	r8
 800076e:	b100      	cbz	r0, 8000772 <unwind_phase2_forced+0xae>
 8000770:	2509      	movs	r5, #9
 8000772:	4628      	mov	r0, r5
 8000774:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800077c:	2d07      	cmp	r5, #7
 800077e:	d1f7      	bne.n	8000770 <unwind_phase2_forced+0xac>
 8000780:	4620      	mov	r0, r4
 8000782:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000784:	f7ff ff7e 	bl	8000684 <_Unwind_DebugHook>
 8000788:	a803      	add	r0, sp, #12
 800078a:	f000 fbaf 	bl	8000eec <__restore_core_regs>
 800078e:	bf00      	nop

08000790 <_Unwind_GetCFA>:
 8000790:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000792:	4770      	bx	lr

08000794 <__gnu_Unwind_RaiseException>:
 8000794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000796:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000798:	640b      	str	r3, [r1, #64]	; 0x40
 800079a:	f101 0c04 	add.w	ip, r1, #4
 800079e:	460e      	mov	r6, r1
 80007a0:	4605      	mov	r5, r0
 80007a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80007a6:	b0f9      	sub	sp, #484	; 0x1e4
 80007a8:	ac01      	add	r4, sp, #4
 80007aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80007b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007b2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80007b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007b8:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80007bc:	f04f 37ff 	mov.w	r7, #4294967295
 80007c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80007c4:	9700      	str	r7, [sp, #0]
 80007c6:	e006      	b.n	80007d6 <__gnu_Unwind_RaiseException+0x42>
 80007c8:	692b      	ldr	r3, [r5, #16]
 80007ca:	466a      	mov	r2, sp
 80007cc:	4629      	mov	r1, r5
 80007ce:	4798      	blx	r3
 80007d0:	2808      	cmp	r0, #8
 80007d2:	4604      	mov	r4, r0
 80007d4:	d108      	bne.n	80007e8 <__gnu_Unwind_RaiseException+0x54>
 80007d6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80007d8:	4628      	mov	r0, r5
 80007da:	f7ff fed3 	bl	8000584 <get_eit_entry>
 80007de:	2800      	cmp	r0, #0
 80007e0:	d0f2      	beq.n	80007c8 <__gnu_Unwind_RaiseException+0x34>
 80007e2:	2009      	movs	r0, #9
 80007e4:	b079      	add	sp, #484	; 0x1e4
 80007e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007e8:	4668      	mov	r0, sp
 80007ea:	f7ff ff17 	bl	800061c <restore_non_core_regs>
 80007ee:	2c06      	cmp	r4, #6
 80007f0:	d1f7      	bne.n	80007e2 <__gnu_Unwind_RaiseException+0x4e>
 80007f2:	4631      	mov	r1, r6
 80007f4:	4628      	mov	r0, r5
 80007f6:	f7ff ff47 	bl	8000688 <unwind_phase2>
 80007fa:	bf00      	nop

080007fc <__gnu_Unwind_ForcedUnwind>:
 80007fc:	60c1      	str	r1, [r0, #12]
 80007fe:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000800:	6182      	str	r2, [r0, #24]
 8000802:	6419      	str	r1, [r3, #64]	; 0x40
 8000804:	2200      	movs	r2, #0
 8000806:	4619      	mov	r1, r3
 8000808:	e75c      	b.n	80006c4 <unwind_phase2_forced>
 800080a:	bf00      	nop

0800080c <__gnu_Unwind_Resume>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	68c6      	ldr	r6, [r0, #12]
 8000810:	6943      	ldr	r3, [r0, #20]
 8000812:	640b      	str	r3, [r1, #64]	; 0x40
 8000814:	b9ae      	cbnz	r6, 8000842 <__gnu_Unwind_Resume+0x36>
 8000816:	6903      	ldr	r3, [r0, #16]
 8000818:	460a      	mov	r2, r1
 800081a:	4604      	mov	r4, r0
 800081c:	460d      	mov	r5, r1
 800081e:	4601      	mov	r1, r0
 8000820:	2002      	movs	r0, #2
 8000822:	4798      	blx	r3
 8000824:	2807      	cmp	r0, #7
 8000826:	d005      	beq.n	8000834 <__gnu_Unwind_Resume+0x28>
 8000828:	2808      	cmp	r0, #8
 800082a:	d10f      	bne.n	800084c <__gnu_Unwind_Resume+0x40>
 800082c:	4629      	mov	r1, r5
 800082e:	4620      	mov	r0, r4
 8000830:	f7ff ff2a 	bl	8000688 <unwind_phase2>
 8000834:	4630      	mov	r0, r6
 8000836:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000838:	f7ff ff24 	bl	8000684 <_Unwind_DebugHook>
 800083c:	1d28      	adds	r0, r5, #4
 800083e:	f000 fb55 	bl	8000eec <__restore_core_regs>
 8000842:	2201      	movs	r2, #1
 8000844:	f7ff ff3e 	bl	80006c4 <unwind_phase2_forced>
 8000848:	f003 fa62 	bl	8003d10 <abort>
 800084c:	f003 fa60 	bl	8003d10 <abort>

08000850 <__gnu_Unwind_Resume_or_Rethrow>:
 8000850:	68c2      	ldr	r2, [r0, #12]
 8000852:	b11a      	cbz	r2, 800085c <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000854:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8000856:	640a      	str	r2, [r1, #64]	; 0x40
 8000858:	2200      	movs	r2, #0
 800085a:	e733      	b.n	80006c4 <unwind_phase2_forced>
 800085c:	e79a      	b.n	8000794 <__gnu_Unwind_RaiseException>
 800085e:	bf00      	nop

08000860 <_Unwind_Complete>:
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop

08000864 <_Unwind_DeleteException>:
 8000864:	6883      	ldr	r3, [r0, #8]
 8000866:	4601      	mov	r1, r0
 8000868:	b10b      	cbz	r3, 800086e <_Unwind_DeleteException+0xa>
 800086a:	2001      	movs	r0, #1
 800086c:	4718      	bx	r3
 800086e:	4770      	bx	lr

08000870 <_Unwind_VRS_Get>:
 8000870:	2901      	cmp	r1, #1
 8000872:	d012      	beq.n	800089a <_Unwind_VRS_Get+0x2a>
 8000874:	d809      	bhi.n	800088a <_Unwind_VRS_Get+0x1a>
 8000876:	b973      	cbnz	r3, 8000896 <_Unwind_VRS_Get+0x26>
 8000878:	2a0f      	cmp	r2, #15
 800087a:	d80c      	bhi.n	8000896 <_Unwind_VRS_Get+0x26>
 800087c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000880:	4618      	mov	r0, r3
 8000882:	6853      	ldr	r3, [r2, #4]
 8000884:	9a00      	ldr	r2, [sp, #0]
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	4770      	bx	lr
 800088a:	3903      	subs	r1, #3
 800088c:	2901      	cmp	r1, #1
 800088e:	bf94      	ite	ls
 8000890:	2001      	movls	r0, #1
 8000892:	2002      	movhi	r0, #2
 8000894:	4770      	bx	lr
 8000896:	2002      	movs	r0, #2
 8000898:	4770      	bx	lr
 800089a:	4608      	mov	r0, r1
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop

080008a0 <_Unwind_GetGR>:
 80008a0:	b500      	push	{lr}
 80008a2:	b085      	sub	sp, #20
 80008a4:	460a      	mov	r2, r1
 80008a6:	2300      	movs	r3, #0
 80008a8:	a903      	add	r1, sp, #12
 80008aa:	9100      	str	r1, [sp, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	f7ff ffdf 	bl	8000870 <_Unwind_VRS_Get>
 80008b2:	9803      	ldr	r0, [sp, #12]
 80008b4:	b005      	add	sp, #20
 80008b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80008ba:	bf00      	nop

080008bc <_Unwind_VRS_Set>:
 80008bc:	2901      	cmp	r1, #1
 80008be:	d012      	beq.n	80008e6 <_Unwind_VRS_Set+0x2a>
 80008c0:	d809      	bhi.n	80008d6 <_Unwind_VRS_Set+0x1a>
 80008c2:	b973      	cbnz	r3, 80008e2 <_Unwind_VRS_Set+0x26>
 80008c4:	2a0f      	cmp	r2, #15
 80008c6:	d80c      	bhi.n	80008e2 <_Unwind_VRS_Set+0x26>
 80008c8:	9900      	ldr	r1, [sp, #0]
 80008ca:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80008ce:	6809      	ldr	r1, [r1, #0]
 80008d0:	6051      	str	r1, [r2, #4]
 80008d2:	4618      	mov	r0, r3
 80008d4:	4770      	bx	lr
 80008d6:	3903      	subs	r1, #3
 80008d8:	2901      	cmp	r1, #1
 80008da:	bf94      	ite	ls
 80008dc:	2001      	movls	r0, #1
 80008de:	2002      	movhi	r0, #2
 80008e0:	4770      	bx	lr
 80008e2:	2002      	movs	r0, #2
 80008e4:	4770      	bx	lr
 80008e6:	4608      	mov	r0, r1
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <_Unwind_SetGR>:
 80008ec:	b510      	push	{r4, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	2300      	movs	r3, #0
 80008f2:	ac03      	add	r4, sp, #12
 80008f4:	9203      	str	r2, [sp, #12]
 80008f6:	9400      	str	r4, [sp, #0]
 80008f8:	460a      	mov	r2, r1
 80008fa:	4619      	mov	r1, r3
 80008fc:	f7ff ffde 	bl	80008bc <_Unwind_VRS_Set>
 8000900:	b004      	add	sp, #16
 8000902:	bd10      	pop	{r4, pc}

08000904 <__gnu_Unwind_Backtrace>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000908:	6413      	str	r3, [r2, #64]	; 0x40
 800090a:	f102 0c04 	add.w	ip, r2, #4
 800090e:	4605      	mov	r5, r0
 8000910:	460c      	mov	r4, r1
 8000912:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000916:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800091a:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 800091e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000922:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000926:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800092a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800092e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000932:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000936:	f04f 36ff 	mov.w	r6, #4294967295
 800093a:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800093e:	9616      	str	r6, [sp, #88]	; 0x58
 8000940:	e010      	b.n	8000964 <__gnu_Unwind_Backtrace+0x60>
 8000942:	f7ff ffd3 	bl	80008ec <_Unwind_SetGR>
 8000946:	4621      	mov	r1, r4
 8000948:	a816      	add	r0, sp, #88	; 0x58
 800094a:	47a8      	blx	r5
 800094c:	4603      	mov	r3, r0
 800094e:	aa16      	add	r2, sp, #88	; 0x58
 8000950:	4669      	mov	r1, sp
 8000952:	2008      	movs	r0, #8
 8000954:	b983      	cbnz	r3, 8000978 <__gnu_Unwind_Backtrace+0x74>
 8000956:	9b04      	ldr	r3, [sp, #16]
 8000958:	4798      	blx	r3
 800095a:	2805      	cmp	r0, #5
 800095c:	4606      	mov	r6, r0
 800095e:	d00c      	beq.n	800097a <__gnu_Unwind_Backtrace+0x76>
 8000960:	2809      	cmp	r0, #9
 8000962:	d009      	beq.n	8000978 <__gnu_Unwind_Backtrace+0x74>
 8000964:	9926      	ldr	r1, [sp, #152]	; 0x98
 8000966:	4668      	mov	r0, sp
 8000968:	f7ff fe0c 	bl	8000584 <get_eit_entry>
 800096c:	4603      	mov	r3, r0
 800096e:	466a      	mov	r2, sp
 8000970:	210c      	movs	r1, #12
 8000972:	a816      	add	r0, sp, #88	; 0x58
 8000974:	2b00      	cmp	r3, #0
 8000976:	d0e4      	beq.n	8000942 <__gnu_Unwind_Backtrace+0x3e>
 8000978:	2609      	movs	r6, #9
 800097a:	a816      	add	r0, sp, #88	; 0x58
 800097c:	f7ff fe4e 	bl	800061c <restore_non_core_regs>
 8000980:	4630      	mov	r0, r6
 8000982:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 8000986:	bd70      	pop	{r4, r5, r6, pc}

08000988 <__gnu_unwind_pr_common>:
 8000988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800098c:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 800098e:	b089      	sub	sp, #36	; 0x24
 8000990:	461e      	mov	r6, r3
 8000992:	f854 3b04 	ldr.w	r3, [r4], #4
 8000996:	9406      	str	r4, [sp, #24]
 8000998:	460d      	mov	r5, r1
 800099a:	4617      	mov	r7, r2
 800099c:	f000 0803 	and.w	r8, r0, #3
 80009a0:	2e00      	cmp	r6, #0
 80009a2:	d079      	beq.n	8000a98 <__gnu_unwind_pr_common+0x110>
 80009a4:	0c1a      	lsrs	r2, r3, #16
 80009a6:	f88d 201d 	strb.w	r2, [sp, #29]
 80009aa:	041b      	lsls	r3, r3, #16
 80009ac:	b2d2      	uxtb	r2, r2
 80009ae:	9305      	str	r3, [sp, #20]
 80009b0:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80009b4:	2302      	movs	r3, #2
 80009b6:	f88d 301c 	strb.w	r3, [sp, #28]
 80009ba:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80009bc:	f1b8 0f02 	cmp.w	r8, #2
 80009c0:	bf08      	it	eq
 80009c2:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80009c4:	f013 0301 	ands.w	r3, r3, #1
 80009c8:	d00c      	beq.n	80009e4 <__gnu_unwind_pr_common+0x5c>
 80009ca:	a905      	add	r1, sp, #20
 80009cc:	4638      	mov	r0, r7
 80009ce:	f000 fb8f 	bl	80010f0 <__gnu_unwind_execute>
 80009d2:	b918      	cbnz	r0, 80009dc <__gnu_unwind_pr_common+0x54>
 80009d4:	2008      	movs	r0, #8
 80009d6:	b009      	add	sp, #36	; 0x24
 80009d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009dc:	2009      	movs	r0, #9
 80009de:	b009      	add	sp, #36	; 0x24
 80009e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009e4:	f8d4 a000 	ldr.w	sl, [r4]
 80009e8:	f1ba 0f00 	cmp.w	sl, #0
 80009ec:	d0ed      	beq.n	80009ca <__gnu_unwind_pr_common+0x42>
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	f000 0308 	and.w	r3, r0, #8
 80009f4:	9302      	str	r3, [sp, #8]
 80009f6:	2e02      	cmp	r6, #2
 80009f8:	d04a      	beq.n	8000a90 <__gnu_unwind_pr_common+0x108>
 80009fa:	f8b4 a000 	ldrh.w	sl, [r4]
 80009fe:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8000a02:	3404      	adds	r4, #4
 8000a04:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000a06:	f029 0b01 	bic.w	fp, r9, #1
 8000a0a:	210f      	movs	r1, #15
 8000a0c:	4638      	mov	r0, r7
 8000a0e:	449b      	add	fp, r3
 8000a10:	f7ff ff46 	bl	80008a0 <_Unwind_GetGR>
 8000a14:	4583      	cmp	fp, r0
 8000a16:	d839      	bhi.n	8000a8c <__gnu_unwind_pr_common+0x104>
 8000a18:	f02a 0201 	bic.w	r2, sl, #1
 8000a1c:	445a      	add	r2, fp
 8000a1e:	4282      	cmp	r2, r0
 8000a20:	bf94      	ite	ls
 8000a22:	2200      	movls	r2, #0
 8000a24:	2201      	movhi	r2, #1
 8000a26:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	f00a 0a01 	and.w	sl, sl, #1
 8000a32:	ea43 030a 	orr.w	r3, r3, sl
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d04b      	beq.n	8000ad2 <__gnu_unwind_pr_common+0x14a>
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d032      	beq.n	8000aa4 <__gnu_unwind_pr_common+0x11c>
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d1cc      	bne.n	80009dc <__gnu_unwind_pr_common+0x54>
 8000a42:	f1b8 0f00 	cmp.w	r8, #0
 8000a46:	d002      	beq.n	8000a4e <__gnu_unwind_pr_common+0xc6>
 8000a48:	2a00      	cmp	r2, #0
 8000a4a:	f040 80cd 	bne.w	8000be8 <__gnu_unwind_pr_common+0x260>
 8000a4e:	3404      	adds	r4, #4
 8000a50:	f8d4 a000 	ldr.w	sl, [r4]
 8000a54:	f1ba 0f00 	cmp.w	sl, #0
 8000a58:	d1cd      	bne.n	80009f6 <__gnu_unwind_pr_common+0x6e>
 8000a5a:	a905      	add	r1, sp, #20
 8000a5c:	4638      	mov	r0, r7
 8000a5e:	f000 fb47 	bl	80010f0 <__gnu_unwind_execute>
 8000a62:	2800      	cmp	r0, #0
 8000a64:	d1ba      	bne.n	80009dc <__gnu_unwind_pr_common+0x54>
 8000a66:	9b01      	ldr	r3, [sp, #4]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d0b3      	beq.n	80009d4 <__gnu_unwind_pr_common+0x4c>
 8000a6c:	210f      	movs	r1, #15
 8000a6e:	4638      	mov	r0, r7
 8000a70:	f7ff ff16 	bl	80008a0 <_Unwind_GetGR>
 8000a74:	210e      	movs	r1, #14
 8000a76:	4602      	mov	r2, r0
 8000a78:	4638      	mov	r0, r7
 8000a7a:	f7ff ff37 	bl	80008ec <_Unwind_SetGR>
 8000a7e:	4638      	mov	r0, r7
 8000a80:	4a6a      	ldr	r2, [pc, #424]	; (8000c2c <__gnu_unwind_pr_common+0x2a4>)
 8000a82:	210f      	movs	r1, #15
 8000a84:	f7ff ff32 	bl	80008ec <_Unwind_SetGR>
 8000a88:	2007      	movs	r0, #7
 8000a8a:	e7a8      	b.n	80009de <__gnu_unwind_pr_common+0x56>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	e7ca      	b.n	8000a26 <__gnu_unwind_pr_common+0x9e>
 8000a90:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8000a94:	3408      	adds	r4, #8
 8000a96:	e7b5      	b.n	8000a04 <__gnu_unwind_pr_common+0x7c>
 8000a98:	021b      	lsls	r3, r3, #8
 8000a9a:	9305      	str	r3, [sp, #20]
 8000a9c:	f88d 601d 	strb.w	r6, [sp, #29]
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	e788      	b.n	80009b6 <__gnu_unwind_pr_common+0x2e>
 8000aa4:	f8d4 9000 	ldr.w	r9, [r4]
 8000aa8:	f029 4b00 	bic.w	fp, r9, #2147483648	; 0x80000000
 8000aac:	f1b8 0f00 	cmp.w	r8, #0
 8000ab0:	d146      	bne.n	8000b40 <__gnu_unwind_pr_common+0x1b8>
 8000ab2:	b12a      	cbz	r2, 8000ac0 <__gnu_unwind_pr_common+0x138>
 8000ab4:	9b02      	ldr	r3, [sp, #8]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d05b      	beq.n	8000b72 <__gnu_unwind_pr_common+0x1ea>
 8000aba:	f1bb 0f00 	cmp.w	fp, #0
 8000abe:	d073      	beq.n	8000ba8 <__gnu_unwind_pr_common+0x220>
 8000ac0:	f1b9 0f00 	cmp.w	r9, #0
 8000ac4:	da00      	bge.n	8000ac8 <__gnu_unwind_pr_common+0x140>
 8000ac6:	3404      	adds	r4, #4
 8000ac8:	f10b 0b01 	add.w	fp, fp, #1
 8000acc:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8000ad0:	e7be      	b.n	8000a50 <__gnu_unwind_pr_common+0xc8>
 8000ad2:	f1b8 0f00 	cmp.w	r8, #0
 8000ad6:	d119      	bne.n	8000b0c <__gnu_unwind_pr_common+0x184>
 8000ad8:	b1b2      	cbz	r2, 8000b08 <__gnu_unwind_pr_common+0x180>
 8000ada:	6861      	ldr	r1, [r4, #4]
 8000adc:	6822      	ldr	r2, [r4, #0]
 8000ade:	1c88      	adds	r0, r1, #2
 8000ae0:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000ae4:	f43f af7a 	beq.w	80009dc <__gnu_unwind_pr_common+0x54>
 8000ae8:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000aec:	3101      	adds	r1, #1
 8000aee:	9304      	str	r3, [sp, #16]
 8000af0:	f000 808e 	beq.w	8000c10 <__gnu_unwind_pr_common+0x288>
 8000af4:	1d20      	adds	r0, r4, #4
 8000af6:	f7ff fdbf 	bl	8000678 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000afa:	ab04      	add	r3, sp, #16
 8000afc:	4601      	mov	r1, r0
 8000afe:	4628      	mov	r0, r5
 8000b00:	f3af 8000 	nop.w
 8000b04:	2800      	cmp	r0, #0
 8000b06:	d159      	bne.n	8000bbc <__gnu_unwind_pr_common+0x234>
 8000b08:	3408      	adds	r4, #8
 8000b0a:	e7a1      	b.n	8000a50 <__gnu_unwind_pr_common+0xc8>
 8000b0c:	210d      	movs	r1, #13
 8000b0e:	4638      	mov	r0, r7
 8000b10:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8000b14:	f7ff fec4 	bl	80008a0 <_Unwind_GetGR>
 8000b18:	4581      	cmp	r9, r0
 8000b1a:	d1f5      	bne.n	8000b08 <__gnu_unwind_pr_common+0x180>
 8000b1c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000b1e:	429c      	cmp	r4, r3
 8000b20:	d1f2      	bne.n	8000b08 <__gnu_unwind_pr_common+0x180>
 8000b22:	4620      	mov	r0, r4
 8000b24:	f7ff fce2 	bl	80004ec <selfrel_offset31>
 8000b28:	210f      	movs	r1, #15
 8000b2a:	4602      	mov	r2, r0
 8000b2c:	4638      	mov	r0, r7
 8000b2e:	f7ff fedd 	bl	80008ec <_Unwind_SetGR>
 8000b32:	4638      	mov	r0, r7
 8000b34:	462a      	mov	r2, r5
 8000b36:	2100      	movs	r1, #0
 8000b38:	f7ff fed8 	bl	80008ec <_Unwind_SetGR>
 8000b3c:	2007      	movs	r0, #7
 8000b3e:	e74e      	b.n	80009de <__gnu_unwind_pr_common+0x56>
 8000b40:	210d      	movs	r1, #13
 8000b42:	4638      	mov	r0, r7
 8000b44:	f8d5 a020 	ldr.w	sl, [r5, #32]
 8000b48:	f7ff feaa 	bl	80008a0 <_Unwind_GetGR>
 8000b4c:	4582      	cmp	sl, r0
 8000b4e:	d1b7      	bne.n	8000ac0 <__gnu_unwind_pr_common+0x138>
 8000b50:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000b52:	429c      	cmp	r4, r3
 8000b54:	d1b4      	bne.n	8000ac0 <__gnu_unwind_pr_common+0x138>
 8000b56:	2304      	movs	r3, #4
 8000b58:	2200      	movs	r2, #0
 8000b5a:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 8000b5e:	18e3      	adds	r3, r4, r3
 8000b60:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8000b64:	636b      	str	r3, [r5, #52]	; 0x34
 8000b66:	6823      	ldr	r3, [r4, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	db59      	blt.n	8000c20 <__gnu_unwind_pr_common+0x298>
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	9301      	str	r3, [sp, #4]
 8000b70:	e7aa      	b.n	8000ac8 <__gnu_unwind_pr_common+0x140>
 8000b72:	4699      	mov	r9, r3
 8000b74:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000b78:	f8cd 800c 	str.w	r8, [sp, #12]
 8000b7c:	f104 0a04 	add.w	sl, r4, #4
 8000b80:	46b0      	mov	r8, r6
 8000b82:	461e      	mov	r6, r3
 8000b84:	e00e      	b.n	8000ba4 <__gnu_unwind_pr_common+0x21c>
 8000b86:	4650      	mov	r0, sl
 8000b88:	9604      	str	r6, [sp, #16]
 8000b8a:	f7ff fd75 	bl	8000678 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8000b8e:	2200      	movs	r2, #0
 8000b90:	4601      	mov	r1, r0
 8000b92:	ab04      	add	r3, sp, #16
 8000b94:	4628      	mov	r0, r5
 8000b96:	f109 0901 	add.w	r9, r9, #1
 8000b9a:	f10a 0a04 	add.w	sl, sl, #4
 8000b9e:	f3af 8000 	nop.w
 8000ba2:	b9d8      	cbnz	r0, 8000bdc <__gnu_unwind_pr_common+0x254>
 8000ba4:	45d9      	cmp	r9, fp
 8000ba6:	d1ee      	bne.n	8000b86 <__gnu_unwind_pr_common+0x1fe>
 8000ba8:	210d      	movs	r1, #13
 8000baa:	4638      	mov	r0, r7
 8000bac:	f7ff fe78 	bl	80008a0 <_Unwind_GetGR>
 8000bb0:	9b04      	ldr	r3, [sp, #16]
 8000bb2:	6228      	str	r0, [r5, #32]
 8000bb4:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
 8000bb8:	2006      	movs	r0, #6
 8000bba:	e710      	b.n	80009de <__gnu_unwind_pr_common+0x56>
 8000bbc:	4681      	mov	r9, r0
 8000bbe:	210d      	movs	r1, #13
 8000bc0:	4638      	mov	r0, r7
 8000bc2:	f7ff fe6d 	bl	80008a0 <_Unwind_GetGR>
 8000bc6:	f1b9 0f02 	cmp.w	r9, #2
 8000bca:	bf04      	itt	eq
 8000bcc:	462b      	moveq	r3, r5
 8000bce:	9a04      	ldreq	r2, [sp, #16]
 8000bd0:	6228      	str	r0, [r5, #32]
 8000bd2:	bf14      	ite	ne
 8000bd4:	9b04      	ldrne	r3, [sp, #16]
 8000bd6:	f843 2f2c 	streq.w	r2, [r3, #44]!
 8000bda:	e7eb      	b.n	8000bb4 <__gnu_unwind_pr_common+0x22c>
 8000bdc:	4646      	mov	r6, r8
 8000bde:	f8d4 9000 	ldr.w	r9, [r4]
 8000be2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000be6:	e76b      	b.n	8000ac0 <__gnu_unwind_pr_common+0x138>
 8000be8:	4620      	mov	r0, r4
 8000bea:	f7ff fc7f 	bl	80004ec <selfrel_offset31>
 8000bee:	3404      	adds	r4, #4
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	63ac      	str	r4, [r5, #56]	; 0x38
 8000bf4:	4628      	mov	r0, r5
 8000bf6:	4614      	mov	r4, r2
 8000bf8:	f3af 8000 	nop.w
 8000bfc:	2800      	cmp	r0, #0
 8000bfe:	f43f aeed 	beq.w	80009dc <__gnu_unwind_pr_common+0x54>
 8000c02:	4638      	mov	r0, r7
 8000c04:	4622      	mov	r2, r4
 8000c06:	210f      	movs	r1, #15
 8000c08:	f7ff fe70 	bl	80008ec <_Unwind_SetGR>
 8000c0c:	2007      	movs	r0, #7
 8000c0e:	e6e6      	b.n	80009de <__gnu_unwind_pr_common+0x56>
 8000c10:	210d      	movs	r1, #13
 8000c12:	4638      	mov	r0, r7
 8000c14:	9301      	str	r3, [sp, #4]
 8000c16:	f7ff fe43 	bl	80008a0 <_Unwind_GetGR>
 8000c1a:	9b01      	ldr	r3, [sp, #4]
 8000c1c:	6228      	str	r0, [r5, #32]
 8000c1e:	e7c9      	b.n	8000bb4 <__gnu_unwind_pr_common+0x22c>
 8000c20:	f10b 0001 	add.w	r0, fp, #1
 8000c24:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000c28:	e77c      	b.n	8000b24 <__gnu_unwind_pr_common+0x19c>
 8000c2a:	bf00      	nop
 8000c2c:	00000000 	.word	0x00000000

08000c30 <__aeabi_unwind_cpp_pr0>:
 8000c30:	2300      	movs	r3, #0
 8000c32:	e6a9      	b.n	8000988 <__gnu_unwind_pr_common>

08000c34 <__aeabi_unwind_cpp_pr1>:
 8000c34:	2301      	movs	r3, #1
 8000c36:	e6a7      	b.n	8000988 <__gnu_unwind_pr_common>

08000c38 <__aeabi_unwind_cpp_pr2>:
 8000c38:	2302      	movs	r3, #2
 8000c3a:	e6a5      	b.n	8000988 <__gnu_unwind_pr_common>

08000c3c <_Unwind_VRS_Pop>:
 8000c3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c40:	4606      	mov	r6, r0
 8000c42:	b0c3      	sub	sp, #268	; 0x10c
 8000c44:	4691      	mov	r9, r2
 8000c46:	461c      	mov	r4, r3
 8000c48:	2904      	cmp	r1, #4
 8000c4a:	f200 809b 	bhi.w	8000d84 <_Unwind_VRS_Pop+0x148>
 8000c4e:	e8df f001 	tbb	[pc, r1]
 8000c52:	567b      	.short	0x567b
 8000c54:	2e99      	.short	0x2e99
 8000c56:	03          	.byte	0x03
 8000c57:	00          	.byte	0x00
 8000c58:	2c00      	cmp	r4, #0
 8000c5a:	f040 8093 	bne.w	8000d84 <_Unwind_VRS_Pop+0x148>
 8000c5e:	2a10      	cmp	r2, #16
 8000c60:	f200 8090 	bhi.w	8000d84 <_Unwind_VRS_Pop+0x148>
 8000c64:	6803      	ldr	r3, [r0, #0]
 8000c66:	06dc      	lsls	r4, r3, #27
 8000c68:	f100 80f3 	bmi.w	8000e52 <_Unwind_VRS_Pop+0x216>
 8000c6c:	af20      	add	r7, sp, #128	; 0x80
 8000c6e:	4638      	mov	r0, r7
 8000c70:	f000 f9ae 	bl	8000fd0 <__gnu_Unwind_Save_WMMXC>
 8000c74:	6bb4      	ldr	r4, [r6, #56]	; 0x38
 8000c76:	4639      	mov	r1, r7
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f04f 0c01 	mov.w	ip, #1
 8000c7e:	fa0c f203 	lsl.w	r2, ip, r3
 8000c82:	ea12 0f09 	tst.w	r2, r9
 8000c86:	4620      	mov	r0, r4
 8000c88:	f103 0301 	add.w	r3, r3, #1
 8000c8c:	d003      	beq.n	8000c96 <_Unwind_VRS_Pop+0x5a>
 8000c8e:	f850 2b04 	ldr.w	r2, [r0], #4
 8000c92:	600a      	str	r2, [r1, #0]
 8000c94:	4604      	mov	r4, r0
 8000c96:	2b04      	cmp	r3, #4
 8000c98:	f101 0104 	add.w	r1, r1, #4
 8000c9c:	d1ef      	bne.n	8000c7e <_Unwind_VRS_Pop+0x42>
 8000c9e:	4638      	mov	r0, r7
 8000ca0:	63b4      	str	r4, [r6, #56]	; 0x38
 8000ca2:	f000 f98b 	bl	8000fbc <__gnu_Unwind_Restore_WMMXC>
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	b043      	add	sp, #268	; 0x10c
 8000caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000cae:	2c03      	cmp	r4, #3
 8000cb0:	d168      	bne.n	8000d84 <_Unwind_VRS_Pop+0x148>
 8000cb2:	b294      	uxth	r4, r2
 8000cb4:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8000cb8:	2b10      	cmp	r3, #16
 8000cba:	ea4f 4912 	mov.w	r9, r2, lsr #16
 8000cbe:	d861      	bhi.n	8000d84 <_Unwind_VRS_Pop+0x148>
 8000cc0:	6803      	ldr	r3, [r0, #0]
 8000cc2:	071d      	lsls	r5, r3, #28
 8000cc4:	f100 80cd 	bmi.w	8000e62 <_Unwind_VRS_Pop+0x226>
 8000cc8:	af20      	add	r7, sp, #128	; 0x80
 8000cca:	4638      	mov	r0, r7
 8000ccc:	f000 f954 	bl	8000f78 <__gnu_Unwind_Save_WMMXD>
 8000cd0:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8000cd2:	eb07 01c9 	add.w	r1, r7, r9, lsl #3
 8000cd6:	b154      	cbz	r4, 8000cee <_Unwind_VRS_Pop+0xb2>
 8000cd8:	460b      	mov	r3, r1
 8000cda:	1ad0      	subs	r0, r2, r3
 8000cdc:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8000ce0:	00e4      	lsls	r4, r4, #3
 8000ce2:	581d      	ldr	r5, [r3, r0]
 8000ce4:	f843 5b04 	str.w	r5, [r3], #4
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d1fa      	bne.n	8000ce2 <_Unwind_VRS_Pop+0xa6>
 8000cec:	4422      	add	r2, r4
 8000cee:	4638      	mov	r0, r7
 8000cf0:	63b2      	str	r2, [r6, #56]	; 0x38
 8000cf2:	f000 f91f 	bl	8000f34 <__gnu_Unwind_Restore_WMMXD>
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	b043      	add	sp, #268	; 0x10c
 8000cfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000cfe:	2c01      	cmp	r4, #1
 8000d00:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8000d04:	fa1f f982 	uxth.w	r9, r2
 8000d08:	d038      	beq.n	8000d7c <_Unwind_VRS_Pop+0x140>
 8000d0a:	2c05      	cmp	r4, #5
 8000d0c:	d13a      	bne.n	8000d84 <_Unwind_VRS_Pop+0x148>
 8000d0e:	eb08 0309 	add.w	r3, r8, r9
 8000d12:	2b20      	cmp	r3, #32
 8000d14:	d836      	bhi.n	8000d84 <_Unwind_VRS_Pop+0x148>
 8000d16:	f1b8 0f0f 	cmp.w	r8, #15
 8000d1a:	d976      	bls.n	8000e0a <_Unwind_VRS_Pop+0x1ce>
 8000d1c:	f1b9 0f00 	cmp.w	r9, #0
 8000d20:	f040 8083 	bne.w	8000e2a <_Unwind_VRS_Pop+0x1ee>
 8000d24:	2b0f      	cmp	r3, #15
 8000d26:	d80b      	bhi.n	8000d40 <_Unwind_VRS_Pop+0x104>
 8000d28:	6833      	ldr	r3, [r6, #0]
 8000d2a:	07d8      	lsls	r0, r3, #31
 8000d2c:	d508      	bpl.n	8000d40 <_Unwind_VRS_Pop+0x104>
 8000d2e:	4630      	mov	r0, r6
 8000d30:	f023 0301 	bic.w	r3, r3, #1
 8000d34:	f043 0302 	orr.w	r3, r3, #2
 8000d38:	f840 3b48 	str.w	r3, [r0], #72
 8000d3c:	f000 f8ee 	bl	8000f1c <__gnu_Unwind_Save_VFP_D>
 8000d40:	2000      	movs	r0, #0
 8000d42:	b043      	add	sp, #268	; 0x10c
 8000d44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d48:	b9e4      	cbnz	r4, 8000d84 <_Unwind_VRS_Pop+0x148>
 8000d4a:	6b87      	ldr	r7, [r0, #56]	; 0x38
 8000d4c:	4623      	mov	r3, r4
 8000d4e:	fa1f fc82 	uxth.w	ip, r2
 8000d52:	2001      	movs	r0, #1
 8000d54:	1d34      	adds	r4, r6, #4
 8000d56:	fa00 f203 	lsl.w	r2, r0, r3
 8000d5a:	ea12 0f0c 	tst.w	r2, ip
 8000d5e:	4639      	mov	r1, r7
 8000d60:	d004      	beq.n	8000d6c <_Unwind_VRS_Pop+0x130>
 8000d62:	f851 2b04 	ldr.w	r2, [r1], #4
 8000d66:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
 8000d6a:	460f      	mov	r7, r1
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	2b10      	cmp	r3, #16
 8000d70:	d1f1      	bne.n	8000d56 <_Unwind_VRS_Pop+0x11a>
 8000d72:	f419 5000 	ands.w	r0, r9, #8192	; 0x2000
 8000d76:	d1e3      	bne.n	8000d40 <_Unwind_VRS_Pop+0x104>
 8000d78:	63b7      	str	r7, [r6, #56]	; 0x38
 8000d7a:	e004      	b.n	8000d86 <_Unwind_VRS_Pop+0x14a>
 8000d7c:	eb08 0309 	add.w	r3, r8, r9
 8000d80:	2b10      	cmp	r3, #16
 8000d82:	d903      	bls.n	8000d8c <_Unwind_VRS_Pop+0x150>
 8000d84:	2002      	movs	r0, #2
 8000d86:	b043      	add	sp, #268	; 0x10c
 8000d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d8c:	f1b8 0f0f 	cmp.w	r8, #15
 8000d90:	d8f8      	bhi.n	8000d84 <_Unwind_VRS_Pop+0x148>
 8000d92:	6833      	ldr	r3, [r6, #0]
 8000d94:	07da      	lsls	r2, r3, #31
 8000d96:	d506      	bpl.n	8000da6 <_Unwind_VRS_Pop+0x16a>
 8000d98:	4630      	mov	r0, r6
 8000d9a:	f023 0303 	bic.w	r3, r3, #3
 8000d9e:	f840 3b48 	str.w	r3, [r0], #72
 8000da2:	f000 f8b3 	bl	8000f0c <__gnu_Unwind_Save_VFP>
 8000da6:	af20      	add	r7, sp, #128	; 0x80
 8000da8:	4638      	mov	r0, r7
 8000daa:	464d      	mov	r5, r9
 8000dac:	f000 f8ae 	bl	8000f0c <__gnu_Unwind_Save_VFP>
 8000db0:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d05e      	beq.n	8000e74 <_Unwind_VRS_Pop+0x238>
 8000db6:	f04f 0900 	mov.w	r9, #0
 8000dba:	eb07 01c8 	add.w	r1, r7, r8, lsl #3
 8000dbe:	eb02 03c5 	add.w	r3, r2, r5, lsl #3
 8000dc2:	3904      	subs	r1, #4
 8000dc4:	f852 0b04 	ldr.w	r0, [r2], #4
 8000dc8:	f841 0f04 	str.w	r0, [r1, #4]!
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d1f9      	bne.n	8000dc4 <_Unwind_VRS_Pop+0x188>
 8000dd0:	f1b9 0f00 	cmp.w	r9, #0
 8000dd4:	d054      	beq.n	8000e80 <_Unwind_VRS_Pop+0x244>
 8000dd6:	466f      	mov	r7, sp
 8000dd8:	4641      	mov	r1, r8
 8000dda:	2910      	cmp	r1, #16
 8000ddc:	bf38      	it	cc
 8000dde:	2110      	movcc	r1, #16
 8000de0:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8000de4:	3984      	subs	r1, #132	; 0x84
 8000de6:	eb03 02c9 	add.w	r2, r3, r9, lsl #3
 8000dea:	f853 5b04 	ldr.w	r5, [r3], #4
 8000dee:	f841 5f04 	str.w	r5, [r1, #4]!
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d1f9      	bne.n	8000dea <_Unwind_VRS_Pop+0x1ae>
 8000df6:	2c01      	cmp	r4, #1
 8000df8:	d03b      	beq.n	8000e72 <_Unwind_VRS_Pop+0x236>
 8000dfa:	f1b8 0f0f 	cmp.w	r8, #15
 8000dfe:	63b2      	str	r2, [r6, #56]	; 0x38
 8000e00:	d958      	bls.n	8000eb4 <_Unwind_VRS_Pop+0x278>
 8000e02:	4638      	mov	r0, r7
 8000e04:	f000 f88e 	bl	8000f24 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000e08:	e79a      	b.n	8000d40 <_Unwind_VRS_Pop+0x104>
 8000e0a:	2b10      	cmp	r3, #16
 8000e0c:	d954      	bls.n	8000eb8 <_Unwind_VRS_Pop+0x27c>
 8000e0e:	6832      	ldr	r2, [r6, #0]
 8000e10:	07d7      	lsls	r7, r2, #31
 8000e12:	f1a3 0910 	sub.w	r9, r3, #16
 8000e16:	d509      	bpl.n	8000e2c <_Unwind_VRS_Pop+0x1f0>
 8000e18:	f022 0301 	bic.w	r3, r2, #1
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	f043 0302 	orr.w	r3, r3, #2
 8000e22:	f840 3b48 	str.w	r3, [r0], #72
 8000e26:	f000 f879 	bl	8000f1c <__gnu_Unwind_Save_VFP_D>
 8000e2a:	6832      	ldr	r2, [r6, #0]
 8000e2c:	0753      	lsls	r3, r2, #29
 8000e2e:	d439      	bmi.n	8000ea4 <_Unwind_VRS_Pop+0x268>
 8000e30:	f1b8 0f0f 	cmp.w	r8, #15
 8000e34:	d802      	bhi.n	8000e3c <_Unwind_VRS_Pop+0x200>
 8000e36:	a820      	add	r0, sp, #128	; 0x80
 8000e38:	f000 f870 	bl	8000f1c <__gnu_Unwind_Save_VFP_D>
 8000e3c:	466f      	mov	r7, sp
 8000e3e:	4638      	mov	r0, r7
 8000e40:	f1c8 0510 	rsb	r5, r8, #16
 8000e44:	f000 f872 	bl	8000f2c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8000e4c:	dd28      	ble.n	8000ea0 <_Unwind_VRS_Pop+0x264>
 8000e4e:	af20      	add	r7, sp, #128	; 0x80
 8000e50:	e7b3      	b.n	8000dba <_Unwind_VRS_Pop+0x17e>
 8000e52:	f023 0310 	bic.w	r3, r3, #16
 8000e56:	6003      	str	r3, [r0, #0]
 8000e58:	f500 70e8 	add.w	r0, r0, #464	; 0x1d0
 8000e5c:	f000 f8b8 	bl	8000fd0 <__gnu_Unwind_Save_WMMXC>
 8000e60:	e704      	b.n	8000c6c <_Unwind_VRS_Pop+0x30>
 8000e62:	f023 0308 	bic.w	r3, r3, #8
 8000e66:	6003      	str	r3, [r0, #0]
 8000e68:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8000e6c:	f000 f884 	bl	8000f78 <__gnu_Unwind_Save_WMMXD>
 8000e70:	e72a      	b.n	8000cc8 <_Unwind_VRS_Pop+0x8c>
 8000e72:	af20      	add	r7, sp, #128	; 0x80
 8000e74:	3204      	adds	r2, #4
 8000e76:	63b2      	str	r2, [r6, #56]	; 0x38
 8000e78:	4638      	mov	r0, r7
 8000e7a:	f000 f843 	bl	8000f04 <__gnu_Unwind_Restore_VFP>
 8000e7e:	e75f      	b.n	8000d40 <_Unwind_VRS_Pop+0x104>
 8000e80:	2c01      	cmp	r4, #1
 8000e82:	d0f7      	beq.n	8000e74 <_Unwind_VRS_Pop+0x238>
 8000e84:	f1b8 0f0f 	cmp.w	r8, #15
 8000e88:	63b2      	str	r2, [r6, #56]	; 0x38
 8000e8a:	f63f af59 	bhi.w	8000d40 <_Unwind_VRS_Pop+0x104>
 8000e8e:	4638      	mov	r0, r7
 8000e90:	f000 f840 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D>
 8000e94:	f1b9 0f00 	cmp.w	r9, #0
 8000e98:	f43f af52 	beq.w	8000d40 <_Unwind_VRS_Pop+0x104>
 8000e9c:	466f      	mov	r7, sp
 8000e9e:	e7b0      	b.n	8000e02 <_Unwind_VRS_Pop+0x1c6>
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	e799      	b.n	8000dd8 <_Unwind_VRS_Pop+0x19c>
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	f022 0204 	bic.w	r2, r2, #4
 8000eaa:	f840 2bd0 	str.w	r2, [r0], #208
 8000eae:	f000 f83d 	bl	8000f2c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000eb2:	e7bd      	b.n	8000e30 <_Unwind_VRS_Pop+0x1f4>
 8000eb4:	af20      	add	r7, sp, #128	; 0x80
 8000eb6:	e7ea      	b.n	8000e8e <_Unwind_VRS_Pop+0x252>
 8000eb8:	6833      	ldr	r3, [r6, #0]
 8000eba:	07d9      	lsls	r1, r3, #31
 8000ebc:	d508      	bpl.n	8000ed0 <_Unwind_VRS_Pop+0x294>
 8000ebe:	f023 0301 	bic.w	r3, r3, #1
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	f840 3b48 	str.w	r3, [r0], #72
 8000ecc:	f000 f826 	bl	8000f1c <__gnu_Unwind_Save_VFP_D>
 8000ed0:	af20      	add	r7, sp, #128	; 0x80
 8000ed2:	4638      	mov	r0, r7
 8000ed4:	464d      	mov	r5, r9
 8000ed6:	f000 f821 	bl	8000f1c <__gnu_Unwind_Save_VFP_D>
 8000eda:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8000edc:	2d00      	cmp	r5, #0
 8000ede:	f47f af6a 	bne.w	8000db6 <_Unwind_VRS_Pop+0x17a>
 8000ee2:	4638      	mov	r0, r7
 8000ee4:	f000 f816 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D>
 8000ee8:	e72a      	b.n	8000d40 <_Unwind_VRS_Pop+0x104>
 8000eea:	bf00      	nop

08000eec <__restore_core_regs>:
 8000eec:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000ef0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000ef4:	469c      	mov	ip, r3
 8000ef6:	46a6      	mov	lr, r4
 8000ef8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000efc:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000f00:	46e5      	mov	sp, ip
 8000f02:	bd00      	pop	{pc}

08000f04 <__gnu_Unwind_Restore_VFP>:
 8000f04:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <__gnu_Unwind_Save_VFP>:
 8000f0c:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <__gnu_Unwind_Restore_VFP_D>:
 8000f14:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <__gnu_Unwind_Save_VFP_D>:
 8000f1c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000f24:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000f2c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <__gnu_Unwind_Restore_WMMXD>:
 8000f34:	ecf0 0102 	ldfe	f0, [r0], #8
 8000f38:	ecf0 1102 	ldfe	f1, [r0], #8
 8000f3c:	ecf0 2102 	ldfe	f2, [r0], #8
 8000f40:	ecf0 3102 	ldfe	f3, [r0], #8
 8000f44:	ecf0 4102 	ldfe	f4, [r0], #8
 8000f48:	ecf0 5102 	ldfe	f5, [r0], #8
 8000f4c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000f50:	ecf0 7102 	ldfe	f7, [r0], #8
 8000f54:	ecf0 8102 	ldfp	f0, [r0], #8
 8000f58:	ecf0 9102 	ldfp	f1, [r0], #8
 8000f5c:	ecf0 a102 	ldfp	f2, [r0], #8
 8000f60:	ecf0 b102 	ldfp	f3, [r0], #8
 8000f64:	ecf0 c102 	ldfp	f4, [r0], #8
 8000f68:	ecf0 d102 	ldfp	f5, [r0], #8
 8000f6c:	ecf0 e102 	ldfp	f6, [r0], #8
 8000f70:	ecf0 f102 	ldfp	f7, [r0], #8
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <__gnu_Unwind_Save_WMMXD>:
 8000f78:	ece0 0102 	stfe	f0, [r0], #8
 8000f7c:	ece0 1102 	stfe	f1, [r0], #8
 8000f80:	ece0 2102 	stfe	f2, [r0], #8
 8000f84:	ece0 3102 	stfe	f3, [r0], #8
 8000f88:	ece0 4102 	stfe	f4, [r0], #8
 8000f8c:	ece0 5102 	stfe	f5, [r0], #8
 8000f90:	ece0 6102 	stfe	f6, [r0], #8
 8000f94:	ece0 7102 	stfe	f7, [r0], #8
 8000f98:	ece0 8102 	stfp	f0, [r0], #8
 8000f9c:	ece0 9102 	stfp	f1, [r0], #8
 8000fa0:	ece0 a102 	stfp	f2, [r0], #8
 8000fa4:	ece0 b102 	stfp	f3, [r0], #8
 8000fa8:	ece0 c102 	stfp	f4, [r0], #8
 8000fac:	ece0 d102 	stfp	f5, [r0], #8
 8000fb0:	ece0 e102 	stfp	f6, [r0], #8
 8000fb4:	ece0 f102 	stfp	f7, [r0], #8
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <__gnu_Unwind_Restore_WMMXC>:
 8000fbc:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000fc0:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000fc4:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000fc8:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <__gnu_Unwind_Save_WMMXC>:
 8000fd0:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000fd4:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000fd8:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000fdc:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <_Unwind_RaiseException>:
 8000fe4:	46ec      	mov	ip, sp
 8000fe6:	b500      	push	{lr}
 8000fe8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000fec:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000ff0:	f04f 0300 	mov.w	r3, #0
 8000ff4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ff8:	a901      	add	r1, sp, #4
 8000ffa:	f7ff fbcb 	bl	8000794 <__gnu_Unwind_RaiseException>
 8000ffe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001002:	b012      	add	sp, #72	; 0x48
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <_Unwind_Resume>:
 8001008:	46ec      	mov	ip, sp
 800100a:	b500      	push	{lr}
 800100c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001010:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	e92d 000c 	stmdb	sp!, {r2, r3}
 800101c:	a901      	add	r1, sp, #4
 800101e:	f7ff fbf5 	bl	800080c <__gnu_Unwind_Resume>
 8001022:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001026:	b012      	add	sp, #72	; 0x48
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <_Unwind_Resume_or_Rethrow>:
 800102c:	46ec      	mov	ip, sp
 800102e:	b500      	push	{lr}
 8001030:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001034:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001038:	f04f 0300 	mov.w	r3, #0
 800103c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001040:	a901      	add	r1, sp, #4
 8001042:	f7ff fc05 	bl	8000850 <__gnu_Unwind_Resume_or_Rethrow>
 8001046:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800104a:	b012      	add	sp, #72	; 0x48
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <_Unwind_ForcedUnwind>:
 8001050:	46ec      	mov	ip, sp
 8001052:	b500      	push	{lr}
 8001054:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001058:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800105c:	f04f 0300 	mov.w	r3, #0
 8001060:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001064:	ab01      	add	r3, sp, #4
 8001066:	f7ff fbc9 	bl	80007fc <__gnu_Unwind_ForcedUnwind>
 800106a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800106e:	b012      	add	sp, #72	; 0x48
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop

08001074 <_Unwind_Backtrace>:
 8001074:	46ec      	mov	ip, sp
 8001076:	b500      	push	{lr}
 8001078:	e92d 5000 	stmdb	sp!, {ip, lr}
 800107c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001088:	aa01      	add	r2, sp, #4
 800108a:	f7ff fc3b 	bl	8000904 <__gnu_Unwind_Backtrace>
 800108e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001092:	b012      	add	sp, #72	; 0x48
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <next_unwind_byte>:
 8001098:	7a02      	ldrb	r2, [r0, #8]
 800109a:	4603      	mov	r3, r0
 800109c:	b97a      	cbnz	r2, 80010be <next_unwind_byte+0x26>
 800109e:	7a42      	ldrb	r2, [r0, #9]
 80010a0:	b1a2      	cbz	r2, 80010cc <next_unwind_byte+0x34>
 80010a2:	6841      	ldr	r1, [r0, #4]
 80010a4:	3a01      	subs	r2, #1
 80010a6:	b410      	push	{r4}
 80010a8:	7242      	strb	r2, [r0, #9]
 80010aa:	6808      	ldr	r0, [r1, #0]
 80010ac:	2203      	movs	r2, #3
 80010ae:	1d0c      	adds	r4, r1, #4
 80010b0:	721a      	strb	r2, [r3, #8]
 80010b2:	0202      	lsls	r2, r0, #8
 80010b4:	605c      	str	r4, [r3, #4]
 80010b6:	0e00      	lsrs	r0, r0, #24
 80010b8:	bc10      	pop	{r4}
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	4770      	bx	lr
 80010be:	6800      	ldr	r0, [r0, #0]
 80010c0:	3a01      	subs	r2, #1
 80010c2:	721a      	strb	r2, [r3, #8]
 80010c4:	0202      	lsls	r2, r0, #8
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	0e00      	lsrs	r0, r0, #24
 80010ca:	4770      	bx	lr
 80010cc:	20b0      	movs	r0, #176	; 0xb0
 80010ce:	4770      	bx	lr

080010d0 <_Unwind_GetGR.constprop.0>:
 80010d0:	b500      	push	{lr}
 80010d2:	b085      	sub	sp, #20
 80010d4:	2300      	movs	r3, #0
 80010d6:	aa03      	add	r2, sp, #12
 80010d8:	9200      	str	r2, [sp, #0]
 80010da:	4619      	mov	r1, r3
 80010dc:	220c      	movs	r2, #12
 80010de:	f7ff fbc7 	bl	8000870 <_Unwind_VRS_Get>
 80010e2:	9803      	ldr	r0, [sp, #12]
 80010e4:	b005      	add	sp, #20
 80010e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80010ea:	bf00      	nop

080010ec <unwind_UCB_from_context>:
 80010ec:	e7f0      	b.n	80010d0 <_Unwind_GetGR.constprop.0>
 80010ee:	bf00      	nop

080010f0 <__gnu_unwind_execute>:
 80010f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010f4:	b085      	sub	sp, #20
 80010f6:	4607      	mov	r7, r0
 80010f8:	460e      	mov	r6, r1
 80010fa:	f04f 0800 	mov.w	r8, #0
 80010fe:	ad03      	add	r5, sp, #12
 8001100:	4630      	mov	r0, r6
 8001102:	f7ff ffc9 	bl	8001098 <next_unwind_byte>
 8001106:	28b0      	cmp	r0, #176	; 0xb0
 8001108:	4604      	mov	r4, r0
 800110a:	f000 80cb 	beq.w	80012a4 <__gnu_unwind_execute+0x1b4>
 800110e:	0603      	lsls	r3, r0, #24
 8001110:	d540      	bpl.n	8001194 <__gnu_unwind_execute+0xa4>
 8001112:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001116:	2b80      	cmp	r3, #128	; 0x80
 8001118:	d056      	beq.n	80011c8 <__gnu_unwind_execute+0xd8>
 800111a:	2bb0      	cmp	r3, #176	; 0xb0
 800111c:	d07d      	beq.n	800121a <__gnu_unwind_execute+0x12a>
 800111e:	d81c      	bhi.n	800115a <__gnu_unwind_execute+0x6a>
 8001120:	2b90      	cmp	r3, #144	; 0x90
 8001122:	f000 8093 	beq.w	800124c <__gnu_unwind_execute+0x15c>
 8001126:	2ba0      	cmp	r3, #160	; 0xa0
 8001128:	d113      	bne.n	8001152 <__gnu_unwind_execute+0x62>
 800112a:	43c3      	mvns	r3, r0
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001134:	411a      	asrs	r2, r3
 8001136:	0701      	lsls	r1, r0, #28
 8001138:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 800113c:	f04f 0300 	mov.w	r3, #0
 8001140:	bf48      	it	mi
 8001142:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001146:	4619      	mov	r1, r3
 8001148:	4638      	mov	r0, r7
 800114a:	f7ff fd77 	bl	8000c3c <_Unwind_VRS_Pop>
 800114e:	2800      	cmp	r0, #0
 8001150:	d0d6      	beq.n	8001100 <__gnu_unwind_execute+0x10>
 8001152:	2009      	movs	r0, #9
 8001154:	b005      	add	sp, #20
 8001156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800115a:	2bc0      	cmp	r3, #192	; 0xc0
 800115c:	d14b      	bne.n	80011f6 <__gnu_unwind_execute+0x106>
 800115e:	28c6      	cmp	r0, #198	; 0xc6
 8001160:	f000 8089 	beq.w	8001276 <__gnu_unwind_execute+0x186>
 8001164:	28c7      	cmp	r0, #199	; 0xc7
 8001166:	f000 80a2 	beq.w	80012ae <__gnu_unwind_execute+0x1be>
 800116a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800116e:	2bc0      	cmp	r3, #192	; 0xc0
 8001170:	f000 80bc 	beq.w	80012ec <__gnu_unwind_execute+0x1fc>
 8001174:	28c8      	cmp	r0, #200	; 0xc8
 8001176:	f000 80bf 	beq.w	80012f8 <__gnu_unwind_execute+0x208>
 800117a:	28c9      	cmp	r0, #201	; 0xc9
 800117c:	d1e9      	bne.n	8001152 <__gnu_unwind_execute+0x62>
 800117e:	4630      	mov	r0, r6
 8001180:	f7ff ff8a 	bl	8001098 <next_unwind_byte>
 8001184:	0302      	lsls	r2, r0, #12
 8001186:	f000 000f 	and.w	r0, r0, #15
 800118a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 800118e:	3001      	adds	r0, #1
 8001190:	4302      	orrs	r2, r0
 8001192:	e039      	b.n	8001208 <__gnu_unwind_execute+0x118>
 8001194:	0083      	lsls	r3, r0, #2
 8001196:	b2db      	uxtb	r3, r3
 8001198:	f103 0904 	add.w	r9, r3, #4
 800119c:	2300      	movs	r3, #0
 800119e:	4619      	mov	r1, r3
 80011a0:	9500      	str	r5, [sp, #0]
 80011a2:	220d      	movs	r2, #13
 80011a4:	4638      	mov	r0, r7
 80011a6:	f7ff fb63 	bl	8000870 <_Unwind_VRS_Get>
 80011aa:	9b03      	ldr	r3, [sp, #12]
 80011ac:	0660      	lsls	r0, r4, #25
 80011ae:	bf4c      	ite	mi
 80011b0:	eba3 0309 	submi.w	r3, r3, r9
 80011b4:	444b      	addpl	r3, r9
 80011b6:	9303      	str	r3, [sp, #12]
 80011b8:	2300      	movs	r3, #0
 80011ba:	9500      	str	r5, [sp, #0]
 80011bc:	220d      	movs	r2, #13
 80011be:	4619      	mov	r1, r3
 80011c0:	4638      	mov	r0, r7
 80011c2:	f7ff fb7b 	bl	80008bc <_Unwind_VRS_Set>
 80011c6:	e79b      	b.n	8001100 <__gnu_unwind_execute+0x10>
 80011c8:	0204      	lsls	r4, r0, #8
 80011ca:	4630      	mov	r0, r6
 80011cc:	f7ff ff64 	bl	8001098 <next_unwind_byte>
 80011d0:	4320      	orrs	r0, r4
 80011d2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80011d6:	d0bc      	beq.n	8001152 <__gnu_unwind_execute+0x62>
 80011d8:	0104      	lsls	r4, r0, #4
 80011da:	2300      	movs	r3, #0
 80011dc:	b2a2      	uxth	r2, r4
 80011de:	4619      	mov	r1, r3
 80011e0:	4638      	mov	r0, r7
 80011e2:	f7ff fd2b 	bl	8000c3c <_Unwind_VRS_Pop>
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d1b3      	bne.n	8001152 <__gnu_unwind_execute+0x62>
 80011ea:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80011ee:	bf18      	it	ne
 80011f0:	f04f 0801 	movne.w	r8, #1
 80011f4:	e784      	b.n	8001100 <__gnu_unwind_execute+0x10>
 80011f6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80011fa:	2bd0      	cmp	r3, #208	; 0xd0
 80011fc:	d1a9      	bne.n	8001152 <__gnu_unwind_execute+0x62>
 80011fe:	f000 0207 	and.w	r2, r0, #7
 8001202:	3201      	adds	r2, #1
 8001204:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001208:	2305      	movs	r3, #5
 800120a:	2101      	movs	r1, #1
 800120c:	4638      	mov	r0, r7
 800120e:	f7ff fd15 	bl	8000c3c <_Unwind_VRS_Pop>
 8001212:	2800      	cmp	r0, #0
 8001214:	f43f af74 	beq.w	8001100 <__gnu_unwind_execute+0x10>
 8001218:	e79b      	b.n	8001152 <__gnu_unwind_execute+0x62>
 800121a:	28b1      	cmp	r0, #177	; 0xb1
 800121c:	d037      	beq.n	800128e <__gnu_unwind_execute+0x19e>
 800121e:	28b2      	cmp	r0, #178	; 0xb2
 8001220:	f000 8087 	beq.w	8001332 <__gnu_unwind_execute+0x242>
 8001224:	28b3      	cmp	r0, #179	; 0xb3
 8001226:	d056      	beq.n	80012d6 <__gnu_unwind_execute+0x1e6>
 8001228:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 800122c:	2bb4      	cmp	r3, #180	; 0xb4
 800122e:	d090      	beq.n	8001152 <__gnu_unwind_execute+0x62>
 8001230:	f000 0207 	and.w	r2, r0, #7
 8001234:	3201      	adds	r2, #1
 8001236:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800123a:	2301      	movs	r3, #1
 800123c:	4619      	mov	r1, r3
 800123e:	4638      	mov	r0, r7
 8001240:	f7ff fcfc 	bl	8000c3c <_Unwind_VRS_Pop>
 8001244:	2800      	cmp	r0, #0
 8001246:	f43f af5b 	beq.w	8001100 <__gnu_unwind_execute+0x10>
 800124a:	e782      	b.n	8001152 <__gnu_unwind_execute+0x62>
 800124c:	f000 030d 	and.w	r3, r0, #13
 8001250:	2b0d      	cmp	r3, #13
 8001252:	f43f af7e 	beq.w	8001152 <__gnu_unwind_execute+0x62>
 8001256:	2300      	movs	r3, #0
 8001258:	f000 020f 	and.w	r2, r0, #15
 800125c:	4619      	mov	r1, r3
 800125e:	9500      	str	r5, [sp, #0]
 8001260:	4638      	mov	r0, r7
 8001262:	f7ff fb05 	bl	8000870 <_Unwind_VRS_Get>
 8001266:	2300      	movs	r3, #0
 8001268:	9500      	str	r5, [sp, #0]
 800126a:	220d      	movs	r2, #13
 800126c:	4619      	mov	r1, r3
 800126e:	4638      	mov	r0, r7
 8001270:	f7ff fb24 	bl	80008bc <_Unwind_VRS_Set>
 8001274:	e744      	b.n	8001100 <__gnu_unwind_execute+0x10>
 8001276:	4630      	mov	r0, r6
 8001278:	f7ff ff0e 	bl	8001098 <next_unwind_byte>
 800127c:	0302      	lsls	r2, r0, #12
 800127e:	f000 000f 	and.w	r0, r0, #15
 8001282:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001286:	3001      	adds	r0, #1
 8001288:	4302      	orrs	r2, r0
 800128a:	2303      	movs	r3, #3
 800128c:	e7d6      	b.n	800123c <__gnu_unwind_execute+0x14c>
 800128e:	4630      	mov	r0, r6
 8001290:	f7ff ff02 	bl	8001098 <next_unwind_byte>
 8001294:	4602      	mov	r2, r0
 8001296:	2800      	cmp	r0, #0
 8001298:	f43f af5b 	beq.w	8001152 <__gnu_unwind_execute+0x62>
 800129c:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80012a0:	d0cc      	beq.n	800123c <__gnu_unwind_execute+0x14c>
 80012a2:	e756      	b.n	8001152 <__gnu_unwind_execute+0x62>
 80012a4:	f1b8 0f00 	cmp.w	r8, #0
 80012a8:	d032      	beq.n	8001310 <__gnu_unwind_execute+0x220>
 80012aa:	2000      	movs	r0, #0
 80012ac:	e752      	b.n	8001154 <__gnu_unwind_execute+0x64>
 80012ae:	4630      	mov	r0, r6
 80012b0:	f7ff fef2 	bl	8001098 <next_unwind_byte>
 80012b4:	4602      	mov	r2, r0
 80012b6:	2800      	cmp	r0, #0
 80012b8:	f43f af4b 	beq.w	8001152 <__gnu_unwind_execute+0x62>
 80012bc:	f010 0ff0 	tst.w	r0, #240	; 0xf0
 80012c0:	f47f af47 	bne.w	8001152 <__gnu_unwind_execute+0x62>
 80012c4:	2300      	movs	r3, #0
 80012c6:	2104      	movs	r1, #4
 80012c8:	4638      	mov	r0, r7
 80012ca:	f7ff fcb7 	bl	8000c3c <_Unwind_VRS_Pop>
 80012ce:	2800      	cmp	r0, #0
 80012d0:	f43f af16 	beq.w	8001100 <__gnu_unwind_execute+0x10>
 80012d4:	e73d      	b.n	8001152 <__gnu_unwind_execute+0x62>
 80012d6:	4630      	mov	r0, r6
 80012d8:	f7ff fede 	bl	8001098 <next_unwind_byte>
 80012dc:	0302      	lsls	r2, r0, #12
 80012de:	f000 000f 	and.w	r0, r0, #15
 80012e2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80012e6:	3001      	adds	r0, #1
 80012e8:	4302      	orrs	r2, r0
 80012ea:	e7a6      	b.n	800123a <__gnu_unwind_execute+0x14a>
 80012ec:	f000 020f 	and.w	r2, r0, #15
 80012f0:	3201      	adds	r2, #1
 80012f2:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80012f6:	e7c8      	b.n	800128a <__gnu_unwind_execute+0x19a>
 80012f8:	4630      	mov	r0, r6
 80012fa:	f7ff fecd 	bl	8001098 <next_unwind_byte>
 80012fe:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001302:	f000 030f 	and.w	r3, r0, #15
 8001306:	3210      	adds	r2, #16
 8001308:	3301      	adds	r3, #1
 800130a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800130e:	e77b      	b.n	8001208 <__gnu_unwind_execute+0x118>
 8001310:	ac03      	add	r4, sp, #12
 8001312:	4643      	mov	r3, r8
 8001314:	220e      	movs	r2, #14
 8001316:	4641      	mov	r1, r8
 8001318:	9400      	str	r4, [sp, #0]
 800131a:	4638      	mov	r0, r7
 800131c:	f7ff faa8 	bl	8000870 <_Unwind_VRS_Get>
 8001320:	9400      	str	r4, [sp, #0]
 8001322:	4643      	mov	r3, r8
 8001324:	220f      	movs	r2, #15
 8001326:	4641      	mov	r1, r8
 8001328:	4638      	mov	r0, r7
 800132a:	f7ff fac7 	bl	80008bc <_Unwind_VRS_Set>
 800132e:	4640      	mov	r0, r8
 8001330:	e710      	b.n	8001154 <__gnu_unwind_execute+0x64>
 8001332:	2300      	movs	r3, #0
 8001334:	220d      	movs	r2, #13
 8001336:	4619      	mov	r1, r3
 8001338:	9500      	str	r5, [sp, #0]
 800133a:	4638      	mov	r0, r7
 800133c:	f7ff fa98 	bl	8000870 <_Unwind_VRS_Get>
 8001340:	4630      	mov	r0, r6
 8001342:	f7ff fea9 	bl	8001098 <next_unwind_byte>
 8001346:	0602      	lsls	r2, r0, #24
 8001348:	9c03      	ldr	r4, [sp, #12]
 800134a:	f04f 0902 	mov.w	r9, #2
 800134e:	d50c      	bpl.n	800136a <__gnu_unwind_execute+0x27a>
 8001350:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001354:	fa00 f009 	lsl.w	r0, r0, r9
 8001358:	4404      	add	r4, r0
 800135a:	4630      	mov	r0, r6
 800135c:	9403      	str	r4, [sp, #12]
 800135e:	f7ff fe9b 	bl	8001098 <next_unwind_byte>
 8001362:	0603      	lsls	r3, r0, #24
 8001364:	f109 0907 	add.w	r9, r9, #7
 8001368:	d4f2      	bmi.n	8001350 <__gnu_unwind_execute+0x260>
 800136a:	f000 037f 	and.w	r3, r0, #127	; 0x7f
 800136e:	fa03 f309 	lsl.w	r3, r3, r9
 8001372:	f504 7401 	add.w	r4, r4, #516	; 0x204
 8001376:	4423      	add	r3, r4
 8001378:	e71d      	b.n	80011b6 <__gnu_unwind_execute+0xc6>
 800137a:	bf00      	nop

0800137c <__gnu_unwind_frame>:
 800137c:	b510      	push	{r4, lr}
 800137e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001380:	6853      	ldr	r3, [r2, #4]
 8001382:	b084      	sub	sp, #16
 8001384:	f04f 0c03 	mov.w	ip, #3
 8001388:	3208      	adds	r2, #8
 800138a:	021c      	lsls	r4, r3, #8
 800138c:	4608      	mov	r0, r1
 800138e:	0e1b      	lsrs	r3, r3, #24
 8001390:	a901      	add	r1, sp, #4
 8001392:	9401      	str	r4, [sp, #4]
 8001394:	9202      	str	r2, [sp, #8]
 8001396:	f88d c00c 	strb.w	ip, [sp, #12]
 800139a:	f88d 300d 	strb.w	r3, [sp, #13]
 800139e:	f7ff fea7 	bl	80010f0 <__gnu_unwind_execute>
 80013a2:	b004      	add	sp, #16
 80013a4:	bd10      	pop	{r4, pc}
 80013a6:	bf00      	nop

080013a8 <_Unwind_GetRegionStart>:
 80013a8:	b508      	push	{r3, lr}
 80013aa:	f7ff fe9f 	bl	80010ec <unwind_UCB_from_context>
 80013ae:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80013b0:	bd08      	pop	{r3, pc}
 80013b2:	bf00      	nop

080013b4 <_Unwind_GetLanguageSpecificData>:
 80013b4:	b508      	push	{r3, lr}
 80013b6:	f7ff fe99 	bl	80010ec <unwind_UCB_from_context>
 80013ba:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80013bc:	79c3      	ldrb	r3, [r0, #7]
 80013be:	3302      	adds	r3, #2
 80013c0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80013c4:	bd08      	pop	{r3, pc}
 80013c6:	bf00      	nop

080013c8 <__aeabi_idiv0>:
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop

080013cc <BSP_LED_Init>:
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08c      	sub	sp, #48	; 0x30
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  if (Led <= LED4)
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	2b03      	cmp	r3, #3
 80013da:	d86d      	bhi.n	80014b8 <BSP_LED_Init+0xec>
  {
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = GPIO_PIN[Led];
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	4a38      	ldr	r2, [pc, #224]	; (80014c0 <BSP_LED_Init+0xf4>)
 80013e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80013e6:	2301      	movs	r3, #1
 80013e8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 80013ea:	2301      	movs	r3, #1
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80013ee:	2303      	movs	r3, #3
 80013f0:	62bb      	str	r3, [r7, #40]	; 0x28

    switch(Led)
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	2b03      	cmp	r3, #3
 80013f6:	d847      	bhi.n	8001488 <BSP_LED_Init+0xbc>
 80013f8:	a201      	add	r2, pc, #4	; (adr r2, 8001400 <BSP_LED_Init+0x34>)
 80013fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fe:	bf00      	nop
 8001400:	08001411 	.word	0x08001411
 8001404:	0800142f 	.word	0x0800142f
 8001408:	0800144d 	.word	0x0800144d
 800140c:	0800146b 	.word	0x0800146b
    {
    case LED1 :
      LED1_GPIO_CLK_ENABLE();
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
 8001414:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001418:	4a2a      	ldr	r2, [pc, #168]	; (80014c4 <BSP_LED_Init+0xf8>)
 800141a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800141e:	6313      	str	r3, [r2, #48]	; 0x30
 8001420:	4b28      	ldr	r3, [pc, #160]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	69bb      	ldr	r3, [r7, #24]
      break;
 800142c:	e02d      	b.n	800148a <BSP_LED_Init+0xbe>
    case LED2 :
      LED2_GPIO_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	4a23      	ldr	r2, [pc, #140]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
 800143e:	4b21      	ldr	r3, [pc, #132]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697b      	ldr	r3, [r7, #20]
      break;
 800144a:	e01e      	b.n	800148a <BSP_LED_Init+0xbe>
    case LED3 :
      LED3_GPIO_CLK_ENABLE();
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001454:	4a1b      	ldr	r2, [pc, #108]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001456:	f043 0308 	orr.w	r3, r3, #8
 800145a:	6313      	str	r3, [r2, #48]	; 0x30
 800145c:	4b19      	ldr	r3, [pc, #100]	; (80014c4 <BSP_LED_Init+0xf8>)
 800145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001460:	f003 0308 	and.w	r3, r3, #8
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	693b      	ldr	r3, [r7, #16]
      break;
 8001468:	e00f      	b.n	800148a <BSP_LED_Init+0xbe>
    case LED4 :
      LED4_GPIO_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a14      	ldr	r2, [pc, #80]	; (80014c4 <BSP_LED_Init+0xf8>)
 8001474:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <BSP_LED_Init+0xf8>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
      break;
 8001486:	e000      	b.n	800148a <BSP_LED_Init+0xbe>
    default :
      break;
 8001488:	bf00      	nop

    } /* end switch */

    HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <BSP_LED_Init+0xfc>)
 800148e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001492:	f107 021c 	add.w	r2, r7, #28
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f000 ff83 	bl	80023a4 <HAL_GPIO_Init>

    /* By default, turn off LED by setting a high level on corresponding GPIO */
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	4a09      	ldr	r2, [pc, #36]	; (80014c8 <BSP_LED_Init+0xfc>)
 80014a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <BSP_LED_Init+0xf4>)
 80014aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	2201      	movs	r2, #1
 80014b2:	4619      	mov	r1, r3
 80014b4:	f001 fa2e 	bl	8002914 <HAL_GPIO_WritePin>

  } /* of if (Led <= LED4) */

}
 80014b8:	bf00      	nop
 80014ba:	3730      	adds	r7, #48	; 0x30
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000000 	.word	0x20000000
 80014c4:	40023800 	.word	0x40023800
 80014c8:	20000010 	.word	0x20000010

080014cc <BSP_LED_On>:
  *            @arg  LED2
  *            @arg  LED3
  *            @arg  LED4
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  if (Led <= LED4)
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d80c      	bhi.n	80014f6 <BSP_LED_On+0x2a>
  {
     HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	4a08      	ldr	r2, [pc, #32]	; (8001500 <BSP_LED_On+0x34>)
 80014e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4a07      	ldr	r2, [pc, #28]	; (8001504 <BSP_LED_On+0x38>)
 80014e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	2200      	movs	r2, #0
 80014f0:	4619      	mov	r1, r3
 80014f2:	f001 fa0f 	bl	8002914 <HAL_GPIO_WritePin>
  }

}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000010 	.word	0x20000010
 8001504:	20000000 	.word	0x20000000

08001508 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b088      	sub	sp, #32
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	460a      	mov	r2, r1
 8001512:	71fb      	strb	r3, [r7, #7]
 8001514:	4613      	mov	r3, r2
 8001516:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable the BUTTON clock */
  BUTTON_GPIO_CLK_ENABLE();
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	4b23      	ldr	r3, [pc, #140]	; (80015ac <BSP_PB_Init+0xa4>)
 800151e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001520:	4a22      	ldr	r2, [pc, #136]	; (80015ac <BSP_PB_Init+0xa4>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6313      	str	r3, [r2, #48]	; 0x30
 8001528:	4b20      	ldr	r3, [pc, #128]	; (80015ac <BSP_PB_Init+0xa4>)
 800152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]

  if(Button_Mode == BUTTON_MODE_GPIO)
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d111      	bne.n	800155e <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800153a:	2301      	movs	r3, #1
 800153c:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001546:	2302      	movs	r3, #2
 8001548:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	4a18      	ldr	r2, [pc, #96]	; (80015b0 <BSP_PB_Init+0xa8>)
 800154e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001552:	f107 020c 	add.w	r2, r7, #12
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f000 ff23 	bl	80023a4 <HAL_GPIO_Init>
  }

  if(Button_Mode == BUTTON_MODE_EXTI)
 800155e:	79bb      	ldrb	r3, [r7, #6]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d11e      	bne.n	80015a2 <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8001564:	2301      	movs	r3, #1
 8001566:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800156c:	2302      	movs	r3, #2
 800156e:	61bb      	str	r3, [r7, #24]

    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001570:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001574:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	4a0d      	ldr	r2, [pc, #52]	; (80015b0 <BSP_PB_Init+0xa8>)
 800157a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157e:	f107 020c 	add.w	r2, r7, #12
 8001582:	4611      	mov	r1, r2
 8001584:	4618      	mov	r0, r3
 8001586:	f000 ff0d 	bl	80023a4 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800158a:	2306      	movs	r3, #6
 800158c:	b25b      	sxtb	r3, r3
 800158e:	2200      	movs	r2, #0
 8001590:	210f      	movs	r1, #15
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f9bd 	bl	8001912 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8001598:	2306      	movs	r3, #6
 800159a:	b25b      	sxtb	r3, r3
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f9d4 	bl	800194a <HAL_NVIC_EnableIRQ>
  }
}
 80015a2:	bf00      	nop
 80015a4:	3720      	adds	r7, #32
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40023800 	.word	0x40023800
 80015b0:	20000020 	.word	0x20000020

080015b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <SystemInit+0x60>)
 80015ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015be:	4a15      	ldr	r2, [pc, #84]	; (8001614 <SystemInit+0x60>)
 80015c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80015c8:	4b13      	ldr	r3, [pc, #76]	; (8001618 <SystemInit+0x64>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a12      	ldr	r2, [pc, #72]	; (8001618 <SystemInit+0x64>)
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80015d4:	4b10      	ldr	r3, [pc, #64]	; (8001618 <SystemInit+0x64>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80015da:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <SystemInit+0x64>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a0e      	ldr	r2, [pc, #56]	; (8001618 <SystemInit+0x64>)
 80015e0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80015e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <SystemInit+0x64>)
 80015ec:	4a0b      	ldr	r2, [pc, #44]	; (800161c <SystemInit+0x68>)
 80015ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <SystemInit+0x64>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a08      	ldr	r2, [pc, #32]	; (8001618 <SystemInit+0x64>)
 80015f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <SystemInit+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001602:	4b04      	ldr	r3, [pc, #16]	; (8001614 <SystemInit+0x60>)
 8001604:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001608:	609a      	str	r2, [r3, #8]
#endif
}
 800160a:	bf00      	nop
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	e000ed00 	.word	0xe000ed00
 8001618:	40023800 	.word	0x40023800
 800161c:	24003010 	.word	0x24003010

08001620 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <HAL_Init+0x40>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a0d      	ldr	r2, [pc, #52]	; (8001660 <HAL_Init+0x40>)
 800162a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800162e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_Init+0x40>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0a      	ldr	r2, [pc, #40]	; (8001660 <HAL_Init+0x40>)
 8001636:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800163a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <HAL_Init+0x40>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a07      	ldr	r2, [pc, #28]	; (8001660 <HAL_Init+0x40>)
 8001642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001646:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001648:	2003      	movs	r0, #3
 800164a:	f000 f957 	bl	80018fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800164e:	200f      	movs	r0, #15
 8001650:	f000 f810 	bl	8001674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001654:	f000 f806 	bl	8001664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023c00 	.word	0x40023c00

08001664 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <HAL_InitTick+0x54>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_InitTick+0x58>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800168a:	fbb3 f3f1 	udiv	r3, r3, r1
 800168e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f975 	bl	8001982 <HAL_SYSTICK_Config>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e00e      	b.n	80016c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b0f      	cmp	r3, #15
 80016a6:	d80a      	bhi.n	80016be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a8:	2200      	movs	r2, #0
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	f000 f92f 	bl	8001912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b4:	4a06      	ldr	r2, [pc, #24]	; (80016d0 <HAL_InitTick+0x5c>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e000      	b.n	80016c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000024 	.word	0x20000024
 80016cc:	2000002c 	.word	0x2000002c
 80016d0:	20000028 	.word	0x20000028

080016d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_IncTick+0x20>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_IncTick+0x24>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	4a04      	ldr	r2, [pc, #16]	; (80016f8 <HAL_IncTick+0x24>)
 80016e6:	6013      	str	r3, [r2, #0]
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	2000002c 	.word	0x2000002c
 80016f8:	2000009c 	.word	0x2000009c

080016fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001700:	4b03      	ldr	r3, [pc, #12]	; (8001710 <HAL_GetTick+0x14>)
 8001702:	681b      	ldr	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	2000009c 	.word	0x2000009c

08001714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f003 0307 	and.w	r3, r3, #7
 8001722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <__NVIC_SetPriorityGrouping+0x44>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001730:	4013      	ands	r3, r2
 8001732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800173c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001746:	4a04      	ldr	r2, [pc, #16]	; (8001758 <__NVIC_SetPriorityGrouping+0x44>)
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	60d3      	str	r3, [r2, #12]
}
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001760:	4b04      	ldr	r3, [pc, #16]	; (8001774 <__NVIC_GetPriorityGrouping+0x18>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	0a1b      	lsrs	r3, r3, #8
 8001766:	f003 0307 	and.w	r3, r3, #7
}
 800176a:	4618      	mov	r0, r3
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001786:	2b00      	cmp	r3, #0
 8001788:	db0b      	blt.n	80017a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	f003 021f 	and.w	r2, r3, #31
 8001790:	4907      	ldr	r1, [pc, #28]	; (80017b0 <__NVIC_EnableIRQ+0x38>)
 8001792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001796:	095b      	lsrs	r3, r3, #5
 8001798:	2001      	movs	r0, #1
 800179a:	fa00 f202 	lsl.w	r2, r0, r2
 800179e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	e000e100 	.word	0xe000e100

080017b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	db12      	blt.n	80017ec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f003 021f 	and.w	r2, r3, #31
 80017cc:	490a      	ldr	r1, [pc, #40]	; (80017f8 <__NVIC_DisableIRQ+0x44>)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	2001      	movs	r0, #1
 80017d6:	fa00 f202 	lsl.w	r2, r0, r2
 80017da:	3320      	adds	r3, #32
 80017dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017e0:	f3bf 8f4f 	dsb	sy
}
 80017e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017e6:	f3bf 8f6f 	isb	sy
}
 80017ea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	; (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	; (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	f04f 32ff 	mov.w	r2, #4294967295
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	401a      	ands	r2, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001898:	f04f 31ff 	mov.w	r1, #4294967295
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43d9      	mvns	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	4313      	orrs	r3, r2
         );
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3724      	adds	r7, #36	; 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3b01      	subs	r3, #1
 80018c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018c8:	d301      	bcc.n	80018ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ca:	2301      	movs	r3, #1
 80018cc:	e00f      	b.n	80018ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ce:	4a0a      	ldr	r2, [pc, #40]	; (80018f8 <SysTick_Config+0x40>)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d6:	210f      	movs	r1, #15
 80018d8:	f04f 30ff 	mov.w	r0, #4294967295
 80018dc:	f7ff ff8e 	bl	80017fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <SysTick_Config+0x40>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e6:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <SysTick_Config+0x40>)
 80018e8:	2207      	movs	r2, #7
 80018ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	e000e010 	.word	0xe000e010

080018fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ff05 	bl	8001714 <__NVIC_SetPriorityGrouping>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001912:	b580      	push	{r7, lr}
 8001914:	b086      	sub	sp, #24
 8001916:	af00      	add	r7, sp, #0
 8001918:	4603      	mov	r3, r0
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
 800191e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001924:	f7ff ff1a 	bl	800175c <__NVIC_GetPriorityGrouping>
 8001928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	6978      	ldr	r0, [r7, #20]
 8001930:	f7ff ff8e 	bl	8001850 <NVIC_EncodePriority>
 8001934:	4602      	mov	r2, r0
 8001936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193a:	4611      	mov	r1, r2
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff5d 	bl	80017fc <__NVIC_SetPriority>
}
 8001942:	bf00      	nop
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	4603      	mov	r3, r0
 8001952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff0d 	bl	8001778 <__NVIC_EnableIRQ>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	4603      	mov	r3, r0
 800196e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff1d 	bl	80017b4 <__NVIC_DisableIRQ>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b082      	sub	sp, #8
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff ff94 	bl	80018b8 <SysTick_Config>
 8001990:	4603      	mov	r3, r0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e014      	b.n	80019d6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	791b      	ldrb	r3, [r3, #4]
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d105      	bne.n	80019c2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f002 f871 	bl	8003aa4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2202      	movs	r2, #2
 80019c6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2201      	movs	r2, #1
 80019d2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_DAC_DeInit>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_DAC_DeInit+0x12>
  {
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e00f      	b.n	8001a10 <HAL_DAC_DeInit+0x32>

  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2202      	movs	r2, #2
 80019f4:	711a      	strb	r2, [r3, #4]
  }
  /* DeInit the low level hardware */
  hdac->MspDeInitCallback(hdac);
#else
  /* DeInit the low level hardware */
  HAL_DAC_MspDeInit(hdac);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f002 f8ca 	bl	8003b90 <HAL_DAC_MspDeInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_RESET;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	711a      	strb	r2, [r3, #4]

  /* Release Lock */
  __HAL_UNLOCK(hdac);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d101      	bne.n	8001a2c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e046      	b.n	8001aba <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	795b      	ldrb	r3, [r3, #5]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d101      	bne.n	8001a38 <HAL_DAC_Start+0x20>
 8001a34:	2302      	movs	r3, #2
 8001a36:	e040      	b.n	8001aba <HAL_DAC_Start+0xa2>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2202      	movs	r2, #2
 8001a42:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6819      	ldr	r1, [r3, #0]
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	f003 0310 	and.w	r3, r3, #16
 8001a50:	2201      	movs	r2, #1
 8001a52:	409a      	lsls	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10f      	bne.n	8001a82 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001a6c:	2b3c      	cmp	r3, #60	; 0x3c
 8001a6e:	d11d      	bne.n	8001aac <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0201 	orr.w	r2, r2, #1
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	e014      	b.n	8001aac <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	f003 0310 	and.w	r3, r3, #16
 8001a92:	213c      	movs	r1, #60	; 0x3c
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d107      	bne.n	8001aac <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	685a      	ldr	r2, [r3, #4]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0202 	orr.w	r2, r2, #2
 8001aaa:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
 8001ad4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e0a2      	b.n	8001c2a <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	795b      	ldrb	r3, [r3, #5]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d101      	bne.n	8001af0 <HAL_DAC_Start_DMA+0x28>
 8001aec:	2302      	movs	r3, #2
 8001aee:	e09c      	b.n	8001c2a <HAL_DAC_Start_DMA+0x162>
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2201      	movs	r2, #1
 8001af4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2202      	movs	r2, #2
 8001afa:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d129      	bne.n	8001b56 <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	4a4b      	ldr	r2, [pc, #300]	; (8001c34 <HAL_DAC_Start_DMA+0x16c>)
 8001b08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	4a4a      	ldr	r2, [pc, #296]	; (8001c38 <HAL_DAC_Start_DMA+0x170>)
 8001b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	4a49      	ldr	r2, [pc, #292]	; (8001c3c <HAL_DAC_Start_DMA+0x174>)
 8001b18:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001b28:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <HAL_DAC_Start_DMA+0x70>
 8001b30:	6a3b      	ldr	r3, [r7, #32]
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d005      	beq.n	8001b42 <HAL_DAC_Start_DMA+0x7a>
 8001b36:	e009      	b.n	8001b4c <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	3308      	adds	r3, #8
 8001b3e:	613b      	str	r3, [r7, #16]
        break;
 8001b40:	e033      	b.n	8001baa <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	330c      	adds	r3, #12
 8001b48:	613b      	str	r3, [r7, #16]
        break;
 8001b4a:	e02e      	b.n	8001baa <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	3310      	adds	r3, #16
 8001b52:	613b      	str	r3, [r7, #16]
        break;
 8001b54:	e029      	b.n	8001baa <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	4a39      	ldr	r2, [pc, #228]	; (8001c40 <HAL_DAC_Start_DMA+0x178>)
 8001b5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	4a38      	ldr	r2, [pc, #224]	; (8001c44 <HAL_DAC_Start_DMA+0x17c>)
 8001b64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	4a37      	ldr	r2, [pc, #220]	; (8001c48 <HAL_DAC_Start_DMA+0x180>)
 8001b6c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b7c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001b7e:	6a3b      	ldr	r3, [r7, #32]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <HAL_DAC_Start_DMA+0xc4>
 8001b84:	6a3b      	ldr	r3, [r7, #32]
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d005      	beq.n	8001b96 <HAL_DAC_Start_DMA+0xce>
 8001b8a:	e009      	b.n	8001ba0 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	3314      	adds	r3, #20
 8001b92:	613b      	str	r3, [r7, #16]
        break;
 8001b94:	e009      	b.n	8001baa <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	3318      	adds	r3, #24
 8001b9c:	613b      	str	r3, [r7, #16]
        break;
 8001b9e:	e004      	b.n	8001baa <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	331c      	adds	r3, #28
 8001ba6:	613b      	str	r3, [r7, #16]
        break;
 8001ba8:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d111      	bne.n	8001bd4 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6898      	ldr	r0, [r3, #8]
 8001bc4:	6879      	ldr	r1, [r7, #4]
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	f000 fab3 	bl	8002134 <HAL_DMA_Start_IT>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	75fb      	strb	r3, [r7, #23]
 8001bd2:	e010      	b.n	8001bf6 <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001be2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	68d8      	ldr	r0, [r3, #12]
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	f000 faa1 	bl	8002134 <HAL_DMA_Start_IT>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001bfc:	7dfb      	ldrb	r3, [r7, #23]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10c      	bne.n	8001c1c <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	6819      	ldr	r1, [r3, #0]
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	f003 0310 	and.w	r3, r3, #16
 8001c0e:	2201      	movs	r2, #1
 8001c10:	409a      	lsls	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	e005      	b.n	8001c28 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	691b      	ldr	r3, [r3, #16]
 8001c20:	f043 0204 	orr.w	r2, r3, #4
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	08001d8f 	.word	0x08001d8f
 8001c38:	08001db1 	.word	0x08001db1
 8001c3c:	08001dcd 	.word	0x08001dcd
 8001c40:	08001eaf 	.word	0x08001eaf
 8001c44:	08001ed1 	.word	0x08001ed1
 8001c48:	08001eed 	.word	0x08001eed

08001c4c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e015      	b.n	8001c94 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4413      	add	r3, r2
 8001c7a:	3308      	adds	r3, #8
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	e004      	b.n	8001c8a <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	3314      	adds	r3, #20
 8001c88:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	371c      	adds	r7, #28
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b089      	sub	sp, #36	; 0x24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <HAL_DAC_ConfigChannel+0x1c>
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d101      	bne.n	8001cfc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e042      	b.n	8001d82 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	795b      	ldrb	r3, [r3, #5]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d101      	bne.n	8001d08 <HAL_DAC_ConfigChannel+0x2c>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e03c      	b.n	8001d82 <HAL_DAC_ConfigChannel+0xa6>
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2202      	movs	r2, #2
 8001d12:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f003 0310 	and.w	r3, r3, #16
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6819      	ldr	r1, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	22c0      	movs	r2, #192	; 0xc0
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43da      	mvns	r2, r3
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	400a      	ands	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2201      	movs	r2, #1
 8001d78:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001d80:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3724      	adds	r7, #36	; 0x24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d9a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f7ff ff7f 	bl	8001ca0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2201      	movs	r2, #1
 8001da6:	711a      	strb	r2, [r3, #4]
}
 8001da8:	bf00      	nop
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dbc:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f7ff ff78 	bl	8001cb4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001dc4:	bf00      	nop
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f043 0204 	orr.w	r2, r3, #4
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f7ff ff6e 	bl	8001cc8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2201      	movs	r2, #1
 8001df0:	711a      	strb	r2, [r3, #4]
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b085      	sub	sp, #20
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	60f8      	str	r0, [r7, #12]
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_DACEx_TriangleWaveGenerate+0x16>
  {
    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e02a      	b.n	8001e66 <HAL_DACEx_TriangleWaveGenerate+0x6c>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	795b      	ldrb	r3, [r3, #5]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d101      	bne.n	8001e1c <HAL_DACEx_TriangleWaveGenerate+0x22>
 8001e18:	2302      	movs	r3, #2
 8001e1a:	e024      	b.n	8001e66 <HAL_DACEx_TriangleWaveGenerate+0x6c>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2202      	movs	r2, #2
 8001e26:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	f003 0310 	and.w	r3, r3, #16
 8001e34:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 8001e38:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	ea02 0103 	and.w	r1, r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 0310 	and.w	r3, r3, #16
 8001e4e:	409a      	lsls	r2, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2200      	movs	r2, #0
 8001e62:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eba:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f7ff ffd8 	bl	8001e72 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	711a      	strb	r2, [r3, #4]
}
 8001ec8:	bf00      	nop
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001edc:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f7ff ffd1 	bl	8001e86 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	f043 0204 	orr.w	r2, r3, #4
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	f7ff ffc7 	bl	8001e9a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	711a      	strb	r2, [r3, #4]
}
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff fbe8 	bl	80016fc <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e099      	b.n	800206c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f022 0201 	bic.w	r2, r2, #1
 8001f56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f58:	e00f      	b.n	8001f7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f5a:	f7ff fbcf 	bl	80016fc <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b05      	cmp	r3, #5
 8001f66:	d908      	bls.n	8001f7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2203      	movs	r2, #3
 8001f72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e078      	b.n	800206c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d1e8      	bne.n	8001f5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	4b38      	ldr	r3, [pc, #224]	; (8002074 <HAL_DMA_Init+0x158>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd0:	2b04      	cmp	r3, #4
 8001fd2:	d107      	bne.n	8001fe4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	697a      	ldr	r2, [r7, #20]
 8001fea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f023 0307 	bic.w	r3, r3, #7
 8001ffa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	4313      	orrs	r3, r2
 8002004:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200a:	2b04      	cmp	r3, #4
 800200c:	d117      	bne.n	800203e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	4313      	orrs	r3, r2
 8002016:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00e      	beq.n	800203e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 f943 	bl	80022ac <DMA_CheckFifoParam>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d008      	beq.n	800203e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2240      	movs	r2, #64	; 0x40
 8002030:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800203a:	2301      	movs	r3, #1
 800203c:	e016      	b.n	800206c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f8fa 	bl	8002240 <DMA_CalcBaseAndBitshift>
 800204c:	4603      	mov	r3, r0
 800204e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002054:	223f      	movs	r2, #63	; 0x3f
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2201      	movs	r2, #1
 8002066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	f010803f 	.word	0xf010803f

08002078 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e050      	b.n	800212c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d101      	bne.n	800209a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002096:	2302      	movs	r3, #2
 8002098:	e048      	b.n	800212c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 0201 	bic.w	r2, r2, #1
 80020a8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2200      	movs	r2, #0
 80020b8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2200      	movs	r2, #0
 80020c8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2200      	movs	r2, #0
 80020d0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2221      	movs	r2, #33	; 0x21
 80020d8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f8b0 	bl	8002240 <DMA_CalcBaseAndBitshift>
 80020e0:	4603      	mov	r3, r0
 80020e2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210c:	223f      	movs	r2, #63	; 0x3f
 800210e:	409a      	lsls	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002142:	2300      	movs	r3, #0
 8002144:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002152:	2b01      	cmp	r3, #1
 8002154:	d101      	bne.n	800215a <HAL_DMA_Start_IT+0x26>
 8002156:	2302      	movs	r3, #2
 8002158:	e040      	b.n	80021dc <HAL_DMA_Start_IT+0xa8>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2201      	movs	r2, #1
 800215e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b01      	cmp	r3, #1
 800216c:	d12f      	bne.n	80021ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2202      	movs	r2, #2
 8002172:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	68b9      	ldr	r1, [r7, #8]
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 f82e 	bl	80021e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800218c:	223f      	movs	r2, #63	; 0x3f
 800218e:	409a      	lsls	r2, r3
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0216 	orr.w	r2, r2, #22
 80021a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d007      	beq.n	80021bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 0208 	orr.w	r2, r2, #8
 80021ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f042 0201 	orr.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	e005      	b.n	80021da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80021d6:	2302      	movs	r3, #2
 80021d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80021da:	7dfb      	ldrb	r3, [r7, #23]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
 80021f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002200:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2b40      	cmp	r3, #64	; 0x40
 8002210:	d108      	bne.n	8002224 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002222:	e007      	b.n	8002234 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	60da      	str	r2, [r3, #12]
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	3b10      	subs	r3, #16
 8002250:	4a14      	ldr	r2, [pc, #80]	; (80022a4 <DMA_CalcBaseAndBitshift+0x64>)
 8002252:	fba2 2303 	umull	r2, r3, r2, r3
 8002256:	091b      	lsrs	r3, r3, #4
 8002258:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800225a:	4a13      	ldr	r2, [pc, #76]	; (80022a8 <DMA_CalcBaseAndBitshift+0x68>)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	4413      	add	r3, r2
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2b03      	cmp	r3, #3
 800226c:	d909      	bls.n	8002282 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002276:	f023 0303 	bic.w	r3, r3, #3
 800227a:	1d1a      	adds	r2, r3, #4
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	659a      	str	r2, [r3, #88]	; 0x58
 8002280:	e007      	b.n	8002292 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800228a:	f023 0303 	bic.w	r3, r3, #3
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002296:	4618      	mov	r0, r3
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	aaaaaaab 	.word	0xaaaaaaab
 80022a8:	08003df4 	.word	0x08003df4

080022ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d11f      	bne.n	8002306 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d856      	bhi.n	800237a <DMA_CheckFifoParam+0xce>
 80022cc:	a201      	add	r2, pc, #4	; (adr r2, 80022d4 <DMA_CheckFifoParam+0x28>)
 80022ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d2:	bf00      	nop
 80022d4:	080022e5 	.word	0x080022e5
 80022d8:	080022f7 	.word	0x080022f7
 80022dc:	080022e5 	.word	0x080022e5
 80022e0:	0800237b 	.word	0x0800237b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d046      	beq.n	800237e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022f4:	e043      	b.n	800237e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022fe:	d140      	bne.n	8002382 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002304:	e03d      	b.n	8002382 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800230e:	d121      	bne.n	8002354 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b03      	cmp	r3, #3
 8002314:	d837      	bhi.n	8002386 <DMA_CheckFifoParam+0xda>
 8002316:	a201      	add	r2, pc, #4	; (adr r2, 800231c <DMA_CheckFifoParam+0x70>)
 8002318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800231c:	0800232d 	.word	0x0800232d
 8002320:	08002333 	.word	0x08002333
 8002324:	0800232d 	.word	0x0800232d
 8002328:	08002345 	.word	0x08002345
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	73fb      	strb	r3, [r7, #15]
      break;
 8002330:	e030      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002336:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d025      	beq.n	800238a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002342:	e022      	b.n	800238a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002348:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800234c:	d11f      	bne.n	800238e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002352:	e01c      	b.n	800238e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d903      	bls.n	8002362 <DMA_CheckFifoParam+0xb6>
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b03      	cmp	r3, #3
 800235e:	d003      	beq.n	8002368 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002360:	e018      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	73fb      	strb	r3, [r7, #15]
      break;
 8002366:	e015      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00e      	beq.n	8002392 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
      break;
 8002378:	e00b      	b.n	8002392 <DMA_CheckFifoParam+0xe6>
      break;
 800237a:	bf00      	nop
 800237c:	e00a      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      break;
 800237e:	bf00      	nop
 8002380:	e008      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      break;
 8002382:	bf00      	nop
 8002384:	e006      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      break;
 8002386:	bf00      	nop
 8002388:	e004      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      break;
 800238a:	bf00      	nop
 800238c:	e002      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      break;   
 800238e:	bf00      	nop
 8002390:	e000      	b.n	8002394 <DMA_CheckFifoParam+0xe8>
      break;
 8002392:	bf00      	nop
    }
  } 
  
  return status; 
 8002394:	7bfb      	ldrb	r3, [r7, #15]
}
 8002396:	4618      	mov	r0, r3
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop

080023a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b089      	sub	sp, #36	; 0x24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
 80023be:	e177      	b.n	80026b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023c0:	2201      	movs	r2, #1
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	4013      	ands	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	429a      	cmp	r2, r3
 80023da:	f040 8166 	bne.w	80026aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d005      	beq.n	80023f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d130      	bne.n	8002458 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	2203      	movs	r2, #3
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4013      	ands	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68da      	ldr	r2, [r3, #12]
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800242c:	2201      	movs	r2, #1
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4013      	ands	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	091b      	lsrs	r3, r3, #4
 8002442:	f003 0201 	and.w	r2, r3, #1
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b03      	cmp	r3, #3
 8002462:	d017      	beq.n	8002494 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	2203      	movs	r2, #3
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	43db      	mvns	r3, r3
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4013      	ands	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 0303 	and.w	r3, r3, #3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d123      	bne.n	80024e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	08da      	lsrs	r2, r3, #3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3208      	adds	r2, #8
 80024a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	220f      	movs	r2, #15
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	691a      	ldr	r2, [r3, #16]
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	08da      	lsrs	r2, r3, #3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3208      	adds	r2, #8
 80024e2:	69b9      	ldr	r1, [r7, #24]
 80024e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	2203      	movs	r2, #3
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0203 	and.w	r2, r3, #3
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80c0 	beq.w	80026aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	4b66      	ldr	r3, [pc, #408]	; (80026c8 <HAL_GPIO_Init+0x324>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	4a65      	ldr	r2, [pc, #404]	; (80026c8 <HAL_GPIO_Init+0x324>)
 8002534:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002538:	6453      	str	r3, [r2, #68]	; 0x44
 800253a:	4b63      	ldr	r3, [pc, #396]	; (80026c8 <HAL_GPIO_Init+0x324>)
 800253c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002546:	4a61      	ldr	r2, [pc, #388]	; (80026cc <HAL_GPIO_Init+0x328>)
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	089b      	lsrs	r3, r3, #2
 800254c:	3302      	adds	r3, #2
 800254e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002552:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	220f      	movs	r2, #15
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	43db      	mvns	r3, r3
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	4013      	ands	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a58      	ldr	r2, [pc, #352]	; (80026d0 <HAL_GPIO_Init+0x32c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d037      	beq.n	80025e2 <HAL_GPIO_Init+0x23e>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a57      	ldr	r2, [pc, #348]	; (80026d4 <HAL_GPIO_Init+0x330>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d031      	beq.n	80025de <HAL_GPIO_Init+0x23a>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a56      	ldr	r2, [pc, #344]	; (80026d8 <HAL_GPIO_Init+0x334>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d02b      	beq.n	80025da <HAL_GPIO_Init+0x236>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a55      	ldr	r2, [pc, #340]	; (80026dc <HAL_GPIO_Init+0x338>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d025      	beq.n	80025d6 <HAL_GPIO_Init+0x232>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a54      	ldr	r2, [pc, #336]	; (80026e0 <HAL_GPIO_Init+0x33c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d01f      	beq.n	80025d2 <HAL_GPIO_Init+0x22e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a53      	ldr	r2, [pc, #332]	; (80026e4 <HAL_GPIO_Init+0x340>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d019      	beq.n	80025ce <HAL_GPIO_Init+0x22a>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a52      	ldr	r2, [pc, #328]	; (80026e8 <HAL_GPIO_Init+0x344>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_GPIO_Init+0x226>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a51      	ldr	r2, [pc, #324]	; (80026ec <HAL_GPIO_Init+0x348>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d00d      	beq.n	80025c6 <HAL_GPIO_Init+0x222>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a50      	ldr	r2, [pc, #320]	; (80026f0 <HAL_GPIO_Init+0x34c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d007      	beq.n	80025c2 <HAL_GPIO_Init+0x21e>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a4f      	ldr	r2, [pc, #316]	; (80026f4 <HAL_GPIO_Init+0x350>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d101      	bne.n	80025be <HAL_GPIO_Init+0x21a>
 80025ba:	2309      	movs	r3, #9
 80025bc:	e012      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025be:	230a      	movs	r3, #10
 80025c0:	e010      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025c2:	2308      	movs	r3, #8
 80025c4:	e00e      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025c6:	2307      	movs	r3, #7
 80025c8:	e00c      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025ca:	2306      	movs	r3, #6
 80025cc:	e00a      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025ce:	2305      	movs	r3, #5
 80025d0:	e008      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025d2:	2304      	movs	r3, #4
 80025d4:	e006      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025d6:	2303      	movs	r3, #3
 80025d8:	e004      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025da:	2302      	movs	r3, #2
 80025dc:	e002      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <HAL_GPIO_Init+0x240>
 80025e2:	2300      	movs	r3, #0
 80025e4:	69fa      	ldr	r2, [r7, #28]
 80025e6:	f002 0203 	and.w	r2, r2, #3
 80025ea:	0092      	lsls	r2, r2, #2
 80025ec:	4093      	lsls	r3, r2
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025f4:	4935      	ldr	r1, [pc, #212]	; (80026cc <HAL_GPIO_Init+0x328>)
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	089b      	lsrs	r3, r3, #2
 80025fa:	3302      	adds	r3, #2
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002602:	4b3d      	ldr	r3, [pc, #244]	; (80026f8 <HAL_GPIO_Init+0x354>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	43db      	mvns	r3, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4013      	ands	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002626:	4a34      	ldr	r2, [pc, #208]	; (80026f8 <HAL_GPIO_Init+0x354>)
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800262c:	4b32      	ldr	r3, [pc, #200]	; (80026f8 <HAL_GPIO_Init+0x354>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4313      	orrs	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002650:	4a29      	ldr	r2, [pc, #164]	; (80026f8 <HAL_GPIO_Init+0x354>)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002656:	4b28      	ldr	r3, [pc, #160]	; (80026f8 <HAL_GPIO_Init+0x354>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	43db      	mvns	r3, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4013      	ands	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	4313      	orrs	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800267a:	4a1f      	ldr	r2, [pc, #124]	; (80026f8 <HAL_GPIO_Init+0x354>)
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_GPIO_Init+0x354>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	43db      	mvns	r3, r3
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026a4:	4a14      	ldr	r2, [pc, #80]	; (80026f8 <HAL_GPIO_Init+0x354>)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3301      	adds	r3, #1
 80026ae:	61fb      	str	r3, [r7, #28]
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	2b0f      	cmp	r3, #15
 80026b4:	f67f ae84 	bls.w	80023c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	3724      	adds	r7, #36	; 0x24
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	40023800 	.word	0x40023800
 80026cc:	40013800 	.word	0x40013800
 80026d0:	40020000 	.word	0x40020000
 80026d4:	40020400 	.word	0x40020400
 80026d8:	40020800 	.word	0x40020800
 80026dc:	40020c00 	.word	0x40020c00
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40021400 	.word	0x40021400
 80026e8:	40021800 	.word	0x40021800
 80026ec:	40021c00 	.word	0x40021c00
 80026f0:	40022000 	.word	0x40022000
 80026f4:	40022400 	.word	0x40022400
 80026f8:	40013c00 	.word	0x40013c00

080026fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800270e:	2300      	movs	r3, #0
 8002710:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	e0d9      	b.n	80028cc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002718:	2201      	movs	r2, #1
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	4013      	ands	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	429a      	cmp	r2, r3
 8002730:	f040 80c9 	bne.w	80028c6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002734:	4a6b      	ldr	r2, [pc, #428]	; (80028e4 <HAL_GPIO_DeInit+0x1e8>)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	089b      	lsrs	r3, r3, #2
 800273a:	3302      	adds	r3, #2
 800273c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002740:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	220f      	movs	r2, #15
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	4013      	ands	r3, r2
 8002754:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a63      	ldr	r2, [pc, #396]	; (80028e8 <HAL_GPIO_DeInit+0x1ec>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d037      	beq.n	80027ce <HAL_GPIO_DeInit+0xd2>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a62      	ldr	r2, [pc, #392]	; (80028ec <HAL_GPIO_DeInit+0x1f0>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d031      	beq.n	80027ca <HAL_GPIO_DeInit+0xce>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a61      	ldr	r2, [pc, #388]	; (80028f0 <HAL_GPIO_DeInit+0x1f4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d02b      	beq.n	80027c6 <HAL_GPIO_DeInit+0xca>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a60      	ldr	r2, [pc, #384]	; (80028f4 <HAL_GPIO_DeInit+0x1f8>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d025      	beq.n	80027c2 <HAL_GPIO_DeInit+0xc6>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a5f      	ldr	r2, [pc, #380]	; (80028f8 <HAL_GPIO_DeInit+0x1fc>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d01f      	beq.n	80027be <HAL_GPIO_DeInit+0xc2>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a5e      	ldr	r2, [pc, #376]	; (80028fc <HAL_GPIO_DeInit+0x200>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d019      	beq.n	80027ba <HAL_GPIO_DeInit+0xbe>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a5d      	ldr	r2, [pc, #372]	; (8002900 <HAL_GPIO_DeInit+0x204>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d013      	beq.n	80027b6 <HAL_GPIO_DeInit+0xba>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a5c      	ldr	r2, [pc, #368]	; (8002904 <HAL_GPIO_DeInit+0x208>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d00d      	beq.n	80027b2 <HAL_GPIO_DeInit+0xb6>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a5b      	ldr	r2, [pc, #364]	; (8002908 <HAL_GPIO_DeInit+0x20c>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d007      	beq.n	80027ae <HAL_GPIO_DeInit+0xb2>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a5a      	ldr	r2, [pc, #360]	; (800290c <HAL_GPIO_DeInit+0x210>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d101      	bne.n	80027aa <HAL_GPIO_DeInit+0xae>
 80027a6:	2309      	movs	r3, #9
 80027a8:	e012      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027aa:	230a      	movs	r3, #10
 80027ac:	e010      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027ae:	2308      	movs	r3, #8
 80027b0:	e00e      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027b2:	2307      	movs	r3, #7
 80027b4:	e00c      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027b6:	2306      	movs	r3, #6
 80027b8:	e00a      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027ba:	2305      	movs	r3, #5
 80027bc:	e008      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027be:	2304      	movs	r3, #4
 80027c0:	e006      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027c2:	2303      	movs	r3, #3
 80027c4:	e004      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027c6:	2302      	movs	r3, #2
 80027c8:	e002      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027ca:	2301      	movs	r3, #1
 80027cc:	e000      	b.n	80027d0 <HAL_GPIO_DeInit+0xd4>
 80027ce:	2300      	movs	r3, #0
 80027d0:	697a      	ldr	r2, [r7, #20]
 80027d2:	f002 0203 	and.w	r2, r2, #3
 80027d6:	0092      	lsls	r2, r2, #2
 80027d8:	4093      	lsls	r3, r2
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d132      	bne.n	8002846 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80027e0:	4b4b      	ldr	r3, [pc, #300]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	4949      	ldr	r1, [pc, #292]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80027ee:	4b48      	ldr	r3, [pc, #288]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	43db      	mvns	r3, r3
 80027f6:	4946      	ldr	r1, [pc, #280]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80027fc:	4b44      	ldr	r3, [pc, #272]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 80027fe:	68da      	ldr	r2, [r3, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	43db      	mvns	r3, r3
 8002804:	4942      	ldr	r1, [pc, #264]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 8002806:	4013      	ands	r3, r2
 8002808:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800280a:	4b41      	ldr	r3, [pc, #260]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	43db      	mvns	r3, r3
 8002812:	493f      	ldr	r1, [pc, #252]	; (8002910 <HAL_GPIO_DeInit+0x214>)
 8002814:	4013      	ands	r3, r2
 8002816:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	220f      	movs	r2, #15
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002828:	4a2e      	ldr	r2, [pc, #184]	; (80028e4 <HAL_GPIO_DeInit+0x1e8>)
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	089b      	lsrs	r3, r3, #2
 800282e:	3302      	adds	r3, #2
 8002830:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	43da      	mvns	r2, r3
 8002838:	482a      	ldr	r0, [pc, #168]	; (80028e4 <HAL_GPIO_DeInit+0x1e8>)
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	089b      	lsrs	r3, r3, #2
 800283e:	400a      	ands	r2, r1
 8002840:	3302      	adds	r3, #2
 8002842:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	2103      	movs	r1, #3
 8002850:	fa01 f303 	lsl.w	r3, r1, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	401a      	ands	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3208      	adds	r2, #8
 8002864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	220f      	movs	r2, #15
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	08d2      	lsrs	r2, r2, #3
 800287c:	4019      	ands	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3208      	adds	r2, #8
 8002882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	2103      	movs	r1, #3
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	401a      	ands	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	2101      	movs	r1, #1
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	fa01 f303 	lsl.w	r3, r1, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	401a      	ands	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	2103      	movs	r1, #3
 80028ba:	fa01 f303 	lsl.w	r3, r1, r3
 80028be:	43db      	mvns	r3, r3
 80028c0:	401a      	ands	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	3301      	adds	r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	2b0f      	cmp	r3, #15
 80028d0:	f67f af22 	bls.w	8002718 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop
 80028d8:	371c      	adds	r7, #28
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40013800 	.word	0x40013800
 80028e8:	40020000 	.word	0x40020000
 80028ec:	40020400 	.word	0x40020400
 80028f0:	40020800 	.word	0x40020800
 80028f4:	40020c00 	.word	0x40020c00
 80028f8:	40021000 	.word	0x40021000
 80028fc:	40021400 	.word	0x40021400
 8002900:	40021800 	.word	0x40021800
 8002904:	40021c00 	.word	0x40021c00
 8002908:	40022000 	.word	0x40022000
 800290c:	40022400 	.word	0x40022400
 8002910:	40013c00 	.word	0x40013c00

08002914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	807b      	strh	r3, [r7, #2]
 8002920:	4613      	mov	r3, r2
 8002922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002924:	787b      	ldrb	r3, [r7, #1]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800292a:	887a      	ldrh	r2, [r7, #2]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002930:	e003      	b.n	800293a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002932:	887b      	ldrh	r3, [r7, #2]
 8002934:	041a      	lsls	r2, r3, #16
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	619a      	str	r2, [r3, #24]
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002952:	4b08      	ldr	r3, [pc, #32]	; (8002974 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002954:	695a      	ldr	r2, [r3, #20]
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	4013      	ands	r3, r2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d006      	beq.n	800296c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800295e:	4a05      	ldr	r2, [pc, #20]	; (8002974 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002964:	88fb      	ldrh	r3, [r7, #6]
 8002966:	4618      	mov	r0, r3
 8002968:	f000 f806 	bl	8002978 <HAL_GPIO_EXTI_Callback>
  }
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40013c00 	.word	0x40013c00

08002978 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	603b      	str	r3, [r7, #0]
 800299e:	4b20      	ldr	r3, [pc, #128]	; (8002a20 <HAL_PWREx_EnableOverDrive+0x90>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	4a1f      	ldr	r2, [pc, #124]	; (8002a20 <HAL_PWREx_EnableOverDrive+0x90>)
 80029a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a8:	6413      	str	r3, [r2, #64]	; 0x40
 80029aa:	4b1d      	ldr	r3, [pc, #116]	; (8002a20 <HAL_PWREx_EnableOverDrive+0x90>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b2:	603b      	str	r3, [r7, #0]
 80029b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80029b6:	4b1b      	ldr	r3, [pc, #108]	; (8002a24 <HAL_PWREx_EnableOverDrive+0x94>)
 80029b8:	2201      	movs	r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029bc:	f7fe fe9e 	bl	80016fc <HAL_GetTick>
 80029c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029c2:	e009      	b.n	80029d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029c4:	f7fe fe9a 	bl	80016fc <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029d2:	d901      	bls.n	80029d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e01f      	b.n	8002a18 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029d8:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <HAL_PWREx_EnableOverDrive+0x98>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e4:	d1ee      	bne.n	80029c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80029e6:	4b11      	ldr	r3, [pc, #68]	; (8002a2c <HAL_PWREx_EnableOverDrive+0x9c>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ec:	f7fe fe86 	bl	80016fc <HAL_GetTick>
 80029f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029f2:	e009      	b.n	8002a08 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029f4:	f7fe fe82 	bl	80016fc <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a02:	d901      	bls.n	8002a08 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e007      	b.n	8002a18 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a08:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a14:	d1ee      	bne.n	80029f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40023800 	.word	0x40023800
 8002a24:	420e0040 	.word	0x420e0040
 8002a28:	40007000 	.word	0x40007000
 8002a2c:	420e0044 	.word	0x420e0044

08002a30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0cc      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a44:	4b68      	ldr	r3, [pc, #416]	; (8002be8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 030f 	and.w	r3, r3, #15
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d90c      	bls.n	8002a6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a52:	4b65      	ldr	r3, [pc, #404]	; (8002be8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5a:	4b63      	ldr	r3, [pc, #396]	; (8002be8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 030f 	and.w	r3, r3, #15
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d001      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e0b8      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d020      	beq.n	8002aba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a84:	4b59      	ldr	r3, [pc, #356]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	4a58      	ldr	r2, [pc, #352]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a9c:	4b53      	ldr	r3, [pc, #332]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	4a52      	ldr	r2, [pc, #328]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002aa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa8:	4b50      	ldr	r3, [pc, #320]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	494d      	ldr	r1, [pc, #308]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d044      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d107      	bne.n	8002ade <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ace:	4b47      	ldr	r3, [pc, #284]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d119      	bne.n	8002b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e07f      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d003      	beq.n	8002aee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	d107      	bne.n	8002afe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aee:	4b3f      	ldr	r3, [pc, #252]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d109      	bne.n	8002b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e06f      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afe:	4b3b      	ldr	r3, [pc, #236]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e067      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b0e:	4b37      	ldr	r3, [pc, #220]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f023 0203 	bic.w	r2, r3, #3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	4934      	ldr	r1, [pc, #208]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b20:	f7fe fdec 	bl	80016fc <HAL_GetTick>
 8002b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b26:	e00a      	b.n	8002b3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b28:	f7fe fde8 	bl	80016fc <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e04f      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3e:	4b2b      	ldr	r3, [pc, #172]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 020c 	and.w	r2, r3, #12
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d1eb      	bne.n	8002b28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b50:	4b25      	ldr	r3, [pc, #148]	; (8002be8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 030f 	and.w	r3, r3, #15
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d20c      	bcs.n	8002b78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5e:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b66:	4b20      	ldr	r3, [pc, #128]	; (8002be8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e032      	b.n	8002bde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d008      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b84:	4b19      	ldr	r3, [pc, #100]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	4916      	ldr	r1, [pc, #88]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d009      	beq.n	8002bb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	490e      	ldr	r1, [pc, #56]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bb6:	f000 f821 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	091b      	lsrs	r3, r3, #4
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	490a      	ldr	r1, [pc, #40]	; (8002bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc8:	5ccb      	ldrb	r3, [r1, r3]
 8002bca:	fa22 f303 	lsr.w	r3, r2, r3
 8002bce:	4a09      	ldr	r2, [pc, #36]	; (8002bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002bd2:	4b09      	ldr	r3, [pc, #36]	; (8002bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe fd4c 	bl	8001674 <HAL_InitTick>

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	40023c00 	.word	0x40023c00
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	08003de4 	.word	0x08003de4
 8002bf4:	20000024 	.word	0x20000024
 8002bf8:	20000028 	.word	0x20000028

08002bfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c00:	b094      	sub	sp, #80	; 0x50
 8002c02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	647b      	str	r3, [r7, #68]	; 0x44
 8002c08:	2300      	movs	r3, #0
 8002c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c14:	4b79      	ldr	r3, [pc, #484]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 030c 	and.w	r3, r3, #12
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d00d      	beq.n	8002c3c <HAL_RCC_GetSysClockFreq+0x40>
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	f200 80e1 	bhi.w	8002de8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_RCC_GetSysClockFreq+0x34>
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	d003      	beq.n	8002c36 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c2e:	e0db      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c30:	4b73      	ldr	r3, [pc, #460]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c32:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002c34:	e0db      	b.n	8002dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c36:	4b73      	ldr	r3, [pc, #460]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x208>)
 8002c38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c3a:	e0d8      	b.n	8002dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c3c:	4b6f      	ldr	r3, [pc, #444]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c44:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c46:	4b6d      	ldr	r3, [pc, #436]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d063      	beq.n	8002d1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c52:	4b6a      	ldr	r3, [pc, #424]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	099b      	lsrs	r3, r3, #6
 8002c58:	2200      	movs	r2, #0
 8002c5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c64:	633b      	str	r3, [r7, #48]	; 0x30
 8002c66:	2300      	movs	r3, #0
 8002c68:	637b      	str	r3, [r7, #52]	; 0x34
 8002c6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002c6e:	4622      	mov	r2, r4
 8002c70:	462b      	mov	r3, r5
 8002c72:	f04f 0000 	mov.w	r0, #0
 8002c76:	f04f 0100 	mov.w	r1, #0
 8002c7a:	0159      	lsls	r1, r3, #5
 8002c7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c80:	0150      	lsls	r0, r2, #5
 8002c82:	4602      	mov	r2, r0
 8002c84:	460b      	mov	r3, r1
 8002c86:	4621      	mov	r1, r4
 8002c88:	1a51      	subs	r1, r2, r1
 8002c8a:	6139      	str	r1, [r7, #16]
 8002c8c:	4629      	mov	r1, r5
 8002c8e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c92:	617b      	str	r3, [r7, #20]
 8002c94:	f04f 0200 	mov.w	r2, #0
 8002c98:	f04f 0300 	mov.w	r3, #0
 8002c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ca0:	4659      	mov	r1, fp
 8002ca2:	018b      	lsls	r3, r1, #6
 8002ca4:	4651      	mov	r1, sl
 8002ca6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002caa:	4651      	mov	r1, sl
 8002cac:	018a      	lsls	r2, r1, #6
 8002cae:	4651      	mov	r1, sl
 8002cb0:	ebb2 0801 	subs.w	r8, r2, r1
 8002cb4:	4659      	mov	r1, fp
 8002cb6:	eb63 0901 	sbc.w	r9, r3, r1
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cce:	4690      	mov	r8, r2
 8002cd0:	4699      	mov	r9, r3
 8002cd2:	4623      	mov	r3, r4
 8002cd4:	eb18 0303 	adds.w	r3, r8, r3
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	462b      	mov	r3, r5
 8002cdc:	eb49 0303 	adc.w	r3, r9, r3
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	f04f 0300 	mov.w	r3, #0
 8002cea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cee:	4629      	mov	r1, r5
 8002cf0:	024b      	lsls	r3, r1, #9
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	024a      	lsls	r2, r1, #9
 8002cfc:	4610      	mov	r0, r2
 8002cfe:	4619      	mov	r1, r3
 8002d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d02:	2200      	movs	r2, #0
 8002d04:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d0c:	f7fd fa72 	bl	80001f4 <__aeabi_uldivmod>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4613      	mov	r3, r2
 8002d16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d18:	e058      	b.n	8002dcc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d1a:	4b38      	ldr	r3, [pc, #224]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	099b      	lsrs	r3, r3, #6
 8002d20:	2200      	movs	r2, #0
 8002d22:	4618      	mov	r0, r3
 8002d24:	4611      	mov	r1, r2
 8002d26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d2a:	623b      	str	r3, [r7, #32]
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d34:	4642      	mov	r2, r8
 8002d36:	464b      	mov	r3, r9
 8002d38:	f04f 0000 	mov.w	r0, #0
 8002d3c:	f04f 0100 	mov.w	r1, #0
 8002d40:	0159      	lsls	r1, r3, #5
 8002d42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d46:	0150      	lsls	r0, r2, #5
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4641      	mov	r1, r8
 8002d4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d52:	4649      	mov	r1, r9
 8002d54:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d6c:	ebb2 040a 	subs.w	r4, r2, sl
 8002d70:	eb63 050b 	sbc.w	r5, r3, fp
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	00eb      	lsls	r3, r5, #3
 8002d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d82:	00e2      	lsls	r2, r4, #3
 8002d84:	4614      	mov	r4, r2
 8002d86:	461d      	mov	r5, r3
 8002d88:	4643      	mov	r3, r8
 8002d8a:	18e3      	adds	r3, r4, r3
 8002d8c:	603b      	str	r3, [r7, #0]
 8002d8e:	464b      	mov	r3, r9
 8002d90:	eb45 0303 	adc.w	r3, r5, r3
 8002d94:	607b      	str	r3, [r7, #4]
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	f04f 0300 	mov.w	r3, #0
 8002d9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002da2:	4629      	mov	r1, r5
 8002da4:	028b      	lsls	r3, r1, #10
 8002da6:	4621      	mov	r1, r4
 8002da8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dac:	4621      	mov	r1, r4
 8002dae:	028a      	lsls	r2, r1, #10
 8002db0:	4610      	mov	r0, r2
 8002db2:	4619      	mov	r1, r3
 8002db4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002db6:	2200      	movs	r2, #0
 8002db8:	61bb      	str	r3, [r7, #24]
 8002dba:	61fa      	str	r2, [r7, #28]
 8002dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc0:	f7fd fa18 	bl	80001f4 <__aeabi_uldivmod>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4613      	mov	r3, r2
 8002dca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x200>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002ddc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002dde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002de6:	e002      	b.n	8002dee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002de8:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3750      	adds	r7, #80	; 0x50
 8002df4:	46bd      	mov	sp, r7
 8002df6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	00f42400 	.word	0x00f42400
 8002e04:	007a1200 	.word	0x007a1200

08002e08 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e273      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d075      	beq.n	8002f12 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e26:	4b88      	ldr	r3, [pc, #544]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 030c 	and.w	r3, r3, #12
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d00c      	beq.n	8002e4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e32:	4b85      	ldr	r3, [pc, #532]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d112      	bne.n	8002e64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e3e:	4b82      	ldr	r3, [pc, #520]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e4a:	d10b      	bne.n	8002e64 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e4c:	4b7e      	ldr	r3, [pc, #504]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d05b      	beq.n	8002f10 <HAL_RCC_OscConfig+0x108>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d157      	bne.n	8002f10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e24e      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e6c:	d106      	bne.n	8002e7c <HAL_RCC_OscConfig+0x74>
 8002e6e:	4b76      	ldr	r3, [pc, #472]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a75      	ldr	r2, [pc, #468]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e01d      	b.n	8002eb8 <HAL_RCC_OscConfig+0xb0>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e84:	d10c      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x98>
 8002e86:	4b70      	ldr	r3, [pc, #448]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a6f      	ldr	r2, [pc, #444]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	4b6d      	ldr	r3, [pc, #436]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a6c      	ldr	r2, [pc, #432]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	e00b      	b.n	8002eb8 <HAL_RCC_OscConfig+0xb0>
 8002ea0:	4b69      	ldr	r3, [pc, #420]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a68      	ldr	r2, [pc, #416]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	4b66      	ldr	r3, [pc, #408]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a65      	ldr	r2, [pc, #404]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d013      	beq.n	8002ee8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec0:	f7fe fc1c 	bl	80016fc <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ec8:	f7fe fc18 	bl	80016fc <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	; 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e213      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eda:	4b5b      	ldr	r3, [pc, #364]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0xc0>
 8002ee6:	e014      	b.n	8002f12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee8:	f7fe fc08 	bl	80016fc <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ef0:	f7fe fc04 	bl	80016fc <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b64      	cmp	r3, #100	; 0x64
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e1ff      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f02:	4b51      	ldr	r3, [pc, #324]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0xe8>
 8002f0e:	e000      	b.n	8002f12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d063      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f1e:	4b4a      	ldr	r3, [pc, #296]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00b      	beq.n	8002f42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f2a:	4b47      	ldr	r3, [pc, #284]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d11c      	bne.n	8002f70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f36:	4b44      	ldr	r3, [pc, #272]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d116      	bne.n	8002f70 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f42:	4b41      	ldr	r3, [pc, #260]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <HAL_RCC_OscConfig+0x152>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d001      	beq.n	8002f5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e1d3      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5a:	4b3b      	ldr	r3, [pc, #236]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	4937      	ldr	r1, [pc, #220]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6e:	e03a      	b.n	8002fe6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d020      	beq.n	8002fba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f78:	4b34      	ldr	r3, [pc, #208]	; (800304c <HAL_RCC_OscConfig+0x244>)
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7e:	f7fe fbbd 	bl	80016fc <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f86:	f7fe fbb9 	bl	80016fc <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e1b4      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f98:	4b2b      	ldr	r3, [pc, #172]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0f0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa4:	4b28      	ldr	r3, [pc, #160]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	4925      	ldr	r1, [pc, #148]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	600b      	str	r3, [r1, #0]
 8002fb8:	e015      	b.n	8002fe6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fba:	4b24      	ldr	r3, [pc, #144]	; (800304c <HAL_RCC_OscConfig+0x244>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc0:	f7fe fb9c 	bl	80016fc <HAL_GetTick>
 8002fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc6:	e008      	b.n	8002fda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fc8:	f7fe fb98 	bl	80016fc <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e193      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fda:	4b1b      	ldr	r3, [pc, #108]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f0      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d036      	beq.n	8003060 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d016      	beq.n	8003028 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ffa:	4b15      	ldr	r3, [pc, #84]	; (8003050 <HAL_RCC_OscConfig+0x248>)
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003000:	f7fe fb7c 	bl	80016fc <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003008:	f7fe fb78 	bl	80016fc <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e173      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301a:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <HAL_RCC_OscConfig+0x240>)
 800301c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0f0      	beq.n	8003008 <HAL_RCC_OscConfig+0x200>
 8003026:	e01b      	b.n	8003060 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003028:	4b09      	ldr	r3, [pc, #36]	; (8003050 <HAL_RCC_OscConfig+0x248>)
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302e:	f7fe fb65 	bl	80016fc <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003034:	e00e      	b.n	8003054 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003036:	f7fe fb61 	bl	80016fc <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d907      	bls.n	8003054 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e15c      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
 8003048:	40023800 	.word	0x40023800
 800304c:	42470000 	.word	0x42470000
 8003050:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003054:	4b8a      	ldr	r3, [pc, #552]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d1ea      	bne.n	8003036 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 8097 	beq.w	800319c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800306e:	2300      	movs	r3, #0
 8003070:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003072:	4b83      	ldr	r3, [pc, #524]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10f      	bne.n	800309e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	4b7f      	ldr	r3, [pc, #508]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a7e      	ldr	r2, [pc, #504]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
 800308e:	4b7c      	ldr	r3, [pc, #496]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800309a:	2301      	movs	r3, #1
 800309c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800309e:	4b79      	ldr	r3, [pc, #484]	; (8003284 <HAL_RCC_OscConfig+0x47c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d118      	bne.n	80030dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030aa:	4b76      	ldr	r3, [pc, #472]	; (8003284 <HAL_RCC_OscConfig+0x47c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a75      	ldr	r2, [pc, #468]	; (8003284 <HAL_RCC_OscConfig+0x47c>)
 80030b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030b6:	f7fe fb21 	bl	80016fc <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030bc:	e008      	b.n	80030d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030be:	f7fe fb1d 	bl	80016fc <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e118      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d0:	4b6c      	ldr	r3, [pc, #432]	; (8003284 <HAL_RCC_OscConfig+0x47c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0f0      	beq.n	80030be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d106      	bne.n	80030f2 <HAL_RCC_OscConfig+0x2ea>
 80030e4:	4b66      	ldr	r3, [pc, #408]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 80030e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e8:	4a65      	ldr	r2, [pc, #404]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	6713      	str	r3, [r2, #112]	; 0x70
 80030f0:	e01c      	b.n	800312c <HAL_RCC_OscConfig+0x324>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	2b05      	cmp	r3, #5
 80030f8:	d10c      	bne.n	8003114 <HAL_RCC_OscConfig+0x30c>
 80030fa:	4b61      	ldr	r3, [pc, #388]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 80030fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030fe:	4a60      	ldr	r2, [pc, #384]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003100:	f043 0304 	orr.w	r3, r3, #4
 8003104:	6713      	str	r3, [r2, #112]	; 0x70
 8003106:	4b5e      	ldr	r3, [pc, #376]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800310a:	4a5d      	ldr	r2, [pc, #372]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 800310c:	f043 0301 	orr.w	r3, r3, #1
 8003110:	6713      	str	r3, [r2, #112]	; 0x70
 8003112:	e00b      	b.n	800312c <HAL_RCC_OscConfig+0x324>
 8003114:	4b5a      	ldr	r3, [pc, #360]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003118:	4a59      	ldr	r2, [pc, #356]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	6713      	str	r3, [r2, #112]	; 0x70
 8003120:	4b57      	ldr	r3, [pc, #348]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003124:	4a56      	ldr	r2, [pc, #344]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003126:	f023 0304 	bic.w	r3, r3, #4
 800312a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d015      	beq.n	8003160 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003134:	f7fe fae2 	bl	80016fc <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800313a:	e00a      	b.n	8003152 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800313c:	f7fe fade 	bl	80016fc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	f241 3288 	movw	r2, #5000	; 0x1388
 800314a:	4293      	cmp	r3, r2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e0d7      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003152:	4b4b      	ldr	r3, [pc, #300]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d0ee      	beq.n	800313c <HAL_RCC_OscConfig+0x334>
 800315e:	e014      	b.n	800318a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003160:	f7fe facc 	bl	80016fc <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003166:	e00a      	b.n	800317e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003168:	f7fe fac8 	bl	80016fc <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	f241 3288 	movw	r2, #5000	; 0x1388
 8003176:	4293      	cmp	r3, r2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e0c1      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800317e:	4b40      	ldr	r3, [pc, #256]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1ee      	bne.n	8003168 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800318a:	7dfb      	ldrb	r3, [r7, #23]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d105      	bne.n	800319c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003190:	4b3b      	ldr	r3, [pc, #236]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	4a3a      	ldr	r2, [pc, #232]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003196:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800319a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 80ad 	beq.w	8003300 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031a6:	4b36      	ldr	r3, [pc, #216]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 030c 	and.w	r3, r3, #12
 80031ae:	2b08      	cmp	r3, #8
 80031b0:	d060      	beq.n	8003274 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d145      	bne.n	8003246 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ba:	4b33      	ldr	r3, [pc, #204]	; (8003288 <HAL_RCC_OscConfig+0x480>)
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c0:	f7fe fa9c 	bl	80016fc <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c8:	f7fe fa98 	bl	80016fc <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e093      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031da:	4b29      	ldr	r3, [pc, #164]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69da      	ldr	r2, [r3, #28]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	431a      	orrs	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	019b      	lsls	r3, r3, #6
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fc:	085b      	lsrs	r3, r3, #1
 80031fe:	3b01      	subs	r3, #1
 8003200:	041b      	lsls	r3, r3, #16
 8003202:	431a      	orrs	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003208:	061b      	lsls	r3, r3, #24
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	071b      	lsls	r3, r3, #28
 8003212:	491b      	ldr	r1, [pc, #108]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003214:	4313      	orrs	r3, r2
 8003216:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003218:	4b1b      	ldr	r3, [pc, #108]	; (8003288 <HAL_RCC_OscConfig+0x480>)
 800321a:	2201      	movs	r2, #1
 800321c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321e:	f7fe fa6d 	bl	80016fc <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003226:	f7fe fa69 	bl	80016fc <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e064      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003238:	4b11      	ldr	r3, [pc, #68]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x41e>
 8003244:	e05c      	b.n	8003300 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003246:	4b10      	ldr	r3, [pc, #64]	; (8003288 <HAL_RCC_OscConfig+0x480>)
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fe fa56 	bl	80016fc <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003254:	f7fe fa52 	bl	80016fc <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e04d      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003266:	4b06      	ldr	r3, [pc, #24]	; (8003280 <HAL_RCC_OscConfig+0x478>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1f0      	bne.n	8003254 <HAL_RCC_OscConfig+0x44c>
 8003272:	e045      	b.n	8003300 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d107      	bne.n	800328c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e040      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
 8003280:	40023800 	.word	0x40023800
 8003284:	40007000 	.word	0x40007000
 8003288:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800328c:	4b1f      	ldr	r3, [pc, #124]	; (800330c <HAL_RCC_OscConfig+0x504>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d030      	beq.n	80032fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d129      	bne.n	80032fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d122      	bne.n	80032fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032bc:	4013      	ands	r3, r2
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80032c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d119      	bne.n	80032fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d2:	085b      	lsrs	r3, r3, #1
 80032d4:	3b01      	subs	r3, #1
 80032d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032d8:	429a      	cmp	r2, r3
 80032da:	d10f      	bne.n	80032fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d107      	bne.n	80032fc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d001      	beq.n	8003300 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e000      	b.n	8003302 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40023800 	.word	0x40023800

08003310 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e041      	b.n	80033a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d106      	bne.n	800333c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 fc4e 	bl	8003bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3304      	adds	r3, #4
 800334c:	4619      	mov	r1, r3
 800334e:	4610      	mov	r0, r2
 8003350:	f000 f896 	bl	8003480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
	...

080033b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d001      	beq.n	80033c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e046      	b.n	8003456 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2202      	movs	r2, #2
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a23      	ldr	r2, [pc, #140]	; (8003464 <HAL_TIM_Base_Start+0xb4>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d022      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e2:	d01d      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a1f      	ldr	r2, [pc, #124]	; (8003468 <HAL_TIM_Base_Start+0xb8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d018      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a1e      	ldr	r2, [pc, #120]	; (800346c <HAL_TIM_Base_Start+0xbc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d013      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1c      	ldr	r2, [pc, #112]	; (8003470 <HAL_TIM_Base_Start+0xc0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00e      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1b      	ldr	r2, [pc, #108]	; (8003474 <HAL_TIM_Base_Start+0xc4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d009      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a19      	ldr	r2, [pc, #100]	; (8003478 <HAL_TIM_Base_Start+0xc8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d004      	beq.n	8003420 <HAL_TIM_Base_Start+0x70>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a18      	ldr	r2, [pc, #96]	; (800347c <HAL_TIM_Base_Start+0xcc>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d111      	bne.n	8003444 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2b06      	cmp	r3, #6
 8003430:	d010      	beq.n	8003454 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f042 0201 	orr.w	r2, r2, #1
 8003440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003442:	e007      	b.n	8003454 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40010000 	.word	0x40010000
 8003468:	40000400 	.word	0x40000400
 800346c:	40000800 	.word	0x40000800
 8003470:	40000c00 	.word	0x40000c00
 8003474:	40010400 	.word	0x40010400
 8003478:	40014000 	.word	0x40014000
 800347c:	40001800 	.word	0x40001800

08003480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a46      	ldr	r2, [pc, #280]	; (80035ac <TIM_Base_SetConfig+0x12c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d013      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800349e:	d00f      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a43      	ldr	r2, [pc, #268]	; (80035b0 <TIM_Base_SetConfig+0x130>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d00b      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a42      	ldr	r2, [pc, #264]	; (80035b4 <TIM_Base_SetConfig+0x134>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d007      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a41      	ldr	r2, [pc, #260]	; (80035b8 <TIM_Base_SetConfig+0x138>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d003      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a40      	ldr	r2, [pc, #256]	; (80035bc <TIM_Base_SetConfig+0x13c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d108      	bne.n	80034d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a35      	ldr	r2, [pc, #212]	; (80035ac <TIM_Base_SetConfig+0x12c>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d02b      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034e0:	d027      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a32      	ldr	r2, [pc, #200]	; (80035b0 <TIM_Base_SetConfig+0x130>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d023      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a31      	ldr	r2, [pc, #196]	; (80035b4 <TIM_Base_SetConfig+0x134>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01f      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a30      	ldr	r2, [pc, #192]	; (80035b8 <TIM_Base_SetConfig+0x138>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d01b      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a2f      	ldr	r2, [pc, #188]	; (80035bc <TIM_Base_SetConfig+0x13c>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d017      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a2e      	ldr	r2, [pc, #184]	; (80035c0 <TIM_Base_SetConfig+0x140>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a2d      	ldr	r2, [pc, #180]	; (80035c4 <TIM_Base_SetConfig+0x144>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d00f      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a2c      	ldr	r2, [pc, #176]	; (80035c8 <TIM_Base_SetConfig+0x148>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00b      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a2b      	ldr	r2, [pc, #172]	; (80035cc <TIM_Base_SetConfig+0x14c>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d007      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a2a      	ldr	r2, [pc, #168]	; (80035d0 <TIM_Base_SetConfig+0x150>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d003      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a29      	ldr	r2, [pc, #164]	; (80035d4 <TIM_Base_SetConfig+0x154>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d108      	bne.n	8003544 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4313      	orrs	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a10      	ldr	r2, [pc, #64]	; (80035ac <TIM_Base_SetConfig+0x12c>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d003      	beq.n	8003578 <TIM_Base_SetConfig+0xf8>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a12      	ldr	r2, [pc, #72]	; (80035bc <TIM_Base_SetConfig+0x13c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d103      	bne.n	8003580 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b01      	cmp	r3, #1
 8003590:	d105      	bne.n	800359e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f023 0201 	bic.w	r2, r3, #1
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	611a      	str	r2, [r3, #16]
  }
}
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40010000 	.word	0x40010000
 80035b0:	40000400 	.word	0x40000400
 80035b4:	40000800 	.word	0x40000800
 80035b8:	40000c00 	.word	0x40000c00
 80035bc:	40010400 	.word	0x40010400
 80035c0:	40014000 	.word	0x40014000
 80035c4:	40014400 	.word	0x40014400
 80035c8:	40014800 	.word	0x40014800
 80035cc:	40001800 	.word	0x40001800
 80035d0:	40001c00 	.word	0x40001c00
 80035d4:	40002000 	.word	0x40002000

080035d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e05a      	b.n	80036a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4313      	orrs	r3, r2
 8003620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a21      	ldr	r2, [pc, #132]	; (80036b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d022      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800363c:	d01d      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1d      	ldr	r2, [pc, #116]	; (80036b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d018      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a1b      	ldr	r2, [pc, #108]	; (80036bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d013      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a1a      	ldr	r2, [pc, #104]	; (80036c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d00e      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a18      	ldr	r2, [pc, #96]	; (80036c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d009      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a17      	ldr	r2, [pc, #92]	; (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d004      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a15      	ldr	r2, [pc, #84]	; (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d10c      	bne.n	8003694 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003680:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	4313      	orrs	r3, r2
 800368a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40010000 	.word	0x40010000
 80036b8:	40000400 	.word	0x40000400
 80036bc:	40000800 	.word	0x40000800
 80036c0:	40000c00 	.word	0x40000c00
 80036c4:	40010400 	.word	0x40010400
 80036c8:	40014000 	.word	0x40014000
 80036cc:	40001800 	.word	0x40001800

080036d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80036d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003708 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036d4:	480d      	ldr	r0, [pc, #52]	; (800370c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80036d6:	490e      	ldr	r1, [pc, #56]	; (8003710 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80036d8:	4a0e      	ldr	r2, [pc, #56]	; (8003714 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80036da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036dc:	e002      	b.n	80036e4 <LoopCopyDataInit>

080036de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036e2:	3304      	adds	r3, #4

080036e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036e8:	d3f9      	bcc.n	80036de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ea:	4a0b      	ldr	r2, [pc, #44]	; (8003718 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80036ec:	4c0b      	ldr	r4, [pc, #44]	; (800371c <LoopFillZerobss+0x26>)
  movs r3, #0
 80036ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036f0:	e001      	b.n	80036f6 <LoopFillZerobss>

080036f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036f4:	3204      	adds	r2, #4

080036f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036f8:	d3fb      	bcc.n	80036f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80036fa:	f7fd ff5b 	bl	80015b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036fe:	f000 fae3 	bl	8003cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003702:	f000 f9bf 	bl	8003a84 <main>
  bx  lr    
 8003706:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003708:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800370c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003710:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8003714:	08003fa4 	.word	0x08003fa4
  ldr r2, =_sbss
 8003718:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800371c:	2000023c 	.word	0x2000023c

08003720 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003720:	e7fe      	b.n	8003720 <ADC_IRQHandler>
	...

08003724 <_ZN13DACControllerC1Ev>:
};

/**
 * @brief Constructor for DACController class.
 */
DACController::DACController() {
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a13      	ldr	r2, [pc, #76]	; (800377c <_ZN13DACControllerC1Ev+0x58>)
 8003730:	331c      	adds	r3, #28
 8003732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003736:	6018      	str	r0, [r3, #0]
 8003738:	3304      	adds	r3, #4
 800373a:	8019      	strh	r1, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    HAL_Init();
 800374c:	f7fd ff68 	bl	8001620 <HAL_Init>
    SystemClock_Config();
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f841 	bl	80037d8 <_ZN13DACController18SystemClock_ConfigEv>
    BSP_LED_Init(LED3);
 8003756:	2002      	movs	r0, #2
 8003758:	f7fd fe38 	bl	80013cc <BSP_LED_Init>
    BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800375c:	2101      	movs	r1, #1
 800375e:	2000      	movs	r0, #0
 8003760:	f7fd fed2 	bl	8001508 <BSP_PB_Init>
    DacHandle.Instance = DACx;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a06      	ldr	r2, [pc, #24]	; (8003780 <_ZN13DACControllerC1Ev+0x5c>)
 8003768:	601a      	str	r2, [r3, #0]
    TIM6_Config();
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f95c 	bl	8003a28 <_ZN13DACController11TIM6_ConfigEv>
}
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	08003ddc 	.word	0x08003ddc
 8003780:	40007400 	.word	0x40007400

08003784 <_ZN13DACController3RunEv>:

/**
 * @brief Main loop of the DACController class.
 */
void DACController::Run() {
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
    while (1) {
        if (ubKeyPressed != RESET) {
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	bf14      	ite	ne
 8003798:	2301      	movne	r3, #1
 800379a:	2300      	moveq	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f4      	beq.n	800378c <_ZN13DACController3RunEv+0x8>
            HAL_DAC_DeInit(&DacHandle);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fe f91a 	bl	80019de <HAL_DAC_DeInit>

            if (ubSelectedWavesForm == 1) {
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	bf0c      	ite	eq
 80037b6:	2301      	moveq	r3, #1
 80037b8:	2300      	movne	r3, #0
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <_ZN13DACController3RunEv+0x44>
                DAC_Ch1_TriangleConfig();
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f8cd 	bl	8003960 <_ZN13DACController22DAC_Ch1_TriangleConfigEv>
 80037c6:	e002      	b.n	80037ce <_ZN13DACController3RunEv+0x4a>
            } else {
                DAC_Ch1_EscalatorConfig();
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 f885 	bl	80038d8 <_ZN13DACController23DAC_Ch1_EscalatorConfigEv>
            }

            ubKeyPressed = RESET;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        if (ubKeyPressed != RESET) {
 80037d6:	e7d9      	b.n	800378c <_ZN13DACController3RunEv+0x8>

080037d8 <_ZN13DACController18SystemClock_ConfigEv>:
}

/**
 * @brief Configure the system clock.
 */
void DACController::SystemClock_Config() {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b098      	sub	sp, #96	; 0x60
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_OscInitTypeDef RCC_OscInitStruct;
    HAL_StatusTypeDef ret = HAL_OK;
 80037e0:	2300      	movs	r3, #0
 80037e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    __HAL_RCC_PWR_CLK_ENABLE();
 80037e6:	2300      	movs	r3, #0
 80037e8:	613b      	str	r3, [r7, #16]
 80037ea:	4b35      	ldr	r3, [pc, #212]	; (80038c0 <_ZN13DACController18SystemClock_ConfigEv+0xe8>)
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	4a34      	ldr	r2, [pc, #208]	; (80038c0 <_ZN13DACController18SystemClock_ConfigEv+0xe8>)
 80037f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f4:	6413      	str	r3, [r2, #64]	; 0x40
 80037f6:	4b32      	ldr	r3, [pc, #200]	; (80038c0 <_ZN13DACController18SystemClock_ConfigEv+0xe8>)
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fe:	613b      	str	r3, [r7, #16]
 8003800:	693b      	ldr	r3, [r7, #16]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003802:	2300      	movs	r3, #0
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	4b2f      	ldr	r3, [pc, #188]	; (80038c4 <_ZN13DACController18SystemClock_ConfigEv+0xec>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a2e      	ldr	r2, [pc, #184]	; (80038c4 <_ZN13DACController18SystemClock_ConfigEv+0xec>)
 800380c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	4b2c      	ldr	r3, [pc, #176]	; (80038c4 <_ZN13DACController18SystemClock_ConfigEv+0xec>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800381e:	2301      	movs	r3, #1
 8003820:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003822:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003826:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003828:	2302      	movs	r3, #2
 800382a:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800382c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003830:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLM = 8;
 8003832:	2308      	movs	r3, #8
 8003834:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLN = 360;
 8003836:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800383a:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800383c:	2302      	movs	r3, #2
 800383e:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8003840:	2307      	movs	r3, #7
 8003842:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLR = 6;
 8003844:	2306      	movs	r3, #6
 8003846:	647b      	str	r3, [r7, #68]	; 0x44

    ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8003848:	f107 0314 	add.w	r3, r7, #20
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fadb 	bl	8002e08 <HAL_RCC_OscConfig>
 8003852:	4603      	mov	r3, r0
 8003854:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK) {
 8003858:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <_ZN13DACController18SystemClock_ConfigEv+0x8e>
        Error_Handler();
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 f831 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    ret = HAL_PWREx_EnableOverDrive();
 8003866:	f7ff f893 	bl	8002990 <HAL_PWREx_EnableOverDrive>
 800386a:	4603      	mov	r3, r0
 800386c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK) {
 8003870:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003874:	2b00      	cmp	r3, #0
 8003876:	d002      	beq.n	800387e <_ZN13DACController18SystemClock_ConfigEv+0xa6>
        Error_Handler();
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 f825 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800387e:	230f      	movs	r3, #15
 8003880:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003882:	2302      	movs	r3, #2
 8003884:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003886:	2300      	movs	r3, #0
 8003888:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800388a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800388e:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003890:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003894:	65bb      	str	r3, [r7, #88]	; 0x58

    ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8003896:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800389a:	2105      	movs	r1, #5
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff f8c7 	bl	8002a30 <HAL_RCC_ClockConfig>
 80038a2:	4603      	mov	r3, r0
 80038a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK) {
 80038a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d002      	beq.n	80038b6 <_ZN13DACController18SystemClock_ConfigEv+0xde>
        Error_Handler();
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 f809 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }
}
 80038b6:	bf00      	nop
 80038b8:	3760      	adds	r7, #96	; 0x60
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40023800 	.word	0x40023800
 80038c4:	40007000 	.word	0x40007000

080038c8 <_ZN13DACController13Error_HandlerEv>:

/**
 * @brief Handle errors.
 */
void DACController::Error_Handler() {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
    BSP_LED_On(LED3);
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7fd fdfb 	bl	80014cc <BSP_LED_On>
    while (1) {
 80038d6:	e7fe      	b.n	80038d6 <_ZN13DACController13Error_HandlerEv+0xe>

080038d8 <_ZN13DACController23DAC_Ch1_EscalatorConfigEv>:
}

/**
 * @brief Configure DAC channel 1 for Escalator waveform.
 */
void DACController::DAC_Ch1_EscalatorConfig() {
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af02      	add	r7, sp, #8
 80038de:	6078      	str	r0, [r7, #4]
    if (HAL_DAC_Init(&DacHandle) != HAL_OK) {
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe f859 	bl	800199a <HAL_DAC_Init>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	bf14      	ite	ne
 80038ee:	2301      	movne	r3, #1
 80038f0:	2300      	moveq	r3, #0
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <_ZN13DACController23DAC_Ch1_EscalatorConfigEv+0x26>
        Error_Handler();
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7ff ffe5 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2204      	movs	r2, #4
 8003902:	615a      	str	r2, [r3, #20]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	619a      	str	r2, [r3, #24]

    if (HAL_DAC_ConfigChannel(&DacHandle, &sConfig, DACx_CHANNEL) != HAL_OK) {
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3314      	adds	r3, #20
 8003910:	2200      	movs	r2, #0
 8003912:	4619      	mov	r1, r3
 8003914:	f7fe f9e2 	bl	8001cdc <HAL_DAC_ConfigChannel>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	bf14      	ite	ne
 800391e:	2301      	movne	r3, #1
 8003920:	2300      	moveq	r3, #0
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <_ZN13DACController23DAC_Ch1_EscalatorConfigEv+0x56>
        Error_Handler();
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f7ff ffcd 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    if (HAL_DAC_Start_DMA(&DacHandle, DACx_CHANNEL, (uint32_t *)aEscalator8bit, 6, DAC_ALIGN_8B_R) != HAL_OK) {
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f103 021c 	add.w	r2, r3, #28
 8003936:	2308      	movs	r3, #8
 8003938:	9300      	str	r3, [sp, #0]
 800393a:	2306      	movs	r3, #6
 800393c:	2100      	movs	r1, #0
 800393e:	f7fe f8c3 	bl	8001ac8 <HAL_DAC_Start_DMA>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	bf14      	ite	ne
 8003948:	2301      	movne	r3, #1
 800394a:	2300      	moveq	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <_ZN13DACController23DAC_Ch1_EscalatorConfigEv+0x80>
        Error_Handler();
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7ff ffb8 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }
}
 8003958:	bf00      	nop
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <_ZN13DACController22DAC_Ch1_TriangleConfigEv>:

/**
 * @brief Configure DAC channel 1 for Triangle waveform.
 */
void DACController::DAC_Ch1_TriangleConfig() {
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
    if (HAL_DAC_Init(&DacHandle) != HAL_OK) {
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe f815 	bl	800199a <HAL_DAC_Init>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	bf14      	ite	ne
 8003976:	2301      	movne	r3, #1
 8003978:	2300      	moveq	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <_ZN13DACController22DAC_Ch1_TriangleConfigEv+0x26>
        Error_Handler();
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f7ff ffa1 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2204      	movs	r2, #4
 800398a:	615a      	str	r2, [r3, #20]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	619a      	str	r2, [r3, #24]

    if (HAL_DAC_ConfigChannel(&DacHandle, &sConfig, DACx_CHANNEL) != HAL_OK) {
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3314      	adds	r3, #20
 8003998:	2200      	movs	r2, #0
 800399a:	4619      	mov	r1, r3
 800399c:	f7fe f99e 	bl	8001cdc <HAL_DAC_ConfigChannel>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	bf14      	ite	ne
 80039a6:	2301      	movne	r3, #1
 80039a8:	2300      	moveq	r3, #0
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d002      	beq.n	80039b6 <_ZN13DACController22DAC_Ch1_TriangleConfigEv+0x56>
        Error_Handler();
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7ff ff89 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    if (HAL_DACEx_TriangleWaveGenerate(&DacHandle, DACx_CHANNEL, DAC_TRIANGLEAMPLITUDE_1023) != HAL_OK) {
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80039bc:	2100      	movs	r1, #0
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fe fa1b 	bl	8001dfa <HAL_DACEx_TriangleWaveGenerate>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	bf14      	ite	ne
 80039ca:	2301      	movne	r3, #1
 80039cc:	2300      	moveq	r3, #0
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d002      	beq.n	80039da <_ZN13DACController22DAC_Ch1_TriangleConfigEv+0x7a>
        Error_Handler();
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff ff77 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    if (HAL_DAC_Start(&DacHandle, DACx_CHANNEL) != HAL_OK) {
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2100      	movs	r1, #0
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fe f81a 	bl	8001a18 <HAL_DAC_Start>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	bf14      	ite	ne
 80039ea:	2301      	movne	r3, #1
 80039ec:	2300      	moveq	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <_ZN13DACController22DAC_Ch1_TriangleConfigEv+0x9a>
        Error_Handler();
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f7ff ff67 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }

    if (HAL_DAC_SetValue(&DacHandle, DACx_CHANNEL, DAC_ALIGN_12B_R, 0x100) != HAL_OK) {
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a00:	2200      	movs	r2, #0
 8003a02:	2100      	movs	r1, #0
 8003a04:	f7fe f922 	bl	8001c4c <HAL_DAC_SetValue>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	bf14      	ite	ne
 8003a0e:	2301      	movne	r3, #1
 8003a10:	2300      	moveq	r3, #0
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <_ZN13DACController22DAC_Ch1_TriangleConfigEv+0xbe>
        Error_Handler();
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7ff ff55 	bl	80038c8 <_ZN13DACController13Error_HandlerEv>
    }
}
 8003a1e:	bf00      	nop
 8003a20:	3708      	adds	r7, #8
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
	...

08003a28 <_ZN13DACController11TIM6_ConfigEv>:

/**
 * @brief Configure TIM6 for timing and trigger generation.
 */
void DACController::TIM6_Config() {
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b096      	sub	sp, #88	; 0x58
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef htim;
    TIM_MasterConfigTypeDef sMasterConfig;

    htim.Instance = TIM6;
 8003a30:	4b13      	ldr	r3, [pc, #76]	; (8003a80 <_ZN13DACController11TIM6_ConfigEv+0x58>)
 8003a32:	613b      	str	r3, [r7, #16]
    htim.Init.Period = 0x7FF;
 8003a34:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003a38:	61fb      	str	r3, [r7, #28]
    htim.Init.Prescaler = 0;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
    htim.Init.ClockDivision = 0;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	623b      	str	r3, [r7, #32]
    htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]
    htim.Init.RepetitionCounter = 0;
 8003a46:	2300      	movs	r3, #0
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIM_Base_Init(&htim);
 8003a4a:	f107 0310 	add.w	r3, r7, #16
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff fc5e 	bl	8003310 <HAL_TIM_Base_Init>

    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003a54:	2320      	movs	r3, #32
 8003a56:	60bb      	str	r3, [r7, #8]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]
    HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8003a5c:	f107 0208 	add.w	r2, r7, #8
 8003a60:	f107 0310 	add.w	r3, r7, #16
 8003a64:	4611      	mov	r1, r2
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff fdb6 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
    HAL_TIM_Base_Start(&htim);
 8003a6c:	f107 0310 	add.w	r3, r7, #16
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff fc9d 	bl	80033b0 <HAL_TIM_Base_Start>
}
 8003a76:	bf00      	nop
 8003a78:	3758      	adds	r7, #88	; 0x58
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40001000 	.word	0x40001000

08003a84 <main>:

/**
 * @brief Main function.
 */

extern "C" int main(void) {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	; 0x28
 8003a88:	af00      	add	r7, sp, #0
    DACController dacController;
 8003a8a:	1d3b      	adds	r3, r7, #4
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff fe49 	bl	8003724 <_ZN13DACControllerC1Ev>
    dacController.Run();
 8003a92:	1d3b      	adds	r3, r7, #4
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff fe75 	bl	8003784 <_ZN13DACController3RunEv>
    return 0;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3728      	adds	r7, #40	; 0x28
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_DAC_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	; 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef          GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_dac1;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO clock ****************************************/
  DACx_CHANNEL_GPIO_CLK_ENABLE();
 8003aac:	2300      	movs	r3, #0
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	4b33      	ldr	r3, [pc, #204]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab4:	4a32      	ldr	r2, [pc, #200]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	6313      	str	r3, [r2, #48]	; 0x30
 8003abc:	4b30      	ldr	r3, [pc, #192]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	613b      	str	r3, [r7, #16]
 8003ac6:	693b      	ldr	r3, [r7, #16]
  /* DAC Periph clock enable */
  DACx_CLK_ENABLE();
 8003ac8:	2300      	movs	r3, #0
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	4b2c      	ldr	r3, [pc, #176]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	4a2b      	ldr	r2, [pc, #172]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003ad2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003ad6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad8:	4b29      	ldr	r3, [pc, #164]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ae0:	60fb      	str	r3, [r7, #12]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
  /* DMA1 clock enable */
  DMAx_CLK_ENABLE();
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60bb      	str	r3, [r7, #8]
 8003ae8:	4b25      	ldr	r3, [pc, #148]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aec:	4a24      	ldr	r2, [pc, #144]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003aee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003af2:	6313      	str	r3, [r2, #48]	; 0x30
 8003af4:	4b22      	ldr	r3, [pc, #136]	; (8003b80 <HAL_DAC_MspInit+0xdc>)
 8003af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* DAC Channel1 GPIO pin configuration */
  GPIO_InitStruct.Pin = DACx_CHANNEL_PIN;
 8003b00:	2310      	movs	r3, #16
 8003b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b04:	2303      	movs	r3, #3
 8003b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DACx_CHANNEL_GPIO_PORT, &GPIO_InitStruct);
 8003b0c:	f107 0314 	add.w	r3, r7, #20
 8003b10:	4619      	mov	r1, r3
 8003b12:	481c      	ldr	r0, [pc, #112]	; (8003b84 <HAL_DAC_MspInit+0xe0>)
 8003b14:	f7fe fc46 	bl	80023a4 <HAL_GPIO_Init>

  /*##-3- Configure the DMA ##########################################*/
  /* Set the parameters to be configured for DACx_DMA_STREAM */
  hdma_dac1.Instance = DACx_DMA_INSTANCE;
 8003b18:	4b1b      	ldr	r3, [pc, #108]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b1a:	4a1c      	ldr	r2, [pc, #112]	; (8003b8c <HAL_DAC_MspInit+0xe8>)
 8003b1c:	601a      	str	r2, [r3, #0]

  hdma_dac1.Init.Channel  = DACx_DMA_CHANNEL;
 8003b1e:	4b1a      	ldr	r3, [pc, #104]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b20:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8003b24:	605a      	str	r2, [r3, #4]

  hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b26:	4b18      	ldr	r3, [pc, #96]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b28:	2240      	movs	r2, #64	; 0x40
 8003b2a:	609a      	str	r2, [r3, #8]
  hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b2c:	4b16      	ldr	r3, [pc, #88]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	60da      	str	r2, [r3, #12]
  hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003b32:	4b15      	ldr	r3, [pc, #84]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b38:	611a      	str	r2, [r3, #16]
  hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b3a:	4b13      	ldr	r3, [pc, #76]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	615a      	str	r2, [r3, #20]
  hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b40:	4b11      	ldr	r3, [pc, #68]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	619a      	str	r2, [r3, #24]
  hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8003b46:	4b10      	ldr	r3, [pc, #64]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b4c:	61da      	str	r2, [r3, #28]
  hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 8003b4e:	4b0e      	ldr	r3, [pc, #56]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b50:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b54:	621a      	str	r2, [r3, #32]

  HAL_DMA_Init(&hdma_dac1);
 8003b56:	480c      	ldr	r0, [pc, #48]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b58:	f7fe f9e0 	bl	8001f1c <HAL_DMA_Init>

  /* Associate the initialized DMA handle to the DAC handle */
  __HAL_LINKDMA(hdac, DMA_Handle1, hdma_dac1);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b60:	609a      	str	r2, [r3, #8]
 8003b62:	4a09      	ldr	r2, [pc, #36]	; (8003b88 <HAL_DAC_MspInit+0xe4>)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6393      	str	r3, [r2, #56]	; 0x38

  /*##-4- Configure the NVIC for DMA #########################################*/
  /* Enable the DMA1_Stream5 IRQ Channel */
  HAL_NVIC_SetPriority(DACx_DMA_IRQn, 2, 0);
 8003b68:	2200      	movs	r2, #0
 8003b6a:	2102      	movs	r1, #2
 8003b6c:	2010      	movs	r0, #16
 8003b6e:	f7fd fed0 	bl	8001912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DACx_DMA_IRQn);
 8003b72:	2010      	movs	r0, #16
 8003b74:	f7fd fee9 	bl	800194a <HAL_NVIC_EnableIRQ>

}
 8003b78:	bf00      	nop
 8003b7a:	3728      	adds	r7, #40	; 0x28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40023800 	.word	0x40023800
 8003b84:	40020000 	.word	0x40020000
 8003b88:	200000a0 	.word	0x200000a0
 8003b8c:	40026088 	.word	0x40026088

08003b90 <HAL_DAC_MspDeInit>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_MspDeInit(DAC_HandleTypeDef *hdac)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /*##-1- Reset peripherals ##################################################*/
  DACx_FORCE_RESET();
 8003b98:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <HAL_DAC_MspDeInit+0x40>)
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	4a0c      	ldr	r2, [pc, #48]	; (8003bd0 <HAL_DAC_MspDeInit+0x40>)
 8003b9e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003ba2:	6213      	str	r3, [r2, #32]
  DACx_RELEASE_RESET();
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <HAL_DAC_MspDeInit+0x40>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	4a09      	ldr	r2, [pc, #36]	; (8003bd0 <HAL_DAC_MspDeInit+0x40>)
 8003baa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003bae:	6213      	str	r3, [r2, #32]

  /*##-2- Disable peripherals and GPIO Clocks ################################*/
  /* De-initialize the DAC Channel1 GPIO pin */
  HAL_GPIO_DeInit(DACx_CHANNEL_GPIO_PORT, DACx_CHANNEL_PIN);
 8003bb0:	2110      	movs	r1, #16
 8003bb2:	4808      	ldr	r0, [pc, #32]	; (8003bd4 <HAL_DAC_MspDeInit+0x44>)
 8003bb4:	f7fe fda2 	bl	80026fc <HAL_GPIO_DeInit>

  /*##-3- Disable the DMA Stream ############################################*/
  /* De-Initialize the DMA Stream associate to DAC_Channel1 */
  HAL_DMA_DeInit(hdac->DMA_Handle1);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe fa5b 	bl	8002078 <HAL_DMA_DeInit>

  /*##-4- Disable the NVIC for DMA ###########################################*/
  HAL_NVIC_DisableIRQ(DACx_DMA_IRQn);
 8003bc2:	2010      	movs	r0, #16
 8003bc4:	f7fd fecf 	bl	8001966 <HAL_NVIC_DisableIRQ>
}
 8003bc8:	bf00      	nop
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40020000 	.word	0x40020000

08003bd8 <HAL_TIM_Base_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* TIM6 Periph clock enable */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <HAL_TIM_Base_MspInit+0x30>)
 8003be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be8:	4a07      	ldr	r2, [pc, #28]	; (8003c08 <HAL_TIM_Base_MspInit+0x30>)
 8003bea:	f043 0310 	orr.w	r3, r3, #16
 8003bee:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf0:	4b05      	ldr	r3, [pc, #20]	; (8003c08 <HAL_TIM_Base_MspInit+0x30>)
 8003bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf4:	f003 0310 	and.w	r3, r3, #16
 8003bf8:	60fb      	str	r3, [r7, #12]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
}
 8003bfc:	bf00      	nop
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	40023800 	.word	0x40023800

08003c0c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
}
 8003c10:	bf00      	nop
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003c1e:	e7fe      	b.n	8003c1e <HardFault_Handler+0x4>

08003c20 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003c24:	e7fe      	b.n	8003c24 <MemManage_Handler+0x4>

08003c26 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003c26:	b480      	push	{r7}
 8003c28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003c2a:	e7fe      	b.n	8003c2a <BusFault_Handler+0x4>

08003c2c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003c30:	e7fe      	b.n	8003c30 <UsageFault_Handler+0x4>

08003c32 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003c32:	b480      	push	{r7}
 8003c34:	af00      	add	r7, sp, #0
}
 8003c36:	bf00      	nop
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
}
 8003c44:	bf00      	nop
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	af00      	add	r7, sp, #0
}
 8003c52:	bf00      	nop
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8003c60:	f7fd fd38 	bl	80016d4 <HAL_IncTick>
}
 8003c64:	bf00      	nop
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <EXTI0_IRQHandler>:
  * @brief  This function handles external line 0 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8003c6c:	2001      	movs	r0, #1
 8003c6e:	f7fe fe6b 	bl	8002948 <HAL_GPIO_EXTI_IRQHandler>
}
 8003c72:	bf00      	nop
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c76:	b480      	push	{r7}
 8003c78:	af00      	add	r7, sp, #0
  return 1;
 8003c7a:	2301      	movs	r3, #1
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <_kill>:

int _kill(int pid, int sig)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
 8003c8e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c90:	f000 f814 	bl	8003cbc <__errno>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2216      	movs	r2, #22
 8003c98:	601a      	str	r2, [r3, #0]
  return -1;
 8003c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <_exit>:

void _exit (int status)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003cae:	f04f 31ff 	mov.w	r1, #4294967295
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7ff ffe7 	bl	8003c86 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cb8:	e7fe      	b.n	8003cb8 <_exit+0x12>
	...

08003cbc <__errno>:
 8003cbc:	4b01      	ldr	r3, [pc, #4]	; (8003cc4 <__errno+0x8>)
 8003cbe:	6818      	ldr	r0, [r3, #0]
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	2000007c 	.word	0x2000007c

08003cc8 <__libc_init_array>:
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	4d0d      	ldr	r5, [pc, #52]	; (8003d00 <__libc_init_array+0x38>)
 8003ccc:	4c0d      	ldr	r4, [pc, #52]	; (8003d04 <__libc_init_array+0x3c>)
 8003cce:	1b64      	subs	r4, r4, r5
 8003cd0:	10a4      	asrs	r4, r4, #2
 8003cd2:	2600      	movs	r6, #0
 8003cd4:	42a6      	cmp	r6, r4
 8003cd6:	d109      	bne.n	8003cec <__libc_init_array+0x24>
 8003cd8:	4d0b      	ldr	r5, [pc, #44]	; (8003d08 <__libc_init_array+0x40>)
 8003cda:	4c0c      	ldr	r4, [pc, #48]	; (8003d0c <__libc_init_array+0x44>)
 8003cdc:	f000 f872 	bl	8003dc4 <_init>
 8003ce0:	1b64      	subs	r4, r4, r5
 8003ce2:	10a4      	asrs	r4, r4, #2
 8003ce4:	2600      	movs	r6, #0
 8003ce6:	42a6      	cmp	r6, r4
 8003ce8:	d105      	bne.n	8003cf6 <__libc_init_array+0x2e>
 8003cea:	bd70      	pop	{r4, r5, r6, pc}
 8003cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cf0:	4798      	blx	r3
 8003cf2:	3601      	adds	r6, #1
 8003cf4:	e7ee      	b.n	8003cd4 <__libc_init_array+0xc>
 8003cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cfa:	4798      	blx	r3
 8003cfc:	3601      	adds	r6, #1
 8003cfe:	e7f2      	b.n	8003ce6 <__libc_init_array+0x1e>
 8003d00:	08003f9c 	.word	0x08003f9c
 8003d04:	08003f9c 	.word	0x08003f9c
 8003d08:	08003f9c 	.word	0x08003f9c
 8003d0c:	08003fa0 	.word	0x08003fa0

08003d10 <abort>:
 8003d10:	b508      	push	{r3, lr}
 8003d12:	2006      	movs	r0, #6
 8003d14:	f000 f82c 	bl	8003d70 <raise>
 8003d18:	2001      	movs	r0, #1
 8003d1a:	f7ff ffc4 	bl	8003ca6 <_exit>

08003d1e <_raise_r>:
 8003d1e:	291f      	cmp	r1, #31
 8003d20:	b538      	push	{r3, r4, r5, lr}
 8003d22:	4604      	mov	r4, r0
 8003d24:	460d      	mov	r5, r1
 8003d26:	d904      	bls.n	8003d32 <_raise_r+0x14>
 8003d28:	2316      	movs	r3, #22
 8003d2a:	6003      	str	r3, [r0, #0]
 8003d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d30:	bd38      	pop	{r3, r4, r5, pc}
 8003d32:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003d34:	b112      	cbz	r2, 8003d3c <_raise_r+0x1e>
 8003d36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003d3a:	b94b      	cbnz	r3, 8003d50 <_raise_r+0x32>
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	f000 f831 	bl	8003da4 <_getpid_r>
 8003d42:	462a      	mov	r2, r5
 8003d44:	4601      	mov	r1, r0
 8003d46:	4620      	mov	r0, r4
 8003d48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d4c:	f000 b818 	b.w	8003d80 <_kill_r>
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d00a      	beq.n	8003d6a <_raise_r+0x4c>
 8003d54:	1c59      	adds	r1, r3, #1
 8003d56:	d103      	bne.n	8003d60 <_raise_r+0x42>
 8003d58:	2316      	movs	r3, #22
 8003d5a:	6003      	str	r3, [r0, #0]
 8003d5c:	2001      	movs	r0, #1
 8003d5e:	e7e7      	b.n	8003d30 <_raise_r+0x12>
 8003d60:	2400      	movs	r4, #0
 8003d62:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003d66:	4628      	mov	r0, r5
 8003d68:	4798      	blx	r3
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	e7e0      	b.n	8003d30 <_raise_r+0x12>
	...

08003d70 <raise>:
 8003d70:	4b02      	ldr	r3, [pc, #8]	; (8003d7c <raise+0xc>)
 8003d72:	4601      	mov	r1, r0
 8003d74:	6818      	ldr	r0, [r3, #0]
 8003d76:	f7ff bfd2 	b.w	8003d1e <_raise_r>
 8003d7a:	bf00      	nop
 8003d7c:	2000007c 	.word	0x2000007c

08003d80 <_kill_r>:
 8003d80:	b538      	push	{r3, r4, r5, lr}
 8003d82:	4d07      	ldr	r5, [pc, #28]	; (8003da0 <_kill_r+0x20>)
 8003d84:	2300      	movs	r3, #0
 8003d86:	4604      	mov	r4, r0
 8003d88:	4608      	mov	r0, r1
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	602b      	str	r3, [r5, #0]
 8003d8e:	f7ff ff7a 	bl	8003c86 <_kill>
 8003d92:	1c43      	adds	r3, r0, #1
 8003d94:	d102      	bne.n	8003d9c <_kill_r+0x1c>
 8003d96:	682b      	ldr	r3, [r5, #0]
 8003d98:	b103      	cbz	r3, 8003d9c <_kill_r+0x1c>
 8003d9a:	6023      	str	r3, [r4, #0]
 8003d9c:	bd38      	pop	{r3, r4, r5, pc}
 8003d9e:	bf00      	nop
 8003da0:	20000238 	.word	0x20000238

08003da4 <_getpid_r>:
 8003da4:	f7ff bf67 	b.w	8003c76 <_getpid>

08003da8 <memcpy>:
 8003da8:	440a      	add	r2, r1
 8003daa:	4291      	cmp	r1, r2
 8003dac:	f100 33ff 	add.w	r3, r0, #4294967295
 8003db0:	d100      	bne.n	8003db4 <memcpy+0xc>
 8003db2:	4770      	bx	lr
 8003db4:	b510      	push	{r4, lr}
 8003db6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dbe:	4291      	cmp	r1, r2
 8003dc0:	d1f9      	bne.n	8003db6 <memcpy+0xe>
 8003dc2:	bd10      	pop	{r4, pc}

08003dc4 <_init>:
 8003dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc6:	bf00      	nop
 8003dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dca:	bc08      	pop	{r3}
 8003dcc:	469e      	mov	lr, r3
 8003dce:	4770      	bx	lr

08003dd0 <_fini>:
 8003dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dd2:	bf00      	nop
 8003dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dd6:	bc08      	pop	{r3}
 8003dd8:	469e      	mov	lr, r3
 8003dda:	4770      	bx	lr
