[["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC.", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", 6], ["Optimal RF design using smart evolutionary algorithms.", ["Peter J. Vancorenland", "Carl De Ranter", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/337292.337299", 4], ["CYCLONE: automated design and layout of RF LC-oscillators.", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", 4], ["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects.", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", 4], ["Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits.", ["Tao Pi", "C.-J. Richard Shi"], "https://doi.org/10.1145/337292.337304", 4], ["To split or to conjoin: the question in image computation.", ["In-Ho Moon", "James H. Kukula", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337305", 6], ["Symbolic guided search for CTL model checking.", ["Roderick Bloem", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337306", 6], ["Lazy symbolic model checking.", ["Jin Yang", "Andreas Tiemeyer"], "https://doi.org/10.1145/337292.337307", 4], ["Distance driven finite state machine traversal.", ["Andreas Hett", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/337292.337308", 4], ["Automatic test pattern generation for functional RTL circuits using assignment decision diagrams.", ["Indradeep Ghosh", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337309", 6], ["Interconnect testing in cluster-based FPGA architectures.", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1145/337292.337310", 6], ["Improved fault diagnosis in scan-based BIST via superposition.", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/337292.337311", 4], ["On diagnosis of pattern-dependent delay faults.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/337292.337312", 4], ["On-chip inductance modeling and analysis.", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", 6], ["A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits.", ["Eileen You", "Lakshminarasimh Varadadesikan", "John MacDonald", "Wieze Xie"], "https://doi.org/10.1145/337292.337315", 6], ["A rank-one update method for efficient processing of interconnect parasitics in timing analysis.", ["H. Levy", "W. Scott", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/337292.337317", 4], ["On switch factor based analysis of coupled RC interconnects.", ["Andrew B. Kahng", "Sudhakar Muddu", "Egino Sarto"], "https://doi.org/10.1145/337292.337318", 6], ["Life at the end of CMOS scaling (and beyond) (panel session) (abstract only).", ["Rob A. Rutenbar", "Cheming Hu", "Mark Horowitz", "Stephen Y. Chow"], "https://doi.org/10.1145/337292.337320", 0], ["Area and search space control for technology mapping.", ["Dirk-Jan Jongeneel", "Yosinori Watanabe", "Robert K. Brayton", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/337292.337321", 6], ["BDS: a BDD-based logic optimization system.", ["Congguang Yang", "Maciej J. Ciesielski", "Vigyan Singhal"], "https://doi.org/10.1145/337292.337323", 6], ["A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis.", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/337292.337325", 6], ["Optimal low power X OR gate decomposition.", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/337292.337326", 4], ["Watermarking while preserving the critical path.", ["Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337328", 4], ["Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction.", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337331", 6], ["Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques.", ["Chung-Yang Huang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/337292.337333", 6], ["Reliable verification using symbolic simulation with scalar values.", ["Chris Wilson", "David L. Dill"], "https://doi.org/10.1145/337292.337336", 6], ["Automatic formal verification of DSP software.", ["David W. Currie", "Alan J. Hu", "Sreeranga P. Rajan"], "https://doi.org/10.1145/337292.337339", 6], ["System chip test: how will it impact your design?", ["Yervant Zorian", "Erik Jan Marinissen"], "https://doi.org/10.1145/337292.337352", 6], ["Test challenges for deep sub-micron technologies.", ["Kwang-Ting Cheng", "Sujit Dey", "Mike Rodgers", "Kaushik Roy"], "https://doi.org/10.1145/337292.337353", 8], ["Hierarchical analysis of power distribution networks.", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", 6], ["Fast power grid simulation.", ["Sani R. Nassif", "Joseph N. Kozhaya"], "https://doi.org/10.1145/337292.337359", 6], ["Current signature compression for IR-drop analysis.", ["Rajat Chaudhry", "David T. Blaauw", "Rajendran Panda", "Tim Edwards"], "https://doi.org/10.1145/337292.337362", 6], ["Impact of interconnect variations on the clock skew of a gigahertz microprocessor.", ["Ying Liu", "Sani R. Nassif", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/337292.337365", 4], ["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance.", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", 4], ["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", 2], ["A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation.", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/337292.337378", 6], ["Projection frameworks for model reduction of weakly nonlinear systems.", ["Joel R. Phillips"], "https://doi.org/10.1145/337292.337380", 6], ["A realizable driving point model for on-chip interconnect with inductance.", ["Chandramouli V. Kashyap", "Byron Krauter"], "https://doi.org/10.1145/337292.337382", 6], ["Formal verification of an IBM CoreConnect processor local bus arbiter core.", ["Amit Goel", "William R. Lee"], "https://doi.org/10.1145/337292.337384", 5], ["Formal verification of iterative algorithms in microprocessors.", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", 6], ["Efficient error detection, localization, and correction for FPGA-based debugging.", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337391", 6], ["Multiple Si layer ICs: motivation, performance analysis, and design implications.", ["Shukri J. Souri", "Kaustav Banerjee", "Amit Mehrotra", "Krishna Saraswat"], "https://doi.org/10.1145/337292.337394", 8], ["High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system.", ["V. E. Boros", "Aleksandar D. Rakic", "Sri Parameswaran"], "https://doi.org/10.1145/337292.337395", 6], ["A design of and design tools for a novel quantum dot based microprocessor.", ["Michael T. Niemier", "Michael J. Kontz", "Peter M. Kogge"], "https://doi.org/10.1145/337292.337398", 6], ["ClariNet: a noise analysis tool for deep submicron design.", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", 6], ["Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology.", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1145/337292.337403", 4], ["Dynamic noise analysis in precharge-evaluate circuits.", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", 0], ["Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources.", ["Janet Meiling Wang", "Tuyen V. Nguyen"], "https://doi.org/10.1145/337292.337407", 6], ["EDA meets.COM (panel session): how E-services will change the EDA business model.", ["Jennifer Smith", "Tom Quan", "Andrew B. Kahng"], "https://doi.org/10.1145/337292.337408", 0], ["Symbolic timing simulation using cluster scheduling.", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337411", 6], ["Critical path analysis using a dynamically bounded delay model.", ["Soha Hassoun"], "https://doi.org/10.1145/337292.337413", 6], ["TACO: timing analysis with coupling.", ["Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/337292.337415", 4], ["Removing user specified false paths from timing graphs.", ["David T. Blaauw", "Rajendran Panda", "Abhijit Das"], "https://doi.org/10.1145/337292.337417", 4], ["Performance driven multi-level and multiway partitioning with retiming.", ["Jason Cong", "Sung Kyu Lim", "Chang Wu"], "https://doi.org/10.1145/337292.337418", 6], ["Domino logic synthesis minimizing crosstalk.", ["Ki-Wook Kim", "Unni Narayanan", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337419", 6], ["Fast post-placement rewiring using easily detectable functional symmetries.", ["Chih-Wei Jim Chang", "Chung-Kuan Cheng", "Peter Suaris", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337420", 4], ["Depth optimal incremental mapping for field programmable gate arrays.", ["Jason Cong", "Hui Huang"], "https://doi.org/10.1145/337292.337422", 4], ["Code compression for low power embedded system design.", ["Haris Lekatsas", "Jorg Henkel", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337423", 6], ["Synthesis of application-specific memories for power optimization in embedded systems.", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/337292.337424", 4], ["Influence of compiler optimizations on system power.", ["Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Wu Ye"], "https://doi.org/10.1145/337292.337425", 4], ["Power minimization derived from architectural-usage of VLIW processors.", ["Catherine H. Gebotys", "Robert J. Gebotys", "S. Wiratunga"], "https://doi.org/10.1145/337292.337426", 4], ["Power analysis of embedded operating systems.", ["Robert P. Dick", "Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/337292.337427", 4], ["Memory aware compilation through accurate timing extraction.", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/337292.337428", 6], ["Compiling Esterel into sequential code.", ["Stephen A. Edwards"], "https://doi.org/10.1145/337292.337429", 6], ["Interactive co-design of high throughput embedded multimedia.", ["Thierry J.-F. Omnes", "Thierry Franzetti", "Francky Catthoor"], "https://doi.org/10.1145/337292.337430", 4], ["Predicting performance potential of modern DSPs.", ["Naji Ghazal", "A. Richard Newton", "Jan M. Rabaey"], "https://doi.org/10.1145/337292.337431", 4], ["Future systems-on-chip: software of hardware design? (panel session).", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", 2], ["Embedded systems design in the new millennium (panel session).", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", 2], ["The design and use of simplepower: a cycle-accurate energy estimation tool.", ["Wu Ye", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/337292.337436", 6], ["An instruction-level functionally-based energy estimation model for 32-bits microprocessors.", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto"], "https://doi.org/10.1145/337292.337437", 6], ["Dynamic power management of complex systems using generalized stochastic Petri nets.", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/337292.337438", 5], ["Wave-steering one-hot encoded FSMs.", ["Luca Macchiarulo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337440", 4], ["Performance analysis and optimization of latency insensitive systems.", ["Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337441", 7], ["A fast algorithm for context-aware buffer insertion.", ["Ashok Jagannathan", "Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/337292.337496", 6], ["Maze routing with buffer insertion and wiresizing.", ["Minghorng Lai", "D. F. Wong"], "https://doi.org/10.1145/337292.337500", 5], ["Routing tree construction under fixed buffer locations.", ["Jason Cong", "Xin Yuan"], "https://doi.org/10.1145/337292.337502", 6], ["A current driven routing and verification methodology for analog applications.", ["Thorsten Adler", "Hiltrud Brocke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/337292.337505", 5], ["A codesign virtual machine for hierarchical, balanced hardware/software system modeling.", ["JoAnn M. Paul", "Simon N. Peffers", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337506", 6], ["Operating system based software generation for systems-on-chip.", ["Dirk Desmet", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1145/337292.337509", 6], ["YAPI: application modeling for signal processing systems.", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", 4], ["COSY communication IP's.", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", 4], ["Synthesis and optimization of coordination controllers for distributed embedded systems.", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/337292.337520", 6], ["Application-specific memory management for embedded systems using software-controlled caches.", ["Derek Chiou", "Prabhat Jain", "Larry Rudolph", "Srinivas Devadas"], "https://doi.org/10.1145/337292.337523", 4], ["Designing systems-on-chip using cores.", ["Reinaldo A. Bergamaschi", "William R. Lee"], "https://doi.org/10.1145/337292.337526", 6], ["Verification of configurable processor cores.", ["Marines Puig-Medina", "Gulbin Ezer", "Pavlos Konas"], "https://doi.org/10.1145/337292.337527", 6], ["Design of system-on-a-chip test access architectures under place-and-route and power constraints.", ["Krishnendu Chakrabarty"], "https://doi.org/10.1145/337292.337531", 6], ["The future of system design languages (panel session).", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", 2], ["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers.", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", 6], ["High-level simulation of substrate noise generation including power supply noise coupling.", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", 6], ["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter.", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", 6], ["B*-Trees: a new representation for non-slicing floorplans.", ["Yun-Chih Chang", "Yao-Wen Chang", "Guang-Ming Wu", "Shu-Wei Wu"], "https://doi.org/10.1145/337292.337541", 6], ["Block placement with symmetry constraints based on the O-tree non-slicing representation.", ["Yingxin Pang", "Florin Balasa", "Koen Lampaert", "Chung-Kuan Cheng"], "https://doi.org/10.1145/337292.337545", 4], ["Floorplan sizing by linear programming approximation.", ["Pinghong Chen", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337547", 4], ["Timing-driven placement based on partitioning with dynamic cut-net control.", ["Shih-Lian T. Ou", "Massoud Pedram"], "https://doi.org/10.1145/337292.337548", 5], ["Can recursive bisection alone produce routable placements?", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/337292.337549", 6], ["Task scheduling with RT constraints.", ["Marco Di Natale", "Alberto L. Sangiovanni-Vincentelli", "Felice Balarin"], "https://doi.org/10.1145/337292.337551", 6], ["Task generation and compile-time scheduling for mixed data-control embedded software.", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", 6], ["Schedulability-driven performance analysis of multiple mode embedded real-time systems.", ["Youngsoo Shin", "Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/337292.337556", 6], ["System design of active basestations based on dynamically reconfigurable hardware.", ["Athanassios Boulis", "Mani B. Srivastava"], "https://doi.org/10.1145/337292.337557", 6], ["Hardware-software co-design of embedded reconfigurable architectures.", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", 6], ["Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips.", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana", "Sujit Dey"], "https://doi.org/10.1145/337292.337561", 6], ["Embedded systems education (panel abstract).", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", 0], ["Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks.", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337565", 6], ["Passive model order reduction of multiport distributed interconnects.", ["Emad Gad", "Anestis Dounavis", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1145/337292.337566", 6], ["Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments.", ["Bernard N. Sheehan"], "https://doi.org/10.1145/337292.337568", 4], ["Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction.", ["Jinsong Zhao"], "https://doi.org/10.1145/337292.337569", 4], ["Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications.", ["Zhong Wang", "Michael Kirkpatrick", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/337292.337571", 6], ["On lower bounds for scheduling problems in high-level synthesis.", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/337292.337573", 6], ["Efficient building block based RTL code generation from synchronous data flow graphs.", ["Jens Horstmannshoff", "Heinrich Meyr"], "https://doi.org/10.1145/337292.337576", 4], ["System-level data format exploration for dynamically allocated data structures.", ["Peeter Ellervee", "Miguel Miranda", "Francky Catthoor", "Ahmed Hemani"], "https://doi.org/10.1145/337292.337578", 4], ["MOSFET modeling and circuit design: re-establishing a lost connection (tutorial).", ["Daniel Foty", "David M. Binkley"], "https://doi.org/10.1145/337292.337579", 0], ["Using general-purpose programming languages for FPGA design.", ["Brad L. Hutchings", "Brent E. Nelson"], "https://doi.org/10.1145/337292.337581", 6], ["An architecture-driven metric for simultaneous placement and global routing for FPGAs.", ["Yao-Wen Chang", "Yu-Tsang Chang"], "https://doi.org/10.1145/337292.337582", 6], ["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications.", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", 6], ["Survival strategies for mixed-signal systems-on-chip (panel session).", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", 2], ["Forensic engineering techniques for VLSI CAD tools.", ["Darko Kirovski", "David T. Liu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337584", 6], ["Fingerprinting intellectual property using constraint-addition.", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337586", 6], ["Hardware/software IP protection.", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/337292.337588", 4], ["A Web-CAD methodology for IP-core analysis and simulation.", ["Alessandro Fin", "Franco Fummi"], "https://doi.org/10.1145/337292.337590", 4], ["Optimizing sequential verification by retiming transformations.", ["Gianpiero Cabodi", "Stefano Quer", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337591", 6], ["Efficient methods for embedded system design space exploration.", ["Harry Hsieh", "Felice Balarin", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337593", 6], ["Synthesis-for-testability of controller-datapath pairs that use gated clocks.", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/337292.337595", 6], ["Self-test methodology for at-speed test of crosstalk in chip interconnects.", ["Xiaoliang Bai", "Sujit Dey", "Janusz Rajski"], "https://doi.org/10.1145/337292.337597", 6], ["Embedded hardware and software self-testing methodologies for processor cores.", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", 6], ["Modeling and simulation of real defects using fuzzy logic.", ["Amir Attarha", "Mehrdad Nourani", "Caro Lucas"], "https://doi.org/10.1145/337292.337601", 6], ["Closing the gap between ASIC and custom: an ASIC perspective.", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/337292.337602", 6], ["The role of custom design in ASIC Chips.", ["William J. Dally", "Andrew Chang"], "https://doi.org/10.1145/337292.337604", 5], ["Case studies: Chip design on the bleeding edge (panel session abstract).", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", 0], ["MINFLOTRANSIT: min-cost flow based transistor sizing tool.", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1145/337292.337606", 16], ["Convex delay models for transistor sizing.", ["Mahesh Ketkar", "Kishore Kasamsetty", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/337292.337607", 6], ["Macro-driven circuit design methodology for high-performance datapaths.", ["Mahadevamurty Nemani", "Vivek Tiwari"], "https://doi.org/10.1145/337292.337608", 6], ["Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability.", ["Ruiqi Tian", "D. F. Wong", "Robert Boone"], "https://doi.org/10.1145/337292.337609", 4], ["Practical iterated fill synthesis for CMP uniformity.", ["Yu Chen", "Andrew B. Kahng", "Gabriel Robins", "Alexander Zelikovsky"], "https://doi.org/10.1145/337292.337610", 4], ["Boolean satisfiability in electronic design automation.", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/337292.337611", 6], ["Analysis of composition complexity and how to obtain smaller canonical graphs.", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", 6], ["Efficient variable ordering using aBDD based sampling.", ["Yuan Lu", "Jawahar Jain", "Edmund M. Clarke", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337614", 6], ["GTX: the MARCO GSRC technology extrapolation system.", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", 6], ["A system simulation framework.", ["Peter van den Hamer", "W. P. M. van der Linden", "Peter Bingley", "N. W. Schellingerhout"], "https://doi.org/10.1145/337292.337741", 6], ["METRICS: a system architecture for design process optimization.", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", 6], ["Web-based frameworks to enable CAD RD (abstract).", ["Olivier Coudert", "Igor L. Markov", "Christoph Meinel", "Ellen Sentovich"], "https://doi.org/10.1145/337292.337746", 0], ["\"Timing closure by design, \" a high frequency microprocessor design methodology.", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", 6], ["Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor.", ["Jen-Tien Yen", "Qichao Richard Yin"], "https://doi.org/10.1145/337292.337755", 6], ["A methodology for formal design of hardware control with application to cache coherence protocols.", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", 6], ["CGaAs PowerPC FXU.", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", 6], ["When bad things happen to good chips (panel session).", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", 2], ["Fast methods for extraction and sparsification of substrate coupling.", ["Joe Kanapka", "Joel R. Phillips", "Jacob White"], "https://doi.org/10.1145/337292.337766", 6], ["Large-scale capacitance calculation.", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/337292.337767", 6], ["Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction.", ["Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337768", 6], ["Unifying behavioral synthesis and physical design.", ["William E. Dougherty", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337769", 6], ["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization.", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", 6], ["The use of carry-save representation in joint module selection and retiming.", ["Zhan Yu", "Kei-Yong Khoo", "Alan N. Willson Jr."], "https://doi.org/10.1145/337292.337773", 6], ["Closing the gap between analog and digital.", ["Khaled Saab", "Naim Ben Hamida", "Bozena Kaminska"], "https://doi.org/10.1145/337292.337775", 6], ["A switch level fault simulation environment.", ["Venkatram Krishnaswamy", "Jeremy Casas", "Thomas Tetzlaff"], "https://doi.org/10.1145/337292.337777", 6], ["Universal fault simulation using fault tuples.", ["Kumar N. Dwarakanath", "Ronald D. Blanton"], "https://doi.org/10.1145/337292.337779", 4], ["A novel algorithm to extract two-node bridges.", ["Sujit T. Zachariah", "Sreejit Chakravarty", "Carl D. Roth"], "https://doi.org/10.1145/337292.337780", 4], ["Power minimization using control generated clocks.", ["M. Srikanth Rao", "S. K. Nandy"], "https://doi.org/10.1145/337292.337781", 6], ["Bus encoding for low-power high-performance memory systems.", ["Naehyuck Chang", "Kwanho Kim", "Jinsung Cho"], "https://doi.org/10.1145/337292.337778", 6], ["Run-time voltage hopping for low-power real-time systems.", ["Seongsoo Lee", "Takayasu Sakurai"], "https://doi.org/10.1145/337292.337785", 4], ["Function-level power estimation methodology for microprocessors.", ["Gang Qu", "Naoyuki Kawabe", "Kimiyoshi Usami", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337786", 4], ["Emerging companies - acquiring minds want to know (panel session).", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", 2]]