//   Ordt 170727.01 autogenerated file 
//   Input: ./rdl_write_enable/test.rdl
//   Parms: ./rdl_write_enable/test.parms
//   Date: Thu Jul 27 13:06:23 EDT 2017
//

0x0              size: 32   fields: 3    bits: 10        intr_reg
0x4              size: 32   fields: 2    bits: 16        log_reg
0x8              size: 64   fields: 1    bits: 64        bigreg
0x100            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_0
0x104            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_1
0x108            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_2
0x10c            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_3
0x110            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_4
0x114            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_5
0x118            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_6
0x11c            size: 32   fields: 1    bits: 32        childmap_32b.array_reg_7
