\subsection{arch Architecture Reference}
\label{classtx__pct__data__mimo__v3_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d4/d8c/classtx__pct__data__mimo__v3_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+461}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+462}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+463}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+464}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+465}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+readen\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+466}{\bfseries  ( {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf readen\+\_\+fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf readen\+\_\+fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+readen\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf decompr\+\_\+wusedw}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rd\+\_\+en\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf decopr\+\_\+min}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf read\+\_\+fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf read\+\_\+fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo0\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo1\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo2\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo3\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+rd\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf pct\+\_\+samplenr}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo0\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo1\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo2\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo3\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lte\+\_\+synch\+\_\+dis}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo0\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo1\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo2\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo3\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} )}
\item 
{\bf fifo\+\_\+fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fifo\+\_\+fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+fifo\+\_\+st}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wrempty0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wrempty1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wrempty2}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wrempty3}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wrreq\+\_\+cnt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+467}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+468}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+469}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+470}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+471}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+472}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+473}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+474}{\bfseries  ( {\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf fifo\+\_\+inst}  {\bfseries }  
\item 
{\bf decompress}  {\bfseries }  
\item 
{\bf rd\+\_\+tx\+\_\+fifo}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf fifo\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf mux\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf read\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf readen\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+en}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf smpl\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+i}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+q}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf aclr0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf aclr1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf aclr2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf aclr3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdreq0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdreq1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdreq2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdreq3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+read\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrempty0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrempty1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrempty2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrempty3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf q0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf q1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf q2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf q3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wreq\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf aclr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw1\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw2\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw3\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo0\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo1\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo2\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo3\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+mux\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+mux\+\_\+sel\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+ready} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rd\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf decompr\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf decompr\+\_\+dataout\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf decompr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf decompr\+\_\+fifo\+\_\+empty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dec\+\_\+wr0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dec\+\_\+wr1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dec\+\_\+wr2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dec\+\_\+wr3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf decopr\+\_\+min} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+en\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf decompr\+\_\+wusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf dcmpr\+\_\+fifo}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf iq\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iq\+\_\+sel\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compressed\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+fifo\+\_\+st} {\bfseries {\bfseries {\bf fifo\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf nex\+\_\+fifo\+\_\+st} {\bfseries {\bfseries {\bf fifo\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+mux\+\_\+state} {\bfseries {\bfseries {\bf mux\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+mux\+\_\+state} {\bfseries {\bfseries {\bf mux\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+read\+\_\+state} {\bfseries {\bfseries {\bf read\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+read\+\_\+state} {\bfseries {\bfseries {\bf read\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+readen\+\_\+state} {\bfseries {\bfseries {\bf readen\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+readen\+\_\+state} {\bfseries {\bfseries {\bf readen\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf valid\+\_\+en\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+rreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrreq\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+smpl\+\_\+state} {\bfseries {\bfseries {\bf smpl\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+smpl\+\_\+state} {\bfseries {\bfseries {\bf smpl\+\_\+state}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf fifo0}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf fifo1}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf fifo2}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf fifo3}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf dcmpr}  {\bfseries decompress}   
\item 
{\bf rd\+\_\+fifo}  {\bfseries rd\+\_\+tx\+\_\+fifo}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 54} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.



\subsubsection{Member Function Documentation}
\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+fsm@{fifo\+\_\+fsm}}
\index{fifo\+\_\+fsm@{fifo\+\_\+fsm}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+fsmcurrent\+\_\+fifo\+\_\+st,wrempty0,wrempty1,wrempty2,wrempty3,wrreq\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fifo\+\_\+fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+fifo\+\_\+st}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wrempty0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wrempty1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wrempty2}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wrempty3}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wrreq\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a8c8e930a110e40c110ce44c2f5c2e868}


Definition at line {\bf 454} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+fsm\+\_\+f@{fifo\+\_\+fsm\+\_\+f}}
\index{fifo\+\_\+fsm\+\_\+f@{fifo\+\_\+fsm\+\_\+f}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+fsm\+\_\+ffifo\+\_\+wclk,reset\+\_\+n\+\_\+fifo\+\_\+wclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fifo\+\_\+fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_aa16fe3811fac09b29fbd679e4bfaef80}


Definition at line {\bf 443} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+461@{P\+R\+O\+C\+E\+S\+S\+\_\+461}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+461@{P\+R\+O\+C\+E\+S\+S\+\_\+461}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+461current\+\_\+read\+\_\+state,fifo\+\_\+read\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+461(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a22853227d79422b51ddf564408e3646a}


Definition at line {\bf 234} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+462@{P\+R\+O\+C\+E\+S\+S\+\_\+462}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+462@{P\+R\+O\+C\+E\+S\+S\+\_\+462}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+462current\+\_\+read\+\_\+state,fifo\+\_\+read\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+462(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a65f00e49eeafd0bf8283842110feefc2}


Definition at line {\bf 243} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+463@{P\+R\+O\+C\+E\+S\+S\+\_\+463}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+463@{P\+R\+O\+C\+E\+S\+S\+\_\+463}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+463current\+\_\+read\+\_\+state,fifo\+\_\+read\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+463(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a8ac2db4da46cd1c01c34b3b09a087630}


Definition at line {\bf 252} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+464@{P\+R\+O\+C\+E\+S\+S\+\_\+464}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+464@{P\+R\+O\+C\+E\+S\+S\+\_\+464}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+464current\+\_\+read\+\_\+state,fifo\+\_\+read\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+464(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+read\+\_\+en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a557ab38ccd8f5504b676cd6429771ea6}


Definition at line {\bf 261} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+465@{P\+R\+O\+C\+E\+S\+S\+\_\+465}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+465@{P\+R\+O\+C\+E\+S\+S\+\_\+465}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+465current\+\_\+readen\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+465(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+readen\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_ac37be9305ab3029605faf3b2da66f474}


Definition at line {\bf 271} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+466@{P\+R\+O\+C\+E\+S\+S\+\_\+466}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+466@{P\+R\+O\+C\+E\+S\+S\+\_\+466}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+466fifo\+\_\+rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+466(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_abcf9d2bc08eb2fc1ec96392a5df30b96}


Definition at line {\bf 282} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+467@{P\+R\+O\+C\+E\+S\+S\+\_\+467}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+467@{P\+R\+O\+C\+E\+S\+S\+\_\+467}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+467reset\+\_\+n\+\_\+fifo\+\_\+wclk,fifo\+\_\+wclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+467(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_af466697abd4673e3fcdf2f65bdc2e773}


Definition at line {\bf 544} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+468@{P\+R\+O\+C\+E\+S\+S\+\_\+468}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+468@{P\+R\+O\+C\+E\+S\+S\+\_\+468}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+468reset\+\_\+n,fifo\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+468(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a85c05dbefbc4044a9e342d266ed656af}


Definition at line {\bf 566} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+469@{P\+R\+O\+C\+E\+S\+S\+\_\+469}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+469@{P\+R\+O\+C\+E\+S\+S\+\_\+469}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+469reset\+\_\+n\+\_\+fifo\+\_\+wclk,fifo\+\_\+wclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+469(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a51b93fcf561c09c4569251d4daac0bff}


Definition at line {\bf 637} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+470@{P\+R\+O\+C\+E\+S\+S\+\_\+470}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+470@{P\+R\+O\+C\+E\+S\+S\+\_\+470}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+470reset\+\_\+n\+\_\+fifo\+\_\+wclk,fifo\+\_\+wclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+470(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+wclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a21e14e66ad4e582da0f101a2f5416a94}


Definition at line {\bf 742} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+471@{P\+R\+O\+C\+E\+S\+S\+\_\+471}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+471@{P\+R\+O\+C\+E\+S\+S\+\_\+471}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+471reset\+\_\+n,fifo\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+471 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{fifo\+\_\+rclk}
\end{DoxyParamCaption}
)}\label{classtx__pct__data__mimo__v3_1_1arch_a9a41a9dc976c3b47a70cb033a1b86ce7}


Definition at line {\bf 931} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+472@{P\+R\+O\+C\+E\+S\+S\+\_\+472}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+472@{P\+R\+O\+C\+E\+S\+S\+\_\+472}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+472reset\+\_\+n,fifo\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+472(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a3e32fa64b310c45eb2d9c36488362e80}


Definition at line {\bf 946} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+473@{P\+R\+O\+C\+E\+S\+S\+\_\+473}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+473@{P\+R\+O\+C\+E\+S\+S\+\_\+473}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+473reset\+\_\+n,fifo\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+473(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_aba6c44cc2f864895ea12db8d24f08f30}


Definition at line {\bf 1003} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+474@{P\+R\+O\+C\+E\+S\+S\+\_\+474}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+474@{P\+R\+O\+C\+E\+S\+S\+\_\+474}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+474fifo\+\_\+rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+474 (
\begin{DoxyParamCaption}
\item[{}]{fifo\+\_\+rclk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classtx__pct__data__mimo__v3_1_1arch_a253645e775cd95943b3643183efbeee6}


Definition at line {\bf 1097} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!read\+\_\+fsm@{read\+\_\+fsm}}
\index{read\+\_\+fsm@{read\+\_\+fsm}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{read\+\_\+fsmcurrent\+\_\+read\+\_\+state,fifo0\+\_\+data\+\_\+rdy,fifo1\+\_\+data\+\_\+rdy,fifo2\+\_\+data\+\_\+rdy,fifo3\+\_\+data\+\_\+rdy,fifo\+\_\+rd\+\_\+cnt,pct\+\_\+samplenr,fifo0\+\_\+samplenr\+\_\+d1,fifo1\+\_\+samplenr\+\_\+d1,fifo2\+\_\+samplenr\+\_\+d1,fifo3\+\_\+samplenr\+\_\+d1,lte\+\_\+synch\+\_\+dis,fifo0\+\_\+pctrsvd\+\_\+d1(4),fifo1\+\_\+pctrsvd\+\_\+d1(4),fifo2\+\_\+pctrsvd\+\_\+d1(4),fifo3\+\_\+pctrsvd\+\_\+d1(4)}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} read\+\_\+fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+read\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo0\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo1\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo2\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo3\+\_\+data\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rd\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf pct\+\_\+samplenr}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo0\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo1\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo2\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo3\+\_\+samplenr\+\_\+d1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lte\+\_\+synch\+\_\+dis}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo0\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo1\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo2\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf fifo3\+\_\+pctrsvd\+\_\+d1}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a71b059a7b9ab3a8b4e2364863a17d186}


Definition at line {\bf 351} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!read\+\_\+fsm\+\_\+f@{read\+\_\+fsm\+\_\+f}}
\index{read\+\_\+fsm\+\_\+f@{read\+\_\+fsm\+\_\+f}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{read\+\_\+fsm\+\_\+ffifo\+\_\+rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} read\+\_\+fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1e60f4be1afc839974658004490affac}


Definition at line {\bf 340} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!readen\+\_\+fsm@{readen\+\_\+fsm}}
\index{readen\+\_\+fsm@{readen\+\_\+fsm}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{readen\+\_\+fsmcurrent\+\_\+readen\+\_\+state,decompr\+\_\+wusedw,rd\+\_\+en\+\_\+cnt,decopr\+\_\+min}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} readen\+\_\+fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+readen\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf decompr\+\_\+wusedw}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rd\+\_\+en\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf decopr\+\_\+min}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_ade103a8daf18272b4fce9f54df420a9b}


Definition at line {\bf 309} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!readen\+\_\+fsm\+\_\+f@{readen\+\_\+fsm\+\_\+f}}
\index{readen\+\_\+fsm\+\_\+f@{readen\+\_\+fsm\+\_\+f}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{readen\+\_\+fsm\+\_\+ffifo\+\_\+rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} readen\+\_\+fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf fifo\+\_\+rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1244370c64470a2e1db5d3b47c4202a9}


Definition at line {\bf 301} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!aclr@{aclr}}
\index{aclr@{aclr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{aclr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ab7bba5193e82898b0c3ed55a70a67923}


Definition at line {\bf 67} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!aclr0@{aclr0}}
\index{aclr0@{aclr0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{aclr0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a4665eb3e96ad080155ae256fc2de6ac1}


Definition at line {\bf 56} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!aclr1@{aclr1}}
\index{aclr1@{aclr1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{aclr1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ad657d54b874d50bb59fca0cf0da9f163}


Definition at line {\bf 56} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!aclr2@{aclr2}}
\index{aclr2@{aclr2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{aclr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_abc5319a1044babfdb397c54d44f74603}


Definition at line {\bf 56} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!aclr3@{aclr3}}
\index{aclr3@{aclr3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{aclr3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_af0a985cd2a489b7c97a5327a839fb637}


Definition at line {\bf 56} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!compressed\+\_\+data@{compressed\+\_\+data}}
\index{compressed\+\_\+data@{compressed\+\_\+data}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{compressed\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compressed\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ac3c49e4aa2e6d643896f383d17a97ecb}


Definition at line {\bf 106} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!current\+\_\+fifo\+\_\+st@{current\+\_\+fifo\+\_\+st}}
\index{current\+\_\+fifo\+\_\+st@{current\+\_\+fifo\+\_\+st}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{current\+\_\+fifo\+\_\+st}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+fifo\+\_\+st} {\bfseries {\bfseries {\bf fifo\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a003ddab5adfb72b520679a610192da58}


Definition at line {\bf 110} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!current\+\_\+mux\+\_\+state@{current\+\_\+mux\+\_\+state}}
\index{current\+\_\+mux\+\_\+state@{current\+\_\+mux\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{current\+\_\+mux\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+mux\+\_\+state} {\bfseries {\bfseries {\bf mux\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aa1ddbd252ec69c85576ad5cef703a71a}


Definition at line {\bf 113} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!current\+\_\+read\+\_\+state@{current\+\_\+read\+\_\+state}}
\index{current\+\_\+read\+\_\+state@{current\+\_\+read\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{current\+\_\+read\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+read\+\_\+state} {\bfseries {\bfseries {\bf read\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a5aeb155837db0d667a766063d9c16fa4}


Definition at line {\bf 116} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!current\+\_\+readen\+\_\+state@{current\+\_\+readen\+\_\+state}}
\index{current\+\_\+readen\+\_\+state@{current\+\_\+readen\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{current\+\_\+readen\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+readen\+\_\+state} {\bfseries {\bfseries {\bf readen\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a98d17295939018274d0d7835bf21d4d2}


Definition at line {\bf 119} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!current\+\_\+smpl\+\_\+state@{current\+\_\+smpl\+\_\+state}}
\index{current\+\_\+smpl\+\_\+state@{current\+\_\+smpl\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{current\+\_\+smpl\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+smpl\+\_\+state} {\bfseries {\bfseries {\bf smpl\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aff968233326c1dc28e4cb2667cfec632}


Definition at line {\bf 130} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!dcmpr@{dcmpr}}
\index{dcmpr@{dcmpr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{dcmpr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcmpr} {\bfseries \textcolor{vhdlchar}{decompress}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__pct__data__mimo__v3_1_1arch_a5898b5fcc20d4537554fbfbd9cb12347}


Definition at line {\bf 1090} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!dec\+\_\+wr0@{dec\+\_\+wr0}}
\index{dec\+\_\+wr0@{dec\+\_\+wr0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{dec\+\_\+wr0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dec\+\_\+wr0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1e838172155e57152228d1240e940de7}


Definition at line {\bf 93} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!dec\+\_\+wr1@{dec\+\_\+wr1}}
\index{dec\+\_\+wr1@{dec\+\_\+wr1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{dec\+\_\+wr1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dec\+\_\+wr1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a3fbbe609bd89e6ad316b572ca6be4d38}


Definition at line {\bf 94} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!dec\+\_\+wr2@{dec\+\_\+wr2}}
\index{dec\+\_\+wr2@{dec\+\_\+wr2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{dec\+\_\+wr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dec\+\_\+wr2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_af4cc3ab83e3e920a7e3f686010ba560f}


Definition at line {\bf 95} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!dec\+\_\+wr3@{dec\+\_\+wr3}}
\index{dec\+\_\+wr3@{dec\+\_\+wr3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{dec\+\_\+wr3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dec\+\_\+wr3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aa1172e7cae5f17d4796c9af45db88e38}


Definition at line {\bf 96} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decompr\+\_\+data@{decompr\+\_\+data}}
\index{decompr\+\_\+data@{decompr\+\_\+data}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decompr\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decompr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a01468235a766671c30d94bfd569395aa}


Definition at line {\bf 91} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decompr\+\_\+dataout\+\_\+valid@{decompr\+\_\+dataout\+\_\+valid}}
\index{decompr\+\_\+dataout\+\_\+valid@{decompr\+\_\+dataout\+\_\+valid}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decompr\+\_\+dataout\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decompr\+\_\+dataout\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ae2e949776e773a5100202f40d5c61995}


Definition at line {\bf 90} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decompr\+\_\+fifo\+\_\+empty@{decompr\+\_\+fifo\+\_\+empty}}
\index{decompr\+\_\+fifo\+\_\+empty@{decompr\+\_\+fifo\+\_\+empty}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decompr\+\_\+fifo\+\_\+empty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decompr\+\_\+fifo\+\_\+empty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a0e823e7ba8da74596e97fd910676c768}


Definition at line {\bf 92} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decompr\+\_\+wr@{decompr\+\_\+wr}}
\index{decompr\+\_\+wr@{decompr\+\_\+wr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decompr\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decompr\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a479f6f7cea3b731066b724741f755d0b}


Definition at line {\bf 89} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decompr\+\_\+wusedw@{decompr\+\_\+wusedw}}
\index{decompr\+\_\+wusedw@{decompr\+\_\+wusedw}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decompr\+\_\+wusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decompr\+\_\+wusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf dcmpr\+\_\+fifo}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a95893131fe5cea389c4a9e7e617e03b4}


Definition at line {\bf 99} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decompress@{decompress}}
\index{decompress@{decompress}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decompress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decompress} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classtx__pct__data__mimo__v3_1_1arch_a59b64aa25b97b8d6f32a1fdbca2961ff}


Definition at line {\bf 161} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!decopr\+\_\+min@{decopr\+\_\+min}}
\index{decopr\+\_\+min@{decopr\+\_\+min}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{decopr\+\_\+min}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decopr\+\_\+min} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a336650d361200263704a438df78347c7}


Definition at line {\bf 97} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!diq\+\_\+h@{diq\+\_\+h}}
\index{diq\+\_\+h@{diq\+\_\+h}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a408a62e9c9a41e586feb1661d7e56bc2}


Definition at line {\bf 125} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!diq\+\_\+l@{diq\+\_\+l}}
\index{diq\+\_\+l@{diq\+\_\+l}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_addad28e1b2edafcf5a3a981fd79c828d}


Definition at line {\bf 126} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!diq\+\_\+ready@{diq\+\_\+ready}}
\index{diq\+\_\+ready@{diq\+\_\+ready}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{diq\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+ready} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a597bc20b42dbe982b6fe06f3d896fbb8}


Definition at line {\bf 85} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0@{fifo0}}
\index{fifo0@{fifo0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__pct__data__mimo__v3_1_1arch_aea045d26457187c0f982e32505b031c5}


Definition at line {\bf 829} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+data\+\_\+rdy@{fifo0\+\_\+data\+\_\+rdy}}
\index{fifo0\+\_\+data\+\_\+rdy@{fifo0\+\_\+data\+\_\+rdy}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+data\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a8485994d2cdd85832c2ea046f5cb433d}


Definition at line {\bf 79} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+pctrsvd@{fifo0\+\_\+pctrsvd}}
\index{fifo0\+\_\+pctrsvd@{fifo0\+\_\+pctrsvd}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+pctrsvd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a863984c96083fd8a39a5bbec93f4642e}


Definition at line {\bf 73} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+pctrsvd\+\_\+d0@{fifo0\+\_\+pctrsvd\+\_\+d0}}
\index{fifo0\+\_\+pctrsvd\+\_\+d0@{fifo0\+\_\+pctrsvd\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+pctrsvd\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a4a91aa0a44ba29c622dc174611ed4f94}


Definition at line {\bf 74} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+pctrsvd\+\_\+d1@{fifo0\+\_\+pctrsvd\+\_\+d1}}
\index{fifo0\+\_\+pctrsvd\+\_\+d1@{fifo0\+\_\+pctrsvd\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+pctrsvd\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a30ed1fb3b46724924ef58b60774750ac}


Definition at line {\bf 75} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+samplenr@{fifo0\+\_\+samplenr}}
\index{fifo0\+\_\+samplenr@{fifo0\+\_\+samplenr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+samplenr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aca863b0fc4b6af0cd6ef5c47fcf91c9a}


Definition at line {\bf 69} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+samplenr\+\_\+d0@{fifo0\+\_\+samplenr\+\_\+d0}}
\index{fifo0\+\_\+samplenr\+\_\+d0@{fifo0\+\_\+samplenr\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+samplenr\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1e8c67d9e7de81ed014d47a5da8e8ec2}


Definition at line {\bf 70} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo0\+\_\+samplenr\+\_\+d1@{fifo0\+\_\+samplenr\+\_\+d1}}
\index{fifo0\+\_\+samplenr\+\_\+d1@{fifo0\+\_\+samplenr\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo0\+\_\+samplenr\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo0\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a8bd5b9e68c888652a74b8731414741f0}


Definition at line {\bf 71} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1@{fifo1}}
\index{fifo1@{fifo1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__pct__data__mimo__v3_1_1arch_a7b95e1713b18b16ee0e0456261250571}


Definition at line {\bf 854} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+data\+\_\+rdy@{fifo1\+\_\+data\+\_\+rdy}}
\index{fifo1\+\_\+data\+\_\+rdy@{fifo1\+\_\+data\+\_\+rdy}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+data\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a9b41d7442c2c69a25f64c406ca15d40a}


Definition at line {\bf 79} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+pctrsvd@{fifo1\+\_\+pctrsvd}}
\index{fifo1\+\_\+pctrsvd@{fifo1\+\_\+pctrsvd}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+pctrsvd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a5c218748e591b34e521e6282ed36c6d6}


Definition at line {\bf 73} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+pctrsvd\+\_\+d0@{fifo1\+\_\+pctrsvd\+\_\+d0}}
\index{fifo1\+\_\+pctrsvd\+\_\+d0@{fifo1\+\_\+pctrsvd\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+pctrsvd\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a24aa1fd562aeceb43fd7d01568668c88}


Definition at line {\bf 74} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+pctrsvd\+\_\+d1@{fifo1\+\_\+pctrsvd\+\_\+d1}}
\index{fifo1\+\_\+pctrsvd\+\_\+d1@{fifo1\+\_\+pctrsvd\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+pctrsvd\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a0a858e51cd0b5179c7ecae5ef6a87c52}


Definition at line {\bf 75} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+samplenr@{fifo1\+\_\+samplenr}}
\index{fifo1\+\_\+samplenr@{fifo1\+\_\+samplenr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+samplenr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a24ad738d87239e7b3f9d3214619f2323}


Definition at line {\bf 69} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+samplenr\+\_\+d0@{fifo1\+\_\+samplenr\+\_\+d0}}
\index{fifo1\+\_\+samplenr\+\_\+d0@{fifo1\+\_\+samplenr\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+samplenr\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_afabbce11ebbbc324aba6c8c89996ca51}


Definition at line {\bf 70} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo1\+\_\+samplenr\+\_\+d1@{fifo1\+\_\+samplenr\+\_\+d1}}
\index{fifo1\+\_\+samplenr\+\_\+d1@{fifo1\+\_\+samplenr\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo1\+\_\+samplenr\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo1\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_adf44f74144b1ef53009b930e7282e3a5}


Definition at line {\bf 71} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2@{fifo2}}
\index{fifo2@{fifo2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__pct__data__mimo__v3_1_1arch_a2846f235757aa6eda444fa09ff9b14b5}


Definition at line {\bf 881} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+data\+\_\+rdy@{fifo2\+\_\+data\+\_\+rdy}}
\index{fifo2\+\_\+data\+\_\+rdy@{fifo2\+\_\+data\+\_\+rdy}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+data\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a13742a591d6ff1cbfe125d27abfb4a4a}


Definition at line {\bf 79} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+pctrsvd@{fifo2\+\_\+pctrsvd}}
\index{fifo2\+\_\+pctrsvd@{fifo2\+\_\+pctrsvd}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+pctrsvd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_af63a9c4deb4c7fcd5b13d694ac0a3790}


Definition at line {\bf 73} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+pctrsvd\+\_\+d0@{fifo2\+\_\+pctrsvd\+\_\+d0}}
\index{fifo2\+\_\+pctrsvd\+\_\+d0@{fifo2\+\_\+pctrsvd\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+pctrsvd\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a0451031826698bccd372a74923ecb87f}


Definition at line {\bf 74} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+pctrsvd\+\_\+d1@{fifo2\+\_\+pctrsvd\+\_\+d1}}
\index{fifo2\+\_\+pctrsvd\+\_\+d1@{fifo2\+\_\+pctrsvd\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+pctrsvd\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a834be10e8607d37b0f7e3abc24fe4ff2}


Definition at line {\bf 75} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+samplenr@{fifo2\+\_\+samplenr}}
\index{fifo2\+\_\+samplenr@{fifo2\+\_\+samplenr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+samplenr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a7810785a5ed804045bc7c9897956eadc}


Definition at line {\bf 69} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+samplenr\+\_\+d0@{fifo2\+\_\+samplenr\+\_\+d0}}
\index{fifo2\+\_\+samplenr\+\_\+d0@{fifo2\+\_\+samplenr\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+samplenr\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ad6bb5b45cb39149b6b1b6f34509a690a}


Definition at line {\bf 70} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo2\+\_\+samplenr\+\_\+d1@{fifo2\+\_\+samplenr\+\_\+d1}}
\index{fifo2\+\_\+samplenr\+\_\+d1@{fifo2\+\_\+samplenr\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo2\+\_\+samplenr\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo2\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a12828b170fd230192b275fb24f99fb86}


Definition at line {\bf 71} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3@{fifo3}}
\index{fifo3@{fifo3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__pct__data__mimo__v3_1_1arch_aad8d902dddc8a5fabdebc5273205e7ad}


Definition at line {\bf 907} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+data\+\_\+rdy@{fifo3\+\_\+data\+\_\+rdy}}
\index{fifo3\+\_\+data\+\_\+rdy@{fifo3\+\_\+data\+\_\+rdy}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+data\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+data\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aa0ae8631ba95ad2a6d3c1f6e4aff535e}


Definition at line {\bf 79} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+pctrsvd@{fifo3\+\_\+pctrsvd}}
\index{fifo3\+\_\+pctrsvd@{fifo3\+\_\+pctrsvd}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+pctrsvd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+pctrsvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a81b5b879671221e8b0eda003265a74fc}


Definition at line {\bf 73} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+pctrsvd\+\_\+d0@{fifo3\+\_\+pctrsvd\+\_\+d0}}
\index{fifo3\+\_\+pctrsvd\+\_\+d0@{fifo3\+\_\+pctrsvd\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+pctrsvd\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+pctrsvd\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_afc0c0c88e45681e47b08bf289d9e430f}


Definition at line {\bf 74} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+pctrsvd\+\_\+d1@{fifo3\+\_\+pctrsvd\+\_\+d1}}
\index{fifo3\+\_\+pctrsvd\+\_\+d1@{fifo3\+\_\+pctrsvd\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+pctrsvd\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+pctrsvd\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a13e56518deb368ad213131355dde47ee}


Definition at line {\bf 75} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+samplenr@{fifo3\+\_\+samplenr}}
\index{fifo3\+\_\+samplenr@{fifo3\+\_\+samplenr}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+samplenr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+samplenr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a2056e4bf7edfa197d1e7a3b061f0335e}


Definition at line {\bf 69} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+samplenr\+\_\+d0@{fifo3\+\_\+samplenr\+\_\+d0}}
\index{fifo3\+\_\+samplenr\+\_\+d0@{fifo3\+\_\+samplenr\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+samplenr\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a3ffe766a299c7f61cd61e752896400d6}


Definition at line {\bf 70} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo3\+\_\+samplenr\+\_\+d1@{fifo3\+\_\+samplenr\+\_\+d1}}
\index{fifo3\+\_\+samplenr\+\_\+d1@{fifo3\+\_\+samplenr\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo3\+\_\+samplenr\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo3\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a3cbbe5bf725ce6502b4b2377091ddb9b}


Definition at line {\bf 71} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+inst@{fifo\+\_\+inst}}
\index{fifo\+\_\+inst@{fifo\+\_\+inst}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classtx__pct__data__mimo__v3_1_1arch_ad96bb2323ad696436bccbd33dd3a05ed}


Definition at line {\bf 133} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+q@{fifo\+\_\+q}}
\index{fifo\+\_\+q@{fifo\+\_\+q}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ab5f9deb368b9106fe9b4e68c6f983f7c}


Definition at line {\bf 124} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+rd\+\_\+cnt@{fifo\+\_\+rd\+\_\+cnt}}
\index{fifo\+\_\+rd\+\_\+cnt@{fifo\+\_\+rd\+\_\+cnt}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+rd\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rd\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_af986bac5283c77b897fac4a27f552c47}


Definition at line {\bf 86} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+rdempty@{fifo\+\_\+rdempty}}
\index{fifo\+\_\+rdempty@{fifo\+\_\+rdempty}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a81c05c3d98ef2b085265b234938226a7}


Definition at line {\bf 122} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+rdreq@{fifo\+\_\+rdreq}}
\index{fifo\+\_\+rdreq@{fifo\+\_\+rdreq}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ab7757f3da31e0baed8ec3d67b396bdb9}


Definition at line {\bf 64} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+read\+\_\+en@{fifo\+\_\+read\+\_\+en}}
\index{fifo\+\_\+read\+\_\+en@{fifo\+\_\+read\+\_\+en}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+read\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+read\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a416267422765af142579ddd7f1d27f99}


Definition at line {\bf 57} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+rreq@{fifo\+\_\+rreq}}
\index{fifo\+\_\+rreq@{fifo\+\_\+rreq}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+rreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+rreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a13905a5114437e953ff381c5357a199d}


Definition at line {\bf 123} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+state@{fifo\+\_\+state}}
\index{fifo\+\_\+state@{fifo\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classtx__pct__data__mimo__v3_1_1arch_af5d2737731b885f2b04e50182731e6f7}


Definition at line {\bf 109} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!fifo\+\_\+wrreq\+\_\+reg@{fifo\+\_\+wrreq\+\_\+reg}}
\index{fifo\+\_\+wrreq\+\_\+reg@{fifo\+\_\+wrreq\+\_\+reg}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{fifo\+\_\+wrreq\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrreq\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a5a83a7f7da8c52ed90bc182ae3ec9776}


Definition at line {\bf 127} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!iq\+\_\+sel@{iq\+\_\+sel}}
\index{iq\+\_\+sel@{iq\+\_\+sel}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{iq\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_af706125a169a27839f0c0c204f99823a}


Definition at line {\bf 100} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!iq\+\_\+sel\+\_\+sig@{iq\+\_\+sel\+\_\+sig}}
\index{iq\+\_\+sel\+\_\+sig@{iq\+\_\+sel\+\_\+sig}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{iq\+\_\+sel\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+sel\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a97b7b9cf9fbc00b946142dc85711c848}


Definition at line {\bf 101} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!mux\+\_\+state@{mux\+\_\+state}}
\index{mux\+\_\+state@{mux\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{mux\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{mux3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1f94a18abd1cadfc99811e850b7e0d5e}


Definition at line {\bf 112} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!nex\+\_\+fifo\+\_\+st@{nex\+\_\+fifo\+\_\+st}}
\index{nex\+\_\+fifo\+\_\+st@{nex\+\_\+fifo\+\_\+st}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{nex\+\_\+fifo\+\_\+st}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nex\+\_\+fifo\+\_\+st} {\bfseries {\bfseries {\bf fifo\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a554bf0c11647242ff162998c461cc84d}


Definition at line {\bf 110} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!next\+\_\+mux\+\_\+state@{next\+\_\+mux\+\_\+state}}
\index{next\+\_\+mux\+\_\+state@{next\+\_\+mux\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{next\+\_\+mux\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+mux\+\_\+state} {\bfseries {\bfseries {\bf mux\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aa4dcebfa6e201ca9b52b1e1124d9fce9}


Definition at line {\bf 113} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!next\+\_\+read\+\_\+state@{next\+\_\+read\+\_\+state}}
\index{next\+\_\+read\+\_\+state@{next\+\_\+read\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{next\+\_\+read\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+read\+\_\+state} {\bfseries {\bfseries {\bf read\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_afb70ba7b1d2d966f65f2989093b9a286}


Definition at line {\bf 116} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!next\+\_\+readen\+\_\+state@{next\+\_\+readen\+\_\+state}}
\index{next\+\_\+readen\+\_\+state@{next\+\_\+readen\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{next\+\_\+readen\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+readen\+\_\+state} {\bfseries {\bfseries {\bf readen\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a5477fbfcbf99bd51f44bffd36fdd2cc4}


Definition at line {\bf 119} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!next\+\_\+smpl\+\_\+state@{next\+\_\+smpl\+\_\+state}}
\index{next\+\_\+smpl\+\_\+state@{next\+\_\+smpl\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{next\+\_\+smpl\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+smpl\+\_\+state} {\bfseries {\bfseries {\bf smpl\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a09c3369b3e970c2d755aae6bb1736cdb}


Definition at line {\bf 130} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!pct\+\_\+samplenr\+\_\+d0@{pct\+\_\+samplenr\+\_\+d0}}
\index{pct\+\_\+samplenr\+\_\+d0@{pct\+\_\+samplenr\+\_\+d0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{pct\+\_\+samplenr\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+samplenr\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_abd4e1ee0fa4c3e5b1b9b5b60938be404}


Definition at line {\bf 87} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!pct\+\_\+samplenr\+\_\+d1@{pct\+\_\+samplenr\+\_\+d1}}
\index{pct\+\_\+samplenr\+\_\+d1@{pct\+\_\+samplenr\+\_\+d1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{pct\+\_\+samplenr\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+samplenr\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ac0ada32bfbd0636a3192e1859a40531d}


Definition at line {\bf 87} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!q0@{q0}}
\index{q0@{q0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{q0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a535b51725ea3cdcfe0680a74a66fc049}


Definition at line {\bf 62} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!q1@{q1}}
\index{q1@{q1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{q1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aabfadff62aad1d4a52a8821da5e7211d}


Definition at line {\bf 62} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!q2@{q2}}
\index{q2@{q2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{q2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a2d00d68fe99606fd02bce89c43623c59}


Definition at line {\bf 62} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!q3@{q3}}
\index{q3@{q3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{q3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a29f2f61bb673641feb878a281d7afa9c}


Definition at line {\bf 62} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rd\+\_\+cnt@{rd\+\_\+cnt}}
\index{rd\+\_\+cnt@{rd\+\_\+cnt}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rd\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_af5be04f4cbd9617af7593178c4eb06d2}


Definition at line {\bf 102} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rd\+\_\+en\+\_\+cnt@{rd\+\_\+en\+\_\+cnt}}
\index{rd\+\_\+en\+\_\+cnt@{rd\+\_\+en\+\_\+cnt}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rd\+\_\+en\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+en\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a71090c11375413e9d02af8fde18e15fa}


Definition at line {\bf 98} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rd\+\_\+fifo@{rd\+\_\+fifo}}
\index{rd\+\_\+fifo@{rd\+\_\+fifo}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rd\+\_\+fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+fifo} {\bfseries \textcolor{vhdlchar}{rd\+\_\+tx\+\_\+fifo}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__pct__data__mimo__v3_1_1arch_a6234e4b38c7eff7ed86425f7350a4ddf}


Definition at line {\bf 1123} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}}
\index{rd\+\_\+tx\+\_\+fifo@{rd\+\_\+tx\+\_\+fifo}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rd\+\_\+tx\+\_\+fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+tx\+\_\+fifo} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classtx__pct__data__mimo__v3_1_1arch_ada2909a9263d8551367661e20e245f24}


Definition at line {\bf 186} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdreq0@{rdreq0}}
\index{rdreq0@{rdreq0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdreq0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdreq0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aa7f737e1f8b4444761687d64456ed215}


Definition at line {\bf 57} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdreq1@{rdreq1}}
\index{rdreq1@{rdreq1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdreq1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdreq1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_abd5220fb4e62ccd13f4ea39985fd52ce}


Definition at line {\bf 57} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdreq2@{rdreq2}}
\index{rdreq2@{rdreq2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdreq2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdreq2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a375af26b65052032d85fee1e82f9391d}


Definition at line {\bf 57} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdreq3@{rdreq3}}
\index{rdreq3@{rdreq3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdreq3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdreq3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a30be600d9542fe3859a512e0f78e71ea}


Definition at line {\bf 57} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw0@{rdusedw0}}
\index{rdusedw0@{rdusedw0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aef5cadab03b61f9919f8171987349598}


Definition at line {\bf 72} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw0\+\_\+reg@{rdusedw0\+\_\+reg}}
\index{rdusedw0\+\_\+reg@{rdusedw0\+\_\+reg}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw0\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1877cbc105864b2276a75e9ac05fb7aa}


Definition at line {\bf 78} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw1@{rdusedw1}}
\index{rdusedw1@{rdusedw1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ac7529412e2229a818c9c114ede9a80f6}


Definition at line {\bf 72} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw1\+\_\+reg@{rdusedw1\+\_\+reg}}
\index{rdusedw1\+\_\+reg@{rdusedw1\+\_\+reg}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw1\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw1\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_acd2e153235069d5af43af6ad9e4d0632}


Definition at line {\bf 78} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw2@{rdusedw2}}
\index{rdusedw2@{rdusedw2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ad6c97430953ee56deac5b24626101970}


Definition at line {\bf 72} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw2\+\_\+reg@{rdusedw2\+\_\+reg}}
\index{rdusedw2\+\_\+reg@{rdusedw2\+\_\+reg}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw2\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw2\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_ae46e58b735d9ce2d9143570a8b415f42}


Definition at line {\bf 78} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw3@{rdusedw3}}
\index{rdusedw3@{rdusedw3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a6e77fbc4bccfda8991189f5efb087b04}


Definition at line {\bf 72} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw3\+\_\+reg@{rdusedw3\+\_\+reg}}
\index{rdusedw3\+\_\+reg@{rdusedw3\+\_\+reg}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw3\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw3\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a1252307ed0320b8d6afa12157b9655fe}


Definition at line {\bf 78} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!rdusedw\+\_\+mux@{rdusedw\+\_\+mux}}
\index{rdusedw\+\_\+mux@{rdusedw\+\_\+mux}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{rdusedw\+\_\+mux}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_adc78070674e2dd73c581acdf7fb4a13c}


Definition at line {\bf 76} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!read\+\_\+state@{read\+\_\+state}}
\index{read\+\_\+state@{read\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{read\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{read3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classtx__pct__data__mimo__v3_1_1arch_a355c95c435eb37b4f45748d4c7b2df1b}


Definition at line {\bf 115} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!readen\+\_\+state@{readen\+\_\+state}}
\index{readen\+\_\+state@{readen\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{readen\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf readen\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+en}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classtx__pct__data__mimo__v3_1_1arch_a30e0e80e689a7c927fedd00f98d21473}


Definition at line {\bf 118} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!smpl\+\_\+state@{smpl\+\_\+state}}
\index{smpl\+\_\+state@{smpl\+\_\+state}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{smpl\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+i}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+q}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classtx__pct__data__mimo__v3_1_1arch_ac74b1645fe17673ddf9a4be7133045c0}


Definition at line {\bf 129} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!test\+\_\+cnt0@{test\+\_\+cnt0}}
\index{test\+\_\+cnt0@{test\+\_\+cnt0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{test\+\_\+cnt0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_acdd473dd8edd1077809796098d33954b}


Definition at line {\bf 103} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!test\+\_\+cnt1@{test\+\_\+cnt1}}
\index{test\+\_\+cnt1@{test\+\_\+cnt1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{test\+\_\+cnt1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a43e60e6a54495415f5a0d44ce5ab410c}


Definition at line {\bf 104} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!tx\+\_\+mux\+\_\+sel@{tx\+\_\+mux\+\_\+sel}}
\index{tx\+\_\+mux\+\_\+sel@{tx\+\_\+mux\+\_\+sel}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{tx\+\_\+mux\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+mux\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aefcf7d6fc73ae74dc5b2201c426fb357}


Definition at line {\bf 81} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!tx\+\_\+mux\+\_\+sel\+\_\+d@{tx\+\_\+mux\+\_\+sel\+\_\+d}}
\index{tx\+\_\+mux\+\_\+sel\+\_\+d@{tx\+\_\+mux\+\_\+sel\+\_\+d}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{tx\+\_\+mux\+\_\+sel\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+mux\+\_\+sel\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_acde478307627c801977621713eeae82a}


Definition at line {\bf 82} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!valid\+\_\+en\+\_\+limit@{valid\+\_\+en\+\_\+limit}}
\index{valid\+\_\+en\+\_\+limit@{valid\+\_\+en\+\_\+limit}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{valid\+\_\+en\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf valid\+\_\+en\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_adb7daea1d24e1501e1e402932759f623}


Definition at line {\bf 120} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wr\+\_\+status@{wr\+\_\+status}}
\index{wr\+\_\+status@{wr\+\_\+status}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wr\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+status} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a540a4df8a7e6bdbbedc07f75215a3f06}


Definition at line {\bf 84} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrempty0@{wrempty0}}
\index{wrempty0@{wrempty0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrempty0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrempty0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a93db38a0029a7500533a3d1b23815939}


Definition at line {\bf 60} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrempty1@{wrempty1}}
\index{wrempty1@{wrempty1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrempty1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrempty1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a7f378d78870dfc1e867946c0cf8985cd}


Definition at line {\bf 60} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrempty2@{wrempty2}}
\index{wrempty2@{wrempty2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrempty2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrempty2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aabf23236fb219d9efb88a4f8b7a3c6e7}


Definition at line {\bf 60} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrempty3@{wrempty3}}
\index{wrempty3@{wrempty3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrempty3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrempty3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_abd70653e5470f9eaadf3f2cb9ca9cec8}


Definition at line {\bf 60} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wreq\+\_\+en@{wreq\+\_\+en}}
\index{wreq\+\_\+en@{wreq\+\_\+en}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wreq\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wreq\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a5bf442fa3a828d51df22fa4344e4a8ce}


Definition at line {\bf 66} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrreq0@{wrreq0}}
\index{wrreq0@{wrreq0}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrreq0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a47f8e418a5b45cc48a2f55e88d47d655}


Definition at line {\bf 58} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrreq1@{wrreq1}}
\index{wrreq1@{wrreq1}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrreq1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a32442ce2f2cccd0908d5cf2ba82eb801}


Definition at line {\bf 58} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrreq2@{wrreq2}}
\index{wrreq2@{wrreq2}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrreq2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_adbe9b6487ff5f0a7937448d735b7a8a7}


Definition at line {\bf 58} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrreq3@{wrreq3}}
\index{wrreq3@{wrreq3}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrreq3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq3} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_aba9cd3ac12e2a4b3cbd27db0760af292}


Definition at line {\bf 58} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.

\index{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}!wrreq\+\_\+cnt@{wrreq\+\_\+cnt}}
\index{wrreq\+\_\+cnt@{wrreq\+\_\+cnt}!tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch@{tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3\+::arch}}
\paragraph[{wrreq\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__pct__data__mimo__v3_1_1arch_a12f128afa70a54145414dc75b24e60c8}


Definition at line {\bf 65} of file {\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+packets/{\bf tx\+\_\+pct\+\_\+data\+\_\+mimo\+\_\+v3.\+vhd}\end{DoxyCompactItemize}
