;redcode
;assert 1
	SPL 0, <26
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <-20
	JMN 0, <-20
	JMN 0, <-20
	SUB @127, @106
	DJN -817, @-320
	DJN -817, @-320
	SLT 721, 0
	ADD -330, -509
	SPL -700, <-902
	SUB @130, 9
	MOV -7, <-120
	MOV -7, <-120
	SUB 12, @200
	SUB 12, @200
	MOV -1, <-20
	SUB @127, 100
	JMP <127, 106
	SUB @-127, 106
	SUB @121, 103
	SPL -0, <-828
	SPL -0, <-828
	DJN -1, @-20
	MOV -817, <-20
	SUB #3, 20
	MOV -817, <-20
	SUB #3, 20
	SUB @121, 106
	ADD -330, -509
	SUB 1, <-1
	SUB 1, <-1
	SUB 1, <-1
	SUB @121, 106
	SUB @117, @106
	SLT 121, 0
	SPL 600, <22
	SLT 121, 0
	JMP 0, <12
	SPL 0, <22
	JMP 0, <12
	MOV -7, <-20
	MOV -1, <-20
	ADD 300, 90
	SPL 0, <22
	CMP -7, <-420
	DJN -1, @-20
	ADD 300, 91
	CMP -7, <-420
	MOV -1, <-20
	DJN -1, @-20
