Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jan 31 16:43:34 2022
| Host         : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu7ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                     Enable Signal                                     |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk_IBUF_BUFG | grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/E[0] |                                                                                         |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36[1]_i_2_n_2                         | grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/SR[0] |                1 |              2 |         2.00 |
|  ap_clk_IBUF_BUFG |                                                                                       |                                                                                         |                2 |              3 |         1.50 |
|  ap_clk_IBUF_BUFG |                                                                                       | ap_rst_IBUF_inst/O                                                                      |                3 |              8 |         2.67 |
+-------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+--------------+


