module fsk(input clk, input datain, output dataout)

reg carry1, carry2;
reg [3:0] cnt;
wire dataout;

initial 
begin
carry1 <= 0;
carry2 <= 0;

assign dataout = (datain == 1) ? carry1:carry2;


always @(posedge clk)
begin 
if (cnt==3)
begin
carry1 <= ~carry1;
cnt <= cnt+1;
end
else if (cnt == 7)
begin
cnt <= 0;
carry1 <= ~carry1;
carry2 <= ~carry2;
end
else
begin
cnt <= cnt + 1;
end
end

endmodule