// Seed: 2280710680
`timescale 1ps / 1ps
module module_0;
  supply1 id_0, id_1;
  assign id_0 = id_1;
  assign id_0[1'h0] = id_0;
  type_4(
      id_0[1]
  );
  logic id_2 = 1;
  assign id_1 = id_1;
  supply0 id_3;
  assign id_3[1'b0] = 1 ? 1'b0 : 1;
  type_6(
      id_2, id_2
  );
endmodule
