--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Wishbone_Controller.twx Wishbone_Controller.ncd -o
Wishbone_Controller.twr Wishbone_Controller.pcf -ucf Wishbone_Controller.ucf

Design file:              Wishbone_Controller.ncd
Physical constraint file: Wishbone_Controller.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_rst       |    4.476(R)|      SLOW  |   -2.216(R)|      FAST  |i_clk_BUFGP       |   0.000|
push_button |    2.333(R)|      SLOW  |   -0.875(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_uart_tx   |        10.529(R)|      SLOW  |         4.568(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_addr<0>|        11.545(R)|      SLOW  |         5.133(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_addr<1>|        11.691(R)|      SLOW  |         5.223(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_cyc    |        10.513(R)|      SLOW  |         4.509(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<0>|         9.500(R)|      SLOW  |         3.921(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<1>|         9.304(R)|      SLOW  |         3.826(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<2>|         9.346(R)|      SLOW  |         3.865(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<3>|         9.308(R)|      SLOW  |         3.827(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<4>|        10.481(R)|      SLOW  |         4.482(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<5>|         9.122(R)|      SLOW  |         3.733(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<6>|         9.084(R)|      SLOW  |         3.685(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<7>|         9.759(R)|      SLOW  |         4.065(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_data<8>|         9.943(R)|      SLOW  |         4.163(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_stb    |        10.637(R)|      SLOW  |         4.566(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_wb_we     |         9.599(R)|      SLOW  |         4.023(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.699|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 31 15:52:42 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



