
TestSchema1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c84  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087c84  00087c84  0000fc84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f4  20070000  00087c8c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00008404  200709f8  00088688  000109f8  2**3
                  ALLOC
  4 .stack        00002004  20078dfc  00090a8c  000109f8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109f4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a1d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00016b5a  00000000  00000000  00010a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004022  00000000  00000000  000275d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00009625  00000000  00000000  0002b5f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001088  00000000  00000000  00034c19  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f28  00000000  00000000  00035ca1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ce48  00000000  00000000  00036bc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00019029  00000000  00000000  00053a11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006a22c  00000000  00000000  0006ca3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003110  00000000  00000000  000d6c68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ae00 	.word	0x2007ae00
   80004:	00083791 	.word	0x00083791
   80008:	0008378d 	.word	0x0008378d
   8000c:	0008378d 	.word	0x0008378d
   80010:	0008378d 	.word	0x0008378d
   80014:	0008378d 	.word	0x0008378d
   80018:	0008378d 	.word	0x0008378d
	...
   8002c:	00081b91 	.word	0x00081b91
   80030:	0008378d 	.word	0x0008378d
   80034:	00000000 	.word	0x00000000
   80038:	00081c0d 	.word	0x00081c0d
   8003c:	00081c49 	.word	0x00081c49
   80040:	0008378d 	.word	0x0008378d
   80044:	0008378d 	.word	0x0008378d
   80048:	0008378d 	.word	0x0008378d
   8004c:	0008378d 	.word	0x0008378d
   80050:	0008378d 	.word	0x0008378d
   80054:	0008378d 	.word	0x0008378d
   80058:	0008378d 	.word	0x0008378d
   8005c:	0008378d 	.word	0x0008378d
   80060:	0008378d 	.word	0x0008378d
   80064:	0008378d 	.word	0x0008378d
   80068:	00000000 	.word	0x00000000
   8006c:	000835fd 	.word	0x000835fd
   80070:	00083611 	.word	0x00083611
   80074:	00083625 	.word	0x00083625
   80078:	00083639 	.word	0x00083639
	...
   80084:	0008378d 	.word	0x0008378d
   80088:	0008378d 	.word	0x0008378d
   8008c:	0008378d 	.word	0x0008378d
   80090:	0008378d 	.word	0x0008378d
   80094:	0008378d 	.word	0x0008378d
   80098:	0008378d 	.word	0x0008378d
   8009c:	0008378d 	.word	0x0008378d
   800a0:	0008378d 	.word	0x0008378d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008378d 	.word	0x0008378d
   800ac:	0008378d 	.word	0x0008378d
   800b0:	0008378d 	.word	0x0008378d
   800b4:	0008378d 	.word	0x0008378d
   800b8:	0008378d 	.word	0x0008378d
   800bc:	0008378d 	.word	0x0008378d
   800c0:	0008378d 	.word	0x0008378d
   800c4:	0008378d 	.word	0x0008378d
   800c8:	0008378d 	.word	0x0008378d
   800cc:	0008378d 	.word	0x0008378d
   800d0:	0008378d 	.word	0x0008378d
   800d4:	0008378d 	.word	0x0008378d
   800d8:	0008378d 	.word	0x0008378d
   800dc:	0008378d 	.word	0x0008378d
   800e0:	0008378d 	.word	0x0008378d
   800e4:	0008378d 	.word	0x0008378d
   800e8:	0008378d 	.word	0x0008378d
   800ec:	0008378d 	.word	0x0008378d
   800f0:	0008378d 	.word	0x0008378d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709f8 	.word	0x200709f8
   80110:	00000000 	.word	0x00000000
   80114:	00087c8c 	.word	0x00087c8c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00087c8c 	.word	0x00087c8c
   8013c:	200709fc 	.word	0x200709fc
   80140:	00087c8c 	.word	0x00087c8c
   80144:	00000000 	.word	0x00000000

00080148 <arlo_arm_init>:
	/* Initializes nav-system */
	arlo_nav_init();
}

void arlo_arm_init()
{
   80148:	b570      	push	{r4, r5, r6, lr}
	printf("Arm initialized?\r\n");
   8014a:	480c      	ldr	r0, [pc, #48]	; (8017c <arlo_arm_init+0x34>)
   8014c:	4b0c      	ldr	r3, [pc, #48]	; (80180 <arlo_arm_init+0x38>)
   8014e:	4798      	blx	r3
	
	tx_arm_buffer[0] = TWI_CMD_ARM_INIT;
   80150:	4c0c      	ldr	r4, [pc, #48]	; (80184 <arlo_arm_init+0x3c>)
   80152:	2320      	movs	r3, #32
   80154:	7023      	strb	r3, [r4, #0]
	tx_arm_buffer[1] = TWI_NO_DATA;
   80156:	2378      	movs	r3, #120	; 0x78
   80158:	7063      	strb	r3, [r4, #1]
	tx_arm_buffer[2] = TWI_NO_DATA;
   8015a:	70a3      	strb	r3, [r4, #2]
	
	twi_arm_init(TWI_CMD_ARM_REQ_BOX_INFO, tx_arm_buffer, rx_arm_buffer);
   8015c:	4e0a      	ldr	r6, [pc, #40]	; (80188 <arlo_arm_init+0x40>)
   8015e:	2002      	movs	r0, #2
   80160:	4621      	mov	r1, r4
   80162:	4632      	mov	r2, r6
   80164:	4d09      	ldr	r5, [pc, #36]	; (8018c <arlo_arm_init+0x44>)
   80166:	47a8      	blx	r5
	// Do something with rx_arm_buffer
	
	twi_arm_init(TWI_CMD_ARM_REQ_OBJ_INFO, tx_arm_buffer, rx_arm_buffer);
   80168:	2003      	movs	r0, #3
   8016a:	4621      	mov	r1, r4
   8016c:	4632      	mov	r2, r6
   8016e:	47a8      	blx	r5
	// Do something with rx_arm_buffer
	
	twi_arm_init(TWI_CMD_ARM_REQ_COLLECT_INFO, tx_arm_buffer, rx_arm_buffer);
   80170:	2004      	movs	r0, #4
   80172:	4621      	mov	r1, r4
   80174:	4632      	mov	r2, r6
   80176:	47a8      	blx	r5
   80178:	bd70      	pop	{r4, r5, r6, pc}
   8017a:	bf00      	nop
   8017c:	000879e0 	.word	0x000879e0
   80180:	00084a39 	.word	0x00084a39
   80184:	20070a24 	.word	0x20070a24
   80188:	20070a14 	.word	0x20070a14
   8018c:	0008072d 	.word	0x0008072d

00080190 <arlo_get_pick_up_status>:
	// Do something with rx_arm_buffer
}

Pick_Up_Status arlo_get_pick_up_status()
{
   80190:	b510      	push	{r4, lr}
   80192:	b082      	sub	sp, #8
	uint8_t tx_buffer[TX_ARM_LENGTH] = {0};
   80194:	2400      	movs	r4, #0
	tx_buffer[0] = TWI_CMD_PICK_UP_STATUS;
   80196:	2324      	movs	r3, #36	; 0x24
   80198:	f88d 3004 	strb.w	r3, [sp, #4]
	tx_buffer[1] = TWI_NO_DATA;
   8019c:	2378      	movs	r3, #120	; 0x78
   8019e:	f88d 3005 	strb.w	r3, [sp, #5]
	tx_buffer[2] = TWI_NO_DATA;
   801a2:	f88d 3006 	strb.w	r3, [sp, #6]
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   801a6:	a801      	add	r0, sp, #4
   801a8:	2102      	movs	r1, #2
   801aa:	4b09      	ldr	r3, [pc, #36]	; (801d0 <arlo_get_pick_up_status+0x40>)
   801ac:	4798      	blx	r3
	
	uint8_t rx_buffer[RX_ARM_LENGTH] = {0};
   801ae:	f8ad 4000 	strh.w	r4, [sp]
   801b2:	f88d 4002 	strb.w	r4, [sp, #2]
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   801b6:	4668      	mov	r0, sp
   801b8:	2102      	movs	r1, #2
   801ba:	4b06      	ldr	r3, [pc, #24]	; (801d4 <arlo_get_pick_up_status+0x44>)
   801bc:	4798      	blx	r3
	
	Pick_Up_Status pick_up_status_t = rx_buffer[1];
   801be:	f89d 4001 	ldrb.w	r4, [sp, #1]
	printf("Pick up status: %d\r\n", pick_up_status_t);
   801c2:	4805      	ldr	r0, [pc, #20]	; (801d8 <arlo_get_pick_up_status+0x48>)
   801c4:	4621      	mov	r1, r4
   801c6:	4b05      	ldr	r3, [pc, #20]	; (801dc <arlo_get_pick_up_status+0x4c>)
   801c8:	4798      	blx	r3
	
	return pick_up_status_t;
}
   801ca:	4620      	mov	r0, r4
   801cc:	b002      	add	sp, #8
   801ce:	bd10      	pop	{r4, pc}
   801d0:	000806ad 	.word	0x000806ad
   801d4:	000806f5 	.word	0x000806f5
   801d8:	000879f4 	.word	0x000879f4
   801dc:	00084a39 	.word	0x00084a39

000801e0 <arlo_nav_init>:

void arlo_nav_init()
{
   801e0:	b570      	push	{r4, r5, r6, lr}
	/* Get coordinate for sock */
	twi_nav_init(0x52, tx_nav_buffer, rx_nav_buffer);
   801e2:	4e08      	ldr	r6, [pc, #32]	; (80204 <arlo_nav_init+0x24>)
   801e4:	4d08      	ldr	r5, [pc, #32]	; (80208 <arlo_nav_init+0x28>)
   801e6:	2052      	movs	r0, #82	; 0x52
   801e8:	4631      	mov	r1, r6
   801ea:	462a      	mov	r2, r5
   801ec:	4c07      	ldr	r4, [pc, #28]	; (8020c <arlo_nav_init+0x2c>)
   801ee:	47a0      	blx	r4
	
	/* Get coordinate for cube */
	twi_nav_init(0x53, tx_nav_buffer, rx_nav_buffer);
   801f0:	2053      	movs	r0, #83	; 0x53
   801f2:	4631      	mov	r1, r6
   801f4:	462a      	mov	r2, r5
   801f6:	47a0      	blx	r4
	
	/* Get coordinate for glass */
	twi_nav_init(0x54, tx_nav_buffer, rx_nav_buffer);
   801f8:	2054      	movs	r0, #84	; 0x54
   801fa:	4631      	mov	r1, r6
   801fc:	462a      	mov	r2, r5
   801fe:	47a0      	blx	r4
   80200:	bd70      	pop	{r4, r5, r6, pc}
   80202:	bf00      	nop
   80204:	20070a18 	.word	0x20070a18
   80208:	20070a1c 	.word	0x20070a1c
   8020c:	0008076d 	.word	0x0008076d

00080210 <arlo_init>:

uint8_t tx_nav_buffer[TX_NAV_LENGTH] = {0};
uint8_t rx_nav_buffer[RX_NAV_LENGTH] = {0};

void arlo_init()
{
   80210:	b508      	push	{r3, lr}
	// ioport_init();
	twi_init();
   80212:	4b03      	ldr	r3, [pc, #12]	; (80220 <arlo_init+0x10>)
   80214:	4798      	blx	r3
	
	/* Initializes arm */
	arlo_arm_init();
   80216:	4b03      	ldr	r3, [pc, #12]	; (80224 <arlo_init+0x14>)
   80218:	4798      	blx	r3
	
	/* Initializes nav-system */
	arlo_nav_init();
   8021a:	4b03      	ldr	r3, [pc, #12]	; (80228 <arlo_init+0x18>)
   8021c:	4798      	blx	r3
   8021e:	bd08      	pop	{r3, pc}
   80220:	00080661 	.word	0x00080661
   80224:	00080149 	.word	0x00080149
   80228:	000801e1 	.word	0x000801e1

0008022c <arlo_lift_object>:
	/* Convert uint8_t to uint16_t */
	position_buffer[1] = (uint16_t) ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
}

void arlo_lift_object(Object object_t)
{
   8022c:	b508      	push	{r3, lr}
	tx_arm_buffer[0] = TWI_CMD_PICK_UP_START;
   8022e:	4b05      	ldr	r3, [pc, #20]	; (80244 <arlo_lift_object+0x18>)
   80230:	2222      	movs	r2, #34	; 0x22
   80232:	701a      	strb	r2, [r3, #0]
	tx_arm_buffer[1] = object_t;
   80234:	7058      	strb	r0, [r3, #1]
	tx_arm_buffer[2] = TWI_NO_DATA;
   80236:	2278      	movs	r2, #120	; 0x78
   80238:	709a      	strb	r2, [r3, #2]
	
	twi_control_arm(tx_arm_buffer, rx_arm_buffer);
   8023a:	4618      	mov	r0, r3
   8023c:	4902      	ldr	r1, [pc, #8]	; (80248 <arlo_lift_object+0x1c>)
   8023e:	4b03      	ldr	r3, [pc, #12]	; (8024c <arlo_lift_object+0x20>)
   80240:	4798      	blx	r3
   80242:	bd08      	pop	{r3, pc}
   80244:	20070a24 	.word	0x20070a24
   80248:	20070a14 	.word	0x20070a14
   8024c:	000807f5 	.word	0x000807f5

00080250 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80254:	460c      	mov	r4, r1
   80256:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80258:	b960      	cbnz	r0, 80274 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8025a:	2a00      	cmp	r2, #0
   8025c:	dd0e      	ble.n	8027c <_read+0x2c>
   8025e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80260:	4e09      	ldr	r6, [pc, #36]	; (80288 <_read+0x38>)
   80262:	4d0a      	ldr	r5, [pc, #40]	; (8028c <_read+0x3c>)
   80264:	6830      	ldr	r0, [r6, #0]
   80266:	4621      	mov	r1, r4
   80268:	682b      	ldr	r3, [r5, #0]
   8026a:	4798      	blx	r3
		ptr++;
   8026c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8026e:	42bc      	cmp	r4, r7
   80270:	d1f8      	bne.n	80264 <_read+0x14>
   80272:	e006      	b.n	80282 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80274:	f04f 30ff 	mov.w	r0, #4294967295
   80278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8027c:	2000      	movs	r0, #0
   8027e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80282:	4640      	mov	r0, r8
	}
	return nChars;
}
   80284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80288:	20078d74 	.word	0x20078d74
   8028c:	20078cf0 	.word	0x20078cf0

00080290 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80290:	b4f0      	push	{r4, r5, r6, r7}
   80292:	b08c      	sub	sp, #48	; 0x30
   80294:	4607      	mov	r7, r0
   80296:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80298:	ac01      	add	r4, sp, #4
   8029a:	4d12      	ldr	r5, [pc, #72]	; (802e4 <pwm_clocks_generate+0x54>)
   8029c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8029e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   802a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   802a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   802a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   802a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   802ac:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   802ae:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   802b0:	f852 4f04 	ldr.w	r4, [r2, #4]!
   802b4:	fbb6 f4f4 	udiv	r4, r6, r4
   802b8:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   802bc:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   802c0:	d903      	bls.n	802ca <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   802c2:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   802c4:	2b0b      	cmp	r3, #11
   802c6:	d1f3      	bne.n	802b0 <pwm_clocks_generate+0x20>
   802c8:	e004      	b.n	802d4 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   802ca:	2b0a      	cmp	r3, #10
   802cc:	d805      	bhi.n	802da <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   802ce:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   802d2:	e004      	b.n	802de <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   802d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
   802d8:	e001      	b.n	802de <pwm_clocks_generate+0x4e>
   802da:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   802de:	b00c      	add	sp, #48	; 0x30
   802e0:	bcf0      	pop	{r4, r5, r6, r7}
   802e2:	4770      	bx	lr
   802e4:	00087a0c 	.word	0x00087a0c

000802e8 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   802e8:	b570      	push	{r4, r5, r6, lr}
   802ea:	4606      	mov	r6, r0
   802ec:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   802ee:	6808      	ldr	r0, [r1, #0]
   802f0:	b140      	cbz	r0, 80304 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   802f2:	6889      	ldr	r1, [r1, #8]
   802f4:	4b0b      	ldr	r3, [pc, #44]	; (80324 <pwm_init+0x3c>)
   802f6:	4798      	blx	r3
   802f8:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   802fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
   802fe:	4298      	cmp	r0, r3
   80300:	d101      	bne.n	80306 <pwm_init+0x1e>
   80302:	e00e      	b.n	80322 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   80304:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   80306:	6860      	ldr	r0, [r4, #4]
   80308:	b140      	cbz	r0, 8031c <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   8030a:	68a1      	ldr	r1, [r4, #8]
   8030c:	4b05      	ldr	r3, [pc, #20]	; (80324 <pwm_init+0x3c>)
   8030e:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80310:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80314:	4298      	cmp	r0, r3
   80316:	d004      	beq.n	80322 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80318:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   8031c:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   8031e:	2000      	movs	r0, #0
   80320:	bd70      	pop	{r4, r5, r6, pc}
}
   80322:	bd70      	pop	{r4, r5, r6, pc}
   80324:	00080291 	.word	0x00080291

00080328 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80328:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8032a:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   8032c:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8032e:	684a      	ldr	r2, [r1, #4]
   80330:	f002 020f 	and.w	r2, r2, #15
   80334:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   80336:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80338:	432c      	orrs	r4, r5
   8033a:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   8033c:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80340:	7d8a      	ldrb	r2, [r1, #22]
   80342:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80346:	7dca      	ldrb	r2, [r1, #23]
   80348:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   8034c:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8034e:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   80352:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80356:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8035a:	68cc      	ldr	r4, [r1, #12]
   8035c:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80360:	690c      	ldr	r4, [r1, #16]
   80362:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80366:	7d8a      	ldrb	r2, [r1, #22]
   80368:	b13a      	cbz	r2, 8037a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8036a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   8036c:	8b4a      	ldrh	r2, [r1, #26]
   8036e:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80372:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80376:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8037a:	6c85      	ldr	r5, [r0, #72]	; 0x48
   8037c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80380:	409a      	lsls	r2, r3
   80382:	43d2      	mvns	r2, r2
   80384:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80386:	7fce      	ldrb	r6, [r1, #31]
   80388:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8038a:	7f8c      	ldrb	r4, [r1, #30]
   8038c:	409c      	lsls	r4, r3
   8038e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80392:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80394:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80396:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80398:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8039a:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   8039e:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   803a0:	f891 4020 	ldrb.w	r4, [r1, #32]
   803a4:	409c      	lsls	r4, r3
   803a6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   803aa:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   803ac:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   803ae:	2201      	movs	r2, #1
   803b0:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   803b2:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   803b6:	b11c      	cbz	r4, 803c0 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   803b8:	6a04      	ldr	r4, [r0, #32]
   803ba:	4314      	orrs	r4, r2
   803bc:	6204      	str	r4, [r0, #32]
   803be:	e003      	b.n	803c8 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   803c0:	6a04      	ldr	r4, [r0, #32]
   803c2:	ea24 0402 	bic.w	r4, r4, r2
   803c6:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   803c8:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   803cc:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   803ce:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803d0:	bf0c      	ite	eq
   803d2:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   803d4:	4394      	bicne	r4, r2
   803d6:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   803d8:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   803dc:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   803de:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803e0:	bf0c      	ite	eq
   803e2:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   803e6:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   803ea:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   803ec:	2b03      	cmp	r3, #3
   803ee:	d80c      	bhi.n	8040a <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   803f0:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   803f2:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   803f4:	22ff      	movs	r2, #255	; 0xff
   803f6:	409a      	lsls	r2, r3
   803f8:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   803fc:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80400:	fa01 f303 	lsl.w	r3, r1, r3
   80404:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80406:	66c3      	str	r3, [r0, #108]	; 0x6c
   80408:	e00c      	b.n	80424 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   8040a:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   8040c:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8040e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80410:	22ff      	movs	r2, #255	; 0xff
   80412:	409a      	lsls	r2, r3
   80414:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80418:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8041c:	fa01 f303 	lsl.w	r3, r1, r3
   80420:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   80422:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   80424:	2000      	movs	r0, #0
   80426:	bc70      	pop	{r4, r5, r6}
   80428:	4770      	bx	lr
   8042a:	bf00      	nop

0008042c <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   8042c:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   8042e:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80430:	690b      	ldr	r3, [r1, #16]
   80432:	4293      	cmp	r3, r2
   80434:	d306      	bcc.n	80444 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   80436:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80438:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   8043c:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   80440:	2000      	movs	r0, #0
   80442:	e001      	b.n	80448 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   80444:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80448:	f85d 4b04 	ldr.w	r4, [sp], #4
   8044c:	4770      	bx	lr
   8044e:	bf00      	nop

00080450 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80450:	2301      	movs	r3, #1
   80452:	fa03 f101 	lsl.w	r1, r3, r1
   80456:	6041      	str	r1, [r0, #4]
   80458:	4770      	bx	lr
   8045a:	bf00      	nop

0008045c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8045c:	2301      	movs	r3, #1
   8045e:	fa03 f101 	lsl.w	r1, r3, r1
   80462:	6081      	str	r1, [r0, #8]
   80464:	4770      	bx	lr
   80466:	bf00      	nop

00080468 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80468:	4b0f      	ldr	r3, [pc, #60]	; (804a8 <twi_set_speed+0x40>)
   8046a:	4299      	cmp	r1, r3
   8046c:	d819      	bhi.n	804a2 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8046e:	0049      	lsls	r1, r1, #1
   80470:	fbb2 f2f1 	udiv	r2, r2, r1
   80474:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80476:	2aff      	cmp	r2, #255	; 0xff
   80478:	d907      	bls.n	8048a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8047a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   8047c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8047e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80480:	2aff      	cmp	r2, #255	; 0xff
   80482:	d903      	bls.n	8048c <twi_set_speed+0x24>
   80484:	2b07      	cmp	r3, #7
   80486:	d1f9      	bne.n	8047c <twi_set_speed+0x14>
   80488:	e000      	b.n	8048c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8048a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8048c:	0211      	lsls	r1, r2, #8
   8048e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   80490:	041b      	lsls	r3, r3, #16
   80492:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80496:	430b      	orrs	r3, r1
   80498:	b2d2      	uxtb	r2, r2
   8049a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   8049c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   8049e:	2000      	movs	r0, #0
   804a0:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   804a2:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   804a4:	4770      	bx	lr
   804a6:	bf00      	nop
   804a8:	00061a80 	.word	0x00061a80

000804ac <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   804ac:	b538      	push	{r3, r4, r5, lr}
   804ae:	4604      	mov	r4, r0
   804b0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   804b2:	f04f 33ff 	mov.w	r3, #4294967295
   804b6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   804b8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   804ba:	2380      	movs	r3, #128	; 0x80
   804bc:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   804be:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   804c0:	2308      	movs	r3, #8
   804c2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   804c4:	2320      	movs	r3, #32
   804c6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   804c8:	2304      	movs	r3, #4
   804ca:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   804cc:	6849      	ldr	r1, [r1, #4]
   804ce:	682a      	ldr	r2, [r5, #0]
   804d0:	4b05      	ldr	r3, [pc, #20]	; (804e8 <twi_master_init+0x3c>)
   804d2:	4798      	blx	r3
   804d4:	2801      	cmp	r0, #1
   804d6:	bf14      	ite	ne
   804d8:	2000      	movne	r0, #0
   804da:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   804dc:	7a6b      	ldrb	r3, [r5, #9]
   804de:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   804e0:	bf04      	itt	eq
   804e2:	2340      	moveq	r3, #64	; 0x40
   804e4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   804e6:	bd38      	pop	{r3, r4, r5, pc}
   804e8:	00080469 	.word	0x00080469

000804ec <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   804ec:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   804f0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   804f2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   804f4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   804f6:	2b00      	cmp	r3, #0
   804f8:	d049      	beq.n	8058e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   804fa:	2200      	movs	r2, #0
   804fc:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   804fe:	6848      	ldr	r0, [r1, #4]
   80500:	0200      	lsls	r0, r0, #8
   80502:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80506:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   8050a:	7c0d      	ldrb	r5, [r1, #16]
   8050c:	042d      	lsls	r5, r5, #16
   8050e:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   80512:	4328      	orrs	r0, r5
   80514:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80516:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80518:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   8051a:	b15a      	cbz	r2, 80534 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   8051c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   8051e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80520:	bfc4      	itt	gt
   80522:	784d      	ldrbgt	r5, [r1, #1]
   80524:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80528:	2a02      	cmp	r2, #2
   8052a:	dd04      	ble.n	80536 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8052c:	788a      	ldrb	r2, [r1, #2]
   8052e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80532:	e000      	b.n	80536 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80534:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80536:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80538:	2b01      	cmp	r3, #1
   8053a:	d104      	bne.n	80546 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8053c:	2203      	movs	r2, #3
   8053e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80540:	f04f 0c01 	mov.w	ip, #1
   80544:	e02b      	b.n	8059e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80546:	2201      	movs	r2, #1
   80548:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8054a:	f04f 0c00 	mov.w	ip, #0
   8054e:	e026      	b.n	8059e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80550:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80552:	f411 7f80 	tst.w	r1, #256	; 0x100
   80556:	d11c      	bne.n	80592 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80558:	1e55      	subs	r5, r2, #1
   8055a:	b1e2      	cbz	r2, 80596 <twi_master_read+0xaa>
   8055c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8055e:	2b01      	cmp	r3, #1
   80560:	d105      	bne.n	8056e <twi_master_read+0x82>
   80562:	f1bc 0f00 	cmp.w	ip, #0
   80566:	d102      	bne.n	8056e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80568:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   8056c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8056e:	f011 0f02 	tst.w	r1, #2
   80572:	d004      	beq.n	8057e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80574:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80576:	7032      	strb	r2, [r6, #0]

		cnt--;
   80578:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8057a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   8057c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8057e:	2b00      	cmp	r3, #0
   80580:	d1e6      	bne.n	80550 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80582:	6a23      	ldr	r3, [r4, #32]
   80584:	f013 0f01 	tst.w	r3, #1
   80588:	d0fb      	beq.n	80582 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   8058a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   8058c:	e014      	b.n	805b8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8058e:	2001      	movs	r0, #1
   80590:	e012      	b.n	805b8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80592:	2005      	movs	r0, #5
   80594:	e010      	b.n	805b8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80596:	2009      	movs	r0, #9
   80598:	e00e      	b.n	805b8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8059a:	2005      	movs	r0, #5
   8059c:	e00c      	b.n	805b8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8059e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   805a0:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   805a4:	d1f9      	bne.n	8059a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   805a6:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   805aa:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   805ae:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   805b2:	f643 2798 	movw	r7, #15000	; 0x3a98
   805b6:	e7d2      	b.n	8055e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   805b8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   805bc:	4770      	bx	lr
   805be:	bf00      	nop

000805c0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{	
   805c0:	b470      	push	{r4, r5, r6}
   805c2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   805c4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   805c6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   805c8:	2a00      	cmp	r2, #0
   805ca:	d03f      	beq.n	8064c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   805cc:	2400      	movs	r4, #0
   805ce:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   805d0:	7c0e      	ldrb	r6, [r1, #16]
   805d2:	0436      	lsls	r6, r6, #16
   805d4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   805d8:	684d      	ldr	r5, [r1, #4]
   805da:	022d      	lsls	r5, r5, #8
   805dc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   805e0:	4335      	orrs	r5, r6
   805e2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   805e4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   805e6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   805e8:	b15c      	cbz	r4, 80602 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   805ea:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   805ec:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   805ee:	bfc4      	itt	gt
   805f0:	784e      	ldrbgt	r6, [r1, #1]
   805f2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   805f6:	2c02      	cmp	r4, #2
   805f8:	dd04      	ble.n	80604 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   805fa:	7889      	ldrb	r1, [r1, #2]
   805fc:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   80600:	e000      	b.n	80604 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80602:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80604:	60dd      	str	r5, [r3, #12]
   80606:	e00b      	b.n	80620 <twi_master_write+0x60>
		
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80608:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8060a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8060e:	d11f      	bne.n	80650 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80610:	f011 0f04 	tst.w	r1, #4
   80614:	d0f8      	beq.n	80608 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80616:	f810 1b01 	ldrb.w	r1, [r0], #1
   8061a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
		
	/* Send all bytes */
	while (cnt > 0) {
   8061c:	3a01      	subs	r2, #1
   8061e:	d007      	beq.n	80630 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80620:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80622:	f411 7f80 	tst.w	r1, #256	; 0x100
   80626:	d115      	bne.n	80654 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80628:	f011 0f04 	tst.w	r1, #4
   8062c:	d1f3      	bne.n	80616 <twi_master_write+0x56>
   8062e:	e7eb      	b.n	80608 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80630:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80632:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80636:	d10f      	bne.n	80658 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80638:	f012 0f04 	tst.w	r2, #4
   8063c:	d0f8      	beq.n	80630 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8063e:	2202      	movs	r2, #2
   80640:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80642:	6a1a      	ldr	r2, [r3, #32]
   80644:	f012 0f01 	tst.w	r2, #1
   80648:	d0fb      	beq.n	80642 <twi_master_write+0x82>
   8064a:	e006      	b.n	8065a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8064c:	2001      	movs	r0, #1
   8064e:	e004      	b.n	8065a <twi_master_write+0x9a>
		
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80650:	2005      	movs	r0, #5
   80652:	e002      	b.n	8065a <twi_master_write+0x9a>
   80654:	2005      	movs	r0, #5
   80656:	e000      	b.n	8065a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80658:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8065a:	bc70      	pop	{r4, r5, r6}
   8065c:	4770      	bx	lr
   8065e:	bf00      	nop

00080660 <twi_init>:

twi_package_t tx_packet;
twi_package_t rx_packet;

void twi_init()
{
   80660:	b500      	push	{lr}
   80662:	b085      	sub	sp, #20
	/* Initializes TWI master options */
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   80664:	4b0a      	ldr	r3, [pc, #40]	; (80690 <twi_init+0x30>)
   80666:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   80668:	4b0a      	ldr	r3, [pc, #40]	; (80694 <twi_init+0x34>)
   8066a:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   8066c:	2300      	movs	r3, #0
   8066e:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80672:	2016      	movs	r0, #22
   80674:	4b08      	ldr	r3, [pc, #32]	; (80698 <twi_init+0x38>)
   80676:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80678:	4808      	ldr	r0, [pc, #32]	; (8069c <twi_init+0x3c>)
   8067a:	a901      	add	r1, sp, #4
   8067c:	4b08      	ldr	r3, [pc, #32]	; (806a0 <twi_init+0x40>)
   8067e:	4798      	blx	r3
	
	/* Initializes the TWI master driver */
	if (twi_master_setup(TWI_PORT, &opt) == TWI_SUCCESS)
   80680:	b910      	cbnz	r0, 80688 <twi_init+0x28>
	{
		printf("Master initialized\r\n");
   80682:	4808      	ldr	r0, [pc, #32]	; (806a4 <twi_init+0x44>)
   80684:	4b08      	ldr	r3, [pc, #32]	; (806a8 <twi_init+0x48>)
   80686:	4798      	blx	r3
	}
}
   80688:	b005      	add	sp, #20
   8068a:	f85d fb04 	ldr.w	pc, [sp], #4
   8068e:	bf00      	nop
   80690:	000186a0 	.word	0x000186a0
   80694:	0501bd00 	.word	0x0501bd00
   80698:	00083735 	.word	0x00083735
   8069c:	4008c000 	.word	0x4008c000
   806a0:	000804ad 	.word	0x000804ad
   806a4:	00087a38 	.word	0x00087a38
   806a8:	00084a39 	.word	0x00084a39

000806ac <twi_send_packet>:

void twi_send_packet(uint8_t *tx_buffer, uint8_t recipient_addr)
{
   806ac:	b570      	push	{r4, r5, r6, lr}
   806ae:	4604      	mov	r4, r0
   806b0:	460d      	mov	r5, r1
	printf("Sending: %d, %d, %d\r\n", tx_buffer[0], tx_buffer[1], tx_buffer[2]);
   806b2:	480b      	ldr	r0, [pc, #44]	; (806e0 <twi_send_packet+0x34>)
   806b4:	7821      	ldrb	r1, [r4, #0]
   806b6:	7862      	ldrb	r2, [r4, #1]
   806b8:	78a3      	ldrb	r3, [r4, #2]
   806ba:	4e0a      	ldr	r6, [pc, #40]	; (806e4 <twi_send_packet+0x38>)
   806bc:	47b0      	blx	r6
	
	uint8_t data_length = 0;
	if (recipient_addr == SLAVE_ADDR_ARM)
	{
		data_length = TX_ARM_LENGTH;
   806be:	2d02      	cmp	r5, #2
   806c0:	bf14      	ite	ne
   806c2:	2101      	movne	r1, #1
   806c4:	2103      	moveq	r1, #3
	else
	{
		data_length = TX_NAV_LENGTH;
	}
	
	tx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   806c6:	4b08      	ldr	r3, [pc, #32]	; (806e8 <twi_send_packet+0x3c>)
   806c8:	2200      	movs	r2, #0
   806ca:	701a      	strb	r2, [r3, #0]
	tx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   806cc:	705a      	strb	r2, [r3, #1]
	tx_packet.addr_length = 0;						// TWI slave memory address data size
   806ce:	605a      	str	r2, [r3, #4]
	tx_packet.chip = recipient_addr;				// TWI slave bus address
   806d0:	741d      	strb	r5, [r3, #16]
	tx_packet.buffer = (void*) tx_buffer;			// transfer data source buffer
   806d2:	609c      	str	r4, [r3, #8]
	tx_packet.length = data_length;					// transfer data size (bytes)
   806d4:	60d9      	str	r1, [r3, #12]

	/* Performs a multi-byte write access then checks the result */
	uint32_t status = twi_master_write(TWI_PORT, &tx_packet);
   806d6:	4805      	ldr	r0, [pc, #20]	; (806ec <twi_send_packet+0x40>)
   806d8:	4619      	mov	r1, r3
   806da:	4b05      	ldr	r3, [pc, #20]	; (806f0 <twi_send_packet+0x44>)
   806dc:	4798      	blx	r3
   806de:	bd70      	pop	{r4, r5, r6, pc}
   806e0:	00087a50 	.word	0x00087a50
   806e4:	00084a39 	.word	0x00084a39
   806e8:	20078cf4 	.word	0x20078cf4
   806ec:	4008c000 	.word	0x4008c000
   806f0:	000805c1 	.word	0x000805c1

000806f4 <twi_request_packet>:
	// printf("Status: %d\r\n", (int) status);
}

void twi_request_packet(uint8_t *rx_buffer, uint8_t recipient_addr)
{
   806f4:	b570      	push	{r4, r5, r6, lr}
	uint8_t data_length = 0;
	if (recipient_addr == SLAVE_ADDR_ARM)
	{
		data_length = RX_ARM_LENGTH;
   806f6:	2902      	cmp	r1, #2
   806f8:	bf14      	ite	ne
   806fa:	2405      	movne	r4, #5
   806fc:	2403      	moveq	r4, #3
	else 
	{
		data_length = RX_NAV_LENGTH;
	}
	
	rx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   806fe:	4b08      	ldr	r3, [pc, #32]	; (80720 <twi_request_packet+0x2c>)
   80700:	2200      	movs	r2, #0
   80702:	701a      	strb	r2, [r3, #0]
	rx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   80704:	705a      	strb	r2, [r3, #1]
	rx_packet.addr_length = 0;						// TWI slave memory address data size
   80706:	605a      	str	r2, [r3, #4]
	rx_packet.chip = recipient_addr;				// TWI slave bus address
   80708:	7419      	strb	r1, [r3, #16]
	rx_packet.buffer = (void*) rx_buffer;			// transfer data source buffer
   8070a:	6098      	str	r0, [r3, #8]
	rx_packet.length = data_length;					// transfer data size (bytes)
   8070c:	60dc      	str	r4, [r3, #12]
	
	/* Performs a multi-byte read access then checks the result */
	while (twi_master_read(TWI_PORT, &rx_packet) != TWI_SUCCESS);
   8070e:	4e05      	ldr	r6, [pc, #20]	; (80724 <twi_request_packet+0x30>)
   80710:	461d      	mov	r5, r3
   80712:	4c05      	ldr	r4, [pc, #20]	; (80728 <twi_request_packet+0x34>)
   80714:	4630      	mov	r0, r6
   80716:	4629      	mov	r1, r5
   80718:	47a0      	blx	r4
   8071a:	2800      	cmp	r0, #0
   8071c:	d1fa      	bne.n	80714 <twi_request_packet+0x20>
	// indicate();
}
   8071e:	bd70      	pop	{r4, r5, r6, pc}
   80720:	20078d08 	.word	0x20078d08
   80724:	4008c000 	.word	0x4008c000
   80728:	000804ed 	.word	0x000804ed

0008072c <twi_arm_init>:

void twi_arm_init(TWI_CMD_Init_Req twi_cmd_init_req_t, uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   8072c:	b510      	push	{r4, lr}
   8072e:	4614      	mov	r4, r2
	tx_buffer[0] = TWI_CMD_ARM_INIT;
   80730:	2220      	movs	r2, #32
   80732:	700a      	strb	r2, [r1, #0]
	tx_buffer[1] = twi_cmd_init_req_t;
   80734:	7048      	strb	r0, [r1, #1]
	
	if (twi_cmd_init_req_t == TWI_CMD_ARM_REQ_BOX_INFO)
   80736:	2802      	cmp	r0, #2
   80738:	d102      	bne.n	80740 <twi_arm_init+0x14>
	{
		/* 0x50 = random value */
		tx_buffer[2] = 0x50;
   8073a:	2350      	movs	r3, #80	; 0x50
   8073c:	708b      	strb	r3, [r1, #2]
   8073e:	e008      	b.n	80752 <twi_arm_init+0x26>
	}
	else if (twi_cmd_init_req_t == TWI_CMD_ARM_REQ_OBJ_INFO)
   80740:	2803      	cmp	r0, #3
   80742:	d102      	bne.n	8074a <twi_arm_init+0x1e>
	{
		/* 0x50 = random value */
		tx_buffer[2] = 0x50;
   80744:	2350      	movs	r3, #80	; 0x50
   80746:	708b      	strb	r3, [r1, #2]
   80748:	e003      	b.n	80752 <twi_arm_init+0x26>
	}
	else if (twi_cmd_init_req_t == TWI_CMD_ARM_REQ_COLLECT_INFO)
   8074a:	2804      	cmp	r0, #4
	{
		/* 1 = arlo can obtain objects without going to box for drop off*/
		tx_buffer[2] = 1;
   8074c:	bf04      	itt	eq
   8074e:	2301      	moveq	r3, #1
   80750:	708b      	strbeq	r3, [r1, #2]
	}
	else
	{
		// Something went wrong..
	}
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   80752:	4608      	mov	r0, r1
   80754:	2102      	movs	r1, #2
   80756:	4b03      	ldr	r3, [pc, #12]	; (80764 <twi_arm_init+0x38>)
   80758:	4798      	blx	r3
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   8075a:	4620      	mov	r0, r4
   8075c:	2102      	movs	r1, #2
   8075e:	4b02      	ldr	r3, [pc, #8]	; (80768 <twi_arm_init+0x3c>)
   80760:	4798      	blx	r3
   80762:	bd10      	pop	{r4, pc}
   80764:	000806ad 	.word	0x000806ad
   80768:	000806f5 	.word	0x000806f5

0008076c <twi_nav_init>:
}

void twi_nav_init(uint8_t object_id, uint8_t *tx_nav_buffer, uint8_t *rx_nav_buffer)
{
   8076c:	b510      	push	{r4, lr}
   8076e:	4614      	mov	r4, r2
	tx_nav_buffer[0] = object_id;
   80770:	7008      	strb	r0, [r1, #0]

	twi_send_packet(tx_nav_buffer, SLAVE_ADDR_NAV);
   80772:	4608      	mov	r0, r1
   80774:	2103      	movs	r1, #3
   80776:	4b03      	ldr	r3, [pc, #12]	; (80784 <twi_nav_init+0x18>)
   80778:	4798      	blx	r3
	twi_request_packet(rx_nav_buffer, SLAVE_ADDR_NAV);
   8077a:	4620      	mov	r0, r4
   8077c:	2103      	movs	r1, #3
   8077e:	4b02      	ldr	r3, [pc, #8]	; (80788 <twi_nav_init+0x1c>)
   80780:	4798      	blx	r3
   80782:	bd10      	pop	{r4, pc}
   80784:	000806ad 	.word	0x000806ad
   80788:	000806f5 	.word	0x000806f5

0008078c <twi_start_pick_up>:
		delay_ms(100);
	}
}

void twi_start_pick_up(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   8078c:	b508      	push	{r3, lr}
	tx_buffer[0] = TWI_CMD_PICK_UP_START;
   8078e:	2322      	movs	r3, #34	; 0x22
   80790:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   80792:	2102      	movs	r1, #2
   80794:	4b01      	ldr	r3, [pc, #4]	; (8079c <twi_start_pick_up+0x10>)
   80796:	4798      	blx	r3
   80798:	bd08      	pop	{r3, pc}
   8079a:	bf00      	nop
   8079c:	000806ad 	.word	0x000806ad

000807a0 <twi_start_drop_off>:
	/* No need to get data back */
}

void twi_start_drop_off(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   807a0:	b508      	push	{r3, lr}
	tx_buffer[0] = TWI_CMD_DROP_OFF_START;
   807a2:	2321      	movs	r3, #33	; 0x21
   807a4:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   807a6:	2102      	movs	r1, #2
   807a8:	4b01      	ldr	r3, [pc, #4]	; (807b0 <twi_start_drop_off+0x10>)
   807aa:	4798      	blx	r3
   807ac:	bd08      	pop	{r3, pc}
   807ae:	bf00      	nop
   807b0:	000806ad 	.word	0x000806ad

000807b4 <twi_check_pick_up_status>:
	/* Re-initialize arm */
	arlo_arm_init();
}

void twi_check_pick_up_status(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   807b4:	b510      	push	{r4, lr}
   807b6:	460c      	mov	r4, r1
	tx_buffer[0] = TWI_CMD_PICK_UP_STATUS;
   807b8:	2324      	movs	r3, #36	; 0x24
   807ba:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   807bc:	2102      	movs	r1, #2
   807be:	4b03      	ldr	r3, [pc, #12]	; (807cc <twi_check_pick_up_status+0x18>)
   807c0:	4798      	blx	r3
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   807c2:	4620      	mov	r0, r4
   807c4:	2102      	movs	r1, #2
   807c6:	4b02      	ldr	r3, [pc, #8]	; (807d0 <twi_check_pick_up_status+0x1c>)
   807c8:	4798      	blx	r3
   807ca:	bd10      	pop	{r4, pc}
   807cc:	000806ad 	.word	0x000806ad
   807d0:	000806f5 	.word	0x000806f5

000807d4 <twi_check_drop_off_status>:
	
	/* Do something with the received data */
}

void twi_check_drop_off_status(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   807d4:	b510      	push	{r4, lr}
   807d6:	460c      	mov	r4, r1
	tx_buffer[0] = TWI_CMD_DROP_OFF_STATUS;
   807d8:	2323      	movs	r3, #35	; 0x23
   807da:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   807dc:	2102      	movs	r1, #2
   807de:	4b03      	ldr	r3, [pc, #12]	; (807ec <twi_check_drop_off_status+0x18>)
   807e0:	4798      	blx	r3
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   807e2:	4620      	mov	r0, r4
   807e4:	2102      	movs	r1, #2
   807e6:	4b02      	ldr	r3, [pc, #8]	; (807f0 <twi_check_drop_off_status+0x1c>)
   807e8:	4798      	blx	r3
   807ea:	bd10      	pop	{r4, pc}
   807ec:	000806ad 	.word	0x000806ad
   807f0:	000806f5 	.word	0x000806f5

000807f4 <twi_control_arm>:
	twi_send_packet(tx_nav_buffer, SLAVE_ADDR_NAV);
	twi_request_packet(rx_nav_buffer, SLAVE_ADDR_NAV);
}

void twi_control_arm(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   807f4:	b508      	push	{r3, lr}
	TWI_CMD twi_cmd_t = tx_buffer[0]; 
	switch (twi_cmd_t)
   807f6:	7803      	ldrb	r3, [r0, #0]
   807f8:	3b21      	subs	r3, #33	; 0x21
   807fa:	2b04      	cmp	r3, #4
   807fc:	d812      	bhi.n	80824 <twi_control_arm+0x30>
   807fe:	e8df f003 	tbb	[pc, r3]
   80802:	0603      	.short	0x0603
   80804:	0c09      	.short	0x0c09
   80806:	0f          	.byte	0x0f
   80807:	00          	.byte	0x00
	{
		case TWI_CMD_DROP_OFF_START:
		twi_start_drop_off(tx_buffer, rx_buffer);
   80808:	4b07      	ldr	r3, [pc, #28]	; (80828 <twi_control_arm+0x34>)
   8080a:	4798      	blx	r3
		break;
   8080c:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICK_UP_START:
		twi_start_pick_up(tx_buffer, rx_buffer);
   8080e:	4b07      	ldr	r3, [pc, #28]	; (8082c <twi_control_arm+0x38>)
   80810:	4798      	blx	r3
		break;
   80812:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROP_OFF_STATUS:
		twi_check_drop_off_status(tx_buffer, rx_buffer);
   80814:	4b06      	ldr	r3, [pc, #24]	; (80830 <twi_control_arm+0x3c>)
   80816:	4798      	blx	r3
		break;
   80818:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICK_UP_STATUS:
		twi_check_pick_up_status(tx_buffer, rx_buffer);
   8081a:	4b06      	ldr	r3, [pc, #24]	; (80834 <twi_control_arm+0x40>)
   8081c:	4798      	blx	r3
		break;
   8081e:	bd08      	pop	{r3, pc}
}

void twi_reset_arm(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
	/* Re-initialize arm */
	arlo_arm_init();
   80820:	4b05      	ldr	r3, [pc, #20]	; (80838 <twi_control_arm+0x44>)
   80822:	4798      	blx	r3
   80824:	bd08      	pop	{r3, pc}
   80826:	bf00      	nop
   80828:	000807a1 	.word	0x000807a1
   8082c:	0008078d 	.word	0x0008078d
   80830:	000807d5 	.word	0x000807d5
   80834:	000807b5 	.word	0x000807b5
   80838:	00080149 	.word	0x00080149

0008083c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   8083c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8083e:	b083      	sub	sp, #12
   80840:	4604      	mov	r4, r0
   80842:	460d      	mov	r5, r1
	uint32_t val = 0;
   80844:	2300      	movs	r3, #0
   80846:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80848:	4b1f      	ldr	r3, [pc, #124]	; (808c8 <usart_serial_getchar+0x8c>)
   8084a:	4298      	cmp	r0, r3
   8084c:	d107      	bne.n	8085e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8084e:	461f      	mov	r7, r3
   80850:	4e1e      	ldr	r6, [pc, #120]	; (808cc <usart_serial_getchar+0x90>)
   80852:	4638      	mov	r0, r7
   80854:	4629      	mov	r1, r5
   80856:	47b0      	blx	r6
   80858:	2800      	cmp	r0, #0
   8085a:	d1fa      	bne.n	80852 <usart_serial_getchar+0x16>
   8085c:	e019      	b.n	80892 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8085e:	4b1c      	ldr	r3, [pc, #112]	; (808d0 <usart_serial_getchar+0x94>)
   80860:	4298      	cmp	r0, r3
   80862:	d109      	bne.n	80878 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80864:	461f      	mov	r7, r3
   80866:	4e1b      	ldr	r6, [pc, #108]	; (808d4 <usart_serial_getchar+0x98>)
   80868:	4638      	mov	r0, r7
   8086a:	a901      	add	r1, sp, #4
   8086c:	47b0      	blx	r6
   8086e:	2800      	cmp	r0, #0
   80870:	d1fa      	bne.n	80868 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80872:	9b01      	ldr	r3, [sp, #4]
   80874:	702b      	strb	r3, [r5, #0]
   80876:	e019      	b.n	808ac <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80878:	4b17      	ldr	r3, [pc, #92]	; (808d8 <usart_serial_getchar+0x9c>)
   8087a:	4298      	cmp	r0, r3
   8087c:	d109      	bne.n	80892 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8087e:	461e      	mov	r6, r3
   80880:	4c14      	ldr	r4, [pc, #80]	; (808d4 <usart_serial_getchar+0x98>)
   80882:	4630      	mov	r0, r6
   80884:	a901      	add	r1, sp, #4
   80886:	47a0      	blx	r4
   80888:	2800      	cmp	r0, #0
   8088a:	d1fa      	bne.n	80882 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   8088c:	9b01      	ldr	r3, [sp, #4]
   8088e:	702b      	strb	r3, [r5, #0]
   80890:	e018      	b.n	808c4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80892:	4b12      	ldr	r3, [pc, #72]	; (808dc <usart_serial_getchar+0xa0>)
   80894:	429c      	cmp	r4, r3
   80896:	d109      	bne.n	808ac <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80898:	461e      	mov	r6, r3
   8089a:	4c0e      	ldr	r4, [pc, #56]	; (808d4 <usart_serial_getchar+0x98>)
   8089c:	4630      	mov	r0, r6
   8089e:	a901      	add	r1, sp, #4
   808a0:	47a0      	blx	r4
   808a2:	2800      	cmp	r0, #0
   808a4:	d1fa      	bne.n	8089c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   808a6:	9b01      	ldr	r3, [sp, #4]
   808a8:	702b      	strb	r3, [r5, #0]
   808aa:	e00b      	b.n	808c4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   808ac:	4b0c      	ldr	r3, [pc, #48]	; (808e0 <usart_serial_getchar+0xa4>)
   808ae:	429c      	cmp	r4, r3
   808b0:	d108      	bne.n	808c4 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   808b2:	461e      	mov	r6, r3
   808b4:	4c07      	ldr	r4, [pc, #28]	; (808d4 <usart_serial_getchar+0x98>)
   808b6:	4630      	mov	r0, r6
   808b8:	a901      	add	r1, sp, #4
   808ba:	47a0      	blx	r4
   808bc:	2800      	cmp	r0, #0
   808be:	d1fa      	bne.n	808b6 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   808c0:	9b01      	ldr	r3, [sp, #4]
   808c2:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   808c4:	b003      	add	sp, #12
   808c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808c8:	400e0800 	.word	0x400e0800
   808cc:	000810a1 	.word	0x000810a1
   808d0:	40098000 	.word	0x40098000
   808d4:	00080fed 	.word	0x00080fed
   808d8:	4009c000 	.word	0x4009c000
   808dc:	400a0000 	.word	0x400a0000
   808e0:	400a4000 	.word	0x400a4000

000808e4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   808e4:	b570      	push	{r4, r5, r6, lr}
   808e6:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   808e8:	4b21      	ldr	r3, [pc, #132]	; (80970 <usart_serial_putchar+0x8c>)
   808ea:	4298      	cmp	r0, r3
   808ec:	d107      	bne.n	808fe <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   808ee:	461e      	mov	r6, r3
   808f0:	4d20      	ldr	r5, [pc, #128]	; (80974 <usart_serial_putchar+0x90>)
   808f2:	4630      	mov	r0, r6
   808f4:	4621      	mov	r1, r4
   808f6:	47a8      	blx	r5
   808f8:	2800      	cmp	r0, #0
   808fa:	d1fa      	bne.n	808f2 <usart_serial_putchar+0xe>
   808fc:	e02b      	b.n	80956 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   808fe:	4b1e      	ldr	r3, [pc, #120]	; (80978 <usart_serial_putchar+0x94>)
   80900:	4298      	cmp	r0, r3
   80902:	d107      	bne.n	80914 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80904:	461e      	mov	r6, r3
   80906:	4d1d      	ldr	r5, [pc, #116]	; (8097c <usart_serial_putchar+0x98>)
   80908:	4630      	mov	r0, r6
   8090a:	4621      	mov	r1, r4
   8090c:	47a8      	blx	r5
   8090e:	2800      	cmp	r0, #0
   80910:	d1fa      	bne.n	80908 <usart_serial_putchar+0x24>
   80912:	e022      	b.n	8095a <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80914:	4b1a      	ldr	r3, [pc, #104]	; (80980 <usart_serial_putchar+0x9c>)
   80916:	4298      	cmp	r0, r3
   80918:	d107      	bne.n	8092a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8091a:	461e      	mov	r6, r3
   8091c:	4d17      	ldr	r5, [pc, #92]	; (8097c <usart_serial_putchar+0x98>)
   8091e:	4630      	mov	r0, r6
   80920:	4621      	mov	r1, r4
   80922:	47a8      	blx	r5
   80924:	2800      	cmp	r0, #0
   80926:	d1fa      	bne.n	8091e <usart_serial_putchar+0x3a>
   80928:	e019      	b.n	8095e <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8092a:	4b16      	ldr	r3, [pc, #88]	; (80984 <usart_serial_putchar+0xa0>)
   8092c:	4298      	cmp	r0, r3
   8092e:	d107      	bne.n	80940 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80930:	461e      	mov	r6, r3
   80932:	4d12      	ldr	r5, [pc, #72]	; (8097c <usart_serial_putchar+0x98>)
   80934:	4630      	mov	r0, r6
   80936:	4621      	mov	r1, r4
   80938:	47a8      	blx	r5
   8093a:	2800      	cmp	r0, #0
   8093c:	d1fa      	bne.n	80934 <usart_serial_putchar+0x50>
   8093e:	e010      	b.n	80962 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80940:	4b11      	ldr	r3, [pc, #68]	; (80988 <usart_serial_putchar+0xa4>)
   80942:	4298      	cmp	r0, r3
   80944:	d10f      	bne.n	80966 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80946:	461e      	mov	r6, r3
   80948:	4d0c      	ldr	r5, [pc, #48]	; (8097c <usart_serial_putchar+0x98>)
   8094a:	4630      	mov	r0, r6
   8094c:	4621      	mov	r1, r4
   8094e:	47a8      	blx	r5
   80950:	2800      	cmp	r0, #0
   80952:	d1fa      	bne.n	8094a <usart_serial_putchar+0x66>
   80954:	e009      	b.n	8096a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80956:	2001      	movs	r0, #1
   80958:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8095a:	2001      	movs	r0, #1
   8095c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8095e:	2001      	movs	r0, #1
   80960:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80962:	2001      	movs	r0, #1
   80964:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80966:	2000      	movs	r0, #0
   80968:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8096a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   8096c:	bd70      	pop	{r4, r5, r6, pc}
   8096e:	bf00      	nop
   80970:	400e0800 	.word	0x400e0800
   80974:	00081091 	.word	0x00081091
   80978:	40098000 	.word	0x40098000
   8097c:	00080fd9 	.word	0x00080fd9
   80980:	4009c000 	.word	0x4009c000
   80984:	400a0000 	.word	0x400a0000
   80988:	400a4000 	.word	0x400a4000

0008098c <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   8098c:	b530      	push	{r4, r5, lr}
   8098e:	b085      	sub	sp, #20
   80990:	2008      	movs	r0, #8
   80992:	4d12      	ldr	r5, [pc, #72]	; (809dc <configureConsole+0x50>)
   80994:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80996:	4c12      	ldr	r4, [pc, #72]	; (809e0 <configureConsole+0x54>)
   80998:	4b12      	ldr	r3, [pc, #72]	; (809e4 <configureConsole+0x58>)
   8099a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8099c:	4a12      	ldr	r2, [pc, #72]	; (809e8 <configureConsole+0x5c>)
   8099e:	4b13      	ldr	r3, [pc, #76]	; (809ec <configureConsole+0x60>)
   809a0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   809a2:	4a13      	ldr	r2, [pc, #76]	; (809f0 <configureConsole+0x64>)
   809a4:	4b13      	ldr	r3, [pc, #76]	; (809f4 <configureConsole+0x68>)
   809a6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   809a8:	4b13      	ldr	r3, [pc, #76]	; (809f8 <configureConsole+0x6c>)
   809aa:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   809ac:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   809b0:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   809b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   809b6:	9303      	str	r3, [sp, #12]
   809b8:	2008      	movs	r0, #8
   809ba:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   809bc:	4620      	mov	r0, r4
   809be:	a901      	add	r1, sp, #4
   809c0:	4b0e      	ldr	r3, [pc, #56]	; (809fc <configureConsole+0x70>)
   809c2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   809c4:	4d0e      	ldr	r5, [pc, #56]	; (80a00 <configureConsole+0x74>)
   809c6:	682b      	ldr	r3, [r5, #0]
   809c8:	6898      	ldr	r0, [r3, #8]
   809ca:	2100      	movs	r1, #0
   809cc:	4c0d      	ldr	r4, [pc, #52]	; (80a04 <configureConsole+0x78>)
   809ce:	47a0      	blx	r4
	setbuf(stdin, NULL);
   809d0:	682b      	ldr	r3, [r5, #0]
   809d2:	6858      	ldr	r0, [r3, #4]
   809d4:	2100      	movs	r1, #0
   809d6:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
   809d8:	b005      	add	sp, #20
   809da:	bd30      	pop	{r4, r5, pc}
   809dc:	00083735 	.word	0x00083735
   809e0:	400e0800 	.word	0x400e0800
   809e4:	20078d74 	.word	0x20078d74
   809e8:	000808e5 	.word	0x000808e5
   809ec:	20078d70 	.word	0x20078d70
   809f0:	0008083d 	.word	0x0008083d
   809f4:	20078cf0 	.word	0x20078cf0
   809f8:	0501bd00 	.word	0x0501bd00
   809fc:	00081059 	.word	0x00081059
   80a00:	200705b8 	.word	0x200705b8
   80a04:	00084be1 	.word	0x00084be1

00080a08 <calculateDistance>:
@param Xb the x coordinate for B
@param Ya the y coordinate for A
@param Yb the y coordinate for B
return distance the distance between A and B
**/
double calculateDistance (double Xa, double Ya, double Xb, double Yb){
   80a08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80a0c:	4606      	mov	r6, r0
   80a0e:	460f      	mov	r7, r1
   80a10:	4614      	mov	r4, r2
   80a12:	461d      	mov	r5, r3
	double distance;
	double deltaX = Xb - Xa;
   80a14:	f8df a054 	ldr.w	sl, [pc, #84]	; 80a6c <calculateDistance+0x64>
   80a18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   80a1c:	4632      	mov	r2, r6
   80a1e:	463b      	mov	r3, r7
   80a20:	47d0      	blx	sl
   80a22:	4680      	mov	r8, r0
   80a24:	4689      	mov	r9, r1
	double deltaY = Yb - Ya;
   80a26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   80a2a:	4622      	mov	r2, r4
   80a2c:	462b      	mov	r3, r5
   80a2e:	47d0      	blx	sl
   80a30:	4604      	mov	r4, r0
   80a32:	460d      	mov	r5, r1
	distance = sqrt((deltaX*deltaX) + (deltaY*deltaY));
   80a34:	f8df a038 	ldr.w	sl, [pc, #56]	; 80a70 <calculateDistance+0x68>
   80a38:	f8df b038 	ldr.w	fp, [pc, #56]	; 80a74 <calculateDistance+0x6c>
   80a3c:	4640      	mov	r0, r8
   80a3e:	4649      	mov	r1, r9
   80a40:	4642      	mov	r2, r8
   80a42:	464b      	mov	r3, r9
   80a44:	47d0      	blx	sl
   80a46:	4606      	mov	r6, r0
   80a48:	460f      	mov	r7, r1
   80a4a:	4620      	mov	r0, r4
   80a4c:	4629      	mov	r1, r5
   80a4e:	4622      	mov	r2, r4
   80a50:	462b      	mov	r3, r5
   80a52:	47d0      	blx	sl
   80a54:	4602      	mov	r2, r0
   80a56:	460b      	mov	r3, r1
   80a58:	4630      	mov	r0, r6
   80a5a:	4639      	mov	r1, r7
   80a5c:	47d8      	blx	fp
   80a5e:	4b02      	ldr	r3, [pc, #8]	; (80a68 <calculateDistance+0x60>)
   80a60:	4798      	blx	r3
	return distance;
}
   80a62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a66:	bf00      	nop
   80a68:	00083e29 	.word	0x00083e29
   80a6c:	000840b1 	.word	0x000840b1
   80a70:	00084419 	.word	0x00084419
   80a74:	000840b5 	.word	0x000840b5

00080a78 <calculateAzimuthAngle>:
@param Xb the x coordinate for B
@param Ya the y coordinate for A
@param Yb the y coordinate for B
return azimutAngle the azimuth angle from A to B
**/
double calculateAzimuthAngle (double Xa, double Ya, double Xb, double Yb){
   80a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a7c:	4604      	mov	r4, r0
   80a7e:	460d      	mov	r5, r1
   80a80:	4616      	mov	r6, r2
   80a82:	461f      	mov	r7, r3
	double azimutAngle = 0;
	double deltaX = Xb-Xa;
   80a84:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 80c7c <calculateAzimuthAngle+0x204>
   80a88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   80a8c:	4622      	mov	r2, r4
   80a8e:	462b      	mov	r3, r5
   80a90:	47c0      	blx	r8
   80a92:	4604      	mov	r4, r0
   80a94:	460d      	mov	r5, r1
	double deltaY = Yb-Ya;
   80a96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   80a9a:	4632      	mov	r2, r6
   80a9c:	463b      	mov	r3, r7
   80a9e:	47c0      	blx	r8
   80aa0:	4606      	mov	r6, r0
   80aa2:	460f      	mov	r7, r1
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
   80aa4:	4620      	mov	r0, r4
   80aa6:	4629      	mov	r1, r5
   80aa8:	2200      	movs	r2, #0
   80aaa:	2300      	movs	r3, #0
   80aac:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80c58 <calculateAzimuthAngle+0x1e0>
   80ab0:	47e0      	blx	ip
   80ab2:	b1a8      	cbz	r0, 80ae0 <calculateAzimuthAngle+0x68>
   80ab4:	4630      	mov	r0, r6
   80ab6:	4639      	mov	r1, r7
   80ab8:	2200      	movs	r2, #0
   80aba:	2300      	movs	r3, #0
   80abc:	4c66      	ldr	r4, [pc, #408]	; (80c58 <calculateAzimuthAngle+0x1e0>)
   80abe:	47a0      	blx	r4
   80ac0:	2800      	cmp	r0, #0
   80ac2:	f040 80aa 	bne.w	80c1a <calculateAzimuthAngle+0x1a2>
		azimutAngle = 0;
	}
	// if A and B has same x coordinate
	else if (deltaX == 0)
	{
		if (deltaY>0)
   80ac6:	4630      	mov	r0, r6
   80ac8:	4639      	mov	r1, r7
   80aca:	2200      	movs	r2, #0
   80acc:	2300      	movs	r3, #0
   80ace:	4c63      	ldr	r4, [pc, #396]	; (80c5c <calculateAzimuthAngle+0x1e4>)
   80ad0:	47a0      	blx	r4
   80ad2:	2800      	cmp	r0, #0
   80ad4:	f000 80a5 	beq.w	80c22 <calculateAzimuthAngle+0x1aa>
		{
			azimutAngle = 0;
   80ad8:	2000      	movs	r0, #0
   80ada:	2100      	movs	r1, #0
   80adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			azimutAngle = 180;
		}
		
	}
	// if A and B has same y coordinate
	else if (deltaY == 0)
   80ae0:	4630      	mov	r0, r6
   80ae2:	4639      	mov	r1, r7
   80ae4:	2200      	movs	r2, #0
   80ae6:	2300      	movs	r3, #0
   80ae8:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80c58 <calculateAzimuthAngle+0x1e0>
   80aec:	47e0      	blx	ip
   80aee:	b160      	cbz	r0, 80b0a <calculateAzimuthAngle+0x92>
	{
		if (deltaX>0)
   80af0:	4620      	mov	r0, r4
   80af2:	4629      	mov	r1, r5
   80af4:	2200      	movs	r2, #0
   80af6:	2300      	movs	r3, #0
   80af8:	4c58      	ldr	r4, [pc, #352]	; (80c5c <calculateAzimuthAngle+0x1e4>)
   80afa:	47a0      	blx	r4
   80afc:	2800      	cmp	r0, #0
   80afe:	f000 8094 	beq.w	80c2a <calculateAzimuthAngle+0x1b2>
		{
			azimutAngle = 90;
   80b02:	2000      	movs	r0, #0
   80b04:	4956      	ldr	r1, [pc, #344]	; (80c60 <calculateAzimuthAngle+0x1e8>)
   80b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
   80b0a:	4620      	mov	r0, r4
   80b0c:	4629      	mov	r1, r5
   80b0e:	2200      	movs	r2, #0
   80b10:	2300      	movs	r3, #0
   80b12:	f8df c148 	ldr.w	ip, [pc, #328]	; 80c5c <calculateAzimuthAngle+0x1e4>
   80b16:	47e0      	blx	ip
   80b18:	b1b0      	cbz	r0, 80b48 <calculateAzimuthAngle+0xd0>
   80b1a:	4630      	mov	r0, r6
   80b1c:	4639      	mov	r1, r7
   80b1e:	2200      	movs	r2, #0
   80b20:	2300      	movs	r3, #0
   80b22:	f8df c138 	ldr.w	ip, [pc, #312]	; 80c5c <calculateAzimuthAngle+0x1e4>
   80b26:	47e0      	blx	ip
   80b28:	b1b0      	cbz	r0, 80b58 <calculateAzimuthAngle+0xe0>
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   80b2a:	4620      	mov	r0, r4
   80b2c:	4629      	mov	r1, r5
   80b2e:	4632      	mov	r2, r6
   80b30:	463b      	mov	r3, r7
   80b32:	4c4c      	ldr	r4, [pc, #304]	; (80c64 <calculateAzimuthAngle+0x1ec>)
   80b34:	47a0      	blx	r4
   80b36:	4b4c      	ldr	r3, [pc, #304]	; (80c68 <calculateAzimuthAngle+0x1f0>)
   80b38:	4798      	blx	r3
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   80b3a:	a343      	add	r3, pc, #268	; (adr r3, 80c48 <calculateAzimuthAngle+0x1d0>)
   80b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b40:	4c4a      	ldr	r4, [pc, #296]	; (80c6c <calculateAzimuthAngle+0x1f4>)
   80b42:	47a0      	blx	r4
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   80b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
   80b48:	4620      	mov	r0, r4
   80b4a:	4629      	mov	r1, r5
   80b4c:	2200      	movs	r2, #0
   80b4e:	2300      	movs	r3, #0
   80b50:	f8df c108 	ldr.w	ip, [pc, #264]	; 80c5c <calculateAzimuthAngle+0x1e4>
   80b54:	47e0      	blx	ip
   80b56:	b1d0      	cbz	r0, 80b8e <calculateAzimuthAngle+0x116>
   80b58:	4630      	mov	r0, r6
   80b5a:	4639      	mov	r1, r7
   80b5c:	2200      	movs	r2, #0
   80b5e:	2300      	movs	r3, #0
   80b60:	f8df c11c 	ldr.w	ip, [pc, #284]	; 80c80 <calculateAzimuthAngle+0x208>
   80b64:	47e0      	blx	ip
   80b66:	b190      	cbz	r0, 80b8e <calculateAzimuthAngle+0x116>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
   80b68:	4620      	mov	r0, r4
   80b6a:	4629      	mov	r1, r5
   80b6c:	4632      	mov	r2, r6
   80b6e:	463b      	mov	r3, r7
   80b70:	4c3c      	ldr	r4, [pc, #240]	; (80c64 <calculateAzimuthAngle+0x1ec>)
   80b72:	47a0      	blx	r4
   80b74:	4b3c      	ldr	r3, [pc, #240]	; (80c68 <calculateAzimuthAngle+0x1f0>)
   80b76:	4798      	blx	r3
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   80b78:	a333      	add	r3, pc, #204	; (adr r3, 80c48 <calculateAzimuthAngle+0x1d0>)
   80b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b7e:	4c3b      	ldr	r4, [pc, #236]	; (80c6c <calculateAzimuthAngle+0x1f4>)
   80b80:	47a0      	blx	r4
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
		}
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
   80b82:	2200      	movs	r2, #0
   80b84:	4b3a      	ldr	r3, [pc, #232]	; (80c70 <calculateAzimuthAngle+0x1f8>)
   80b86:	4c3b      	ldr	r4, [pc, #236]	; (80c74 <calculateAzimuthAngle+0x1fc>)
   80b88:	47a0      	blx	r4
   80b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
   80b8e:	4620      	mov	r0, r4
   80b90:	4629      	mov	r1, r5
   80b92:	2200      	movs	r2, #0
   80b94:	2300      	movs	r3, #0
   80b96:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 80c80 <calculateAzimuthAngle+0x208>
   80b9a:	47e0      	blx	ip
   80b9c:	b1d0      	cbz	r0, 80bd4 <calculateAzimuthAngle+0x15c>
   80b9e:	4630      	mov	r0, r6
   80ba0:	4639      	mov	r1, r7
   80ba2:	2200      	movs	r2, #0
   80ba4:	2300      	movs	r3, #0
   80ba6:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 80c80 <calculateAzimuthAngle+0x208>
   80baa:	47e0      	blx	ip
   80bac:	b1d0      	cbz	r0, 80be4 <calculateAzimuthAngle+0x16c>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
   80bae:	4620      	mov	r0, r4
   80bb0:	4629      	mov	r1, r5
   80bb2:	4632      	mov	r2, r6
   80bb4:	463b      	mov	r3, r7
   80bb6:	4c2b      	ldr	r4, [pc, #172]	; (80c64 <calculateAzimuthAngle+0x1ec>)
   80bb8:	47a0      	blx	r4
   80bba:	4b2b      	ldr	r3, [pc, #172]	; (80c68 <calculateAzimuthAngle+0x1f0>)
   80bbc:	4798      	blx	r3
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   80bbe:	a322      	add	r3, pc, #136	; (adr r3, 80c48 <calculateAzimuthAngle+0x1d0>)
   80bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
   80bc4:	4c29      	ldr	r4, [pc, #164]	; (80c6c <calculateAzimuthAngle+0x1f4>)
   80bc6:	47a0      	blx	r4
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
   80bc8:	2200      	movs	r2, #0
   80bca:	4b29      	ldr	r3, [pc, #164]	; (80c70 <calculateAzimuthAngle+0x1f8>)
   80bcc:	4c29      	ldr	r4, [pc, #164]	; (80c74 <calculateAzimuthAngle+0x1fc>)
   80bce:	47a0      	blx	r4
   80bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
   80bd4:	4620      	mov	r0, r4
   80bd6:	4629      	mov	r1, r5
   80bd8:	2200      	movs	r2, #0
   80bda:	2300      	movs	r3, #0
   80bdc:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 80c80 <calculateAzimuthAngle+0x208>
   80be0:	47e0      	blx	ip
   80be2:	b338      	cbz	r0, 80c34 <calculateAzimuthAngle+0x1bc>
   80be4:	4630      	mov	r0, r6
   80be6:	4639      	mov	r1, r7
   80be8:	2200      	movs	r2, #0
   80bea:	2300      	movs	r3, #0
   80bec:	f8df c06c 	ldr.w	ip, [pc, #108]	; 80c5c <calculateAzimuthAngle+0x1e4>
   80bf0:	47e0      	blx	ip
   80bf2:	b318      	cbz	r0, 80c3c <calculateAzimuthAngle+0x1c4>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
   80bf4:	4620      	mov	r0, r4
   80bf6:	4629      	mov	r1, r5
   80bf8:	4632      	mov	r2, r6
   80bfa:	463b      	mov	r3, r7
   80bfc:	4c19      	ldr	r4, [pc, #100]	; (80c64 <calculateAzimuthAngle+0x1ec>)
   80bfe:	47a0      	blx	r4
   80c00:	4b19      	ldr	r3, [pc, #100]	; (80c68 <calculateAzimuthAngle+0x1f0>)
   80c02:	4798      	blx	r3
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
   80c04:	a310      	add	r3, pc, #64	; (adr r3, 80c48 <calculateAzimuthAngle+0x1d0>)
   80c06:	e9d3 2300 	ldrd	r2, r3, [r3]
   80c0a:	4c18      	ldr	r4, [pc, #96]	; (80c6c <calculateAzimuthAngle+0x1f4>)
   80c0c:	47a0      	blx	r4
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
   80c0e:	2200      	movs	r2, #0
   80c10:	4b19      	ldr	r3, [pc, #100]	; (80c78 <calculateAzimuthAngle+0x200>)
   80c12:	4c18      	ldr	r4, [pc, #96]	; (80c74 <calculateAzimuthAngle+0x1fc>)
   80c14:	47a0      	blx	r4
   80c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	double deltaY = Yb-Ya;
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
	{
		azimutAngle = 0;
   80c1a:	2000      	movs	r0, #0
   80c1c:	2100      	movs	r1, #0
   80c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		{
			azimutAngle = 0;
		}
		else
		{
			azimutAngle = 180;
   80c22:	2000      	movs	r0, #0
   80c24:	4912      	ldr	r1, [pc, #72]	; (80c70 <calculateAzimuthAngle+0x1f8>)
   80c26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		{
			azimutAngle = 90;
		}
		else
		{
			azimutAngle = 270;
   80c2a:	a109      	add	r1, pc, #36	; (adr r1, 80c50 <calculateAzimuthAngle+0x1d8>)
   80c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
   80c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
@param Ya the y coordinate for A
@param Yb the y coordinate for B
return azimutAngle the azimuth angle from A to B
**/
double calculateAzimuthAngle (double Xa, double Ya, double Xb, double Yb){
	double azimutAngle = 0;
   80c34:	2000      	movs	r0, #0
   80c36:	2100      	movs	r1, #0
   80c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c3c:	2000      	movs	r0, #0
   80c3e:	2100      	movs	r1, #0
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
		}
	}
	
	return azimutAngle;
}
   80c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c44:	f3af 8000 	nop.w
   80c48:	1a63c1f8 	.word	0x1a63c1f8
   80c4c:	404ca5dc 	.word	0x404ca5dc
   80c50:	00000000 	.word	0x00000000
   80c54:	4070e000 	.word	0x4070e000
   80c58:	000848e9 	.word	0x000848e9
   80c5c:	00084939 	.word	0x00084939
   80c60:	40568000 	.word	0x40568000
   80c64:	0008466d 	.word	0x0008466d
   80c68:	00083ad1 	.word	0x00083ad1
   80c6c:	00084419 	.word	0x00084419
   80c70:	40668000 	.word	0x40668000
   80c74:	000840b5 	.word	0x000840b5
   80c78:	40768000 	.word	0x40768000
   80c7c:	000840b1 	.word	0x000840b1
   80c80:	000848fd 	.word	0x000848fd
   80c84:	f3af 8000 	nop.w

00080c88 <calcluteRotationAngle>:
@param Ya the y coordinate for A
@param Yb the x coordinate for B
@param Yc the y coordinate for C
return rotationAngle the rotation angle from A to target C
**/
double calcluteRotationAngle (double Xa, double Ya, double Xb, double Yb, double Xc, double Yc){
   80c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80c8c:	b084      	sub	sp, #16
   80c8e:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
   80c92:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
	
	double AoB = calculateAzimuthAngle(Xa, Ya, Xb, Yb);
   80c96:	e9cd 4500 	strd	r4, r5, [sp]
   80c9a:	e9cd 8902 	strd	r8, r9, [sp, #8]
   80c9e:	f8df a08c 	ldr.w	sl, [pc, #140]	; 80d2c <calcluteRotationAngle+0xa4>
   80ca2:	47d0      	blx	sl
   80ca4:	4606      	mov	r6, r0
   80ca6:	460f      	mov	r7, r1
	double BoC = calculateAzimuthAngle(Xb, Yb, Xc, Yc);
   80ca8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   80cac:	e9cd 2300 	strd	r2, r3, [sp]
   80cb0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   80cb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
   80cb8:	4620      	mov	r0, r4
   80cba:	4629      	mov	r1, r5
   80cbc:	4642      	mov	r2, r8
   80cbe:	464b      	mov	r3, r9
   80cc0:	47d0      	blx	sl
	double rotationAngle = BoC-AoB;
   80cc2:	4632      	mov	r2, r6
   80cc4:	463b      	mov	r3, r7
   80cc6:	4c12      	ldr	r4, [pc, #72]	; (80d10 <calcluteRotationAngle+0x88>)
   80cc8:	47a0      	blx	r4
   80cca:	4604      	mov	r4, r0
   80ccc:	460d      	mov	r5, r1
	if (rotationAngle > 180)
   80cce:	2200      	movs	r2, #0
   80cd0:	4b10      	ldr	r3, [pc, #64]	; (80d14 <calcluteRotationAngle+0x8c>)
   80cd2:	4e11      	ldr	r6, [pc, #68]	; (80d18 <calcluteRotationAngle+0x90>)
   80cd4:	47b0      	blx	r6
   80cd6:	b138      	cbz	r0, 80ce8 <calcluteRotationAngle+0x60>
	{
		rotationAngle =  rotationAngle - 360;
   80cd8:	4620      	mov	r0, r4
   80cda:	4629      	mov	r1, r5
   80cdc:	2200      	movs	r2, #0
   80cde:	4b0f      	ldr	r3, [pc, #60]	; (80d1c <calcluteRotationAngle+0x94>)
   80ce0:	4c0b      	ldr	r4, [pc, #44]	; (80d10 <calcluteRotationAngle+0x88>)
   80ce2:	47a0      	blx	r4
   80ce4:	4604      	mov	r4, r0
   80ce6:	460d      	mov	r5, r1
	}
	if (rotationAngle < -180)
   80ce8:	4620      	mov	r0, r4
   80cea:	4629      	mov	r1, r5
   80cec:	2200      	movs	r2, #0
   80cee:	4b0c      	ldr	r3, [pc, #48]	; (80d20 <calcluteRotationAngle+0x98>)
   80cf0:	4e0c      	ldr	r6, [pc, #48]	; (80d24 <calcluteRotationAngle+0x9c>)
   80cf2:	47b0      	blx	r6
   80cf4:	b138      	cbz	r0, 80d06 <calcluteRotationAngle+0x7e>
	{
		rotationAngle =  rotationAngle + 360;
   80cf6:	4620      	mov	r0, r4
   80cf8:	4629      	mov	r1, r5
   80cfa:	2200      	movs	r2, #0
   80cfc:	4b07      	ldr	r3, [pc, #28]	; (80d1c <calcluteRotationAngle+0x94>)
   80cfe:	4c0a      	ldr	r4, [pc, #40]	; (80d28 <calcluteRotationAngle+0xa0>)
   80d00:	47a0      	blx	r4
   80d02:	4604      	mov	r4, r0
   80d04:	460d      	mov	r5, r1
	}
	return rotationAngle;
   80d06:	4620      	mov	r0, r4
   80d08:	4629      	mov	r1, r5
   80d0a:	b004      	add	sp, #16
   80d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80d10:	000840b1 	.word	0x000840b1
   80d14:	40668000 	.word	0x40668000
   80d18:	00084939 	.word	0x00084939
   80d1c:	40768000 	.word	0x40768000
   80d20:	c0668000 	.word	0xc0668000
   80d24:	000848fd 	.word	0x000848fd
   80d28:	000840b5 	.word	0x000840b5
   80d2c:	00080a79 	.word	0x00080a79

00080d30 <initPin21>:
	
}

/* This method initialize channel instance and configure PWM channel 4 for pin 9,
selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin21(void){
   80d30:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   80d32:	2055      	movs	r0, #85	; 0x55
   80d34:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80d38:	4b0b      	ldr	r3, [pc, #44]	; (80d68 <initPin21+0x38>)
   80d3a:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_21.channel = PWM_CHANNEL_4;
   80d3c:	4b0b      	ldr	r3, [pc, #44]	; (80d6c <initPin21+0x3c>)
   80d3e:	2404      	movs	r4, #4
   80d40:	601c      	str	r4, [r3, #0]
	PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80d42:	220b      	movs	r2, #11
   80d44:	605a      	str	r2, [r3, #4]
	PWM_pin_21.polarity = PWM_LOW;
   80d46:	2200      	movs	r2, #0
   80d48:	729a      	strb	r2, [r3, #10]
	PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   80d4a:	811a      	strh	r2, [r3, #8]
	PWM_pin_21.ul_period = 7500;
   80d4c:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80d50:	6119      	str	r1, [r3, #16]
	PWM_pin_21.ul_duty = 0;
   80d52:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   80d54:	4d06      	ldr	r5, [pc, #24]	; (80d70 <initPin21+0x40>)
   80d56:	4628      	mov	r0, r5
   80d58:	4619      	mov	r1, r3
   80d5a:	4b06      	ldr	r3, [pc, #24]	; (80d74 <initPin21+0x44>)
   80d5c:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   80d5e:	4628      	mov	r0, r5
   80d60:	4621      	mov	r1, r4
   80d62:	4b05      	ldr	r3, [pc, #20]	; (80d78 <initPin21+0x48>)
   80d64:	4798      	blx	r3
   80d66:	bd38      	pop	{r3, r4, r5, pc}
   80d68:	000833f5 	.word	0x000833f5
   80d6c:	20078d44 	.word	0x20078d44
   80d70:	40094000 	.word	0x40094000
   80d74:	00080329 	.word	0x00080329
   80d78:	00080451 	.word	0x00080451

00080d7c <initPin22>:
}

/* This method initialize channel instance and configure PWM channel 5 for pin 8,
selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin22(void){
   80d7c:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   80d7e:	2056      	movs	r0, #86	; 0x56
   80d80:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80d84:	4b0b      	ldr	r3, [pc, #44]	; (80db4 <initPin22+0x38>)
   80d86:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_22.channel = PWM_CHANNEL_5;
   80d88:	4b0b      	ldr	r3, [pc, #44]	; (80db8 <initPin22+0x3c>)
   80d8a:	2405      	movs	r4, #5
   80d8c:	601c      	str	r4, [r3, #0]
	PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80d8e:	220b      	movs	r2, #11
   80d90:	605a      	str	r2, [r3, #4]
	PWM_pin_22.polarity = PWM_LOW;
   80d92:	2200      	movs	r2, #0
   80d94:	729a      	strb	r2, [r3, #10]
	PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   80d96:	811a      	strh	r2, [r3, #8]
	PWM_pin_22.ul_period = 7500;
   80d98:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80d9c:	6119      	str	r1, [r3, #16]
	PWM_pin_22.ul_duty = 0;
   80d9e:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_22);
   80da0:	4d06      	ldr	r5, [pc, #24]	; (80dbc <initPin22+0x40>)
   80da2:	4628      	mov	r0, r5
   80da4:	4619      	mov	r1, r3
   80da6:	4b06      	ldr	r3, [pc, #24]	; (80dc0 <initPin22+0x44>)
   80da8:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_5);
   80daa:	4628      	mov	r0, r5
   80dac:	4621      	mov	r1, r4
   80dae:	4b05      	ldr	r3, [pc, #20]	; (80dc4 <initPin22+0x48>)
   80db0:	4798      	blx	r3
   80db2:	bd38      	pop	{r3, r4, r5, pc}
   80db4:	000833f5 	.word	0x000833f5
   80db8:	20078d1c 	.word	0x20078d1c
   80dbc:	40094000 	.word	0x40094000
   80dc0:	00080329 	.word	0x00080329
   80dc4:	00080451 	.word	0x00080451

00080dc8 <PWM_init>:
pwm_channel_t PWM_pin_21;
pwm_channel_t PWM_pin_22;


/* This method configure PWM clock   */
void PWM_init(void){
   80dc8:	b530      	push	{r4, r5, lr}
   80dca:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   80dcc:	2024      	movs	r0, #36	; 0x24
   80dce:	4b0d      	ldr	r3, [pc, #52]	; (80e04 <PWM_init+0x3c>)
   80dd0:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   80dd2:	4c0d      	ldr	r4, [pc, #52]	; (80e08 <PWM_init+0x40>)
   80dd4:	4620      	mov	r0, r4
   80dd6:	2104      	movs	r1, #4
   80dd8:	4d0c      	ldr	r5, [pc, #48]	; (80e0c <PWM_init+0x44>)
   80dda:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   80ddc:	4620      	mov	r0, r4
   80dde:	2105      	movs	r1, #5
   80de0:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   80de2:	4b0b      	ldr	r3, [pc, #44]	; (80e10 <PWM_init+0x48>)
   80de4:	9301      	str	r3, [sp, #4]
   80de6:	2300      	movs	r3, #0
   80de8:	9302      	str	r3, [sp, #8]
   80dea:	4b0a      	ldr	r3, [pc, #40]	; (80e14 <PWM_init+0x4c>)
   80dec:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &PWMDAC_clock_config);
   80dee:	4620      	mov	r0, r4
   80df0:	a901      	add	r1, sp, #4
   80df2:	4b09      	ldr	r3, [pc, #36]	; (80e18 <PWM_init+0x50>)
   80df4:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   80df6:	4b09      	ldr	r3, [pc, #36]	; (80e1c <PWM_init+0x54>)
   80df8:	4798      	blx	r3
	initPin22();
   80dfa:	4b09      	ldr	r3, [pc, #36]	; (80e20 <PWM_init+0x58>)
   80dfc:	4798      	blx	r3
	
}
   80dfe:	b005      	add	sp, #20
   80e00:	bd30      	pop	{r4, r5, pc}
   80e02:	bf00      	nop
   80e04:	00083735 	.word	0x00083735
   80e08:	40094000 	.word	0x40094000
   80e0c:	0008045d 	.word	0x0008045d
   80e10:	000f4240 	.word	0x000f4240
   80e14:	0501bd00 	.word	0x0501bd00
   80e18:	000802e9 	.word	0x000802e9
   80e1c:	00080d31 	.word	0x00080d31
   80e20:	00080d7d 	.word	0x00080d7d

00080e24 <leftWheel>:
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_5);
}
/* This method changes the duty cycle of PWM signal on pin 9. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void leftWheel(uint32_t duty){
   80e24:	b508      	push	{r3, lr}
	if(duty<800){
   80e26:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80e2a:	d305      	bcc.n	80e38 <leftWheel+0x14>
   80e2c:	f640 0298 	movw	r2, #2200	; 0x898
   80e30:	4290      	cmp	r0, r2
   80e32:	bf38      	it	cc
   80e34:	4602      	movcc	r2, r0
   80e36:	e001      	b.n	80e3c <leftWheel+0x18>
		duty=800;
   80e38:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_21, duty );
   80e3c:	4802      	ldr	r0, [pc, #8]	; (80e48 <leftWheel+0x24>)
   80e3e:	4903      	ldr	r1, [pc, #12]	; (80e4c <leftWheel+0x28>)
   80e40:	4b03      	ldr	r3, [pc, #12]	; (80e50 <leftWheel+0x2c>)
   80e42:	4798      	blx	r3
   80e44:	bd08      	pop	{r3, pc}
   80e46:	bf00      	nop
   80e48:	40094000 	.word	0x40094000
   80e4c:	20078d44 	.word	0x20078d44
   80e50:	0008042d 	.word	0x0008042d

00080e54 <rightWheel>:
}

/* This method changes the duty cycle of PWM signal on pin 8. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void rightWheel(uint32_t duty){
   80e54:	b508      	push	{r3, lr}
	
	if(duty<800){
   80e56:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80e5a:	d305      	bcc.n	80e68 <rightWheel+0x14>
   80e5c:	f640 0298 	movw	r2, #2200	; 0x898
   80e60:	4290      	cmp	r0, r2
   80e62:	bf38      	it	cc
   80e64:	4602      	movcc	r2, r0
   80e66:	e001      	b.n	80e6c <rightWheel+0x18>
		duty=800;
   80e68:	f44f 7248 	mov.w	r2, #800	; 0x320
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_22, duty );
   80e6c:	4802      	ldr	r0, [pc, #8]	; (80e78 <rightWheel+0x24>)
   80e6e:	4903      	ldr	r1, [pc, #12]	; (80e7c <rightWheel+0x28>)
   80e70:	4b03      	ldr	r3, [pc, #12]	; (80e80 <rightWheel+0x2c>)
   80e72:	4798      	blx	r3
   80e74:	bd08      	pop	{r3, pc}
   80e76:	bf00      	nop
   80e78:	40094000 	.word	0x40094000
   80e7c:	20078d1c 	.word	0x20078d1c
   80e80:	0008042d 	.word	0x0008042d

00080e84 <pin12_edge_handler>:
#include <inttypes.h>
#include "StepCounter_ISR.h"
#include "consoleFunctions.h"

void pin12_edge_handler(const uint32_t id, const uint32_t index)
{
   80e84:	b508      	push	{r3, lr}
	if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   80e86:	4806      	ldr	r0, [pc, #24]	; (80ea0 <pin12_edge_handler+0x1c>)
   80e88:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80e8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80e90:	4b04      	ldr	r3, [pc, #16]	; (80ea4 <pin12_edge_handler+0x20>)
   80e92:	4798      	blx	r3
   80e94:	b118      	cbz	r0, 80e9e <pin12_edge_handler+0x1a>
		//increase the counter value
		counter_2++;
   80e96:	4b04      	ldr	r3, [pc, #16]	; (80ea8 <pin12_edge_handler+0x24>)
   80e98:	881a      	ldrh	r2, [r3, #0]
   80e9a:	3201      	adds	r2, #1
   80e9c:	801a      	strh	r2, [r3, #0]
   80e9e:	bd08      	pop	{r3, pc}
   80ea0:	400e1200 	.word	0x400e1200
   80ea4:	00083301 	.word	0x00083301
   80ea8:	20078d6c 	.word	0x20078d6c

00080eac <pin14_edge_handler>:
	}
	
}

void pin14_edge_handler(const uint32_t id, const uint32_t index)
{
   80eac:	b508      	push	{r3, lr}
	// Checks if pin 51 is high
	if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   80eae:	4806      	ldr	r0, [pc, #24]	; (80ec8 <pin14_edge_handler+0x1c>)
   80eb0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80eb4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80eb8:	4b04      	ldr	r3, [pc, #16]	; (80ecc <pin14_edge_handler+0x20>)
   80eba:	4798      	blx	r3
   80ebc:	b118      	cbz	r0, 80ec6 <pin14_edge_handler+0x1a>
		//Increase the counter value
		counter_1++;
   80ebe:	4b04      	ldr	r3, [pc, #16]	; (80ed0 <pin14_edge_handler+0x24>)
   80ec0:	881a      	ldrh	r2, [r3, #0]
   80ec2:	3201      	adds	r2, #1
   80ec4:	801a      	strh	r2, [r3, #0]
   80ec6:	bd08      	pop	{r3, pc}
   80ec8:	400e1000 	.word	0x400e1000
   80ecc:	00083301 	.word	0x00083301
   80ed0:	20078d6e 	.word	0x20078d6e

00080ed4 <attach_interupt>:

/*
* Runs one time when program starts.
*/
void attach_interupt(void)
{
   80ed4:	b570      	push	{r4, r5, r6, lr}
   80ed6:	b082      	sub	sp, #8

	//Enable the module clock to the PIOB peripheral
	pmc_enable_periph_clk(ID_PIOB);
   80ed8:	200c      	movs	r0, #12
   80eda:	4c1a      	ldr	r4, [pc, #104]	; (80f44 <attach_interupt+0x70>)
   80edc:	47a0      	blx	r4
	//Enable the module clock to the PIOC peripheral
	pmc_enable_periph_clk(ID_PIOC);
   80ede:	200d      	movs	r0, #13
   80ee0:	47a0      	blx	r4
	//Set pin 12 direction on PIOC as input, with pullup
	pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   80ee2:	4d19      	ldr	r5, [pc, #100]	; (80f48 <attach_interupt+0x74>)
   80ee4:	4628      	mov	r0, r5
   80ee6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80eea:	2201      	movs	r2, #1
   80eec:	4e17      	ldr	r6, [pc, #92]	; (80f4c <attach_interupt+0x78>)
   80eee:	47b0      	blx	r6
	//Set pin 14 direction on PIOB as input, with pullup
	pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   80ef0:	4c17      	ldr	r4, [pc, #92]	; (80f50 <attach_interupt+0x7c>)
   80ef2:	4620      	mov	r0, r4
   80ef4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80ef8:	2201      	movs	r2, #1
   80efa:	47b0      	blx	r6
	//Configure the input pin 12 interrupt mode and handler pin51
	pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_RISE_EDGE, pin12_edge_handler);
   80efc:	4b15      	ldr	r3, [pc, #84]	; (80f54 <attach_interupt+0x80>)
   80efe:	9300      	str	r3, [sp, #0]
   80f00:	4628      	mov	r0, r5
   80f02:	210d      	movs	r1, #13
   80f04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80f08:	2370      	movs	r3, #112	; 0x70
   80f0a:	4e13      	ldr	r6, [pc, #76]	; (80f58 <attach_interupt+0x84>)
   80f0c:	47b0      	blx	r6
	//Configure the input pin 14 interrupt mode and handler pin53
	pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_RISE_EDGE, pin14_edge_handler);
   80f0e:	4b13      	ldr	r3, [pc, #76]	; (80f5c <attach_interupt+0x88>)
   80f10:	9300      	str	r3, [sp, #0]
   80f12:	4620      	mov	r0, r4
   80f14:	210c      	movs	r1, #12
   80f16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80f1a:	2370      	movs	r3, #112	; 0x70
   80f1c:	47b0      	blx	r6
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOC,PIO_PC12);
   80f1e:	4628      	mov	r0, r5
   80f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80f24:	4d0e      	ldr	r5, [pc, #56]	; (80f60 <attach_interupt+0x8c>)
   80f26:	47a8      	blx	r5
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOB,PIO_PB14);
   80f28:	4620      	mov	r0, r4
   80f2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80f2e:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80f30:	4b0c      	ldr	r3, [pc, #48]	; (80f64 <attach_interupt+0x90>)
   80f32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80f36:	601a      	str	r2, [r3, #0]
   80f38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80f3c:	601a      	str	r2, [r3, #0]
	//Enable interrupt handling from the PIOB module:
	NVIC_EnableIRQ(PIOB_IRQn);
	// 	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	// 	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);

}
   80f3e:	b002      	add	sp, #8
   80f40:	bd70      	pop	{r4, r5, r6, pc}
   80f42:	bf00      	nop
   80f44:	00083735 	.word	0x00083735
   80f48:	400e1200 	.word	0x400e1200
   80f4c:	00083359 	.word	0x00083359
   80f50:	400e1000 	.word	0x400e1000
   80f54:	00080e85 	.word	0x00080e85
   80f58:	000835c1 	.word	0x000835c1
   80f5c:	00080ead 	.word	0x00080ead
   80f60:	000833e5 	.word	0x000833e5
   80f64:	e000e100 	.word	0xe000e100

00080f68 <reset_Counter>:
// 		c_counter = 0;
// 	}
// }

void reset_Counter(void){
	counter_1=0;
   80f68:	2300      	movs	r3, #0
   80f6a:	4a02      	ldr	r2, [pc, #8]	; (80f74 <reset_Counter+0xc>)
   80f6c:	8013      	strh	r3, [r2, #0]
	counter_2=0;
   80f6e:	4a02      	ldr	r2, [pc, #8]	; (80f78 <reset_Counter+0x10>)
   80f70:	8013      	strh	r3, [r2, #0]
   80f72:	4770      	bx	lr
   80f74:	20078d6e 	.word	0x20078d6e
   80f78:	20078d6c 	.word	0x20078d6c

00080f7c <task_unoComm>:
#include "task.h"
#include "arlo/Arlo.h"
extern Bool liftProcessFinished;

void task_unoComm(void *pvParameters)
{
   80f7c:	b570      	push	{r4, r5, r6, lr}
   80f7e:	b082      	sub	sp, #8
	
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 1000;

	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80f80:	4b0d      	ldr	r3, [pc, #52]	; (80fb8 <task_unoComm+0x3c>)
   80f82:	4798      	blx	r3
   80f84:	f8ad 0006 	strh.w	r0, [sp, #6]

	while (1)
	{
		static uint8_t i = 1;
		/* Lifts object */
		if (i)
   80f88:	4c0c      	ldr	r4, [pc, #48]	; (80fbc <task_unoComm+0x40>)
		{
			arlo_lift_object(CUBE);
   80f8a:	4e0d      	ldr	r6, [pc, #52]	; (80fc0 <task_unoComm+0x44>)
		}
		
		Pick_Up_Status status = 0;
		if (status != PICK_UP_DONE)
		{
			delay_ms(500);
   80f8c:	4d0d      	ldr	r5, [pc, #52]	; (80fc4 <task_unoComm+0x48>)

	while (1)
	{
		static uint8_t i = 1;
		/* Lifts object */
		if (i)
   80f8e:	7823      	ldrb	r3, [r4, #0]
   80f90:	b11b      	cbz	r3, 80f9a <task_unoComm+0x1e>
		{
			arlo_lift_object(CUBE);
   80f92:	2003      	movs	r0, #3
   80f94:	47b0      	blx	r6
			i = 2;
   80f96:	2302      	movs	r3, #2
   80f98:	7023      	strb	r3, [r4, #0]
		}
		
		Pick_Up_Status status = 0;
		if (status != PICK_UP_DONE)
		{
			delay_ms(500);
   80f9a:	4628      	mov	r0, r5
   80f9c:	4b0a      	ldr	r3, [pc, #40]	; (80fc8 <task_unoComm+0x4c>)
   80f9e:	4798      	blx	r3
			status = arlo_get_pick_up_status();
   80fa0:	4b0a      	ldr	r3, [pc, #40]	; (80fcc <task_unoComm+0x50>)
   80fa2:	4798      	blx	r3
		{
			liftProcessFinished = true;
			i = 1;
		}
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle after have finished everything
   80fa4:	f10d 0006 	add.w	r0, sp, #6
   80fa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   80fac:	4b08      	ldr	r3, [pc, #32]	; (80fd0 <task_unoComm+0x54>)
   80fae:	4798      	blx	r3
		vTaskSuspend(NULL);
   80fb0:	2000      	movs	r0, #0
   80fb2:	4b08      	ldr	r3, [pc, #32]	; (80fd4 <task_unoComm+0x58>)
   80fb4:	4798      	blx	r3
	}
   80fb6:	e7ea      	b.n	80f8e <task_unoComm+0x12>
   80fb8:	00082709 	.word	0x00082709
   80fbc:	20070138 	.word	0x20070138
   80fc0:	0008022d 	.word	0x0008022d
   80fc4:	002dc6c0 	.word	0x002dc6c0
   80fc8:	20070001 	.word	0x20070001
   80fcc:	00080191 	.word	0x00080191
   80fd0:	0008295d 	.word	0x0008295d
   80fd4:	00082b09 	.word	0x00082b09

00080fd8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80fd8:	6943      	ldr	r3, [r0, #20]
   80fda:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80fde:	bf1d      	ittte	ne
   80fe0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80fe4:	61c1      	strne	r1, [r0, #28]
	return 0;
   80fe6:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80fe8:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80fea:	4770      	bx	lr

00080fec <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80fec:	6943      	ldr	r3, [r0, #20]
   80fee:	f013 0f01 	tst.w	r3, #1
   80ff2:	d005      	beq.n	81000 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80ff4:	6983      	ldr	r3, [r0, #24]
   80ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80ffa:	600b      	str	r3, [r1, #0]

	return 0;
   80ffc:	2000      	movs	r0, #0
   80ffe:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81000:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81002:	4770      	bx	lr

00081004 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81008:	460e      	mov	r6, r1
   8100a:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8100c:	3801      	subs	r0, #1
   8100e:	2802      	cmp	r0, #2
   81010:	d80f      	bhi.n	81032 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81012:	b192      	cbz	r2, 8103a <_write+0x36>
   81014:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81016:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81054 <_write+0x50>
   8101a:	4f0d      	ldr	r7, [pc, #52]	; (81050 <_write+0x4c>)
   8101c:	f8d8 0000 	ldr.w	r0, [r8]
   81020:	5d31      	ldrb	r1, [r6, r4]
   81022:	683b      	ldr	r3, [r7, #0]
   81024:	4798      	blx	r3
   81026:	2800      	cmp	r0, #0
   81028:	db0a      	blt.n	81040 <_write+0x3c>
			return -1;
		}
		++nChars;
   8102a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8102c:	42a5      	cmp	r5, r4
   8102e:	d1f5      	bne.n	8101c <_write+0x18>
   81030:	e00a      	b.n	81048 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81032:	f04f 30ff 	mov.w	r0, #4294967295
   81036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   8103a:	2000      	movs	r0, #0
   8103c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81040:	f04f 30ff 	mov.w	r0, #4294967295
   81044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81048:	4620      	mov	r0, r4
	}
	return nChars;
}
   8104a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8104e:	bf00      	nop
   81050:	20078d70 	.word	0x20078d70
   81054:	20078d74 	.word	0x20078d74

00081058 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81058:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8105a:	23ac      	movs	r3, #172	; 0xac
   8105c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8105e:	680a      	ldr	r2, [r1, #0]
   81060:	684b      	ldr	r3, [r1, #4]
   81062:	fbb2 f3f3 	udiv	r3, r2, r3
   81066:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81068:	1e5c      	subs	r4, r3, #1
   8106a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8106e:	4294      	cmp	r4, r2
   81070:	d80a      	bhi.n	81088 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81072:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81074:	688b      	ldr	r3, [r1, #8]
   81076:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81078:	f240 2302 	movw	r3, #514	; 0x202
   8107c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81080:	2350      	movs	r3, #80	; 0x50
   81082:	6003      	str	r3, [r0, #0]

	return 0;
   81084:	2000      	movs	r0, #0
   81086:	e000      	b.n	8108a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81088:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8108a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8108e:	4770      	bx	lr

00081090 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81090:	6943      	ldr	r3, [r0, #20]
   81092:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81096:	bf1a      	itte	ne
   81098:	61c1      	strne	r1, [r0, #28]
	return 0;
   8109a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   8109c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8109e:	4770      	bx	lr

000810a0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   810a0:	6943      	ldr	r3, [r0, #20]
   810a2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   810a6:	bf1d      	ittte	ne
   810a8:	6983      	ldrne	r3, [r0, #24]
   810aa:	700b      	strbne	r3, [r1, #0]
	return 0;
   810ac:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   810ae:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   810b0:	4770      	bx	lr
   810b2:	bf00      	nop

000810b4 <task_getCordinates>:
#include <asf.h>
#include <FreeRTOS.h>
#include <inttypes.h>
#include "Task_GetCordinates.h"
void task_getCordinates(void *pvParameters)
{
   810b4:	b570      	push	{r4, r5, r6, lr}
   810b6:	b082      	sub	sp, #8

	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 50;

	xLastWakeTime = xTaskGetTickCount();//Initialise the xLastWakeTime variable with the current time.
   810b8:	4b05      	ldr	r3, [pc, #20]	; (810d0 <task_getCordinates+0x1c>)
   810ba:	4798      	blx	r3
   810bc:	ac02      	add	r4, sp, #8
   810be:	f824 0d02 	strh.w	r0, [r4, #-2]!


	while (1) {

		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle.
   810c2:	2632      	movs	r6, #50	; 0x32
   810c4:	4d03      	ldr	r5, [pc, #12]	; (810d4 <task_getCordinates+0x20>)
   810c6:	4620      	mov	r0, r4
   810c8:	4631      	mov	r1, r6
   810ca:	47a8      	blx	r5
   810cc:	e7fb      	b.n	810c6 <task_getCordinates+0x12>
   810ce:	bf00      	nop
   810d0:	00082709 	.word	0x00082709
   810d4:	0008295d 	.word	0x0008295d

000810d8 <move>:
	}
}



void move (void){
   810d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   810dc:	b089      	sub	sp, #36	; 0x24
	if (distance < 0)
   810de:	4b84      	ldr	r3, [pc, #528]	; (812f0 <move+0x218>)
   810e0:	681b      	ldr	r3, [r3, #0]
   810e2:	2b00      	cmp	r3, #0
	{
		direction =-1;
   810e4:	bfb4      	ite	lt
   810e6:	f04f 32ff 	movlt.w	r2, #4294967295
	}
	else
	{
		direction =1;
   810ea:	2201      	movge	r2, #1
   810ec:	4b81      	ldr	r3, [pc, #516]	; (812f4 <move+0x21c>)
   810ee:	601a      	str	r2, [r3, #0]
	}

	totMovement = ((counter_1+counter_2)/2);
   810f0:	4b81      	ldr	r3, [pc, #516]	; (812f8 <move+0x220>)
   810f2:	881d      	ldrh	r5, [r3, #0]
   810f4:	4b81      	ldr	r3, [pc, #516]	; (812fc <move+0x224>)
   810f6:	881e      	ldrh	r6, [r3, #0]
   810f8:	eb05 0806 	add.w	r8, r5, r6
   810fc:	ea4f 0868 	mov.w	r8, r8, asr #1
   81100:	4c7f      	ldr	r4, [pc, #508]	; (81300 <move+0x228>)
   81102:	4640      	mov	r0, r8
   81104:	47a0      	blx	r4
   81106:	e9cd 0100 	strd	r0, r1, [sp]
   8110a:	4b7e      	ldr	r3, [pc, #504]	; (81304 <move+0x22c>)
   8110c:	e9c3 0100 	strd	r0, r1, [r3]
	measurementValue = (counter_2-counter_1);// Calculates the error differences
   81110:	1b70      	subs	r0, r6, r5
   81112:	47a0      	blx	r4
   81114:	4602      	mov	r2, r0
   81116:	460b      	mov	r3, r1
   81118:	497b      	ldr	r1, [pc, #492]	; (81308 <move+0x230>)
   8111a:	e9c1 2300 	strd	r2, r3, [r1]
	proportionalError = (referenceValue - measurementValue); // Calculates p-controller gain
   8111e:	497b      	ldr	r1, [pc, #492]	; (8130c <move+0x234>)
   81120:	e9d1 4500 	ldrd	r4, r5, [r1]
   81124:	4620      	mov	r0, r4
   81126:	4629      	mov	r1, r5
   81128:	4e79      	ldr	r6, [pc, #484]	; (81310 <move+0x238>)
   8112a:	47b0      	blx	r6
   8112c:	4606      	mov	r6, r0
   8112e:	460f      	mov	r7, r1
   81130:	4b78      	ldr	r3, [pc, #480]	; (81314 <move+0x23c>)
   81132:	e9c3 6700 	strd	r6, r7, [r3]
	if ((referenceValue > 0) && (proportionalError < 0))
   81136:	4620      	mov	r0, r4
   81138:	4629      	mov	r1, r5
   8113a:	2200      	movs	r2, #0
   8113c:	2300      	movs	r3, #0
   8113e:	4c76      	ldr	r4, [pc, #472]	; (81318 <move+0x240>)
   81140:	47a0      	blx	r4
   81142:	b1e0      	cbz	r0, 8117e <move+0xa6>
   81144:	4630      	mov	r0, r6
   81146:	4639      	mov	r1, r7
   81148:	2200      	movs	r2, #0
   8114a:	2300      	movs	r3, #0
   8114c:	4c73      	ldr	r4, [pc, #460]	; (8131c <move+0x244>)
   8114e:	47a0      	blx	r4
   81150:	b1a8      	cbz	r0, 8117e <move+0xa6>
	{
		referenceValue = 0;
   81152:	2200      	movs	r2, #0
   81154:	2300      	movs	r3, #0
   81156:	496d      	ldr	r1, [pc, #436]	; (8130c <move+0x234>)
   81158:	e9c1 2300 	strd	r2, r3, [r1]
		proportionalError=0;
   8115c:	496d      	ldr	r1, [pc, #436]	; (81314 <move+0x23c>)
   8115e:	e9c1 2300 	strd	r2, r3, [r1]
		sum=0;
   81162:	2000      	movs	r0, #0
   81164:	496e      	ldr	r1, [pc, #440]	; (81320 <move+0x248>)
   81166:	6008      	str	r0, [r1, #0]
		prevD=0;
   81168:	496e      	ldr	r1, [pc, #440]	; (81324 <move+0x24c>)
   8116a:	e9c1 2300 	strd	r2, r3, [r1]
		counter_1 = (counter_1+counter_2)/2;
   8116e:	fa1f f888 	uxth.w	r8, r8
   81172:	4b61      	ldr	r3, [pc, #388]	; (812f8 <move+0x220>)
   81174:	f8a3 8000 	strh.w	r8, [r3]
		counter_2=counter_1;
   81178:	4b60      	ldr	r3, [pc, #384]	; (812fc <move+0x224>)
   8117a:	f8a3 8000 	strh.w	r8, [r3]
	}
	if ((referenceValue < 0) && (proportionalError > 0))
   8117e:	4b63      	ldr	r3, [pc, #396]	; (8130c <move+0x234>)
   81180:	e9d3 0100 	ldrd	r0, r1, [r3]
   81184:	2200      	movs	r2, #0
   81186:	2300      	movs	r3, #0
   81188:	4c64      	ldr	r4, [pc, #400]	; (8131c <move+0x244>)
   8118a:	47a0      	blx	r4
   8118c:	b1e8      	cbz	r0, 811ca <move+0xf2>
   8118e:	4b61      	ldr	r3, [pc, #388]	; (81314 <move+0x23c>)
   81190:	e9d3 0100 	ldrd	r0, r1, [r3]
   81194:	2200      	movs	r2, #0
   81196:	2300      	movs	r3, #0
   81198:	4c5f      	ldr	r4, [pc, #380]	; (81318 <move+0x240>)
   8119a:	47a0      	blx	r4
   8119c:	b1a8      	cbz	r0, 811ca <move+0xf2>
	{
		referenceValue = 0;
   8119e:	2200      	movs	r2, #0
   811a0:	2300      	movs	r3, #0
   811a2:	495a      	ldr	r1, [pc, #360]	; (8130c <move+0x234>)
   811a4:	e9c1 2300 	strd	r2, r3, [r1]
		proportionalError=0;
   811a8:	495a      	ldr	r1, [pc, #360]	; (81314 <move+0x23c>)
   811aa:	e9c1 2300 	strd	r2, r3, [r1]
		sum=0;
   811ae:	2000      	movs	r0, #0
   811b0:	495b      	ldr	r1, [pc, #364]	; (81320 <move+0x248>)
   811b2:	6008      	str	r0, [r1, #0]
		prevD=0;
   811b4:	495b      	ldr	r1, [pc, #364]	; (81324 <move+0x24c>)
   811b6:	e9c1 2300 	strd	r2, r3, [r1]
		counter_1 = (counter_1+counter_2)/2;
   811ba:	494f      	ldr	r1, [pc, #316]	; (812f8 <move+0x220>)
   811bc:	8808      	ldrh	r0, [r1, #0]
   811be:	4b4f      	ldr	r3, [pc, #316]	; (812fc <move+0x224>)
   811c0:	881a      	ldrh	r2, [r3, #0]
   811c2:	4402      	add	r2, r0
   811c4:	0852      	lsrs	r2, r2, #1
   811c6:	800a      	strh	r2, [r1, #0]
		counter_2=counter_1;
   811c8:	801a      	strh	r2, [r3, #0]
	}
	sum = (sum + prevD);
   811ca:	f8df 9158 	ldr.w	r9, [pc, #344]	; 81324 <move+0x24c>
   811ce:	e9d9 6700 	ldrd	r6, r7, [r9]
   811d2:	e9cd 6702 	strd	r6, r7, [sp, #8]
   811d6:	4d52      	ldr	r5, [pc, #328]	; (81320 <move+0x248>)
   811d8:	4c49      	ldr	r4, [pc, #292]	; (81300 <move+0x228>)
   811da:	6828      	ldr	r0, [r5, #0]
   811dc:	47a0      	blx	r4
   811de:	f8df 8180 	ldr.w	r8, [pc, #384]	; 81360 <move+0x288>
   811e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   811e6:	47c0      	blx	r8
   811e8:	4b4f      	ldr	r3, [pc, #316]	; (81328 <move+0x250>)
   811ea:	4798      	blx	r3
   811ec:	6028      	str	r0, [r5, #0]
	integral= (sum * (dT/Ti));
   811ee:	4b4f      	ldr	r3, [pc, #316]	; (8132c <move+0x254>)
   811f0:	e9d3 6700 	ldrd	r6, r7, [r3]
   811f4:	e9cd 6704 	strd	r6, r7, [sp, #16]
   811f8:	47a0      	blx	r4
   811fa:	4604      	mov	r4, r0
   811fc:	460d      	mov	r5, r1
   811fe:	4e4c      	ldr	r6, [pc, #304]	; (81330 <move+0x258>)
   81200:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   81204:	4b4b      	ldr	r3, [pc, #300]	; (81334 <move+0x25c>)
   81206:	e9d3 2300 	ldrd	r2, r3, [r3]
   8120a:	47b0      	blx	r6
   8120c:	4602      	mov	r2, r0
   8120e:	460b      	mov	r3, r1
   81210:	4f49      	ldr	r7, [pc, #292]	; (81338 <move+0x260>)
   81212:	4620      	mov	r0, r4
   81214:	4629      	mov	r1, r5
   81216:	47b8      	blx	r7
   81218:	e9cd 0106 	strd	r0, r1, [sp, #24]
   8121c:	4b47      	ldr	r3, [pc, #284]	; (8133c <move+0x264>)
   8121e:	e9c3 0100 	strd	r0, r1, [r3]
	derivate = ((Td/dT) * (proportionalError-prevD));
   81222:	4b3c      	ldr	r3, [pc, #240]	; (81314 <move+0x23c>)
   81224:	e9d3 ab00 	ldrd	sl, fp, [r3]
   81228:	4b45      	ldr	r3, [pc, #276]	; (81340 <move+0x268>)
   8122a:	e9d3 0100 	ldrd	r0, r1, [r3]
   8122e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81232:	47b0      	blx	r6
   81234:	4604      	mov	r4, r0
   81236:	460d      	mov	r5, r1
   81238:	4650      	mov	r0, sl
   8123a:	4659      	mov	r1, fp
   8123c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   81240:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 81310 <move+0x238>
   81244:	47e0      	blx	ip
   81246:	4602      	mov	r2, r0
   81248:	460b      	mov	r3, r1
   8124a:	4620      	mov	r0, r4
   8124c:	4629      	mov	r1, r5
   8124e:	47b8      	blx	r7
   81250:	4604      	mov	r4, r0
   81252:	460d      	mov	r5, r1
   81254:	4b3b      	ldr	r3, [pc, #236]	; (81344 <move+0x26c>)
   81256:	e9c3 4500 	strd	r4, r5, [r3]
	controlValue =(K*(proportionalError+integral+ derivate)); //PID
   8125a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8125e:	4652      	mov	r2, sl
   81260:	465b      	mov	r3, fp
   81262:	47c0      	blx	r8
   81264:	4602      	mov	r2, r0
   81266:	460b      	mov	r3, r1
   81268:	4620      	mov	r0, r4
   8126a:	4629      	mov	r1, r5
   8126c:	47c0      	blx	r8
   8126e:	4b36      	ldr	r3, [pc, #216]	; (81348 <move+0x270>)
   81270:	e9d3 2300 	ldrd	r2, r3, [r3]
   81274:	47b8      	blx	r7
   81276:	4604      	mov	r4, r0
   81278:	460d      	mov	r5, r1
   8127a:	4b34      	ldr	r3, [pc, #208]	; (8134c <move+0x274>)
   8127c:	e9c3 4500 	strd	r4, r5, [r3]
	prevD=proportionalError;
   81280:	e9c9 ab00 	strd	sl, fp, [r9]
	//	Check if almost reached the destination to slow down and make a smoother brake
	if (((totMovement/totalPulses)>= 0.90) || ((totMovement/totalPulses)<= 0.05))
   81284:	e9dd 0100 	ldrd	r0, r1, [sp]
   81288:	4b31      	ldr	r3, [pc, #196]	; (81350 <move+0x278>)
   8128a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8128e:	47b0      	blx	r6
   81290:	4606      	mov	r6, r0
   81292:	460f      	mov	r7, r1
   81294:	a312      	add	r3, pc, #72	; (adr r3, 812e0 <move+0x208>)
   81296:	e9d3 2300 	ldrd	r2, r3, [r3]
   8129a:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 81364 <move+0x28c>
   8129e:	47e0      	blx	ip
   812a0:	b938      	cbnz	r0, 812b2 <move+0x1da>
   812a2:	4630      	mov	r0, r6
   812a4:	4639      	mov	r1, r7
   812a6:	a310      	add	r3, pc, #64	; (adr r3, 812e8 <move+0x210>)
   812a8:	e9d3 2300 	ldrd	r2, r3, [r3]
   812ac:	4e29      	ldr	r6, [pc, #164]	; (81354 <move+0x27c>)
   812ae:	47b0      	blx	r6
   812b0:	b118      	cbz	r0, 812ba <move+0x1e2>
	{
		speed = 130;
   812b2:	2282      	movs	r2, #130	; 0x82
   812b4:	4b28      	ldr	r3, [pc, #160]	; (81358 <move+0x280>)
   812b6:	801a      	strh	r2, [r3, #0]
   812b8:	e002      	b.n	812c0 <move+0x1e8>
	}
	//Else same speed set
	else
	{
		speed = 200;
   812ba:	22c8      	movs	r2, #200	; 0xc8
   812bc:	4b26      	ldr	r3, [pc, #152]	; (81358 <move+0x280>)
   812be:	801a      	strh	r2, [r3, #0]
	}
	if (controlValue>70)
   812c0:	4620      	mov	r0, r4
   812c2:	4629      	mov	r1, r5
   812c4:	2200      	movs	r2, #0
   812c6:	4b25      	ldr	r3, [pc, #148]	; (8135c <move+0x284>)
   812c8:	4e13      	ldr	r6, [pc, #76]	; (81318 <move+0x240>)
   812ca:	47b0      	blx	r6
   812cc:	2800      	cmp	r0, #0
   812ce:	d04b      	beq.n	81368 <move+0x290>
	{
		controlValue=70;
   812d0:	2200      	movs	r2, #0
   812d2:	4b22      	ldr	r3, [pc, #136]	; (8135c <move+0x284>)
   812d4:	491d      	ldr	r1, [pc, #116]	; (8134c <move+0x274>)
   812d6:	e9c1 2300 	strd	r2, r3, [r1]
   812da:	e051      	b.n	81380 <move+0x2a8>
   812dc:	f3af 8000 	nop.w
   812e0:	cccccccd 	.word	0xcccccccd
   812e4:	3feccccc 	.word	0x3feccccc
   812e8:	9999999a 	.word	0x9999999a
   812ec:	3fa99999 	.word	0x3fa99999
   812f0:	20070a70 	.word	0x20070a70
   812f4:	20070154 	.word	0x20070154
   812f8:	20078d6e 	.word	0x20078d6e
   812fc:	20078d6c 	.word	0x20078d6c
   81300:	0008434d 	.word	0x0008434d
   81304:	20070a68 	.word	0x20070a68
   81308:	20070a38 	.word	0x20070a38
   8130c:	20070a60 	.word	0x20070a60
   81310:	000840b1 	.word	0x000840b1
   81314:	20070a50 	.word	0x20070a50
   81318:	00084939 	.word	0x00084939
   8131c:	000848fd 	.word	0x000848fd
   81320:	20070a78 	.word	0x20070a78
   81324:	20070a58 	.word	0x20070a58
   81328:	0008494d 	.word	0x0008494d
   8132c:	20070160 	.word	0x20070160
   81330:	0008466d 	.word	0x0008466d
   81334:	20070148 	.word	0x20070148
   81338:	00084419 	.word	0x00084419
   8133c:	20070a80 	.word	0x20070a80
   81340:	20070140 	.word	0x20070140
   81344:	20070a48 	.word	0x20070a48
   81348:	20070170 	.word	0x20070170
   8134c:	20070a28 	.word	0x20070a28
   81350:	20078de8 	.word	0x20078de8
   81354:	00084911 	.word	0x00084911
   81358:	20070168 	.word	0x20070168
   8135c:	40518000 	.word	0x40518000
   81360:	000840b5 	.word	0x000840b5
   81364:	00084925 	.word	0x00084925
	}
	else if (controlValue<-70)
   81368:	4620      	mov	r0, r4
   8136a:	4629      	mov	r1, r5
   8136c:	2200      	movs	r2, #0
   8136e:	4b26      	ldr	r3, [pc, #152]	; (81408 <move+0x330>)
   81370:	4c26      	ldr	r4, [pc, #152]	; (8140c <move+0x334>)
   81372:	47a0      	blx	r4
   81374:	b120      	cbz	r0, 81380 <move+0x2a8>
	{
		controlValue=-70;
   81376:	2200      	movs	r2, #0
   81378:	4b23      	ldr	r3, [pc, #140]	; (81408 <move+0x330>)
   8137a:	4925      	ldr	r1, [pc, #148]	; (81410 <move+0x338>)
   8137c:	e9c1 2300 	strd	r2, r3, [r1]
	}
	
	rightWheel(1500 + ((speed+controlValue)*direction));//New speed for rightWheel
   81380:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 8142c <move+0x354>
   81384:	4e23      	ldr	r6, [pc, #140]	; (81414 <move+0x33c>)
   81386:	f8bb 0000 	ldrh.w	r0, [fp]
   8138a:	47b0      	blx	r6
   8138c:	f8df a080 	ldr.w	sl, [pc, #128]	; 81410 <move+0x338>
   81390:	4f21      	ldr	r7, [pc, #132]	; (81418 <move+0x340>)
   81392:	e9da 2300 	ldrd	r2, r3, [sl]
   81396:	47b8      	blx	r7
   81398:	4604      	mov	r4, r0
   8139a:	460d      	mov	r5, r1
   8139c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 81430 <move+0x358>
   813a0:	f8d9 0000 	ldr.w	r0, [r9]
   813a4:	47b0      	blx	r6
   813a6:	4602      	mov	r2, r0
   813a8:	460b      	mov	r3, r1
   813aa:	f8df 8088 	ldr.w	r8, [pc, #136]	; 81434 <move+0x35c>
   813ae:	4620      	mov	r0, r4
   813b0:	4629      	mov	r1, r5
   813b2:	47c0      	blx	r8
   813b4:	a312      	add	r3, pc, #72	; (adr r3, 81400 <move+0x328>)
   813b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   813ba:	47b8      	blx	r7
   813bc:	4c17      	ldr	r4, [pc, #92]	; (8141c <move+0x344>)
   813be:	47a0      	blx	r4
   813c0:	4b17      	ldr	r3, [pc, #92]	; (81420 <move+0x348>)
   813c2:	4798      	blx	r3
	leftWheel( 1500 + ((speed-controlValue)*direction));//New speed for leftWheel
   813c4:	f8bb 0000 	ldrh.w	r0, [fp]
   813c8:	47b0      	blx	r6
   813ca:	e9da 2300 	ldrd	r2, r3, [sl]
   813ce:	4d15      	ldr	r5, [pc, #84]	; (81424 <move+0x34c>)
   813d0:	47a8      	blx	r5
   813d2:	4682      	mov	sl, r0
   813d4:	468b      	mov	fp, r1
   813d6:	f8d9 0000 	ldr.w	r0, [r9]
   813da:	47b0      	blx	r6
   813dc:	4602      	mov	r2, r0
   813de:	460b      	mov	r3, r1
   813e0:	4650      	mov	r0, sl
   813e2:	4659      	mov	r1, fp
   813e4:	47c0      	blx	r8
   813e6:	a306      	add	r3, pc, #24	; (adr r3, 81400 <move+0x328>)
   813e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   813ec:	47b8      	blx	r7
   813ee:	47a0      	blx	r4
   813f0:	4b0d      	ldr	r3, [pc, #52]	; (81428 <move+0x350>)
   813f2:	4798      	blx	r3
	
}
   813f4:	b009      	add	sp, #36	; 0x24
   813f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813fa:	bf00      	nop
   813fc:	f3af 8000 	nop.w
   81400:	00000000 	.word	0x00000000
   81404:	40977000 	.word	0x40977000
   81408:	c0518000 	.word	0xc0518000
   8140c:	000848fd 	.word	0x000848fd
   81410:	20070a28 	.word	0x20070a28
   81414:	0008434d 	.word	0x0008434d
   81418:	000840b5 	.word	0x000840b5
   8141c:	0008499d 	.word	0x0008499d
   81420:	00080e55 	.word	0x00080e55
   81424:	000840b1 	.word	0x000840b1
   81428:	00080e25 	.word	0x00080e25
   8142c:	20070168 	.word	0x20070168
   81430:	20070154 	.word	0x20070154
   81434:	00084419 	.word	0x00084419

00081438 <coordinatesInit>:


void coordinatesInit (void){
   81438:	b410      	push	{r4}
	coord.presentX = 0;
   8143a:	4c15      	ldr	r4, [pc, #84]	; (81490 <coordinatesInit+0x58>)
   8143c:	2200      	movs	r2, #0
   8143e:	2300      	movs	r3, #0
   81440:	e9c4 2300 	strd	r2, r3, [r4]
	coord.presentY = 0;
   81444:	e9c4 2302 	strd	r2, r3, [r4, #8]
	coord.lastX = 0;
   81448:	e9c4 2304 	strd	r2, r3, [r4, #16]
	coord.lastY = -100;
   8144c:	2000      	movs	r0, #0
   8144e:	4911      	ldr	r1, [pc, #68]	; (81494 <coordinatesInit+0x5c>)
   81450:	e9c4 0106 	strd	r0, r1, [r4, #24]

	coord.objectA[0] = 0;
   81454:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
	coord.objectA[1] = 100;
   81458:	2000      	movs	r0, #0
   8145a:	490f      	ldr	r1, [pc, #60]	; (81498 <coordinatesInit+0x60>)
   8145c:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38

	coord.objectB[0] = 100;
   81460:	e9c4 0110 	strd	r0, r1, [r4, #64]	; 0x40
	coord.objectB[1] = 200;
   81464:	2000      	movs	r0, #0
   81466:	490d      	ldr	r1, [pc, #52]	; (8149c <coordinatesInit+0x64>)
   81468:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48

	coord.objectC[0] = 0;
   8146c:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
	coord.objectC[1] = 300;
   81470:	a105      	add	r1, pc, #20	; (adr r1, 81488 <coordinatesInit+0x50>)
   81472:	e9d1 0100 	ldrd	r0, r1, [r1]
   81476:	e9c4 0116 	strd	r0, r1, [r4, #88]	; 0x58

	coord.objectD[0] = 0;
   8147a:	e9c4 2318 	strd	r2, r3, [r4, #96]	; 0x60
	coord.objectD[1] = 0;
   8147e:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
}
   81482:	f85d 4b04 	ldr.w	r4, [sp], #4
   81486:	4770      	bx	lr
   81488:	00000000 	.word	0x00000000
   8148c:	4072c000 	.word	0x4072c000
   81490:	20078d78 	.word	0x20078d78
   81494:	c0590000 	.word	0xc0590000
   81498:	40590000 	.word	0x40590000
   8149c:	40690000 	.word	0x40690000

000814a0 <updateLastPresent>:
	printf("\nObject counter: %d\r\n",object_counter);
	object_counter++;
}

void updateLastPresent(void){
	coord.lastX=coord.presentX;
   814a0:	4904      	ldr	r1, [pc, #16]	; (814b4 <updateLastPresent+0x14>)
   814a2:	e9d1 2300 	ldrd	r2, r3, [r1]
   814a6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	coord.lastY=coord.presentY;
   814aa:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   814ae:	e9c1 2306 	strd	r2, r3, [r1, #24]
   814b2:	4770      	bx	lr
   814b4:	20078d78 	.word	0x20078d78

000814b8 <calculateAngleDistance>:
}

void calculateAngleDistance(void){
   814b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   814bc:	b089      	sub	sp, #36	; 0x24
	printf("NAVI");
   814be:	481d      	ldr	r0, [pc, #116]	; (81534 <calculateAngleDistance+0x7c>)
   814c0:	4f1d      	ldr	r7, [pc, #116]	; (81538 <calculateAngleDistance+0x80>)
   814c2:	47b8      	blx	r7
	angle = calcluteRotationAngle(coord.lastX,coord.lastY,coord.presentX,coord.presentY,coord.targetX,coord.targetY);
   814c4:	4e1d      	ldr	r6, [pc, #116]	; (8153c <calculateAngleDistance+0x84>)
   814c6:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
   814ca:	e9d6 2306 	ldrd	r2, r3, [r6, #24]
   814ce:	e9d6 4500 	ldrd	r4, r5, [r6]
   814d2:	e9cd 4500 	strd	r4, r5, [sp]
   814d6:	e9d6 4502 	ldrd	r4, r5, [r6, #8]
   814da:	e9cd 4502 	strd	r4, r5, [sp, #8]
   814de:	e9d6 4508 	ldrd	r4, r5, [r6, #32]
   814e2:	e9cd 4504 	strd	r4, r5, [sp, #16]
   814e6:	e9d6 450a 	ldrd	r4, r5, [r6, #40]	; 0x28
   814ea:	e9cd 4506 	strd	r4, r5, [sp, #24]
   814ee:	4c14      	ldr	r4, [pc, #80]	; (81540 <calculateAngleDistance+0x88>)
   814f0:	47a0      	blx	r4
   814f2:	f8df 905c 	ldr.w	r9, [pc, #92]	; 81550 <calculateAngleDistance+0x98>
   814f6:	47c8      	blx	r9
   814f8:	4601      	mov	r1, r0
   814fa:	4b12      	ldr	r3, [pc, #72]	; (81544 <calculateAngleDistance+0x8c>)
   814fc:	6018      	str	r0, [r3, #0]
	printf("%d",angle);
   814fe:	f8df 8054 	ldr.w	r8, [pc, #84]	; 81554 <calculateAngleDistance+0x9c>
   81502:	4640      	mov	r0, r8
   81504:	47b8      	blx	r7
	distance = calculateDistance(coord.presentX,coord.presentY,coord.targetX,coord.targetY);
   81506:	e9d6 0100 	ldrd	r0, r1, [r6]
   8150a:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
   8150e:	e9d6 4508 	ldrd	r4, r5, [r6, #32]
   81512:	e9cd 4500 	strd	r4, r5, [sp]
   81516:	e9d6 450a 	ldrd	r4, r5, [r6, #40]	; 0x28
   8151a:	e9cd 4502 	strd	r4, r5, [sp, #8]
   8151e:	4c0a      	ldr	r4, [pc, #40]	; (81548 <calculateAngleDistance+0x90>)
   81520:	47a0      	blx	r4
   81522:	47c8      	blx	r9
   81524:	4601      	mov	r1, r0
   81526:	4b09      	ldr	r3, [pc, #36]	; (8154c <calculateAngleDistance+0x94>)
   81528:	6018      	str	r0, [r3, #0]
	printf("%d",distance);
   8152a:	4640      	mov	r0, r8
   8152c:	47b8      	blx	r7
   8152e:	b009      	add	sp, #36	; 0x24
   81530:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81534:	00087a68 	.word	0x00087a68
   81538:	00084a39 	.word	0x00084a39
   8153c:	20078d78 	.word	0x20078d78
   81540:	00080c89 	.word	0x00080c89
   81544:	20070a44 	.word	0x20070a44
   81548:	00080a09 	.word	0x00080a09
   8154c:	20070a70 	.word	0x20070a70
   81550:	0008494d 	.word	0x0008494d
   81554:	00087a70 	.word	0x00087a70

00081558 <updateNextPosGL>:

	coord.objectD[0] = 0;
	coord.objectD[1] = 0;
}

void updateNextPosGL(void){
   81558:	b510      	push	{r4, lr}
	//static uint8_t i = 1;
	if (object_counter==1)
   8155a:	4b30      	ldr	r3, [pc, #192]	; (8161c <updateNextPosGL+0xc4>)
   8155c:	781b      	ldrb	r3, [r3, #0]
   8155e:	2b01      	cmp	r3, #1
   81560:	d10b      	bne.n	8157a <updateNextPosGL+0x22>
	{
		coord.targetX=coord.objectA[0];
   81562:	492f      	ldr	r1, [pc, #188]	; (81620 <updateNextPosGL+0xc8>)
   81564:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   81568:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectA[1];
   8156c:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   81570:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81574:	4b2b      	ldr	r3, [pc, #172]	; (81624 <updateNextPosGL+0xcc>)
   81576:	4798      	blx	r3
   81578:	e046      	b.n	81608 <updateNextPosGL+0xb0>
	}
	
	else if(object_counter==2){
   8157a:	2b02      	cmp	r3, #2
   8157c:	d115      	bne.n	815aa <updateNextPosGL+0x52>
		updateLastPresent();
   8157e:	4b2a      	ldr	r3, [pc, #168]	; (81628 <updateNextPosGL+0xd0>)
   81580:	4798      	blx	r3
		coord.presentX=coord.objectA[0];
   81582:	4927      	ldr	r1, [pc, #156]	; (81620 <updateNextPosGL+0xc8>)
   81584:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   81588:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectA[1];
   8158c:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   81590:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectB[0];
   81594:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   81598:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectB[1];
   8159c:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   815a0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   815a4:	4b1f      	ldr	r3, [pc, #124]	; (81624 <updateNextPosGL+0xcc>)
   815a6:	4798      	blx	r3
   815a8:	e02e      	b.n	81608 <updateNextPosGL+0xb0>
	}
	
	else if(object_counter==3){
   815aa:	2b03      	cmp	r3, #3
   815ac:	d115      	bne.n	815da <updateNextPosGL+0x82>
		updateLastPresent();
   815ae:	4b1e      	ldr	r3, [pc, #120]	; (81628 <updateNextPosGL+0xd0>)
   815b0:	4798      	blx	r3
		coord.presentX=coord.objectB[0];
   815b2:	491b      	ldr	r1, [pc, #108]	; (81620 <updateNextPosGL+0xc8>)
   815b4:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   815b8:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectB[1];
   815bc:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   815c0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectC[0];
   815c4:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   815c8:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectC[1];
   815cc:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   815d0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   815d4:	4b13      	ldr	r3, [pc, #76]	; (81624 <updateNextPosGL+0xcc>)
   815d6:	4798      	blx	r3
   815d8:	e016      	b.n	81608 <updateNextPosGL+0xb0>
	}
	
	else if(object_counter==4){
   815da:	2b04      	cmp	r3, #4
   815dc:	d114      	bne.n	81608 <updateNextPosGL+0xb0>
		updateLastPresent();
   815de:	4b12      	ldr	r3, [pc, #72]	; (81628 <updateNextPosGL+0xd0>)
   815e0:	4798      	blx	r3
		coord.presentX=coord.objectC[0];
   815e2:	490f      	ldr	r1, [pc, #60]	; (81620 <updateNextPosGL+0xc8>)
   815e4:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   815e8:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectC[1];
   815ec:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   815f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   815f4:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   815f8:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   815fc:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   81600:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81604:	4b07      	ldr	r3, [pc, #28]	; (81624 <updateNextPosGL+0xcc>)
   81606:	4798      	blx	r3
	}
	
	printf("I counter %d \r\n",object_counter);
   81608:	4c04      	ldr	r4, [pc, #16]	; (8161c <updateNextPosGL+0xc4>)
   8160a:	4808      	ldr	r0, [pc, #32]	; (8162c <updateNextPosGL+0xd4>)
   8160c:	7821      	ldrb	r1, [r4, #0]
   8160e:	4b08      	ldr	r3, [pc, #32]	; (81630 <updateNextPosGL+0xd8>)
   81610:	4798      	blx	r3
	object_counter++;
   81612:	7823      	ldrb	r3, [r4, #0]
   81614:	3301      	adds	r3, #1
   81616:	7023      	strb	r3, [r4, #0]
   81618:	bd10      	pop	{r4, pc}
   8161a:	bf00      	nop
   8161c:	20070150 	.word	0x20070150
   81620:	20078d78 	.word	0x20078d78
   81624:	000814b9 	.word	0x000814b9
   81628:	000814a1 	.word	0x000814a1
   8162c:	00087a74 	.word	0x00087a74
   81630:	00084a39 	.word	0x00084a39

00081634 <updateNextPosLasse>:
}
void updateNextPosLasse(void){
   81634:	b510      	push	{r4, lr}
	//static uint8_t i = 1;
	if (object_counter==1)
   81636:	4b4b      	ldr	r3, [pc, #300]	; (81764 <updateNextPosLasse+0x130>)
   81638:	781b      	ldrb	r3, [r3, #0]
   8163a:	2b01      	cmp	r3, #1
   8163c:	d10b      	bne.n	81656 <updateNextPosLasse+0x22>
	{
		coord.targetX=coord.objectA[0];
   8163e:	494a      	ldr	r1, [pc, #296]	; (81768 <updateNextPosLasse+0x134>)
   81640:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   81644:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectA[1];
   81648:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   8164c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81650:	4b46      	ldr	r3, [pc, #280]	; (8176c <updateNextPosLasse+0x138>)
   81652:	4798      	blx	r3
   81654:	e07d      	b.n	81752 <updateNextPosLasse+0x11e>
	}
	
	else if(object_counter==2){
   81656:	2b02      	cmp	r3, #2
   81658:	d115      	bne.n	81686 <updateNextPosLasse+0x52>
		updateLastPresent();
   8165a:	4b45      	ldr	r3, [pc, #276]	; (81770 <updateNextPosLasse+0x13c>)
   8165c:	4798      	blx	r3
		coord.presentX=coord.objectA[0];
   8165e:	4942      	ldr	r1, [pc, #264]	; (81768 <updateNextPosLasse+0x134>)
   81660:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   81664:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectA[1];
   81668:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   8166c:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   81670:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   81674:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   81678:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   8167c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81680:	4b3a      	ldr	r3, [pc, #232]	; (8176c <updateNextPosLasse+0x138>)
   81682:	4798      	blx	r3
   81684:	e065      	b.n	81752 <updateNextPosLasse+0x11e>
	}
	
	else if(object_counter==3){
   81686:	2b03      	cmp	r3, #3
   81688:	d115      	bne.n	816b6 <updateNextPosLasse+0x82>
		updateLastPresent();
   8168a:	4b39      	ldr	r3, [pc, #228]	; (81770 <updateNextPosLasse+0x13c>)
   8168c:	4798      	blx	r3
		coord.presentX=coord.objectD[0];
   8168e:	4936      	ldr	r1, [pc, #216]	; (81768 <updateNextPosLasse+0x134>)
   81690:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   81694:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectD[1];
   81698:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   8169c:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectB[0];
   816a0:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   816a4:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectB[1];
   816a8:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   816ac:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   816b0:	4b2e      	ldr	r3, [pc, #184]	; (8176c <updateNextPosLasse+0x138>)
   816b2:	4798      	blx	r3
   816b4:	e04d      	b.n	81752 <updateNextPosLasse+0x11e>
	}
	
	else if(object_counter==4){
   816b6:	2b04      	cmp	r3, #4
   816b8:	d115      	bne.n	816e6 <updateNextPosLasse+0xb2>
		updateLastPresent();
   816ba:	4b2d      	ldr	r3, [pc, #180]	; (81770 <updateNextPosLasse+0x13c>)
   816bc:	4798      	blx	r3
		coord.presentX=coord.objectB[0];
   816be:	492a      	ldr	r1, [pc, #168]	; (81768 <updateNextPosLasse+0x134>)
   816c0:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   816c4:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectB[1];
   816c8:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   816cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   816d0:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   816d4:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   816d8:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   816dc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   816e0:	4b22      	ldr	r3, [pc, #136]	; (8176c <updateNextPosLasse+0x138>)
   816e2:	4798      	blx	r3
   816e4:	e035      	b.n	81752 <updateNextPosLasse+0x11e>
	}
	else if(object_counter==5){
   816e6:	2b05      	cmp	r3, #5
   816e8:	d115      	bne.n	81716 <updateNextPosLasse+0xe2>
		updateLastPresent();
   816ea:	4b21      	ldr	r3, [pc, #132]	; (81770 <updateNextPosLasse+0x13c>)
   816ec:	4798      	blx	r3
		coord.presentX=coord.objectD[0];
   816ee:	491e      	ldr	r1, [pc, #120]	; (81768 <updateNextPosLasse+0x134>)
   816f0:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   816f4:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectD[1];
   816f8:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   816fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectC[0];
   81700:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   81704:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectC[1];
   81708:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   8170c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81710:	4b16      	ldr	r3, [pc, #88]	; (8176c <updateNextPosLasse+0x138>)
   81712:	4798      	blx	r3
   81714:	e01d      	b.n	81752 <updateNextPosLasse+0x11e>
	}
	else if(object_counter==6){
   81716:	2b06      	cmp	r3, #6
   81718:	d115      	bne.n	81746 <updateNextPosLasse+0x112>
		updateLastPresent();
   8171a:	4b15      	ldr	r3, [pc, #84]	; (81770 <updateNextPosLasse+0x13c>)
   8171c:	4798      	blx	r3
		coord.presentX=coord.objectC[0];
   8171e:	4912      	ldr	r1, [pc, #72]	; (81768 <updateNextPosLasse+0x134>)
   81720:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   81724:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectC[1];
   81728:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   8172c:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   81730:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   81734:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   81738:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   8173c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81740:	4b0a      	ldr	r3, [pc, #40]	; (8176c <updateNextPosLasse+0x138>)
   81742:	4798      	blx	r3
   81744:	e005      	b.n	81752 <updateNextPosLasse+0x11e>
	}
	else{
		printf("\n close now!\r\n");
   81746:	480b      	ldr	r0, [pc, #44]	; (81774 <updateNextPosLasse+0x140>)
   81748:	4b0b      	ldr	r3, [pc, #44]	; (81778 <updateNextPosLasse+0x144>)
   8174a:	4798      	blx	r3
		nextState=CLOSE;
   8174c:	2207      	movs	r2, #7
   8174e:	4b0b      	ldr	r3, [pc, #44]	; (8177c <updateNextPosLasse+0x148>)
   81750:	701a      	strb	r2, [r3, #0]
	}
	printf("\nObject counter: %d\r\n",object_counter);
   81752:	4c04      	ldr	r4, [pc, #16]	; (81764 <updateNextPosLasse+0x130>)
   81754:	480a      	ldr	r0, [pc, #40]	; (81780 <updateNextPosLasse+0x14c>)
   81756:	7821      	ldrb	r1, [r4, #0]
   81758:	4b07      	ldr	r3, [pc, #28]	; (81778 <updateNextPosLasse+0x144>)
   8175a:	4798      	blx	r3
	object_counter++;
   8175c:	7823      	ldrb	r3, [r4, #0]
   8175e:	3301      	adds	r3, #1
   81760:	7023      	strb	r3, [r4, #0]
   81762:	bd10      	pop	{r4, pc}
   81764:	20070150 	.word	0x20070150
   81768:	20078d78 	.word	0x20078d78
   8176c:	000814b9 	.word	0x000814b9
   81770:	000814a1 	.word	0x000814a1
   81774:	00087a84 	.word	0x00087a84
   81778:	00084a39 	.word	0x00084a39
   8177c:	20078df0 	.word	0x20078df0
   81780:	00087a94 	.word	0x00087a94
   81784:	00000000 	.word	0x00000000

00081788 <task_move>:
extern xTaskHandle xTaskCoordinate;
typedef enum {STARTGL,STARTLASSE,BEFORE_ROTATE,ROTATE,MOVE,LIFT,NAVI,CLOSE} states;
states currentState = STARTGL;
states nextState ;
void task_move(void *pvParameters)
{
   81788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8178c:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100; //Time given for the task to complete work...
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   8178e:	4b94      	ldr	r3, [pc, #592]	; (819e0 <task_move+0x258>)
   81790:	4798      	blx	r3
   81792:	f8ad 0006 	strh.w	r0, [sp, #6]
				//  stop wheels
				rightWheel(1500);
				leftWheel(1500);
				reset_Counter();
				angle=0;
				totalPulses=0;
   81796:	2400      	movs	r4, #0
   81798:	2500      	movs	r5, #0
			// 			if (check==90)
			// 			{
			// 				angle =-90;
			// 				referenceValue = referenceValue - angle/2;
			// 			}
			totalPulses = (distance*direction/1.45);
   8179a:	a78f      	add	r7, pc, #572	; (adr r7, 819d8 <task_move+0x250>)
   8179c:	e9d7 6700 	ldrd	r6, r7, [r7]
			if (totMovement+2>=totalPulses)
   817a0:	f04f 0a00 	mov.w	sl, #0
   817a4:	f04f 4b80 	mov.w	fp, #1073741824	; 0x40000000
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100; //Time given for the task to complete work...
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle after have finished everything
   817a8:	f10d 0006 	add.w	r0, sp, #6
   817ac:	2164      	movs	r1, #100	; 0x64
   817ae:	4b8d      	ldr	r3, [pc, #564]	; (819e4 <task_move+0x25c>)
   817b0:	4798      	blx	r3
		
		switch (currentState)
   817b2:	4b8d      	ldr	r3, [pc, #564]	; (819e8 <task_move+0x260>)
   817b4:	781b      	ldrb	r3, [r3, #0]
   817b6:	2b07      	cmp	r3, #7
   817b8:	f200 8171 	bhi.w	81a9e <task_move+0x316>
   817bc:	e8df f013 	tbh	[pc, r3, lsl #1]
   817c0:	00160008 	.word	0x00160008
   817c4:	00b7008f 	.word	0x00b7008f
   817c8:	00fd003c 	.word	0x00fd003c
   817cc:	00fc001c 	.word	0x00fc001c
		{
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case STARTGL:
			updateNextPosGL();
   817d0:	4b86      	ldr	r3, [pc, #536]	; (819ec <task_move+0x264>)
   817d2:	4798      	blx	r3
			nextState = BEFORE_ROTATE;
   817d4:	2202      	movs	r2, #2
   817d6:	4b86      	ldr	r3, [pc, #536]	; (819f0 <task_move+0x268>)
   817d8:	701a      	strb	r2, [r3, #0]
			if (object_counter>=5)
   817da:	4b86      	ldr	r3, [pc, #536]	; (819f4 <task_move+0x26c>)
   817dc:	781b      	ldrb	r3, [r3, #0]
   817de:	2b04      	cmp	r3, #4
   817e0:	f240 815d 	bls.w	81a9e <task_move+0x316>
			{
				nextState=CLOSE;
   817e4:	2207      	movs	r2, #7
   817e6:	4b82      	ldr	r3, [pc, #520]	; (819f0 <task_move+0x268>)
   817e8:	701a      	strb	r2, [r3, #0]
   817ea:	e158      	b.n	81a9e <task_move+0x316>
			break;
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case STARTLASSE:
			updateNextPosLasse();
   817ec:	4b82      	ldr	r3, [pc, #520]	; (819f8 <task_move+0x270>)
   817ee:	4798      	blx	r3
			nextState = BEFORE_ROTATE;
   817f0:	2202      	movs	r2, #2
   817f2:	4b7f      	ldr	r3, [pc, #508]	; (819f0 <task_move+0x268>)
   817f4:	701a      	strb	r2, [r3, #0]
			
			break;
   817f6:	e152      	b.n	81a9e <task_move+0x316>
			{
				// vTaskResume(xTaskCoordinate);
			}
			
			//Kollar ifall ny data finns efter varje 40ms*20pulser=800ms
			if (newData)
   817f8:	4b80      	ldr	r3, [pc, #512]	; (819fc <task_move+0x274>)
   817fa:	781b      	ldrb	r3, [r3, #0]
   817fc:	b153      	cbz	r3, 81814 <task_move+0x8c>
			{
				vTaskSuspend(xTaskCoordinate);
   817fe:	4b80      	ldr	r3, [pc, #512]	; (81a00 <task_move+0x278>)
   81800:	6818      	ldr	r0, [r3, #0]
   81802:	4b80      	ldr	r3, [pc, #512]	; (81a04 <task_move+0x27c>)
   81804:	4798      	blx	r3
				updateLastPresent();
   81806:	4b80      	ldr	r3, [pc, #512]	; (81a08 <task_move+0x280>)
   81808:	4798      	blx	r3
				calculateAngleDistance();
   8180a:	4b80      	ldr	r3, [pc, #512]	; (81a0c <task_move+0x284>)
   8180c:	4798      	blx	r3
				nextState = MOVE;
   8180e:	2204      	movs	r2, #4
   81810:	4b77      	ldr	r3, [pc, #476]	; (819f0 <task_move+0x268>)
   81812:	701a      	strb	r2, [r3, #0]
			}
			if (liftStart)
   81814:	4b7e      	ldr	r3, [pc, #504]	; (81a10 <task_move+0x288>)
   81816:	781b      	ldrb	r3, [r3, #0]
   81818:	b153      	cbz	r3, 81830 <task_move+0xa8>
			{
				vTaskResume(xTaskCom);
   8181a:	4b7e      	ldr	r3, [pc, #504]	; (81a14 <task_move+0x28c>)
   8181c:	6818      	ldr	r0, [r3, #0]
   8181e:	4b7e      	ldr	r3, [pc, #504]	; (81a18 <task_move+0x290>)
   81820:	4798      	blx	r3
				liftStart=false;
   81822:	2200      	movs	r2, #0
   81824:	4b7a      	ldr	r3, [pc, #488]	; (81a10 <task_move+0x288>)
   81826:	701a      	strb	r2, [r3, #0]
				nextState = LIFT; //Fr ndra senare fr att mjligra rrelse under krning
   81828:	2205      	movs	r2, #5
   8182a:	4b71      	ldr	r3, [pc, #452]	; (819f0 <task_move+0x268>)
   8182c:	701a      	strb	r2, [r3, #0]
   8182e:	e136      	b.n	81a9e <task_move+0x316>
			}
			
			else{
				nextState = MOVE;
   81830:	2204      	movs	r2, #4
   81832:	4b6f      	ldr	r3, [pc, #444]	; (819f0 <task_move+0x268>)
   81834:	701a      	strb	r2, [r3, #0]
   81836:	e132      	b.n	81a9e <task_move+0x316>

			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case MOVE:
			printf("MOVE");
   81838:	4878      	ldr	r0, [pc, #480]	; (81a1c <task_move+0x294>)
   8183a:	4b79      	ldr	r3, [pc, #484]	; (81a20 <task_move+0x298>)
   8183c:	4798      	blx	r3
			// 			if (check==90)
			// 			{
			// 				angle =-90;
			// 				referenceValue = referenceValue - angle/2;
			// 			}
			totalPulses = (distance*direction/1.45);
   8183e:	4b79      	ldr	r3, [pc, #484]	; (81a24 <task_move+0x29c>)
   81840:	681b      	ldr	r3, [r3, #0]
   81842:	4a79      	ldr	r2, [pc, #484]	; (81a28 <task_move+0x2a0>)
   81844:	6810      	ldr	r0, [r2, #0]
   81846:	fb00 f003 	mul.w	r0, r0, r3
   8184a:	4b78      	ldr	r3, [pc, #480]	; (81a2c <task_move+0x2a4>)
   8184c:	4798      	blx	r3
   8184e:	4632      	mov	r2, r6
   81850:	463b      	mov	r3, r7
   81852:	f8df c228 	ldr.w	ip, [pc, #552]	; 81a7c <task_move+0x2f4>
   81856:	47e0      	blx	ip
   81858:	4680      	mov	r8, r0
   8185a:	4689      	mov	r9, r1
   8185c:	4b74      	ldr	r3, [pc, #464]	; (81a30 <task_move+0x2a8>)
   8185e:	e9c3 8900 	strd	r8, r9, [r3]
			if (totMovement+2>=totalPulses)
   81862:	4b74      	ldr	r3, [pc, #464]	; (81a34 <task_move+0x2ac>)
   81864:	e9d3 0100 	ldrd	r0, r1, [r3]
   81868:	4652      	mov	r2, sl
   8186a:	465b      	mov	r3, fp
   8186c:	f8df c210 	ldr.w	ip, [pc, #528]	; 81a80 <task_move+0x2f8>
   81870:	47e0      	blx	ip
   81872:	4602      	mov	r2, r0
   81874:	460b      	mov	r3, r1
   81876:	4640      	mov	r0, r8
   81878:	4649      	mov	r1, r9
   8187a:	f8df c208 	ldr.w	ip, [pc, #520]	; 81a84 <task_move+0x2fc>
   8187e:	47e0      	blx	ip
   81880:	2800      	cmp	r0, #0
   81882:	d026      	beq.n	818d2 <task_move+0x14a>
			{
				rightWheel(1500);//Stop rightWheel
   81884:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81888:	4b6b      	ldr	r3, [pc, #428]	; (81a38 <task_move+0x2b0>)
   8188a:	4798      	blx	r3
				leftWheel(1500);//Stop leftWheel
   8188c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81890:	4b6a      	ldr	r3, [pc, #424]	; (81a3c <task_move+0x2b4>)
   81892:	4798      	blx	r3
				controlValue=0;
   81894:	4b6a      	ldr	r3, [pc, #424]	; (81a40 <task_move+0x2b8>)
   81896:	e9c3 4500 	strd	r4, r5, [r3]
				measurementValue=0;
   8189a:	4b6a      	ldr	r3, [pc, #424]	; (81a44 <task_move+0x2bc>)
   8189c:	e9c3 4500 	strd	r4, r5, [r3]
				totMovement=0;
   818a0:	4b64      	ldr	r3, [pc, #400]	; (81a34 <task_move+0x2ac>)
   818a2:	e9c3 4500 	strd	r4, r5, [r3]
				proportionalError=0;
   818a6:	4b68      	ldr	r3, [pc, #416]	; (81a48 <task_move+0x2c0>)
   818a8:	e9c3 4500 	strd	r4, r5, [r3]
				angle=0;
   818ac:	2300      	movs	r3, #0
   818ae:	4a67      	ldr	r2, [pc, #412]	; (81a4c <task_move+0x2c4>)
   818b0:	6013      	str	r3, [r2, #0]
				sum=0;
   818b2:	4a67      	ldr	r2, [pc, #412]	; (81a50 <task_move+0x2c8>)
   818b4:	6013      	str	r3, [r2, #0]
				speed = 200;
   818b6:	21c8      	movs	r1, #200	; 0xc8
   818b8:	4a66      	ldr	r2, [pc, #408]	; (81a54 <task_move+0x2cc>)
   818ba:	8011      	strh	r1, [r2, #0]
				distance=0;
   818bc:	4a59      	ldr	r2, [pc, #356]	; (81a24 <task_move+0x29c>)
   818be:	6013      	str	r3, [r2, #0]
				reset_Counter();
   818c0:	4b65      	ldr	r3, [pc, #404]	; (81a58 <task_move+0x2d0>)
   818c2:	4798      	blx	r3
				liftStart=true;
   818c4:	2201      	movs	r2, #1
   818c6:	4b52      	ldr	r3, [pc, #328]	; (81a10 <task_move+0x288>)
   818c8:	701a      	strb	r2, [r3, #0]
				nextState = NAVI;
   818ca:	2206      	movs	r2, #6
   818cc:	4b48      	ldr	r3, [pc, #288]	; (819f0 <task_move+0x268>)
   818ce:	701a      	strb	r2, [r3, #0]
   818d0:	e0e5      	b.n	81a9e <task_move+0x316>
				//wait=0;
			}
			else
			{
				move();
   818d2:	4b62      	ldr	r3, [pc, #392]	; (81a5c <task_move+0x2d4>)
   818d4:	4798      	blx	r3
				nextState = NAVI;
   818d6:	2206      	movs	r2, #6
   818d8:	4b45      	ldr	r3, [pc, #276]	; (819f0 <task_move+0x268>)
   818da:	701a      	strb	r2, [r3, #0]
   818dc:	e0df      	b.n	81a9e <task_move+0x316>
			break;
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case BEFORE_ROTATE:
			printf("BEFORE ROTATE");
   818de:	4860      	ldr	r0, [pc, #384]	; (81a60 <task_move+0x2d8>)
   818e0:	4b4f      	ldr	r3, [pc, #316]	; (81a20 <task_move+0x298>)
   818e2:	4798      	blx	r3
			course=1;     // rotation course, 1 to right -1 to left
   818e4:	2201      	movs	r2, #1
   818e6:	4b5f      	ldr	r3, [pc, #380]	; (81a64 <task_move+0x2dc>)
   818e8:	601a      	str	r2, [r3, #0]
			if (angle<0)
   818ea:	4b58      	ldr	r3, [pc, #352]	; (81a4c <task_move+0x2c4>)
   818ec:	681b      	ldr	r3, [r3, #0]
   818ee:	2b00      	cmp	r3, #0
   818f0:	da03      	bge.n	818fa <task_move+0x172>
			{
				course=-1;
   818f2:	f04f 31ff 	mov.w	r1, #4294967295
   818f6:	4a5b      	ldr	r2, [pc, #364]	; (81a64 <task_move+0x2dc>)
   818f8:	6011      	str	r1, [r2, #0]
			}
			// total number of pulses required for rotation
			totalPulses=((angle*course)/2);
   818fa:	4a5a      	ldr	r2, [pc, #360]	; (81a64 <task_move+0x2dc>)
   818fc:	6812      	ldr	r2, [r2, #0]
   818fe:	fb02 f303 	mul.w	r3, r2, r3
   81902:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   81906:	1040      	asrs	r0, r0, #1
   81908:	4b48      	ldr	r3, [pc, #288]	; (81a2c <task_move+0x2a4>)
   8190a:	4798      	blx	r3
   8190c:	4b48      	ldr	r3, [pc, #288]	; (81a30 <task_move+0x2a8>)
   8190e:	e9c3 0100 	strd	r0, r1, [r3]
			rightWheel(1500);
   81912:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81916:	4b48      	ldr	r3, [pc, #288]	; (81a38 <task_move+0x2b0>)
   81918:	4798      	blx	r3
			leftWheel(1500);
   8191a:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8191e:	4b47      	ldr	r3, [pc, #284]	; (81a3c <task_move+0x2b4>)
   81920:	4798      	blx	r3
			reset_Counter();
   81922:	4b4d      	ldr	r3, [pc, #308]	; (81a58 <task_move+0x2d0>)
   81924:	4798      	blx	r3
			nextState = ROTATE;
   81926:	2203      	movs	r2, #3
   81928:	4b31      	ldr	r3, [pc, #196]	; (819f0 <task_move+0x268>)
   8192a:	701a      	strb	r2, [r3, #0]
			
			break;
   8192c:	e0b7      	b.n	81a9e <task_move+0x316>
			
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case ROTATE:
			printf("ROTATE");
   8192e:	484e      	ldr	r0, [pc, #312]	; (81a68 <task_move+0x2e0>)
   81930:	4b3b      	ldr	r3, [pc, #236]	; (81a20 <task_move+0x298>)
   81932:	4798      	blx	r3
			if ((counter_1+counter_2+1) >= totalPulses)
   81934:	4b4d      	ldr	r3, [pc, #308]	; (81a6c <task_move+0x2e4>)
   81936:	8818      	ldrh	r0, [r3, #0]
   81938:	4b4d      	ldr	r3, [pc, #308]	; (81a70 <task_move+0x2e8>)
   8193a:	881b      	ldrh	r3, [r3, #0]
   8193c:	4418      	add	r0, r3
   8193e:	3001      	adds	r0, #1
   81940:	4b3a      	ldr	r3, [pc, #232]	; (81a2c <task_move+0x2a4>)
   81942:	4798      	blx	r3
   81944:	4b3a      	ldr	r3, [pc, #232]	; (81a30 <task_move+0x2a8>)
   81946:	e9d3 2300 	ldrd	r2, r3, [r3]
   8194a:	f8df c13c 	ldr.w	ip, [pc, #316]	; 81a88 <task_move+0x300>
   8194e:	47e0      	blx	ip
   81950:	b1b0      	cbz	r0, 81980 <task_move+0x1f8>
			{
				//  stop wheels
				rightWheel(1500);
   81952:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81956:	4b38      	ldr	r3, [pc, #224]	; (81a38 <task_move+0x2b0>)
   81958:	4798      	blx	r3
				leftWheel(1500);
   8195a:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8195e:	4b37      	ldr	r3, [pc, #220]	; (81a3c <task_move+0x2b4>)
   81960:	4798      	blx	r3
				reset_Counter();
   81962:	4b3d      	ldr	r3, [pc, #244]	; (81a58 <task_move+0x2d0>)
   81964:	4798      	blx	r3
				angle=0;
   81966:	2200      	movs	r2, #0
   81968:	4b38      	ldr	r3, [pc, #224]	; (81a4c <task_move+0x2c4>)
   8196a:	601a      	str	r2, [r3, #0]
				totalPulses=0;
   8196c:	4b30      	ldr	r3, [pc, #192]	; (81a30 <task_move+0x2a8>)
   8196e:	e9c3 4500 	strd	r4, r5, [r3]
				totMovement=0;
   81972:	4b30      	ldr	r3, [pc, #192]	; (81a34 <task_move+0x2ac>)
   81974:	e9c3 4500 	strd	r4, r5, [r3]
				nextState = NAVI;
   81978:	2206      	movs	r2, #6
   8197a:	4b1d      	ldr	r3, [pc, #116]	; (819f0 <task_move+0x268>)
   8197c:	701a      	strb	r2, [r3, #0]
   8197e:	e08e      	b.n	81a9e <task_move+0x316>
			}
			else
			{
				leftWheel(1500 + ( rotationSpeed*course) );
   81980:	f8df 9108 	ldr.w	r9, [pc, #264]	; 81a8c <task_move+0x304>
   81984:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 81a64 <task_move+0x2dc>
   81988:	f8d9 3000 	ldr.w	r3, [r9]
   8198c:	f8d8 2000 	ldr.w	r2, [r8]
   81990:	fb02 f003 	mul.w	r0, r2, r3
   81994:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   81998:	4b28      	ldr	r3, [pc, #160]	; (81a3c <task_move+0x2b4>)
   8199a:	4798      	blx	r3
				rightWheel(1500 - ( rotationSpeed*course) );
   8199c:	f8d9 3000 	ldr.w	r3, [r9]
   819a0:	f8d8 2000 	ldr.w	r2, [r8]
   819a4:	f240 50dc 	movw	r0, #1500	; 0x5dc
   819a8:	fb02 0013 	mls	r0, r2, r3, r0
   819ac:	4b22      	ldr	r3, [pc, #136]	; (81a38 <task_move+0x2b0>)
   819ae:	4798      	blx	r3
				nextState = ROTATE;
   819b0:	2203      	movs	r2, #3
   819b2:	4b0f      	ldr	r3, [pc, #60]	; (819f0 <task_move+0x268>)
   819b4:	701a      	strb	r2, [r3, #0]
   819b6:	e072      	b.n	81a9e <task_move+0x316>
   819b8:	e7fe      	b.n	819b8 <task_move+0x230>
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case LIFT:
			
			if (liftProcessFinished)
   819ba:	4b2e      	ldr	r3, [pc, #184]	; (81a74 <task_move+0x2ec>)
   819bc:	781b      	ldrb	r3, [r3, #0]
   819be:	2b00      	cmp	r3, #0
   819c0:	d066      	beq.n	81a90 <task_move+0x308>
			{
				printf("lift finished\r\n");
   819c2:	482d      	ldr	r0, [pc, #180]	; (81a78 <task_move+0x2f0>)
   819c4:	4b16      	ldr	r3, [pc, #88]	; (81a20 <task_move+0x298>)
   819c6:	4798      	blx	r3
				vTaskSuspend(xTaskCom);
   819c8:	4b12      	ldr	r3, [pc, #72]	; (81a14 <task_move+0x28c>)
   819ca:	6818      	ldr	r0, [r3, #0]
   819cc:	4b0d      	ldr	r3, [pc, #52]	; (81a04 <task_move+0x27c>)
   819ce:	4798      	blx	r3
				nextState = STARTGL;
   819d0:	2200      	movs	r2, #0
   819d2:	4b07      	ldr	r3, [pc, #28]	; (819f0 <task_move+0x268>)
   819d4:	701a      	strb	r2, [r3, #0]
   819d6:	e062      	b.n	81a9e <task_move+0x316>
   819d8:	33333333 	.word	0x33333333
   819dc:	3ff73333 	.word	0x3ff73333
   819e0:	00082709 	.word	0x00082709
   819e4:	0008295d 	.word	0x0008295d
   819e8:	20070a30 	.word	0x20070a30
   819ec:	00081559 	.word	0x00081559
   819f0:	20078df0 	.word	0x20078df0
   819f4:	20070150 	.word	0x20070150
   819f8:	00081635 	.word	0x00081635
   819fc:	20070a88 	.word	0x20070a88
   81a00:	20078cb0 	.word	0x20078cb0
   81a04:	00082b09 	.word	0x00082b09
   81a08:	000814a1 	.word	0x000814a1
   81a0c:	000814b9 	.word	0x000814b9
   81a10:	20070a40 	.word	0x20070a40
   81a14:	20078cb4 	.word	0x20078cb4
   81a18:	00082605 	.word	0x00082605
   81a1c:	00087aac 	.word	0x00087aac
   81a20:	00084a39 	.word	0x00084a39
   81a24:	20070a70 	.word	0x20070a70
   81a28:	20070154 	.word	0x20070154
   81a2c:	0008434d 	.word	0x0008434d
   81a30:	20078de8 	.word	0x20078de8
   81a34:	20070a68 	.word	0x20070a68
   81a38:	00080e55 	.word	0x00080e55
   81a3c:	00080e25 	.word	0x00080e25
   81a40:	20070a28 	.word	0x20070a28
   81a44:	20070a38 	.word	0x20070a38
   81a48:	20070a50 	.word	0x20070a50
   81a4c:	20070a44 	.word	0x20070a44
   81a50:	20070a78 	.word	0x20070a78
   81a54:	20070168 	.word	0x20070168
   81a58:	00080f69 	.word	0x00080f69
   81a5c:	000810d9 	.word	0x000810d9
   81a60:	00087ab4 	.word	0x00087ab4
   81a64:	20078df4 	.word	0x20078df4
   81a68:	00087ac4 	.word	0x00087ac4
   81a6c:	20078d6e 	.word	0x20078d6e
   81a70:	20078d6c 	.word	0x20078d6c
   81a74:	20070a74 	.word	0x20070a74
   81a78:	00087acc 	.word	0x00087acc
   81a7c:	0008466d 	.word	0x0008466d
   81a80:	000840b5 	.word	0x000840b5
   81a84:	00084911 	.word	0x00084911
   81a88:	00084925 	.word	0x00084925
   81a8c:	20070158 	.word	0x20070158
			}
			else
			{
				vTaskResume(xTaskCom);	
   81a90:	4b05      	ldr	r3, [pc, #20]	; (81aa8 <task_move+0x320>)
   81a92:	6818      	ldr	r0, [r3, #0]
   81a94:	4b05      	ldr	r3, [pc, #20]	; (81aac <task_move+0x324>)
   81a96:	4798      	blx	r3
				nextState = LIFT;
   81a98:	2205      	movs	r2, #5
   81a9a:	4b05      	ldr	r3, [pc, #20]	; (81ab0 <task_move+0x328>)
   81a9c:	701a      	strb	r2, [r3, #0]
			break;
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
		}
		currentState = nextState;
   81a9e:	4b04      	ldr	r3, [pc, #16]	; (81ab0 <task_move+0x328>)
   81aa0:	781a      	ldrb	r2, [r3, #0]
   81aa2:	4b04      	ldr	r3, [pc, #16]	; (81ab4 <task_move+0x32c>)
   81aa4:	701a      	strb	r2, [r3, #0]

	}
   81aa6:	e67f      	b.n	817a8 <task_move+0x20>
   81aa8:	20078cb4 	.word	0x20078cb4
   81aac:	00082605 	.word	0x00082605
   81ab0:	20078df0 	.word	0x20078df0
   81ab4:	20070a30 	.word	0x20070a30

00081ab8 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81ab8:	f100 0308 	add.w	r3, r0, #8
   81abc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81abe:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81ac2:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81ac4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81ac6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81ac8:	2300      	movs	r3, #0
   81aca:	6003      	str	r3, [r0, #0]
   81acc:	4770      	bx	lr
   81ace:	bf00      	nop

00081ad0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81ad0:	2300      	movs	r3, #0
   81ad2:	6103      	str	r3, [r0, #16]
   81ad4:	4770      	bx	lr
   81ad6:	bf00      	nop

00081ad8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81ad8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81ada:	685a      	ldr	r2, [r3, #4]
   81adc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81ade:	6842      	ldr	r2, [r0, #4]
   81ae0:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81ae2:	685a      	ldr	r2, [r3, #4]
   81ae4:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81ae6:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81ae8:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81aea:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81aec:	6803      	ldr	r3, [r0, #0]
   81aee:	3301      	adds	r3, #1
   81af0:	6003      	str	r3, [r0, #0]
   81af2:	4770      	bx	lr

00081af4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81af4:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81af6:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81afc:	429c      	cmp	r4, r3
   81afe:	d101      	bne.n	81b04 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81b00:	6903      	ldr	r3, [r0, #16]
   81b02:	e00c      	b.n	81b1e <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81b04:	f100 0308 	add.w	r3, r0, #8
   81b08:	68c2      	ldr	r2, [r0, #12]
   81b0a:	8812      	ldrh	r2, [r2, #0]
   81b0c:	b292      	uxth	r2, r2
   81b0e:	4294      	cmp	r4, r2
   81b10:	d305      	bcc.n	81b1e <vListInsert+0x2a>
   81b12:	685b      	ldr	r3, [r3, #4]
   81b14:	685a      	ldr	r2, [r3, #4]
   81b16:	8812      	ldrh	r2, [r2, #0]
   81b18:	b292      	uxth	r2, r2
   81b1a:	4294      	cmp	r4, r2
   81b1c:	d2f9      	bcs.n	81b12 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81b1e:	685a      	ldr	r2, [r3, #4]
   81b20:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81b22:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81b24:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81b26:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81b28:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81b2a:	6803      	ldr	r3, [r0, #0]
   81b2c:	3301      	adds	r3, #1
   81b2e:	6003      	str	r3, [r0, #0]
}
   81b30:	f85d 4b04 	ldr.w	r4, [sp], #4
   81b34:	4770      	bx	lr
   81b36:	bf00      	nop

00081b38 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81b38:	6843      	ldr	r3, [r0, #4]
   81b3a:	6882      	ldr	r2, [r0, #8]
   81b3c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81b3e:	6883      	ldr	r3, [r0, #8]
   81b40:	6842      	ldr	r2, [r0, #4]
   81b42:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81b44:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81b46:	685a      	ldr	r2, [r3, #4]
   81b48:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81b4a:	bf04      	itt	eq
   81b4c:	6882      	ldreq	r2, [r0, #8]
   81b4e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81b50:	2200      	movs	r2, #0
   81b52:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81b54:	681a      	ldr	r2, [r3, #0]
   81b56:	3a01      	subs	r2, #1
   81b58:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81b5a:	6818      	ldr	r0, [r3, #0]
}
   81b5c:	4770      	bx	lr
   81b5e:	bf00      	nop

00081b60 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81b60:	4803      	ldr	r0, [pc, #12]	; (81b70 <prvPortStartFirstTask+0x10>)
   81b62:	6800      	ldr	r0, [r0, #0]
   81b64:	6800      	ldr	r0, [r0, #0]
   81b66:	f380 8808 	msr	MSP, r0
   81b6a:	b662      	cpsie	i
   81b6c:	df00      	svc	0
   81b6e:	bf00      	nop
   81b70:	e000ed08 	.word	0xe000ed08

00081b74 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81b74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81b78:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81b7c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81b80:	2300      	movs	r3, #0
   81b82:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   81b86:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   81b8a:	3840      	subs	r0, #64	; 0x40
   81b8c:	4770      	bx	lr
   81b8e:	bf00      	nop

00081b90 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81b90:	4b06      	ldr	r3, [pc, #24]	; (81bac <pxCurrentTCBConst2>)
   81b92:	6819      	ldr	r1, [r3, #0]
   81b94:	6808      	ldr	r0, [r1, #0]
   81b96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b9a:	f380 8809 	msr	PSP, r0
   81b9e:	f04f 0000 	mov.w	r0, #0
   81ba2:	f380 8811 	msr	BASEPRI, r0
   81ba6:	f04e 0e0d 	orr.w	lr, lr, #13
   81baa:	4770      	bx	lr

00081bac <pxCurrentTCBConst2>:
   81bac:	20078bb8 	.word	0x20078bb8

00081bb0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81bb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81bb4:	4b01      	ldr	r3, [pc, #4]	; (81bbc <vPortYieldFromISR+0xc>)
   81bb6:	601a      	str	r2, [r3, #0]
   81bb8:	4770      	bx	lr
   81bba:	bf00      	nop
   81bbc:	e000ed04 	.word	0xe000ed04

00081bc0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81bc0:	f3ef 8011 	mrs	r0, BASEPRI
   81bc4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81bc8:	f381 8811 	msr	BASEPRI, r1
   81bcc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   81bce:	2000      	movs	r0, #0

00081bd0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81bd0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   81bd2:	4b03      	ldr	r3, [pc, #12]	; (81be0 <vPortEnterCritical+0x10>)
   81bd4:	4798      	blx	r3
	uxCriticalNesting++;
   81bd6:	4b03      	ldr	r3, [pc, #12]	; (81be4 <vPortEnterCritical+0x14>)
   81bd8:	681a      	ldr	r2, [r3, #0]
   81bda:	3201      	adds	r2, #1
   81bdc:	601a      	str	r2, [r3, #0]
   81bde:	bd08      	pop	{r3, pc}
   81be0:	00081bc1 	.word	0x00081bc1
   81be4:	20070178 	.word	0x20070178

00081be8 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81be8:	f380 8811 	msr	BASEPRI, r0
   81bec:	4770      	bx	lr
   81bee:	bf00      	nop

00081bf0 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81bf0:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81bf2:	4a04      	ldr	r2, [pc, #16]	; (81c04 <vPortExitCritical+0x14>)
   81bf4:	6813      	ldr	r3, [r2, #0]
   81bf6:	3b01      	subs	r3, #1
   81bf8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   81bfa:	b913      	cbnz	r3, 81c02 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   81bfc:	2000      	movs	r0, #0
   81bfe:	4b02      	ldr	r3, [pc, #8]	; (81c08 <vPortExitCritical+0x18>)
   81c00:	4798      	blx	r3
   81c02:	bd08      	pop	{r3, pc}
   81c04:	20070178 	.word	0x20070178
   81c08:	00081be9 	.word	0x00081be9

00081c0c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   81c0c:	f3ef 8009 	mrs	r0, PSP
   81c10:	4b0c      	ldr	r3, [pc, #48]	; (81c44 <pxCurrentTCBConst>)
   81c12:	681a      	ldr	r2, [r3, #0]
   81c14:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81c18:	6010      	str	r0, [r2, #0]
   81c1a:	e92d 4008 	stmdb	sp!, {r3, lr}
   81c1e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81c22:	f380 8811 	msr	BASEPRI, r0
   81c26:	f000 ff27 	bl	82a78 <vTaskSwitchContext>
   81c2a:	f04f 0000 	mov.w	r0, #0
   81c2e:	f380 8811 	msr	BASEPRI, r0
   81c32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81c36:	6819      	ldr	r1, [r3, #0]
   81c38:	6808      	ldr	r0, [r1, #0]
   81c3a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81c3e:	f380 8809 	msr	PSP, r0
   81c42:	4770      	bx	lr

00081c44 <pxCurrentTCBConst>:
   81c44:	20078bb8 	.word	0x20078bb8

00081c48 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81c48:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81c4e:	4b05      	ldr	r3, [pc, #20]	; (81c64 <SysTick_Handler+0x1c>)
   81c50:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81c52:	4b05      	ldr	r3, [pc, #20]	; (81c68 <SysTick_Handler+0x20>)
   81c54:	4798      	blx	r3
	{
		vTaskIncrementTick();
   81c56:	4b05      	ldr	r3, [pc, #20]	; (81c6c <SysTick_Handler+0x24>)
   81c58:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81c5a:	2000      	movs	r0, #0
   81c5c:	4b04      	ldr	r3, [pc, #16]	; (81c70 <SysTick_Handler+0x28>)
   81c5e:	4798      	blx	r3
   81c60:	bd08      	pop	{r3, pc}
   81c62:	bf00      	nop
   81c64:	e000ed04 	.word	0xe000ed04
   81c68:	00081bc1 	.word	0x00081bc1
   81c6c:	00082729 	.word	0x00082729
   81c70:	00081be9 	.word	0x00081be9

00081c74 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   81c74:	4a03      	ldr	r2, [pc, #12]	; (81c84 <vPortSetupTimerInterrupt+0x10>)
   81c76:	4b04      	ldr	r3, [pc, #16]	; (81c88 <vPortSetupTimerInterrupt+0x14>)
   81c78:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   81c7a:	2207      	movs	r2, #7
   81c7c:	3b04      	subs	r3, #4
   81c7e:	601a      	str	r2, [r3, #0]
   81c80:	4770      	bx	lr
   81c82:	bf00      	nop
   81c84:	0001481f 	.word	0x0001481f
   81c88:	e000e014 	.word	0xe000e014

00081c8c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   81c8c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   81c8e:	4b09      	ldr	r3, [pc, #36]	; (81cb4 <xPortStartScheduler+0x28>)
   81c90:	681a      	ldr	r2, [r3, #0]
   81c92:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81c96:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81c98:	681a      	ldr	r2, [r3, #0]
   81c9a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81c9e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81ca0:	4b05      	ldr	r3, [pc, #20]	; (81cb8 <xPortStartScheduler+0x2c>)
   81ca2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81ca4:	2400      	movs	r4, #0
   81ca6:	4b05      	ldr	r3, [pc, #20]	; (81cbc <xPortStartScheduler+0x30>)
   81ca8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81caa:	4b05      	ldr	r3, [pc, #20]	; (81cc0 <xPortStartScheduler+0x34>)
   81cac:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   81cae:	4620      	mov	r0, r4
   81cb0:	bd10      	pop	{r4, pc}
   81cb2:	bf00      	nop
   81cb4:	e000ed20 	.word	0xe000ed20
   81cb8:	00081c75 	.word	0x00081c75
   81cbc:	20070178 	.word	0x20070178
   81cc0:	00081b61 	.word	0x00081b61

00081cc4 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   81cc4:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   81cc6:	4a13      	ldr	r2, [pc, #76]	; (81d14 <prvInsertBlockIntoFreeList+0x50>)
   81cc8:	6813      	ldr	r3, [r2, #0]
   81cca:	4283      	cmp	r3, r0
   81ccc:	d201      	bcs.n	81cd2 <prvInsertBlockIntoFreeList+0xe>
   81cce:	461a      	mov	r2, r3
   81cd0:	e7fa      	b.n	81cc8 <prvInsertBlockIntoFreeList+0x4>
   81cd2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   81cd4:	6854      	ldr	r4, [r2, #4]
   81cd6:	1915      	adds	r5, r2, r4
   81cd8:	4285      	cmp	r5, r0
   81cda:	d103      	bne.n	81ce4 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81cdc:	6868      	ldr	r0, [r5, #4]
   81cde:	4404      	add	r4, r0
   81ce0:	6054      	str	r4, [r2, #4]
   81ce2:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   81ce4:	6842      	ldr	r2, [r0, #4]
   81ce6:	1884      	adds	r4, r0, r2
   81ce8:	42a3      	cmp	r3, r4
   81cea:	d10c      	bne.n	81d06 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81cec:	4c0a      	ldr	r4, [pc, #40]	; (81d18 <prvInsertBlockIntoFreeList+0x54>)
   81cee:	6824      	ldr	r4, [r4, #0]
   81cf0:	429c      	cmp	r4, r3
   81cf2:	d006      	beq.n	81d02 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81cf4:	685b      	ldr	r3, [r3, #4]
   81cf6:	441a      	add	r2, r3
   81cf8:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81cfa:	680b      	ldr	r3, [r1, #0]
   81cfc:	681b      	ldr	r3, [r3, #0]
   81cfe:	6003      	str	r3, [r0, #0]
   81d00:	e002      	b.n	81d08 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81d02:	6003      	str	r3, [r0, #0]
   81d04:	e000      	b.n	81d08 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81d06:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81d08:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81d0a:	bf18      	it	ne
   81d0c:	6008      	strne	r0, [r1, #0]
	}
}
   81d0e:	bc30      	pop	{r4, r5}
   81d10:	4770      	bx	lr
   81d12:	bf00      	nop
   81d14:	20078a94 	.word	0x20078a94
   81d18:	20078a90 	.word	0x20078a90

00081d1c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81d1c:	b538      	push	{r3, r4, r5, lr}
   81d1e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81d20:	4b28      	ldr	r3, [pc, #160]	; (81dc4 <pvPortMalloc+0xa8>)
   81d22:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81d24:	4b28      	ldr	r3, [pc, #160]	; (81dc8 <pvPortMalloc+0xac>)
   81d26:	681b      	ldr	r3, [r3, #0]
   81d28:	b99b      	cbnz	r3, 81d52 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   81d2a:	4a28      	ldr	r2, [pc, #160]	; (81dcc <pvPortMalloc+0xb0>)
   81d2c:	4b28      	ldr	r3, [pc, #160]	; (81dd0 <pvPortMalloc+0xb4>)
   81d2e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81d30:	2100      	movs	r1, #0
   81d32:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81d34:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   81d38:	1898      	adds	r0, r3, r2
   81d3a:	4d23      	ldr	r5, [pc, #140]	; (81dc8 <pvPortMalloc+0xac>)
   81d3c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81d3e:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   81d42:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81d44:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81d46:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81d48:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81d4a:	4b22      	ldr	r3, [pc, #136]	; (81dd4 <pvPortMalloc+0xb8>)
   81d4c:	681a      	ldr	r2, [r3, #0]
   81d4e:	3a10      	subs	r2, #16
   81d50:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   81d52:	2c00      	cmp	r4, #0
   81d54:	d02d      	beq.n	81db2 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81d56:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81d5a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81d5e:	bf1c      	itt	ne
   81d60:	f022 0207 	bicne.w	r2, r2, #7
   81d64:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81d66:	1e51      	subs	r1, r2, #1
   81d68:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   81d6c:	4299      	cmp	r1, r3
   81d6e:	d822      	bhi.n	81db6 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81d70:	4916      	ldr	r1, [pc, #88]	; (81dcc <pvPortMalloc+0xb0>)
   81d72:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81d74:	6863      	ldr	r3, [r4, #4]
   81d76:	429a      	cmp	r2, r3
   81d78:	d904      	bls.n	81d84 <pvPortMalloc+0x68>
   81d7a:	6823      	ldr	r3, [r4, #0]
   81d7c:	b113      	cbz	r3, 81d84 <pvPortMalloc+0x68>
   81d7e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81d80:	461c      	mov	r4, r3
   81d82:	e7f7      	b.n	81d74 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   81d84:	4b10      	ldr	r3, [pc, #64]	; (81dc8 <pvPortMalloc+0xac>)
   81d86:	681b      	ldr	r3, [r3, #0]
   81d88:	429c      	cmp	r4, r3
   81d8a:	d016      	beq.n	81dba <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   81d8c:	680d      	ldr	r5, [r1, #0]
   81d8e:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81d90:	6823      	ldr	r3, [r4, #0]
   81d92:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81d94:	6863      	ldr	r3, [r4, #4]
   81d96:	1a9b      	subs	r3, r3, r2
   81d98:	2b20      	cmp	r3, #32
   81d9a:	d904      	bls.n	81da6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81d9c:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81d9e:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81da0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81da2:	4b0d      	ldr	r3, [pc, #52]	; (81dd8 <pvPortMalloc+0xbc>)
   81da4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   81da6:	4b0b      	ldr	r3, [pc, #44]	; (81dd4 <pvPortMalloc+0xb8>)
   81da8:	681a      	ldr	r2, [r3, #0]
   81daa:	6861      	ldr	r1, [r4, #4]
   81dac:	1a52      	subs	r2, r2, r1
   81dae:	601a      	str	r2, [r3, #0]
   81db0:	e004      	b.n	81dbc <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81db2:	2500      	movs	r5, #0
   81db4:	e002      	b.n	81dbc <pvPortMalloc+0xa0>
   81db6:	2500      	movs	r5, #0
   81db8:	e000      	b.n	81dbc <pvPortMalloc+0xa0>
   81dba:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   81dbc:	4b07      	ldr	r3, [pc, #28]	; (81ddc <pvPortMalloc+0xc0>)
   81dbe:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81dc0:	4628      	mov	r0, r5
   81dc2:	bd38      	pop	{r3, r4, r5, pc}
   81dc4:	000826f9 	.word	0x000826f9
   81dc8:	20078a90 	.word	0x20078a90
   81dcc:	20078a94 	.word	0x20078a94
   81dd0:	20070a90 	.word	0x20070a90
   81dd4:	2007017c 	.word	0x2007017c
   81dd8:	00081cc5 	.word	0x00081cc5
   81ddc:	00082855 	.word	0x00082855

00081de0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81de0:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   81de2:	4604      	mov	r4, r0
   81de4:	b168      	cbz	r0, 81e02 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   81de6:	4b07      	ldr	r3, [pc, #28]	; (81e04 <vPortFree+0x24>)
   81de8:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81dea:	4b07      	ldr	r3, [pc, #28]	; (81e08 <vPortFree+0x28>)
   81dec:	6819      	ldr	r1, [r3, #0]
   81dee:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81df2:	440a      	add	r2, r1
   81df4:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81df6:	f1a4 0010 	sub.w	r0, r4, #16
   81dfa:	4b04      	ldr	r3, [pc, #16]	; (81e0c <vPortFree+0x2c>)
   81dfc:	4798      	blx	r3
		}
		xTaskResumeAll();
   81dfe:	4b04      	ldr	r3, [pc, #16]	; (81e10 <vPortFree+0x30>)
   81e00:	4798      	blx	r3
   81e02:	bd10      	pop	{r4, pc}
   81e04:	000826f9 	.word	0x000826f9
   81e08:	2007017c 	.word	0x2007017c
   81e0c:	00081cc5 	.word	0x00081cc5
   81e10:	00082855 	.word	0x00082855

00081e14 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81e14:	b510      	push	{r4, lr}
   81e16:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81e18:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81e1a:	b93b      	cbnz	r3, 81e2c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81e1c:	6803      	ldr	r3, [r0, #0]
   81e1e:	bb1b      	cbnz	r3, 81e68 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81e20:	6840      	ldr	r0, [r0, #4]
   81e22:	4b13      	ldr	r3, [pc, #76]	; (81e70 <prvCopyDataToQueue+0x5c>)
   81e24:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81e26:	2300      	movs	r3, #0
   81e28:	6063      	str	r3, [r4, #4]
   81e2a:	e01d      	b.n	81e68 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81e2c:	b96a      	cbnz	r2, 81e4a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81e2e:	6880      	ldr	r0, [r0, #8]
   81e30:	461a      	mov	r2, r3
   81e32:	4b10      	ldr	r3, [pc, #64]	; (81e74 <prvCopyDataToQueue+0x60>)
   81e34:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81e36:	68a2      	ldr	r2, [r4, #8]
   81e38:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81e3a:	4413      	add	r3, r2
   81e3c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81e3e:	6862      	ldr	r2, [r4, #4]
   81e40:	4293      	cmp	r3, r2
   81e42:	d311      	bcc.n	81e68 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81e44:	6823      	ldr	r3, [r4, #0]
   81e46:	60a3      	str	r3, [r4, #8]
   81e48:	e00e      	b.n	81e68 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81e4a:	68c0      	ldr	r0, [r0, #12]
   81e4c:	461a      	mov	r2, r3
   81e4e:	4b09      	ldr	r3, [pc, #36]	; (81e74 <prvCopyDataToQueue+0x60>)
   81e50:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81e52:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81e54:	4252      	negs	r2, r2
   81e56:	68e3      	ldr	r3, [r4, #12]
   81e58:	4413      	add	r3, r2
   81e5a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81e5c:	6821      	ldr	r1, [r4, #0]
   81e5e:	428b      	cmp	r3, r1
   81e60:	d202      	bcs.n	81e68 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81e62:	6863      	ldr	r3, [r4, #4]
   81e64:	441a      	add	r2, r3
   81e66:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81e68:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81e6a:	3301      	adds	r3, #1
   81e6c:	63a3      	str	r3, [r4, #56]	; 0x38
   81e6e:	bd10      	pop	{r4, pc}
   81e70:	00082e31 	.word	0x00082e31
   81e74:	00084a61 	.word	0x00084a61

00081e78 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   81e78:	b538      	push	{r3, r4, r5, lr}
   81e7a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   81e7c:	6805      	ldr	r5, [r0, #0]
   81e7e:	b15d      	cbz	r5, 81e98 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81e80:	6c02      	ldr	r2, [r0, #64]	; 0x40
   81e82:	68c4      	ldr	r4, [r0, #12]
   81e84:	4414      	add	r4, r2
   81e86:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81e88:	6840      	ldr	r0, [r0, #4]
   81e8a:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81e8c:	bf28      	it	cs
   81e8e:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81e90:	4608      	mov	r0, r1
   81e92:	68d9      	ldr	r1, [r3, #12]
   81e94:	4b01      	ldr	r3, [pc, #4]	; (81e9c <prvCopyDataFromQueue+0x24>)
   81e96:	4798      	blx	r3
   81e98:	bd38      	pop	{r3, r4, r5, pc}
   81e9a:	bf00      	nop
   81e9c:	00084a61 	.word	0x00084a61

00081ea0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81ea2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   81ea4:	4b1d      	ldr	r3, [pc, #116]	; (81f1c <prvUnlockQueue+0x7c>)
   81ea6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81ea8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81eaa:	2b00      	cmp	r3, #0
   81eac:	dd12      	ble.n	81ed4 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81eb0:	b183      	cbz	r3, 81ed4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81eb2:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81eb6:	4d1a      	ldr	r5, [pc, #104]	; (81f20 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81eb8:	4f1a      	ldr	r7, [pc, #104]	; (81f24 <prvUnlockQueue+0x84>)
   81eba:	e001      	b.n	81ec0 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81ebc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ebe:	b14b      	cbz	r3, 81ed4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81ec0:	4630      	mov	r0, r6
   81ec2:	47a8      	blx	r5
   81ec4:	b100      	cbz	r0, 81ec8 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81ec6:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81ec8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81eca:	3b01      	subs	r3, #1
   81ecc:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81ece:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81ed0:	2b00      	cmp	r3, #0
   81ed2:	dcf3      	bgt.n	81ebc <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   81ed4:	f04f 33ff 	mov.w	r3, #4294967295
   81ed8:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81eda:	4b13      	ldr	r3, [pc, #76]	; (81f28 <prvUnlockQueue+0x88>)
   81edc:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81ede:	4b0f      	ldr	r3, [pc, #60]	; (81f1c <prvUnlockQueue+0x7c>)
   81ee0:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81ee2:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81ee4:	2b00      	cmp	r3, #0
   81ee6:	dd12      	ble.n	81f0e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81ee8:	6923      	ldr	r3, [r4, #16]
   81eea:	b183      	cbz	r3, 81f0e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81eec:	f104 0610 	add.w	r6, r4, #16
   81ef0:	4d0b      	ldr	r5, [pc, #44]	; (81f20 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   81ef2:	4f0c      	ldr	r7, [pc, #48]	; (81f24 <prvUnlockQueue+0x84>)
   81ef4:	e001      	b.n	81efa <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81ef6:	6923      	ldr	r3, [r4, #16]
   81ef8:	b14b      	cbz	r3, 81f0e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81efa:	4630      	mov	r0, r6
   81efc:	47a8      	blx	r5
   81efe:	b100      	cbz	r0, 81f02 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81f00:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81f02:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81f04:	3b01      	subs	r3, #1
   81f06:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81f08:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81f0a:	2b00      	cmp	r3, #0
   81f0c:	dcf3      	bgt.n	81ef6 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81f0e:	f04f 33ff 	mov.w	r3, #4294967295
   81f12:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81f14:	4b04      	ldr	r3, [pc, #16]	; (81f28 <prvUnlockQueue+0x88>)
   81f16:	4798      	blx	r3
   81f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81f1a:	bf00      	nop
   81f1c:	00081bd1 	.word	0x00081bd1
   81f20:	00082c45 	.word	0x00082c45
   81f24:	00082d7d 	.word	0x00082d7d
   81f28:	00081bf1 	.word	0x00081bf1

00081f2c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81f2c:	b538      	push	{r3, r4, r5, lr}
   81f2e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81f30:	4604      	mov	r4, r0
   81f32:	b918      	cbnz	r0, 81f3c <xQueueGenericReset+0x10>
   81f34:	4b16      	ldr	r3, [pc, #88]	; (81f90 <xQueueGenericReset+0x64>)
   81f36:	4798      	blx	r3
   81f38:	bf00      	nop
   81f3a:	e7fd      	b.n	81f38 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   81f3c:	4b15      	ldr	r3, [pc, #84]	; (81f94 <xQueueGenericReset+0x68>)
   81f3e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81f40:	6823      	ldr	r3, [r4, #0]
   81f42:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81f44:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81f46:	fb00 f002 	mul.w	r0, r0, r2
   81f4a:	1819      	adds	r1, r3, r0
   81f4c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81f4e:	2100      	movs	r1, #0
   81f50:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81f52:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81f54:	1a82      	subs	r2, r0, r2
   81f56:	4413      	add	r3, r2
   81f58:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81f5a:	f04f 33ff 	mov.w	r3, #4294967295
   81f5e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81f60:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81f62:	b955      	cbnz	r5, 81f7a <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81f64:	6923      	ldr	r3, [r4, #16]
   81f66:	b17b      	cbz	r3, 81f88 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81f68:	f104 0010 	add.w	r0, r4, #16
   81f6c:	4b0a      	ldr	r3, [pc, #40]	; (81f98 <xQueueGenericReset+0x6c>)
   81f6e:	4798      	blx	r3
   81f70:	2801      	cmp	r0, #1
   81f72:	d109      	bne.n	81f88 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81f74:	4b09      	ldr	r3, [pc, #36]	; (81f9c <xQueueGenericReset+0x70>)
   81f76:	4798      	blx	r3
   81f78:	e006      	b.n	81f88 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81f7a:	f104 0010 	add.w	r0, r4, #16
   81f7e:	4d08      	ldr	r5, [pc, #32]	; (81fa0 <xQueueGenericReset+0x74>)
   81f80:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81f82:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81f86:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81f88:	4b06      	ldr	r3, [pc, #24]	; (81fa4 <xQueueGenericReset+0x78>)
   81f8a:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   81f8c:	2001      	movs	r0, #1
   81f8e:	bd38      	pop	{r3, r4, r5, pc}
   81f90:	00081bc1 	.word	0x00081bc1
   81f94:	00081bd1 	.word	0x00081bd1
   81f98:	00082c45 	.word	0x00082c45
   81f9c:	00081bb1 	.word	0x00081bb1
   81fa0:	00081ab9 	.word	0x00081ab9
   81fa4:	00081bf1 	.word	0x00081bf1

00081fa8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   81fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81faa:	460d      	mov	r5, r1
   81fac:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81fae:	4606      	mov	r6, r0
   81fb0:	b188      	cbz	r0, 81fd6 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81fb2:	2050      	movs	r0, #80	; 0x50
   81fb4:	4b0e      	ldr	r3, [pc, #56]	; (81ff0 <xQueueGenericCreate+0x48>)
   81fb6:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81fb8:	4604      	mov	r4, r0
   81fba:	b160      	cbz	r0, 81fd6 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81fbc:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81fc0:	3001      	adds	r0, #1
   81fc2:	4b0b      	ldr	r3, [pc, #44]	; (81ff0 <xQueueGenericCreate+0x48>)
   81fc4:	4798      	blx	r3
   81fc6:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81fc8:	b940      	cbnz	r0, 81fdc <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81fca:	4620      	mov	r0, r4
   81fcc:	4b09      	ldr	r3, [pc, #36]	; (81ff4 <xQueueGenericCreate+0x4c>)
   81fce:	4798      	blx	r3
   81fd0:	e001      	b.n	81fd6 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   81fd2:	bf00      	nop
   81fd4:	e7fd      	b.n	81fd2 <xQueueGenericCreate+0x2a>
   81fd6:	4b08      	ldr	r3, [pc, #32]	; (81ff8 <xQueueGenericCreate+0x50>)
   81fd8:	4798      	blx	r3
   81fda:	e7fa      	b.n	81fd2 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81fdc:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81fde:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81fe0:	4620      	mov	r0, r4
   81fe2:	2101      	movs	r1, #1
   81fe4:	4b05      	ldr	r3, [pc, #20]	; (81ffc <xQueueGenericCreate+0x54>)
   81fe6:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81fe8:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81fec:	4620      	mov	r0, r4
   81fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81ff0:	00081d1d 	.word	0x00081d1d
   81ff4:	00081de1 	.word	0x00081de1
   81ff8:	00081bc1 	.word	0x00081bc1
   81ffc:	00081f2d 	.word	0x00081f2d

00082000 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   82000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82004:	b085      	sub	sp, #20
   82006:	468a      	mov	sl, r1
   82008:	469b      	mov	fp, r3
   8200a:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   8200e:	4604      	mov	r4, r0
   82010:	b918      	cbnz	r0, 8201a <xQueueGenericSend+0x1a>
   82012:	4b38      	ldr	r3, [pc, #224]	; (820f4 <xQueueGenericSend+0xf4>)
   82014:	4798      	blx	r3
   82016:	bf00      	nop
   82018:	e7fd      	b.n	82016 <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8201a:	b909      	cbnz	r1, 82020 <xQueueGenericSend+0x20>
   8201c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8201e:	b91b      	cbnz	r3, 82028 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   82020:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   82022:	4e35      	ldr	r6, [pc, #212]	; (820f8 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   82024:	4d35      	ldr	r5, [pc, #212]	; (820fc <xQueueGenericSend+0xfc>)
   82026:	e003      	b.n	82030 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82028:	4b32      	ldr	r3, [pc, #200]	; (820f4 <xQueueGenericSend+0xf4>)
   8202a:	4798      	blx	r3
   8202c:	bf00      	nop
   8202e:	e7fd      	b.n	8202c <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   82030:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   82032:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82034:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   82036:	429a      	cmp	r2, r3
   82038:	d212      	bcs.n	82060 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8203a:	4620      	mov	r0, r4
   8203c:	4651      	mov	r1, sl
   8203e:	465a      	mov	r2, fp
   82040:	4b2f      	ldr	r3, [pc, #188]	; (82100 <xQueueGenericSend+0x100>)
   82042:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82044:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82046:	b13b      	cbz	r3, 82058 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   82048:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8204c:	4b2d      	ldr	r3, [pc, #180]	; (82104 <xQueueGenericSend+0x104>)
   8204e:	4798      	blx	r3
   82050:	2801      	cmp	r0, #1
   82052:	d101      	bne.n	82058 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   82054:	4b2c      	ldr	r3, [pc, #176]	; (82108 <xQueueGenericSend+0x108>)
   82056:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   82058:	4b28      	ldr	r3, [pc, #160]	; (820fc <xQueueGenericSend+0xfc>)
   8205a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8205c:	2001      	movs	r0, #1
   8205e:	e046      	b.n	820ee <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   82060:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   82064:	b91b      	cbnz	r3, 8206e <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82066:	4b25      	ldr	r3, [pc, #148]	; (820fc <xQueueGenericSend+0xfc>)
   82068:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8206a:	2000      	movs	r0, #0
   8206c:	e03f      	b.n	820ee <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   8206e:	b91f      	cbnz	r7, 82078 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82070:	a802      	add	r0, sp, #8
   82072:	4b26      	ldr	r3, [pc, #152]	; (8210c <xQueueGenericSend+0x10c>)
   82074:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   82076:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82078:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8207a:	4b25      	ldr	r3, [pc, #148]	; (82110 <xQueueGenericSend+0x110>)
   8207c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8207e:	47b0      	blx	r6
   82080:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82082:	f1b3 3fff 	cmp.w	r3, #4294967295
   82086:	bf04      	itt	eq
   82088:	2300      	moveq	r3, #0
   8208a:	6463      	streq	r3, [r4, #68]	; 0x44
   8208c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8208e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82092:	bf04      	itt	eq
   82094:	2300      	moveq	r3, #0
   82096:	64a3      	streq	r3, [r4, #72]	; 0x48
   82098:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8209a:	a802      	add	r0, sp, #8
   8209c:	f10d 0106 	add.w	r1, sp, #6
   820a0:	4b1c      	ldr	r3, [pc, #112]	; (82114 <xQueueGenericSend+0x114>)
   820a2:	4798      	blx	r3
   820a4:	b9e8      	cbnz	r0, 820e2 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   820a6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   820a8:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   820ac:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   820b0:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   820b2:	45c1      	cmp	r9, r8
   820b4:	d10f      	bne.n	820d6 <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   820b6:	f104 0010 	add.w	r0, r4, #16
   820ba:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   820be:	4b16      	ldr	r3, [pc, #88]	; (82118 <xQueueGenericSend+0x118>)
   820c0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   820c2:	4620      	mov	r0, r4
   820c4:	4b15      	ldr	r3, [pc, #84]	; (8211c <xQueueGenericSend+0x11c>)
   820c6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   820c8:	4b15      	ldr	r3, [pc, #84]	; (82120 <xQueueGenericSend+0x120>)
   820ca:	4798      	blx	r3
   820cc:	2800      	cmp	r0, #0
   820ce:	d1af      	bne.n	82030 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   820d0:	4b0d      	ldr	r3, [pc, #52]	; (82108 <xQueueGenericSend+0x108>)
   820d2:	4798      	blx	r3
   820d4:	e7ac      	b.n	82030 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   820d6:	4620      	mov	r0, r4
   820d8:	4b10      	ldr	r3, [pc, #64]	; (8211c <xQueueGenericSend+0x11c>)
   820da:	4798      	blx	r3
				( void ) xTaskResumeAll();
   820dc:	4b10      	ldr	r3, [pc, #64]	; (82120 <xQueueGenericSend+0x120>)
   820de:	4798      	blx	r3
   820e0:	e7a6      	b.n	82030 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   820e2:	4620      	mov	r0, r4
   820e4:	4b0d      	ldr	r3, [pc, #52]	; (8211c <xQueueGenericSend+0x11c>)
   820e6:	4798      	blx	r3
			( void ) xTaskResumeAll();
   820e8:	4b0d      	ldr	r3, [pc, #52]	; (82120 <xQueueGenericSend+0x120>)
   820ea:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   820ec:	2000      	movs	r0, #0
		}
	}
}
   820ee:	b005      	add	sp, #20
   820f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   820f4:	00081bc1 	.word	0x00081bc1
   820f8:	00081bd1 	.word	0x00081bd1
   820fc:	00081bf1 	.word	0x00081bf1
   82100:	00081e15 	.word	0x00081e15
   82104:	00082c45 	.word	0x00082c45
   82108:	00081bb1 	.word	0x00081bb1
   8210c:	00082cc9 	.word	0x00082cc9
   82110:	000826f9 	.word	0x000826f9
   82114:	00082cf1 	.word	0x00082cf1
   82118:	00082b99 	.word	0x00082b99
   8211c:	00081ea1 	.word	0x00081ea1
   82120:	00082855 	.word	0x00082855

00082124 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   82124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82128:	460e      	mov	r6, r1
   8212a:	4615      	mov	r5, r2
   8212c:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   8212e:	4604      	mov	r4, r0
   82130:	b918      	cbnz	r0, 8213a <xQueueGenericSendFromISR+0x16>
   82132:	4b1c      	ldr	r3, [pc, #112]	; (821a4 <xQueueGenericSendFromISR+0x80>)
   82134:	4798      	blx	r3
   82136:	bf00      	nop
   82138:	e7fd      	b.n	82136 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8213a:	b929      	cbnz	r1, 82148 <xQueueGenericSendFromISR+0x24>
   8213c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8213e:	b11b      	cbz	r3, 82148 <xQueueGenericSendFromISR+0x24>
   82140:	4b18      	ldr	r3, [pc, #96]	; (821a4 <xQueueGenericSendFromISR+0x80>)
   82142:	4798      	blx	r3
   82144:	bf00      	nop
   82146:	e7fd      	b.n	82144 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   82148:	4b16      	ldr	r3, [pc, #88]	; (821a4 <xQueueGenericSendFromISR+0x80>)
   8214a:	4798      	blx	r3
   8214c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8214e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82150:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   82152:	429a      	cmp	r2, r3
   82154:	d218      	bcs.n	82188 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   82156:	4620      	mov	r0, r4
   82158:	4631      	mov	r1, r6
   8215a:	4642      	mov	r2, r8
   8215c:	4b12      	ldr	r3, [pc, #72]	; (821a8 <xQueueGenericSendFromISR+0x84>)
   8215e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   82160:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82162:	f1b3 3fff 	cmp.w	r3, #4294967295
   82166:	d10a      	bne.n	8217e <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82168:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8216a:	b17b      	cbz	r3, 8218c <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8216c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82170:	4b0e      	ldr	r3, [pc, #56]	; (821ac <xQueueGenericSendFromISR+0x88>)
   82172:	4798      	blx	r3
   82174:	b160      	cbz	r0, 82190 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   82176:	b16d      	cbz	r5, 82194 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   82178:	2401      	movs	r4, #1
   8217a:	602c      	str	r4, [r5, #0]
   8217c:	e00b      	b.n	82196 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8217e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82180:	3301      	adds	r3, #1
   82182:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   82184:	2401      	movs	r4, #1
   82186:	e006      	b.n	82196 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   82188:	2400      	movs	r4, #0
   8218a:	e004      	b.n	82196 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   8218c:	2401      	movs	r4, #1
   8218e:	e002      	b.n	82196 <xQueueGenericSendFromISR+0x72>
   82190:	2401      	movs	r4, #1
   82192:	e000      	b.n	82196 <xQueueGenericSendFromISR+0x72>
   82194:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   82196:	4638      	mov	r0, r7
   82198:	4b05      	ldr	r3, [pc, #20]	; (821b0 <xQueueGenericSendFromISR+0x8c>)
   8219a:	4798      	blx	r3

	return xReturn;
}
   8219c:	4620      	mov	r0, r4
   8219e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   821a2:	bf00      	nop
   821a4:	00081bc1 	.word	0x00081bc1
   821a8:	00081e15 	.word	0x00081e15
   821ac:	00082c45 	.word	0x00082c45
   821b0:	00081be9 	.word	0x00081be9

000821b4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   821b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   821b8:	b085      	sub	sp, #20
   821ba:	4689      	mov	r9, r1
   821bc:	469a      	mov	sl, r3
   821be:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   821c2:	4604      	mov	r4, r0
   821c4:	b918      	cbnz	r0, 821ce <xQueueGenericReceive+0x1a>
   821c6:	4b46      	ldr	r3, [pc, #280]	; (822e0 <xQueueGenericReceive+0x12c>)
   821c8:	4798      	blx	r3
   821ca:	bf00      	nop
   821cc:	e7fd      	b.n	821ca <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   821ce:	b909      	cbnz	r1, 821d4 <xQueueGenericReceive+0x20>
   821d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   821d2:	b92b      	cbnz	r3, 821e0 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   821d4:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   821d6:	4e43      	ldr	r6, [pc, #268]	; (822e4 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   821d8:	f8df b138 	ldr.w	fp, [pc, #312]	; 82314 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   821dc:	4d42      	ldr	r5, [pc, #264]	; (822e8 <xQueueGenericReceive+0x134>)
   821de:	e003      	b.n	821e8 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   821e0:	4b3f      	ldr	r3, [pc, #252]	; (822e0 <xQueueGenericReceive+0x12c>)
   821e2:	4798      	blx	r3
   821e4:	bf00      	nop
   821e6:	e7fd      	b.n	821e4 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   821e8:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   821ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   821ec:	2b00      	cmp	r3, #0
   821ee:	d028      	beq.n	82242 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   821f0:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   821f2:	4620      	mov	r0, r4
   821f4:	4649      	mov	r1, r9
   821f6:	4b3d      	ldr	r3, [pc, #244]	; (822ec <xQueueGenericReceive+0x138>)
   821f8:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   821fa:	f1ba 0f00 	cmp.w	sl, #0
   821fe:	d112      	bne.n	82226 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   82200:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82202:	3b01      	subs	r3, #1
   82204:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   82206:	6823      	ldr	r3, [r4, #0]
   82208:	b913      	cbnz	r3, 82210 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   8220a:	4b39      	ldr	r3, [pc, #228]	; (822f0 <xQueueGenericReceive+0x13c>)
   8220c:	4798      	blx	r3
   8220e:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82210:	6923      	ldr	r3, [r4, #16]
   82212:	b193      	cbz	r3, 8223a <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   82214:	f104 0010 	add.w	r0, r4, #16
   82218:	4b36      	ldr	r3, [pc, #216]	; (822f4 <xQueueGenericReceive+0x140>)
   8221a:	4798      	blx	r3
   8221c:	2801      	cmp	r0, #1
   8221e:	d10c      	bne.n	8223a <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   82220:	4b35      	ldr	r3, [pc, #212]	; (822f8 <xQueueGenericReceive+0x144>)
   82222:	4798      	blx	r3
   82224:	e009      	b.n	8223a <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   82226:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82228:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8222a:	b133      	cbz	r3, 8223a <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8222c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82230:	4b30      	ldr	r3, [pc, #192]	; (822f4 <xQueueGenericReceive+0x140>)
   82232:	4798      	blx	r3
   82234:	b108      	cbz	r0, 8223a <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   82236:	4b30      	ldr	r3, [pc, #192]	; (822f8 <xQueueGenericReceive+0x144>)
   82238:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   8223a:	4b2b      	ldr	r3, [pc, #172]	; (822e8 <xQueueGenericReceive+0x134>)
   8223c:	4798      	blx	r3
				return pdPASS;
   8223e:	2001      	movs	r0, #1
   82240:	e04b      	b.n	822da <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   82242:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   82246:	b91b      	cbnz	r3, 82250 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82248:	4b27      	ldr	r3, [pc, #156]	; (822e8 <xQueueGenericReceive+0x134>)
   8224a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   8224c:	2000      	movs	r0, #0
   8224e:	e044      	b.n	822da <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   82250:	b917      	cbnz	r7, 82258 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82252:	a802      	add	r0, sp, #8
   82254:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   82256:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82258:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8225a:	4b28      	ldr	r3, [pc, #160]	; (822fc <xQueueGenericReceive+0x148>)
   8225c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8225e:	47b0      	blx	r6
   82260:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82262:	f1b3 3fff 	cmp.w	r3, #4294967295
   82266:	bf04      	itt	eq
   82268:	2300      	moveq	r3, #0
   8226a:	6463      	streq	r3, [r4, #68]	; 0x44
   8226c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8226e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82272:	bf04      	itt	eq
   82274:	2300      	moveq	r3, #0
   82276:	64a3      	streq	r3, [r4, #72]	; 0x48
   82278:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8227a:	a802      	add	r0, sp, #8
   8227c:	f10d 0106 	add.w	r1, sp, #6
   82280:	4b1f      	ldr	r3, [pc, #124]	; (82300 <xQueueGenericReceive+0x14c>)
   82282:	4798      	blx	r3
   82284:	bb18      	cbnz	r0, 822ce <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   82286:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   82288:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   8228c:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   8228e:	f1b8 0f00 	cmp.w	r8, #0
   82292:	d116      	bne.n	822c2 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   82294:	6823      	ldr	r3, [r4, #0]
   82296:	b923      	cbnz	r3, 822a2 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   82298:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   8229a:	6860      	ldr	r0, [r4, #4]
   8229c:	4b19      	ldr	r3, [pc, #100]	; (82304 <xQueueGenericReceive+0x150>)
   8229e:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   822a0:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   822a2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   822a6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   822aa:	4b17      	ldr	r3, [pc, #92]	; (82308 <xQueueGenericReceive+0x154>)
   822ac:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   822ae:	4620      	mov	r0, r4
   822b0:	4b16      	ldr	r3, [pc, #88]	; (8230c <xQueueGenericReceive+0x158>)
   822b2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   822b4:	4b16      	ldr	r3, [pc, #88]	; (82310 <xQueueGenericReceive+0x15c>)
   822b6:	4798      	blx	r3
   822b8:	2800      	cmp	r0, #0
   822ba:	d195      	bne.n	821e8 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   822bc:	4b0e      	ldr	r3, [pc, #56]	; (822f8 <xQueueGenericReceive+0x144>)
   822be:	4798      	blx	r3
   822c0:	e792      	b.n	821e8 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   822c2:	4620      	mov	r0, r4
   822c4:	4b11      	ldr	r3, [pc, #68]	; (8230c <xQueueGenericReceive+0x158>)
   822c6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   822c8:	4b11      	ldr	r3, [pc, #68]	; (82310 <xQueueGenericReceive+0x15c>)
   822ca:	4798      	blx	r3
   822cc:	e78c      	b.n	821e8 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   822ce:	4620      	mov	r0, r4
   822d0:	4b0e      	ldr	r3, [pc, #56]	; (8230c <xQueueGenericReceive+0x158>)
   822d2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   822d4:	4b0e      	ldr	r3, [pc, #56]	; (82310 <xQueueGenericReceive+0x15c>)
   822d6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   822d8:	2000      	movs	r0, #0
		}
	}
}
   822da:	b005      	add	sp, #20
   822dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822e0:	00081bc1 	.word	0x00081bc1
   822e4:	00081bd1 	.word	0x00081bd1
   822e8:	00081bf1 	.word	0x00081bf1
   822ec:	00081e79 	.word	0x00081e79
   822f0:	00082d89 	.word	0x00082d89
   822f4:	00082c45 	.word	0x00082c45
   822f8:	00081bb1 	.word	0x00081bb1
   822fc:	000826f9 	.word	0x000826f9
   82300:	00082cf1 	.word	0x00082cf1
   82304:	00082db5 	.word	0x00082db5
   82308:	00082b99 	.word	0x00082b99
   8230c:	00081ea1 	.word	0x00081ea1
   82310:	00082855 	.word	0x00082855
   82314:	00082cc9 	.word	0x00082cc9

00082318 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   82318:	b538      	push	{r3, r4, r5, lr}
   8231a:	4604      	mov	r4, r0
   8231c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8231e:	4b0d      	ldr	r3, [pc, #52]	; (82354 <vQueueWaitForMessageRestricted+0x3c>)
   82320:	4798      	blx	r3
   82322:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82324:	f1b3 3fff 	cmp.w	r3, #4294967295
   82328:	bf04      	itt	eq
   8232a:	2300      	moveq	r3, #0
   8232c:	6463      	streq	r3, [r4, #68]	; 0x44
   8232e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82330:	f1b3 3fff 	cmp.w	r3, #4294967295
   82334:	bf04      	itt	eq
   82336:	2300      	moveq	r3, #0
   82338:	64a3      	streq	r3, [r4, #72]	; 0x48
   8233a:	4b07      	ldr	r3, [pc, #28]	; (82358 <vQueueWaitForMessageRestricted+0x40>)
   8233c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8233e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82340:	b923      	cbnz	r3, 8234c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82342:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82346:	4629      	mov	r1, r5
   82348:	4b04      	ldr	r3, [pc, #16]	; (8235c <vQueueWaitForMessageRestricted+0x44>)
   8234a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   8234c:	4620      	mov	r0, r4
   8234e:	4b04      	ldr	r3, [pc, #16]	; (82360 <vQueueWaitForMessageRestricted+0x48>)
   82350:	4798      	blx	r3
   82352:	bd38      	pop	{r3, r4, r5, pc}
   82354:	00081bd1 	.word	0x00081bd1
   82358:	00081bf1 	.word	0x00081bf1
   8235c:	00082bfd 	.word	0x00082bfd
   82360:	00081ea1 	.word	0x00081ea1

00082364 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   82364:	b510      	push	{r4, lr}
   82366:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   82368:	4b0f      	ldr	r3, [pc, #60]	; (823a8 <prvAddCurrentTaskToDelayedList+0x44>)
   8236a:	681b      	ldr	r3, [r3, #0]
   8236c:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   8236e:	4b0f      	ldr	r3, [pc, #60]	; (823ac <prvAddCurrentTaskToDelayedList+0x48>)
   82370:	881b      	ldrh	r3, [r3, #0]
   82372:	b29b      	uxth	r3, r3
   82374:	4298      	cmp	r0, r3
   82376:	d207      	bcs.n	82388 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82378:	4b0d      	ldr	r3, [pc, #52]	; (823b0 <prvAddCurrentTaskToDelayedList+0x4c>)
   8237a:	6818      	ldr	r0, [r3, #0]
   8237c:	4b0a      	ldr	r3, [pc, #40]	; (823a8 <prvAddCurrentTaskToDelayedList+0x44>)
   8237e:	6819      	ldr	r1, [r3, #0]
   82380:	3104      	adds	r1, #4
   82382:	4b0c      	ldr	r3, [pc, #48]	; (823b4 <prvAddCurrentTaskToDelayedList+0x50>)
   82384:	4798      	blx	r3
   82386:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82388:	4b0b      	ldr	r3, [pc, #44]	; (823b8 <prvAddCurrentTaskToDelayedList+0x54>)
   8238a:	6818      	ldr	r0, [r3, #0]
   8238c:	4b06      	ldr	r3, [pc, #24]	; (823a8 <prvAddCurrentTaskToDelayedList+0x44>)
   8238e:	6819      	ldr	r1, [r3, #0]
   82390:	3104      	adds	r1, #4
   82392:	4b08      	ldr	r3, [pc, #32]	; (823b4 <prvAddCurrentTaskToDelayedList+0x50>)
   82394:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   82396:	4b09      	ldr	r3, [pc, #36]	; (823bc <prvAddCurrentTaskToDelayedList+0x58>)
   82398:	881b      	ldrh	r3, [r3, #0]
   8239a:	b29b      	uxth	r3, r3
   8239c:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   8239e:	bf3c      	itt	cc
   823a0:	4b06      	ldrcc	r3, [pc, #24]	; (823bc <prvAddCurrentTaskToDelayedList+0x58>)
   823a2:	801c      	strhcc	r4, [r3, #0]
   823a4:	bd10      	pop	{r4, pc}
   823a6:	bf00      	nop
   823a8:	20078bb8 	.word	0x20078bb8
   823ac:	20078bd4 	.word	0x20078bd4
   823b0:	20078bd8 	.word	0x20078bd8
   823b4:	00081af5 	.word	0x00081af5
   823b8:	20078ab4 	.word	0x20078ab4
   823bc:	20070180 	.word	0x20070180

000823c0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   823c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   823c4:	460e      	mov	r6, r1
   823c6:	4617      	mov	r7, r2
   823c8:	469a      	mov	sl, r3
   823ca:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   823cc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   823d0:	4681      	mov	r9, r0
   823d2:	b918      	cbnz	r0, 823dc <xTaskGenericCreate+0x1c>
   823d4:	4b62      	ldr	r3, [pc, #392]	; (82560 <xTaskGenericCreate+0x1a0>)
   823d6:	4798      	blx	r3
   823d8:	bf00      	nop
   823da:	e7fd      	b.n	823d8 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   823dc:	2d09      	cmp	r5, #9
   823de:	d903      	bls.n	823e8 <xTaskGenericCreate+0x28>
   823e0:	4b5f      	ldr	r3, [pc, #380]	; (82560 <xTaskGenericCreate+0x1a0>)
   823e2:	4798      	blx	r3
   823e4:	bf00      	nop
   823e6:	e7fd      	b.n	823e4 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   823e8:	2050      	movs	r0, #80	; 0x50
   823ea:	4b5e      	ldr	r3, [pc, #376]	; (82564 <xTaskGenericCreate+0x1a4>)
   823ec:	4798      	blx	r3

	if( pxNewTCB != NULL )
   823ee:	4604      	mov	r4, r0
   823f0:	2800      	cmp	r0, #0
   823f2:	f000 80b1 	beq.w	82558 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   823f6:	f1b8 0f00 	cmp.w	r8, #0
   823fa:	f040 80a9 	bne.w	82550 <xTaskGenericCreate+0x190>
   823fe:	00b8      	lsls	r0, r7, #2
   82400:	4b58      	ldr	r3, [pc, #352]	; (82564 <xTaskGenericCreate+0x1a4>)
   82402:	4798      	blx	r3
   82404:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   82406:	b918      	cbnz	r0, 82410 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   82408:	4620      	mov	r0, r4
   8240a:	4b57      	ldr	r3, [pc, #348]	; (82568 <xTaskGenericCreate+0x1a8>)
   8240c:	4798      	blx	r3
   8240e:	e0a3      	b.n	82558 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   82410:	21a5      	movs	r1, #165	; 0xa5
   82412:	00ba      	lsls	r2, r7, #2
   82414:	4b55      	ldr	r3, [pc, #340]	; (8256c <xTaskGenericCreate+0x1ac>)
   82416:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   82418:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8241c:	3f01      	subs	r7, #1
   8241e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   82420:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   82424:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   82428:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8242c:	4631      	mov	r1, r6
   8242e:	2210      	movs	r2, #16
   82430:	4b4f      	ldr	r3, [pc, #316]	; (82570 <xTaskGenericCreate+0x1b0>)
   82432:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   82434:	2300      	movs	r3, #0
   82436:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8243a:	2d09      	cmp	r5, #9
   8243c:	bf34      	ite	cc
   8243e:	462e      	movcc	r6, r5
   82440:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   82442:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   82444:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   82446:	1d27      	adds	r7, r4, #4
   82448:	4638      	mov	r0, r7
   8244a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 825bc <xTaskGenericCreate+0x1fc>
   8244e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   82450:	f104 0018 	add.w	r0, r4, #24
   82454:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   82456:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   82458:	f1c6 060a 	rsb	r6, r6, #10
   8245c:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8245e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   82460:	4658      	mov	r0, fp
   82462:	4649      	mov	r1, r9
   82464:	4652      	mov	r2, sl
   82466:	4b43      	ldr	r3, [pc, #268]	; (82574 <xTaskGenericCreate+0x1b4>)
   82468:	4798      	blx	r3
   8246a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8246c:	f010 0f07 	tst.w	r0, #7
   82470:	d003      	beq.n	8247a <xTaskGenericCreate+0xba>
   82472:	4b3b      	ldr	r3, [pc, #236]	; (82560 <xTaskGenericCreate+0x1a0>)
   82474:	4798      	blx	r3
   82476:	bf00      	nop
   82478:	e7fd      	b.n	82476 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8247a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8247c:	b103      	cbz	r3, 82480 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   8247e:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   82480:	4b3d      	ldr	r3, [pc, #244]	; (82578 <xTaskGenericCreate+0x1b8>)
   82482:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   82484:	4b3d      	ldr	r3, [pc, #244]	; (8257c <xTaskGenericCreate+0x1bc>)
   82486:	681a      	ldr	r2, [r3, #0]
   82488:	3201      	adds	r2, #1
   8248a:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   8248c:	4b3c      	ldr	r3, [pc, #240]	; (82580 <xTaskGenericCreate+0x1c0>)
   8248e:	681b      	ldr	r3, [r3, #0]
   82490:	bb2b      	cbnz	r3, 824de <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   82492:	4b3b      	ldr	r3, [pc, #236]	; (82580 <xTaskGenericCreate+0x1c0>)
   82494:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   82496:	4b39      	ldr	r3, [pc, #228]	; (8257c <xTaskGenericCreate+0x1bc>)
   82498:	681b      	ldr	r3, [r3, #0]
   8249a:	2b01      	cmp	r3, #1
   8249c:	d129      	bne.n	824f2 <xTaskGenericCreate+0x132>
   8249e:	4e39      	ldr	r6, [pc, #228]	; (82584 <xTaskGenericCreate+0x1c4>)
   824a0:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   824a4:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 82588 <xTaskGenericCreate+0x1c8>
   824a8:	4630      	mov	r0, r6
   824aa:	47c0      	blx	r8
   824ac:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   824ae:	454e      	cmp	r6, r9
   824b0:	d1fa      	bne.n	824a8 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   824b2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 825c0 <xTaskGenericCreate+0x200>
   824b6:	4648      	mov	r0, r9
   824b8:	4e33      	ldr	r6, [pc, #204]	; (82588 <xTaskGenericCreate+0x1c8>)
   824ba:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   824bc:	f8df 8104 	ldr.w	r8, [pc, #260]	; 825c4 <xTaskGenericCreate+0x204>
   824c0:	4640      	mov	r0, r8
   824c2:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   824c4:	4831      	ldr	r0, [pc, #196]	; (8258c <xTaskGenericCreate+0x1cc>)
   824c6:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   824c8:	4831      	ldr	r0, [pc, #196]	; (82590 <xTaskGenericCreate+0x1d0>)
   824ca:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   824cc:	4831      	ldr	r0, [pc, #196]	; (82594 <xTaskGenericCreate+0x1d4>)
   824ce:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   824d0:	4b31      	ldr	r3, [pc, #196]	; (82598 <xTaskGenericCreate+0x1d8>)
   824d2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   824d6:	4b31      	ldr	r3, [pc, #196]	; (8259c <xTaskGenericCreate+0x1dc>)
   824d8:	f8c3 8000 	str.w	r8, [r3]
   824dc:	e009      	b.n	824f2 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   824de:	4b30      	ldr	r3, [pc, #192]	; (825a0 <xTaskGenericCreate+0x1e0>)
   824e0:	681b      	ldr	r3, [r3, #0]
   824e2:	b933      	cbnz	r3, 824f2 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   824e4:	4b26      	ldr	r3, [pc, #152]	; (82580 <xTaskGenericCreate+0x1c0>)
   824e6:	681b      	ldr	r3, [r3, #0]
   824e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   824ea:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   824ec:	bf24      	itt	cs
   824ee:	4b24      	ldrcs	r3, [pc, #144]	; (82580 <xTaskGenericCreate+0x1c0>)
   824f0:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   824f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   824f4:	4a2b      	ldr	r2, [pc, #172]	; (825a4 <xTaskGenericCreate+0x1e4>)
   824f6:	6812      	ldr	r2, [r2, #0]
   824f8:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   824fa:	bf84      	itt	hi
   824fc:	4a29      	ldrhi	r2, [pc, #164]	; (825a4 <xTaskGenericCreate+0x1e4>)
   824fe:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   82500:	4a29      	ldr	r2, [pc, #164]	; (825a8 <xTaskGenericCreate+0x1e8>)
   82502:	6811      	ldr	r1, [r2, #0]
   82504:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   82506:	3101      	adds	r1, #1
   82508:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8250a:	4a28      	ldr	r2, [pc, #160]	; (825ac <xTaskGenericCreate+0x1ec>)
   8250c:	6812      	ldr	r2, [r2, #0]
   8250e:	4293      	cmp	r3, r2
   82510:	bf84      	itt	hi
   82512:	4a26      	ldrhi	r2, [pc, #152]	; (825ac <xTaskGenericCreate+0x1ec>)
   82514:	6013      	strhi	r3, [r2, #0]
   82516:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8251a:	481a      	ldr	r0, [pc, #104]	; (82584 <xTaskGenericCreate+0x1c4>)
   8251c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82520:	4639      	mov	r1, r7
   82522:	4b23      	ldr	r3, [pc, #140]	; (825b0 <xTaskGenericCreate+0x1f0>)
   82524:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   82526:	4b23      	ldr	r3, [pc, #140]	; (825b4 <xTaskGenericCreate+0x1f4>)
   82528:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8252a:	4b1d      	ldr	r3, [pc, #116]	; (825a0 <xTaskGenericCreate+0x1e0>)
   8252c:	681b      	ldr	r3, [r3, #0]
   8252e:	b14b      	cbz	r3, 82544 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   82530:	4b13      	ldr	r3, [pc, #76]	; (82580 <xTaskGenericCreate+0x1c0>)
   82532:	681b      	ldr	r3, [r3, #0]
   82534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82536:	429d      	cmp	r5, r3
   82538:	d907      	bls.n	8254a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8253a:	4b1f      	ldr	r3, [pc, #124]	; (825b8 <xTaskGenericCreate+0x1f8>)
   8253c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8253e:	2001      	movs	r0, #1
   82540:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82544:	2001      	movs	r0, #1
   82546:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8254a:	2001      	movs	r0, #1
   8254c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   82550:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   82554:	4640      	mov	r0, r8
   82556:	e75b      	b.n	82410 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   82558:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   8255c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82560:	00081bc1 	.word	0x00081bc1
   82564:	00081d1d 	.word	0x00081d1d
   82568:	00081de1 	.word	0x00081de1
   8256c:	00084b4d 	.word	0x00084b4d
   82570:	00084d51 	.word	0x00084d51
   82574:	00081b75 	.word	0x00081b75
   82578:	00081bd1 	.word	0x00081bd1
   8257c:	20078bf8 	.word	0x20078bf8
   82580:	20078bb8 	.word	0x20078bb8
   82584:	20078aec 	.word	0x20078aec
   82588:	00081ab9 	.word	0x00081ab9
   8258c:	20078bbc 	.word	0x20078bbc
   82590:	20078ac0 	.word	0x20078ac0
   82594:	20078aa0 	.word	0x20078aa0
   82598:	20078ab4 	.word	0x20078ab4
   8259c:	20078bd8 	.word	0x20078bd8
   825a0:	20078ab8 	.word	0x20078ab8
   825a4:	20078bfc 	.word	0x20078bfc
   825a8:	20078bdc 	.word	0x20078bdc
   825ac:	20078ae8 	.word	0x20078ae8
   825b0:	00081ad9 	.word	0x00081ad9
   825b4:	00081bf1 	.word	0x00081bf1
   825b8:	00081bb1 	.word	0x00081bb1
   825bc:	00081ad1 	.word	0x00081ad1
   825c0:	20078be0 	.word	0x20078be0
   825c4:	20078ad4 	.word	0x20078ad4

000825c8 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
   825c8:	b508      	push	{r3, lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   825ca:	b918      	cbnz	r0, 825d4 <xTaskIsTaskSuspended+0xc>
   825cc:	4b0a      	ldr	r3, [pc, #40]	; (825f8 <xTaskIsTaskSuspended+0x30>)
   825ce:	4798      	blx	r3
   825d0:	bf00      	nop
   825d2:	e7fd      	b.n	825d0 <xTaskIsTaskSuspended+0x8>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
   825d4:	6942      	ldr	r2, [r0, #20]
   825d6:	4909      	ldr	r1, [pc, #36]	; (825fc <xTaskIsTaskSuspended+0x34>)
   825d8:	428a      	cmp	r2, r1
   825da:	d108      	bne.n	825ee <xTaskIsTaskSuspended+0x26>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
   825dc:	6a80      	ldr	r0, [r0, #40]	; 0x28
   825de:	4b08      	ldr	r3, [pc, #32]	; (82600 <xTaskIsTaskSuspended+0x38>)
   825e0:	4298      	cmp	r0, r3
   825e2:	d006      	beq.n	825f2 <xTaskIsTaskSuspended+0x2a>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
   825e4:	f1d0 0001 	rsbs	r0, r0, #1
   825e8:	bf38      	it	cc
   825ea:	2000      	movcc	r0, #0
   825ec:	bd08      	pop	{r3, pc}

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
	portBASE_TYPE xReturn = pdFALSE;
   825ee:	2000      	movs	r0, #0
   825f0:	bd08      	pop	{r3, pc}
   825f2:	2000      	movs	r0, #0
				}
			}
		}

		return xReturn;
	}
   825f4:	bd08      	pop	{r3, pc}
   825f6:	bf00      	nop
   825f8:	00081bc1 	.word	0x00081bc1
   825fc:	20078aa0 	.word	0x20078aa0
   82600:	20078bbc 	.word	0x20078bbc

00082604 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
   82604:	b538      	push	{r3, r4, r5, lr}
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
   82606:	4604      	mov	r4, r0
   82608:	b918      	cbnz	r0, 82612 <vTaskResume+0xe>
   8260a:	4b16      	ldr	r3, [pc, #88]	; (82664 <vTaskResume+0x60>)
   8260c:	4798      	blx	r3
   8260e:	bf00      	nop
   82610:	e7fd      	b.n	8260e <vTaskResume+0xa>
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
   82612:	4b15      	ldr	r3, [pc, #84]	; (82668 <vTaskResume+0x64>)
   82614:	681b      	ldr	r3, [r3, #0]
   82616:	4298      	cmp	r0, r3
   82618:	d023      	beq.n	82662 <vTaskResume+0x5e>
		{
			taskENTER_CRITICAL();
   8261a:	4b14      	ldr	r3, [pc, #80]	; (8266c <vTaskResume+0x68>)
   8261c:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
   8261e:	4620      	mov	r0, r4
   82620:	4b13      	ldr	r3, [pc, #76]	; (82670 <vTaskResume+0x6c>)
   82622:	4798      	blx	r3
   82624:	2801      	cmp	r0, #1
   82626:	d11a      	bne.n	8265e <vTaskResume+0x5a>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
   82628:	1d25      	adds	r5, r4, #4
   8262a:	4628      	mov	r0, r5
   8262c:	4b11      	ldr	r3, [pc, #68]	; (82674 <vTaskResume+0x70>)
   8262e:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
   82630:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82632:	4a11      	ldr	r2, [pc, #68]	; (82678 <vTaskResume+0x74>)
   82634:	6812      	ldr	r2, [r2, #0]
   82636:	4293      	cmp	r3, r2
   82638:	bf84      	itt	hi
   8263a:	4a0f      	ldrhi	r2, [pc, #60]	; (82678 <vTaskResume+0x74>)
   8263c:	6013      	strhi	r3, [r2, #0]
   8263e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82642:	480e      	ldr	r0, [pc, #56]	; (8267c <vTaskResume+0x78>)
   82644:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82648:	4629      	mov	r1, r5
   8264a:	4b0d      	ldr	r3, [pc, #52]	; (82680 <vTaskResume+0x7c>)
   8264c:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8264e:	4b06      	ldr	r3, [pc, #24]	; (82668 <vTaskResume+0x64>)
   82650:	681b      	ldr	r3, [r3, #0]
   82652:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82656:	429a      	cmp	r2, r3
   82658:	d301      	bcc.n	8265e <vTaskResume+0x5a>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
   8265a:	4b0a      	ldr	r3, [pc, #40]	; (82684 <vTaskResume+0x80>)
   8265c:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
   8265e:	4b0a      	ldr	r3, [pc, #40]	; (82688 <vTaskResume+0x84>)
   82660:	4798      	blx	r3
   82662:	bd38      	pop	{r3, r4, r5, pc}
   82664:	00081bc1 	.word	0x00081bc1
   82668:	20078bb8 	.word	0x20078bb8
   8266c:	00081bd1 	.word	0x00081bd1
   82670:	000825c9 	.word	0x000825c9
   82674:	00081b39 	.word	0x00081b39
   82678:	20078ae8 	.word	0x20078ae8
   8267c:	20078aec 	.word	0x20078aec
   82680:	00081ad9 	.word	0x00081ad9
   82684:	00081bb1 	.word	0x00081bb1
   82688:	00081bf1 	.word	0x00081bf1

0008268c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   8268c:	b510      	push	{r4, lr}
   8268e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   82690:	2300      	movs	r3, #0
   82692:	9300      	str	r3, [sp, #0]
   82694:	9301      	str	r3, [sp, #4]
   82696:	9302      	str	r3, [sp, #8]
   82698:	9303      	str	r3, [sp, #12]
   8269a:	480f      	ldr	r0, [pc, #60]	; (826d8 <vTaskStartScheduler+0x4c>)
   8269c:	490f      	ldr	r1, [pc, #60]	; (826dc <vTaskStartScheduler+0x50>)
   8269e:	f44f 7280 	mov.w	r2, #256	; 0x100
   826a2:	4c0f      	ldr	r4, [pc, #60]	; (826e0 <vTaskStartScheduler+0x54>)
   826a4:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   826a6:	2801      	cmp	r0, #1
   826a8:	d10e      	bne.n	826c8 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   826aa:	4b0e      	ldr	r3, [pc, #56]	; (826e4 <vTaskStartScheduler+0x58>)
   826ac:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   826ae:	2801      	cmp	r0, #1
   826b0:	d10a      	bne.n	826c8 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   826b2:	4b0d      	ldr	r3, [pc, #52]	; (826e8 <vTaskStartScheduler+0x5c>)
   826b4:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   826b6:	2201      	movs	r2, #1
   826b8:	4b0c      	ldr	r3, [pc, #48]	; (826ec <vTaskStartScheduler+0x60>)
   826ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   826bc:	2200      	movs	r2, #0
   826be:	4b0c      	ldr	r3, [pc, #48]	; (826f0 <vTaskStartScheduler+0x64>)
   826c0:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   826c2:	4b0c      	ldr	r3, [pc, #48]	; (826f4 <vTaskStartScheduler+0x68>)
   826c4:	4798      	blx	r3
   826c6:	e004      	b.n	826d2 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   826c8:	b918      	cbnz	r0, 826d2 <vTaskStartScheduler+0x46>
   826ca:	4b07      	ldr	r3, [pc, #28]	; (826e8 <vTaskStartScheduler+0x5c>)
   826cc:	4798      	blx	r3
   826ce:	bf00      	nop
   826d0:	e7fd      	b.n	826ce <vTaskStartScheduler+0x42>
}
   826d2:	b004      	add	sp, #16
   826d4:	bd10      	pop	{r4, pc}
   826d6:	bf00      	nop
   826d8:	000829f5 	.word	0x000829f5
   826dc:	00087af0 	.word	0x00087af0
   826e0:	000823c1 	.word	0x000823c1
   826e4:	00082f2d 	.word	0x00082f2d
   826e8:	00081bc1 	.word	0x00081bc1
   826ec:	20078ab8 	.word	0x20078ab8
   826f0:	20078bd4 	.word	0x20078bd4
   826f4:	00081c8d 	.word	0x00081c8d

000826f8 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   826f8:	4b02      	ldr	r3, [pc, #8]	; (82704 <vTaskSuspendAll+0xc>)
   826fa:	681a      	ldr	r2, [r3, #0]
   826fc:	3201      	adds	r2, #1
   826fe:	601a      	str	r2, [r3, #0]
   82700:	4770      	bx	lr
   82702:	bf00      	nop
   82704:	20078bb4 	.word	0x20078bb4

00082708 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   82708:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8270a:	4b04      	ldr	r3, [pc, #16]	; (8271c <xTaskGetTickCount+0x14>)
   8270c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8270e:	4b04      	ldr	r3, [pc, #16]	; (82720 <xTaskGetTickCount+0x18>)
   82710:	881c      	ldrh	r4, [r3, #0]
   82712:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   82714:	4b03      	ldr	r3, [pc, #12]	; (82724 <xTaskGetTickCount+0x1c>)
   82716:	4798      	blx	r3

	return xTicks;
}
   82718:	4620      	mov	r0, r4
   8271a:	bd10      	pop	{r4, pc}
   8271c:	00081bd1 	.word	0x00081bd1
   82720:	20078bd4 	.word	0x20078bd4
   82724:	00081bf1 	.word	0x00081bf1

00082728 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   82728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8272c:	4b3d      	ldr	r3, [pc, #244]	; (82824 <vTaskIncrementTick+0xfc>)
   8272e:	681b      	ldr	r3, [r3, #0]
   82730:	2b00      	cmp	r3, #0
   82732:	d171      	bne.n	82818 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   82734:	4b3c      	ldr	r3, [pc, #240]	; (82828 <vTaskIncrementTick+0x100>)
   82736:	881a      	ldrh	r2, [r3, #0]
   82738:	3201      	adds	r2, #1
   8273a:	b292      	uxth	r2, r2
   8273c:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8273e:	881b      	ldrh	r3, [r3, #0]
   82740:	b29b      	uxth	r3, r3
   82742:	bb03      	cbnz	r3, 82786 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   82744:	4b39      	ldr	r3, [pc, #228]	; (8282c <vTaskIncrementTick+0x104>)
   82746:	681b      	ldr	r3, [r3, #0]
   82748:	681b      	ldr	r3, [r3, #0]
   8274a:	b11b      	cbz	r3, 82754 <vTaskIncrementTick+0x2c>
   8274c:	4b38      	ldr	r3, [pc, #224]	; (82830 <vTaskIncrementTick+0x108>)
   8274e:	4798      	blx	r3
   82750:	bf00      	nop
   82752:	e7fd      	b.n	82750 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   82754:	4b35      	ldr	r3, [pc, #212]	; (8282c <vTaskIncrementTick+0x104>)
   82756:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82758:	4a36      	ldr	r2, [pc, #216]	; (82834 <vTaskIncrementTick+0x10c>)
   8275a:	6810      	ldr	r0, [r2, #0]
   8275c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8275e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   82760:	4a35      	ldr	r2, [pc, #212]	; (82838 <vTaskIncrementTick+0x110>)
   82762:	6811      	ldr	r1, [r2, #0]
   82764:	3101      	adds	r1, #1
   82766:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82768:	681b      	ldr	r3, [r3, #0]
   8276a:	681b      	ldr	r3, [r3, #0]
   8276c:	b923      	cbnz	r3, 82778 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   8276e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82772:	4b32      	ldr	r3, [pc, #200]	; (8283c <vTaskIncrementTick+0x114>)
   82774:	801a      	strh	r2, [r3, #0]
   82776:	e006      	b.n	82786 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82778:	4b2c      	ldr	r3, [pc, #176]	; (8282c <vTaskIncrementTick+0x104>)
   8277a:	681b      	ldr	r3, [r3, #0]
   8277c:	68db      	ldr	r3, [r3, #12]
   8277e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82780:	889a      	ldrh	r2, [r3, #4]
   82782:	4b2e      	ldr	r3, [pc, #184]	; (8283c <vTaskIncrementTick+0x114>)
   82784:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   82786:	4b28      	ldr	r3, [pc, #160]	; (82828 <vTaskIncrementTick+0x100>)
   82788:	881a      	ldrh	r2, [r3, #0]
   8278a:	b292      	uxth	r2, r2
   8278c:	4b2b      	ldr	r3, [pc, #172]	; (8283c <vTaskIncrementTick+0x114>)
   8278e:	881b      	ldrh	r3, [r3, #0]
   82790:	b29b      	uxth	r3, r3
   82792:	429a      	cmp	r2, r3
   82794:	d344      	bcc.n	82820 <vTaskIncrementTick+0xf8>
   82796:	4b25      	ldr	r3, [pc, #148]	; (8282c <vTaskIncrementTick+0x104>)
   82798:	681b      	ldr	r3, [r3, #0]
   8279a:	681b      	ldr	r3, [r3, #0]
   8279c:	b153      	cbz	r3, 827b4 <vTaskIncrementTick+0x8c>
   8279e:	4b23      	ldr	r3, [pc, #140]	; (8282c <vTaskIncrementTick+0x104>)
   827a0:	681b      	ldr	r3, [r3, #0]
   827a2:	68db      	ldr	r3, [r3, #12]
   827a4:	68dc      	ldr	r4, [r3, #12]
   827a6:	88a3      	ldrh	r3, [r4, #4]
   827a8:	4a1f      	ldr	r2, [pc, #124]	; (82828 <vTaskIncrementTick+0x100>)
   827aa:	8812      	ldrh	r2, [r2, #0]
   827ac:	b292      	uxth	r2, r2
   827ae:	4293      	cmp	r3, r2
   827b0:	d914      	bls.n	827dc <vTaskIncrementTick+0xb4>
   827b2:	e00f      	b.n	827d4 <vTaskIncrementTick+0xac>
   827b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
   827b8:	4b20      	ldr	r3, [pc, #128]	; (8283c <vTaskIncrementTick+0x114>)
   827ba:	801a      	strh	r2, [r3, #0]
   827bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   827c0:	4b1a      	ldr	r3, [pc, #104]	; (8282c <vTaskIncrementTick+0x104>)
   827c2:	681b      	ldr	r3, [r3, #0]
   827c4:	68db      	ldr	r3, [r3, #12]
   827c6:	68dc      	ldr	r4, [r3, #12]
   827c8:	88a3      	ldrh	r3, [r4, #4]
   827ca:	4a17      	ldr	r2, [pc, #92]	; (82828 <vTaskIncrementTick+0x100>)
   827cc:	8812      	ldrh	r2, [r2, #0]
   827ce:	b292      	uxth	r2, r2
   827d0:	4293      	cmp	r3, r2
   827d2:	d907      	bls.n	827e4 <vTaskIncrementTick+0xbc>
   827d4:	4a19      	ldr	r2, [pc, #100]	; (8283c <vTaskIncrementTick+0x114>)
   827d6:	8013      	strh	r3, [r2, #0]
   827d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   827dc:	4e18      	ldr	r6, [pc, #96]	; (82840 <vTaskIncrementTick+0x118>)
   827de:	4f19      	ldr	r7, [pc, #100]	; (82844 <vTaskIncrementTick+0x11c>)
   827e0:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82850 <vTaskIncrementTick+0x128>
   827e4:	1d25      	adds	r5, r4, #4
   827e6:	4628      	mov	r0, r5
   827e8:	47b0      	blx	r6
   827ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   827ec:	b113      	cbz	r3, 827f4 <vTaskIncrementTick+0xcc>
   827ee:	f104 0018 	add.w	r0, r4, #24
   827f2:	47b0      	blx	r6
   827f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   827f6:	683a      	ldr	r2, [r7, #0]
   827f8:	4293      	cmp	r3, r2
   827fa:	bf88      	it	hi
   827fc:	603b      	strhi	r3, [r7, #0]
   827fe:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   82802:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   82806:	4629      	mov	r1, r5
   82808:	4b0f      	ldr	r3, [pc, #60]	; (82848 <vTaskIncrementTick+0x120>)
   8280a:	4798      	blx	r3
   8280c:	4b07      	ldr	r3, [pc, #28]	; (8282c <vTaskIncrementTick+0x104>)
   8280e:	681b      	ldr	r3, [r3, #0]
   82810:	681b      	ldr	r3, [r3, #0]
   82812:	2b00      	cmp	r3, #0
   82814:	d1d4      	bne.n	827c0 <vTaskIncrementTick+0x98>
   82816:	e7cd      	b.n	827b4 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   82818:	4b0c      	ldr	r3, [pc, #48]	; (8284c <vTaskIncrementTick+0x124>)
   8281a:	681a      	ldr	r2, [r3, #0]
   8281c:	3201      	adds	r2, #1
   8281e:	601a      	str	r2, [r3, #0]
   82820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82824:	20078bb4 	.word	0x20078bb4
   82828:	20078bd4 	.word	0x20078bd4
   8282c:	20078ab4 	.word	0x20078ab4
   82830:	00081bc1 	.word	0x00081bc1
   82834:	20078bd8 	.word	0x20078bd8
   82838:	20078bd0 	.word	0x20078bd0
   8283c:	20070180 	.word	0x20070180
   82840:	00081b39 	.word	0x00081b39
   82844:	20078ae8 	.word	0x20078ae8
   82848:	00081ad9 	.word	0x00081ad9
   8284c:	20078a9c 	.word	0x20078a9c
   82850:	20078aec 	.word	0x20078aec

00082854 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   82854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82858:	4b31      	ldr	r3, [pc, #196]	; (82920 <xTaskResumeAll+0xcc>)
   8285a:	681b      	ldr	r3, [r3, #0]
   8285c:	b91b      	cbnz	r3, 82866 <xTaskResumeAll+0x12>
   8285e:	4b31      	ldr	r3, [pc, #196]	; (82924 <xTaskResumeAll+0xd0>)
   82860:	4798      	blx	r3
   82862:	bf00      	nop
   82864:	e7fd      	b.n	82862 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82866:	4b30      	ldr	r3, [pc, #192]	; (82928 <xTaskResumeAll+0xd4>)
   82868:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8286a:	4b2d      	ldr	r3, [pc, #180]	; (82920 <xTaskResumeAll+0xcc>)
   8286c:	681a      	ldr	r2, [r3, #0]
   8286e:	3a01      	subs	r2, #1
   82870:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82872:	681b      	ldr	r3, [r3, #0]
   82874:	2b00      	cmp	r3, #0
   82876:	d148      	bne.n	8290a <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82878:	4b2c      	ldr	r3, [pc, #176]	; (8292c <xTaskResumeAll+0xd8>)
   8287a:	681b      	ldr	r3, [r3, #0]
   8287c:	2b00      	cmp	r3, #0
   8287e:	d046      	beq.n	8290e <xTaskResumeAll+0xba>
   82880:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82882:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 82958 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   82886:	4f2a      	ldr	r7, [pc, #168]	; (82930 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   82888:	4e2a      	ldr	r6, [pc, #168]	; (82934 <xTaskResumeAll+0xe0>)
   8288a:	e01d      	b.n	828c8 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   8288c:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82890:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   82892:	f104 0018 	add.w	r0, r4, #24
   82896:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82898:	f104 0904 	add.w	r9, r4, #4
   8289c:	4648      	mov	r0, r9
   8289e:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   828a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   828a2:	6832      	ldr	r2, [r6, #0]
   828a4:	4293      	cmp	r3, r2
   828a6:	bf88      	it	hi
   828a8:	6033      	strhi	r3, [r6, #0]
   828aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   828ae:	4822      	ldr	r0, [pc, #136]	; (82938 <xTaskResumeAll+0xe4>)
   828b0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   828b4:	4649      	mov	r1, r9
   828b6:	4b21      	ldr	r3, [pc, #132]	; (8293c <xTaskResumeAll+0xe8>)
   828b8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   828ba:	4b21      	ldr	r3, [pc, #132]	; (82940 <xTaskResumeAll+0xec>)
   828bc:	681b      	ldr	r3, [r3, #0]
   828be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   828c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   828c2:	429a      	cmp	r2, r3
   828c4:	bf28      	it	cs
   828c6:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   828c8:	f8d8 3000 	ldr.w	r3, [r8]
   828cc:	2b00      	cmp	r3, #0
   828ce:	d1dd      	bne.n	8288c <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   828d0:	4b1c      	ldr	r3, [pc, #112]	; (82944 <xTaskResumeAll+0xf0>)
   828d2:	681b      	ldr	r3, [r3, #0]
   828d4:	b163      	cbz	r3, 828f0 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   828d6:	4b1b      	ldr	r3, [pc, #108]	; (82944 <xTaskResumeAll+0xf0>)
   828d8:	681b      	ldr	r3, [r3, #0]
   828da:	b17b      	cbz	r3, 828fc <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   828dc:	4d1a      	ldr	r5, [pc, #104]	; (82948 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   828de:	4c19      	ldr	r4, [pc, #100]	; (82944 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   828e0:	47a8      	blx	r5
						--uxMissedTicks;
   828e2:	6823      	ldr	r3, [r4, #0]
   828e4:	3b01      	subs	r3, #1
   828e6:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   828e8:	6823      	ldr	r3, [r4, #0]
   828ea:	2b00      	cmp	r3, #0
   828ec:	d1f8      	bne.n	828e0 <xTaskResumeAll+0x8c>
   828ee:	e005      	b.n	828fc <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   828f0:	2d01      	cmp	r5, #1
   828f2:	d003      	beq.n	828fc <xTaskResumeAll+0xa8>
   828f4:	4b15      	ldr	r3, [pc, #84]	; (8294c <xTaskResumeAll+0xf8>)
   828f6:	681b      	ldr	r3, [r3, #0]
   828f8:	2b01      	cmp	r3, #1
   828fa:	d10a      	bne.n	82912 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   828fc:	2200      	movs	r2, #0
   828fe:	4b13      	ldr	r3, [pc, #76]	; (8294c <xTaskResumeAll+0xf8>)
   82900:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   82902:	4b13      	ldr	r3, [pc, #76]	; (82950 <xTaskResumeAll+0xfc>)
   82904:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   82906:	2401      	movs	r4, #1
   82908:	e004      	b.n	82914 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8290a:	2400      	movs	r4, #0
   8290c:	e002      	b.n	82914 <xTaskResumeAll+0xc0>
   8290e:	2400      	movs	r4, #0
   82910:	e000      	b.n	82914 <xTaskResumeAll+0xc0>
   82912:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   82914:	4b0f      	ldr	r3, [pc, #60]	; (82954 <xTaskResumeAll+0x100>)
   82916:	4798      	blx	r3

	return xAlreadyYielded;
}
   82918:	4620      	mov	r0, r4
   8291a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8291e:	bf00      	nop
   82920:	20078bb4 	.word	0x20078bb4
   82924:	00081bc1 	.word	0x00081bc1
   82928:	00081bd1 	.word	0x00081bd1
   8292c:	20078bf8 	.word	0x20078bf8
   82930:	00081b39 	.word	0x00081b39
   82934:	20078ae8 	.word	0x20078ae8
   82938:	20078aec 	.word	0x20078aec
   8293c:	00081ad9 	.word	0x00081ad9
   82940:	20078bb8 	.word	0x20078bb8
   82944:	20078a9c 	.word	0x20078a9c
   82948:	00082729 	.word	0x00082729
   8294c:	20078bf4 	.word	0x20078bf4
   82950:	00081bb1 	.word	0x00081bb1
   82954:	00081bf1 	.word	0x00081bf1
   82958:	20078bbc 	.word	0x20078bbc

0008295c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   8295c:	b538      	push	{r3, r4, r5, lr}
   8295e:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   82960:	4605      	mov	r5, r0
   82962:	b918      	cbnz	r0, 8296c <vTaskDelayUntil+0x10>
   82964:	4b1b      	ldr	r3, [pc, #108]	; (829d4 <vTaskDelayUntil+0x78>)
   82966:	4798      	blx	r3
   82968:	bf00      	nop
   8296a:	e7fd      	b.n	82968 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   8296c:	b919      	cbnz	r1, 82976 <vTaskDelayUntil+0x1a>
   8296e:	4b19      	ldr	r3, [pc, #100]	; (829d4 <vTaskDelayUntil+0x78>)
   82970:	4798      	blx	r3
   82972:	bf00      	nop
   82974:	e7fd      	b.n	82972 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   82976:	4b18      	ldr	r3, [pc, #96]	; (829d8 <vTaskDelayUntil+0x7c>)
   82978:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   8297a:	882b      	ldrh	r3, [r5, #0]
   8297c:	441c      	add	r4, r3
   8297e:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   82980:	4a16      	ldr	r2, [pc, #88]	; (829dc <vTaskDelayUntil+0x80>)
   82982:	8812      	ldrh	r2, [r2, #0]
   82984:	b292      	uxth	r2, r2
   82986:	4293      	cmp	r3, r2
   82988:	d908      	bls.n	8299c <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   8298a:	42a3      	cmp	r3, r4
   8298c:	d91e      	bls.n	829cc <vTaskDelayUntil+0x70>
   8298e:	4b13      	ldr	r3, [pc, #76]	; (829dc <vTaskDelayUntil+0x80>)
   82990:	881b      	ldrh	r3, [r3, #0]
   82992:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82994:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   82996:	429c      	cmp	r4, r3
   82998:	d910      	bls.n	829bc <vTaskDelayUntil+0x60>
   8299a:	e007      	b.n	829ac <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   8299c:	42a3      	cmp	r3, r4
   8299e:	d813      	bhi.n	829c8 <vTaskDelayUntil+0x6c>
   829a0:	4b0e      	ldr	r3, [pc, #56]	; (829dc <vTaskDelayUntil+0x80>)
   829a2:	881b      	ldrh	r3, [r3, #0]
   829a4:	b29b      	uxth	r3, r3
   829a6:	429c      	cmp	r4, r3
   829a8:	d80e      	bhi.n	829c8 <vTaskDelayUntil+0x6c>
   829aa:	e00f      	b.n	829cc <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   829ac:	4b0c      	ldr	r3, [pc, #48]	; (829e0 <vTaskDelayUntil+0x84>)
   829ae:	6818      	ldr	r0, [r3, #0]
   829b0:	3004      	adds	r0, #4
   829b2:	4b0c      	ldr	r3, [pc, #48]	; (829e4 <vTaskDelayUntil+0x88>)
   829b4:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   829b6:	4620      	mov	r0, r4
   829b8:	4b0b      	ldr	r3, [pc, #44]	; (829e8 <vTaskDelayUntil+0x8c>)
   829ba:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   829bc:	4b0b      	ldr	r3, [pc, #44]	; (829ec <vTaskDelayUntil+0x90>)
   829be:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   829c0:	b930      	cbnz	r0, 829d0 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   829c2:	4b0b      	ldr	r3, [pc, #44]	; (829f0 <vTaskDelayUntil+0x94>)
   829c4:	4798      	blx	r3
   829c6:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   829c8:	802c      	strh	r4, [r5, #0]
   829ca:	e7ef      	b.n	829ac <vTaskDelayUntil+0x50>
   829cc:	802c      	strh	r4, [r5, #0]
   829ce:	e7f5      	b.n	829bc <vTaskDelayUntil+0x60>
   829d0:	bd38      	pop	{r3, r4, r5, pc}
   829d2:	bf00      	nop
   829d4:	00081bc1 	.word	0x00081bc1
   829d8:	000826f9 	.word	0x000826f9
   829dc:	20078bd4 	.word	0x20078bd4
   829e0:	20078bb8 	.word	0x20078bb8
   829e4:	00081b39 	.word	0x00081b39
   829e8:	00082365 	.word	0x00082365
   829ec:	00082855 	.word	0x00082855
   829f0:	00081bb1 	.word	0x00081bb1

000829f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   829f4:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   829f6:	4d15      	ldr	r5, [pc, #84]	; (82a4c <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   829f8:	4e15      	ldr	r6, [pc, #84]	; (82a50 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   829fa:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82a74 <prvIdleTask+0x80>
   829fe:	e01c      	b.n	82a3a <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   82a00:	4b14      	ldr	r3, [pc, #80]	; (82a54 <prvIdleTask+0x60>)
   82a02:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   82a04:	4b14      	ldr	r3, [pc, #80]	; (82a58 <prvIdleTask+0x64>)
   82a06:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   82a08:	4b14      	ldr	r3, [pc, #80]	; (82a5c <prvIdleTask+0x68>)
   82a0a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   82a0c:	b1ac      	cbz	r4, 82a3a <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   82a0e:	4b14      	ldr	r3, [pc, #80]	; (82a60 <prvIdleTask+0x6c>)
   82a10:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   82a12:	4b11      	ldr	r3, [pc, #68]	; (82a58 <prvIdleTask+0x64>)
   82a14:	68db      	ldr	r3, [r3, #12]
   82a16:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82a18:	1d20      	adds	r0, r4, #4
   82a1a:	4b12      	ldr	r3, [pc, #72]	; (82a64 <prvIdleTask+0x70>)
   82a1c:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82a1e:	4b12      	ldr	r3, [pc, #72]	; (82a68 <prvIdleTask+0x74>)
   82a20:	681a      	ldr	r2, [r3, #0]
   82a22:	3a01      	subs	r2, #1
   82a24:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   82a26:	682b      	ldr	r3, [r5, #0]
   82a28:	3b01      	subs	r3, #1
   82a2a:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   82a2c:	4b0f      	ldr	r3, [pc, #60]	; (82a6c <prvIdleTask+0x78>)
   82a2e:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   82a30:	6b20      	ldr	r0, [r4, #48]	; 0x30
   82a32:	4f0f      	ldr	r7, [pc, #60]	; (82a70 <prvIdleTask+0x7c>)
   82a34:	47b8      	blx	r7
		vPortFree( pxTCB );
   82a36:	4620      	mov	r0, r4
   82a38:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82a3a:	682b      	ldr	r3, [r5, #0]
   82a3c:	2b00      	cmp	r3, #0
   82a3e:	d1df      	bne.n	82a00 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82a40:	6833      	ldr	r3, [r6, #0]
   82a42:	2b01      	cmp	r3, #1
   82a44:	d9f9      	bls.n	82a3a <prvIdleTask+0x46>
			{
				taskYIELD();
   82a46:	47c0      	blx	r8
   82a48:	e7f7      	b.n	82a3a <prvIdleTask+0x46>
   82a4a:	bf00      	nop
   82a4c:	20078abc 	.word	0x20078abc
   82a50:	20078aec 	.word	0x20078aec
   82a54:	000826f9 	.word	0x000826f9
   82a58:	20078ac0 	.word	0x20078ac0
   82a5c:	00082855 	.word	0x00082855
   82a60:	00081bd1 	.word	0x00081bd1
   82a64:	00081b39 	.word	0x00081b39
   82a68:	20078bf8 	.word	0x20078bf8
   82a6c:	00081bf1 	.word	0x00081bf1
   82a70:	00081de1 	.word	0x00081de1
   82a74:	00081bb1 	.word	0x00081bb1

00082a78 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82a78:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82a7a:	4b1d      	ldr	r3, [pc, #116]	; (82af0 <vTaskSwitchContext+0x78>)
   82a7c:	681b      	ldr	r3, [r3, #0]
   82a7e:	b95b      	cbnz	r3, 82a98 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82a80:	4b1c      	ldr	r3, [pc, #112]	; (82af4 <vTaskSwitchContext+0x7c>)
   82a82:	681b      	ldr	r3, [r3, #0]
   82a84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82a88:	009b      	lsls	r3, r3, #2
   82a8a:	4a1b      	ldr	r2, [pc, #108]	; (82af8 <vTaskSwitchContext+0x80>)
   82a8c:	58d3      	ldr	r3, [r2, r3]
   82a8e:	b9cb      	cbnz	r3, 82ac4 <vTaskSwitchContext+0x4c>
   82a90:	4b18      	ldr	r3, [pc, #96]	; (82af4 <vTaskSwitchContext+0x7c>)
   82a92:	681b      	ldr	r3, [r3, #0]
   82a94:	b953      	cbnz	r3, 82aac <vTaskSwitchContext+0x34>
   82a96:	e005      	b.n	82aa4 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   82a98:	2201      	movs	r2, #1
   82a9a:	4b18      	ldr	r3, [pc, #96]	; (82afc <vTaskSwitchContext+0x84>)
   82a9c:	601a      	str	r2, [r3, #0]
   82a9e:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82aa0:	681a      	ldr	r2, [r3, #0]
   82aa2:	b92a      	cbnz	r2, 82ab0 <vTaskSwitchContext+0x38>
   82aa4:	4b16      	ldr	r3, [pc, #88]	; (82b00 <vTaskSwitchContext+0x88>)
   82aa6:	4798      	blx	r3
   82aa8:	bf00      	nop
   82aaa:	e7fd      	b.n	82aa8 <vTaskSwitchContext+0x30>
   82aac:	4b11      	ldr	r3, [pc, #68]	; (82af4 <vTaskSwitchContext+0x7c>)
   82aae:	4912      	ldr	r1, [pc, #72]	; (82af8 <vTaskSwitchContext+0x80>)
   82ab0:	681a      	ldr	r2, [r3, #0]
   82ab2:	3a01      	subs	r2, #1
   82ab4:	601a      	str	r2, [r3, #0]
   82ab6:	681a      	ldr	r2, [r3, #0]
   82ab8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82abc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   82ac0:	2a00      	cmp	r2, #0
   82ac2:	d0ed      	beq.n	82aa0 <vTaskSwitchContext+0x28>
   82ac4:	4b0b      	ldr	r3, [pc, #44]	; (82af4 <vTaskSwitchContext+0x7c>)
   82ac6:	681b      	ldr	r3, [r3, #0]
   82ac8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82acc:	4a0a      	ldr	r2, [pc, #40]	; (82af8 <vTaskSwitchContext+0x80>)
   82ace:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82ad2:	685a      	ldr	r2, [r3, #4]
   82ad4:	6852      	ldr	r2, [r2, #4]
   82ad6:	605a      	str	r2, [r3, #4]
   82ad8:	f103 0108 	add.w	r1, r3, #8
   82adc:	428a      	cmp	r2, r1
   82ade:	bf04      	itt	eq
   82ae0:	6852      	ldreq	r2, [r2, #4]
   82ae2:	605a      	streq	r2, [r3, #4]
   82ae4:	685b      	ldr	r3, [r3, #4]
   82ae6:	68da      	ldr	r2, [r3, #12]
   82ae8:	4b06      	ldr	r3, [pc, #24]	; (82b04 <vTaskSwitchContext+0x8c>)
   82aea:	601a      	str	r2, [r3, #0]
   82aec:	bd08      	pop	{r3, pc}
   82aee:	bf00      	nop
   82af0:	20078bb4 	.word	0x20078bb4
   82af4:	20078ae8 	.word	0x20078ae8
   82af8:	20078aec 	.word	0x20078aec
   82afc:	20078bf4 	.word	0x20078bf4
   82b00:	00081bc1 	.word	0x00081bc1
   82b04:	20078bb8 	.word	0x20078bb8

00082b08 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
   82b08:	b570      	push	{r4, r5, r6, lr}
   82b0a:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
   82b0c:	4b18      	ldr	r3, [pc, #96]	; (82b70 <vTaskSuspend+0x68>)
   82b0e:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
   82b10:	4b18      	ldr	r3, [pc, #96]	; (82b74 <vTaskSuspend+0x6c>)
   82b12:	681b      	ldr	r3, [r3, #0]
   82b14:	429c      	cmp	r4, r3
   82b16:	d003      	beq.n	82b20 <vTaskSuspend+0x18>
   82b18:	4626      	mov	r6, r4
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
   82b1a:	b92c      	cbnz	r4, 82b28 <vTaskSuspend+0x20>
   82b1c:	4626      	mov	r6, r4
   82b1e:	e000      	b.n	82b22 <vTaskSuspend+0x1a>
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
			{
				pxTaskToSuspend = NULL;
   82b20:	2600      	movs	r6, #0
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
   82b22:	4b14      	ldr	r3, [pc, #80]	; (82b74 <vTaskSuspend+0x6c>)
   82b24:	681c      	ldr	r4, [r3, #0]
   82b26:	e7ff      	b.n	82b28 <vTaskSuspend+0x20>

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82b28:	1d25      	adds	r5, r4, #4
   82b2a:	4628      	mov	r0, r5
   82b2c:	4b12      	ldr	r3, [pc, #72]	; (82b78 <vTaskSuspend+0x70>)
   82b2e:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
   82b30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82b32:	b11b      	cbz	r3, 82b3c <vTaskSuspend+0x34>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
   82b34:	f104 0018 	add.w	r0, r4, #24
   82b38:	4b0f      	ldr	r3, [pc, #60]	; (82b78 <vTaskSuspend+0x70>)
   82b3a:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
   82b3c:	480f      	ldr	r0, [pc, #60]	; (82b7c <vTaskSuspend+0x74>)
   82b3e:	4629      	mov	r1, r5
   82b40:	4b0f      	ldr	r3, [pc, #60]	; (82b80 <vTaskSuspend+0x78>)
   82b42:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
   82b44:	4b0f      	ldr	r3, [pc, #60]	; (82b84 <vTaskSuspend+0x7c>)
   82b46:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
   82b48:	b98e      	cbnz	r6, 82b6e <vTaskSuspend+0x66>
		{
			if( xSchedulerRunning != pdFALSE )
   82b4a:	4b0f      	ldr	r3, [pc, #60]	; (82b88 <vTaskSuspend+0x80>)
   82b4c:	681b      	ldr	r3, [r3, #0]
   82b4e:	b113      	cbz	r3, 82b56 <vTaskSuspend+0x4e>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
   82b50:	4b0e      	ldr	r3, [pc, #56]	; (82b8c <vTaskSuspend+0x84>)
   82b52:	4798      	blx	r3
   82b54:	bd70      	pop	{r4, r5, r6, pc}
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
   82b56:	4b09      	ldr	r3, [pc, #36]	; (82b7c <vTaskSuspend+0x74>)
   82b58:	681a      	ldr	r2, [r3, #0]
   82b5a:	4b0d      	ldr	r3, [pc, #52]	; (82b90 <vTaskSuspend+0x88>)
   82b5c:	681b      	ldr	r3, [r3, #0]
   82b5e:	429a      	cmp	r2, r3
   82b60:	d103      	bne.n	82b6a <vTaskSuspend+0x62>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   82b62:	2200      	movs	r2, #0
   82b64:	4b03      	ldr	r3, [pc, #12]	; (82b74 <vTaskSuspend+0x6c>)
   82b66:	601a      	str	r2, [r3, #0]
   82b68:	bd70      	pop	{r4, r5, r6, pc}
				}
				else
				{
					vTaskSwitchContext();
   82b6a:	4b0a      	ldr	r3, [pc, #40]	; (82b94 <vTaskSuspend+0x8c>)
   82b6c:	4798      	blx	r3
   82b6e:	bd70      	pop	{r4, r5, r6, pc}
   82b70:	00081bd1 	.word	0x00081bd1
   82b74:	20078bb8 	.word	0x20078bb8
   82b78:	00081b39 	.word	0x00081b39
   82b7c:	20078aa0 	.word	0x20078aa0
   82b80:	00081ad9 	.word	0x00081ad9
   82b84:	00081bf1 	.word	0x00081bf1
   82b88:	20078ab8 	.word	0x20078ab8
   82b8c:	00081bb1 	.word	0x00081bb1
   82b90:	20078bf8 	.word	0x20078bf8
   82b94:	00082a79 	.word	0x00082a79

00082b98 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   82b98:	b538      	push	{r3, r4, r5, lr}
   82b9a:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   82b9c:	b918      	cbnz	r0, 82ba6 <vTaskPlaceOnEventList+0xe>
   82b9e:	4b0f      	ldr	r3, [pc, #60]	; (82bdc <vTaskPlaceOnEventList+0x44>)
   82ba0:	4798      	blx	r3
   82ba2:	bf00      	nop
   82ba4:	e7fd      	b.n	82ba2 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82ba6:	4d0e      	ldr	r5, [pc, #56]	; (82be0 <vTaskPlaceOnEventList+0x48>)
   82ba8:	6829      	ldr	r1, [r5, #0]
   82baa:	3118      	adds	r1, #24
   82bac:	4b0d      	ldr	r3, [pc, #52]	; (82be4 <vTaskPlaceOnEventList+0x4c>)
   82bae:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82bb0:	6828      	ldr	r0, [r5, #0]
   82bb2:	3004      	adds	r0, #4
   82bb4:	4b0c      	ldr	r3, [pc, #48]	; (82be8 <vTaskPlaceOnEventList+0x50>)
   82bb6:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   82bb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   82bbc:	429c      	cmp	r4, r3
   82bbe:	d105      	bne.n	82bcc <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82bc0:	6829      	ldr	r1, [r5, #0]
   82bc2:	480a      	ldr	r0, [pc, #40]	; (82bec <vTaskPlaceOnEventList+0x54>)
   82bc4:	3104      	adds	r1, #4
   82bc6:	4b0a      	ldr	r3, [pc, #40]	; (82bf0 <vTaskPlaceOnEventList+0x58>)
   82bc8:	4798      	blx	r3
   82bca:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   82bcc:	4b09      	ldr	r3, [pc, #36]	; (82bf4 <vTaskPlaceOnEventList+0x5c>)
   82bce:	8818      	ldrh	r0, [r3, #0]
   82bd0:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82bd2:	b280      	uxth	r0, r0
   82bd4:	4b08      	ldr	r3, [pc, #32]	; (82bf8 <vTaskPlaceOnEventList+0x60>)
   82bd6:	4798      	blx	r3
   82bd8:	bd38      	pop	{r3, r4, r5, pc}
   82bda:	bf00      	nop
   82bdc:	00081bc1 	.word	0x00081bc1
   82be0:	20078bb8 	.word	0x20078bb8
   82be4:	00081af5 	.word	0x00081af5
   82be8:	00081b39 	.word	0x00081b39
   82bec:	20078aa0 	.word	0x20078aa0
   82bf0:	00081ad9 	.word	0x00081ad9
   82bf4:	20078bd4 	.word	0x20078bd4
   82bf8:	00082365 	.word	0x00082365

00082bfc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82bfc:	b538      	push	{r3, r4, r5, lr}
   82bfe:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82c00:	b918      	cbnz	r0, 82c0a <vTaskPlaceOnEventListRestricted+0xe>
   82c02:	4b0a      	ldr	r3, [pc, #40]	; (82c2c <vTaskPlaceOnEventListRestricted+0x30>)
   82c04:	4798      	blx	r3
   82c06:	bf00      	nop
   82c08:	e7fd      	b.n	82c06 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82c0a:	4c09      	ldr	r4, [pc, #36]	; (82c30 <vTaskPlaceOnEventListRestricted+0x34>)
   82c0c:	6821      	ldr	r1, [r4, #0]
   82c0e:	3118      	adds	r1, #24
   82c10:	4b08      	ldr	r3, [pc, #32]	; (82c34 <vTaskPlaceOnEventListRestricted+0x38>)
   82c12:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82c14:	6820      	ldr	r0, [r4, #0]
   82c16:	3004      	adds	r0, #4
   82c18:	4b07      	ldr	r3, [pc, #28]	; (82c38 <vTaskPlaceOnEventListRestricted+0x3c>)
   82c1a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82c1c:	4b07      	ldr	r3, [pc, #28]	; (82c3c <vTaskPlaceOnEventListRestricted+0x40>)
   82c1e:	8818      	ldrh	r0, [r3, #0]
   82c20:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82c22:	b280      	uxth	r0, r0
   82c24:	4b06      	ldr	r3, [pc, #24]	; (82c40 <vTaskPlaceOnEventListRestricted+0x44>)
   82c26:	4798      	blx	r3
   82c28:	bd38      	pop	{r3, r4, r5, pc}
   82c2a:	bf00      	nop
   82c2c:	00081bc1 	.word	0x00081bc1
   82c30:	20078bb8 	.word	0x20078bb8
   82c34:	00081ad9 	.word	0x00081ad9
   82c38:	00081b39 	.word	0x00081b39
   82c3c:	20078bd4 	.word	0x20078bd4
   82c40:	00082365 	.word	0x00082365

00082c44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82c44:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82c46:	68c3      	ldr	r3, [r0, #12]
   82c48:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82c4a:	b91c      	cbnz	r4, 82c54 <xTaskRemoveFromEventList+0x10>
   82c4c:	4b16      	ldr	r3, [pc, #88]	; (82ca8 <xTaskRemoveFromEventList+0x64>)
   82c4e:	4798      	blx	r3
   82c50:	bf00      	nop
   82c52:	e7fd      	b.n	82c50 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82c54:	f104 0518 	add.w	r5, r4, #24
   82c58:	4628      	mov	r0, r5
   82c5a:	4b14      	ldr	r3, [pc, #80]	; (82cac <xTaskRemoveFromEventList+0x68>)
   82c5c:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82c5e:	4b14      	ldr	r3, [pc, #80]	; (82cb0 <xTaskRemoveFromEventList+0x6c>)
   82c60:	681b      	ldr	r3, [r3, #0]
   82c62:	b99b      	cbnz	r3, 82c8c <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82c64:	1d25      	adds	r5, r4, #4
   82c66:	4628      	mov	r0, r5
   82c68:	4b10      	ldr	r3, [pc, #64]	; (82cac <xTaskRemoveFromEventList+0x68>)
   82c6a:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82c6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82c6e:	4a11      	ldr	r2, [pc, #68]	; (82cb4 <xTaskRemoveFromEventList+0x70>)
   82c70:	6812      	ldr	r2, [r2, #0]
   82c72:	4293      	cmp	r3, r2
   82c74:	bf84      	itt	hi
   82c76:	4a0f      	ldrhi	r2, [pc, #60]	; (82cb4 <xTaskRemoveFromEventList+0x70>)
   82c78:	6013      	strhi	r3, [r2, #0]
   82c7a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82c7e:	480e      	ldr	r0, [pc, #56]	; (82cb8 <xTaskRemoveFromEventList+0x74>)
   82c80:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82c84:	4629      	mov	r1, r5
   82c86:	4b0d      	ldr	r3, [pc, #52]	; (82cbc <xTaskRemoveFromEventList+0x78>)
   82c88:	4798      	blx	r3
   82c8a:	e003      	b.n	82c94 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82c8c:	480c      	ldr	r0, [pc, #48]	; (82cc0 <xTaskRemoveFromEventList+0x7c>)
   82c8e:	4629      	mov	r1, r5
   82c90:	4b0a      	ldr	r3, [pc, #40]	; (82cbc <xTaskRemoveFromEventList+0x78>)
   82c92:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82c94:	4b0b      	ldr	r3, [pc, #44]	; (82cc4 <xTaskRemoveFromEventList+0x80>)
   82c96:	681b      	ldr	r3, [r3, #0]
   82c98:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82c9c:	4298      	cmp	r0, r3
   82c9e:	bf34      	ite	cc
   82ca0:	2000      	movcc	r0, #0
   82ca2:	2001      	movcs	r0, #1
   82ca4:	bd38      	pop	{r3, r4, r5, pc}
   82ca6:	bf00      	nop
   82ca8:	00081bc1 	.word	0x00081bc1
   82cac:	00081b39 	.word	0x00081b39
   82cb0:	20078bb4 	.word	0x20078bb4
   82cb4:	20078ae8 	.word	0x20078ae8
   82cb8:	20078aec 	.word	0x20078aec
   82cbc:	00081ad9 	.word	0x00081ad9
   82cc0:	20078bbc 	.word	0x20078bbc
   82cc4:	20078bb8 	.word	0x20078bb8

00082cc8 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82cc8:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82cca:	b918      	cbnz	r0, 82cd4 <vTaskSetTimeOutState+0xc>
   82ccc:	4b05      	ldr	r3, [pc, #20]	; (82ce4 <vTaskSetTimeOutState+0x1c>)
   82cce:	4798      	blx	r3
   82cd0:	bf00      	nop
   82cd2:	e7fd      	b.n	82cd0 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82cd4:	4a04      	ldr	r2, [pc, #16]	; (82ce8 <vTaskSetTimeOutState+0x20>)
   82cd6:	6812      	ldr	r2, [r2, #0]
   82cd8:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82cda:	4a04      	ldr	r2, [pc, #16]	; (82cec <vTaskSetTimeOutState+0x24>)
   82cdc:	8812      	ldrh	r2, [r2, #0]
   82cde:	8082      	strh	r2, [r0, #4]
   82ce0:	bd08      	pop	{r3, pc}
   82ce2:	bf00      	nop
   82ce4:	00081bc1 	.word	0x00081bc1
   82ce8:	20078bd0 	.word	0x20078bd0
   82cec:	20078bd4 	.word	0x20078bd4

00082cf0 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82cf0:	b538      	push	{r3, r4, r5, lr}
   82cf2:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82cf4:	4604      	mov	r4, r0
   82cf6:	b918      	cbnz	r0, 82d00 <xTaskCheckForTimeOut+0x10>
   82cf8:	4b1a      	ldr	r3, [pc, #104]	; (82d64 <xTaskCheckForTimeOut+0x74>)
   82cfa:	4798      	blx	r3
   82cfc:	bf00      	nop
   82cfe:	e7fd      	b.n	82cfc <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82d00:	b919      	cbnz	r1, 82d0a <xTaskCheckForTimeOut+0x1a>
   82d02:	4b18      	ldr	r3, [pc, #96]	; (82d64 <xTaskCheckForTimeOut+0x74>)
   82d04:	4798      	blx	r3
   82d06:	bf00      	nop
   82d08:	e7fd      	b.n	82d06 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   82d0a:	4b17      	ldr	r3, [pc, #92]	; (82d68 <xTaskCheckForTimeOut+0x78>)
   82d0c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82d0e:	882b      	ldrh	r3, [r5, #0]
   82d10:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82d14:	4293      	cmp	r3, r2
   82d16:	d01c      	beq.n	82d52 <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   82d18:	4a14      	ldr	r2, [pc, #80]	; (82d6c <xTaskCheckForTimeOut+0x7c>)
   82d1a:	6811      	ldr	r1, [r2, #0]
   82d1c:	6822      	ldr	r2, [r4, #0]
   82d1e:	428a      	cmp	r2, r1
   82d20:	d005      	beq.n	82d2e <xTaskCheckForTimeOut+0x3e>
   82d22:	4a13      	ldr	r2, [pc, #76]	; (82d70 <xTaskCheckForTimeOut+0x80>)
   82d24:	8812      	ldrh	r2, [r2, #0]
   82d26:	b292      	uxth	r2, r2
   82d28:	88a1      	ldrh	r1, [r4, #4]
   82d2a:	4291      	cmp	r1, r2
   82d2c:	d913      	bls.n	82d56 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   82d2e:	4a10      	ldr	r2, [pc, #64]	; (82d70 <xTaskCheckForTimeOut+0x80>)
   82d30:	8811      	ldrh	r1, [r2, #0]
   82d32:	88a2      	ldrh	r2, [r4, #4]
   82d34:	1a89      	subs	r1, r1, r2
   82d36:	b289      	uxth	r1, r1
   82d38:	428b      	cmp	r3, r1
   82d3a:	d90e      	bls.n	82d5a <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82d3c:	490c      	ldr	r1, [pc, #48]	; (82d70 <xTaskCheckForTimeOut+0x80>)
   82d3e:	8809      	ldrh	r1, [r1, #0]
   82d40:	b289      	uxth	r1, r1
   82d42:	1a52      	subs	r2, r2, r1
   82d44:	4413      	add	r3, r2
   82d46:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82d48:	4620      	mov	r0, r4
   82d4a:	4b0a      	ldr	r3, [pc, #40]	; (82d74 <xTaskCheckForTimeOut+0x84>)
   82d4c:	4798      	blx	r3
			xReturn = pdFALSE;
   82d4e:	2400      	movs	r4, #0
   82d50:	e004      	b.n	82d5c <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   82d52:	2400      	movs	r4, #0
   82d54:	e002      	b.n	82d5c <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82d56:	2401      	movs	r4, #1
   82d58:	e000      	b.n	82d5c <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82d5a:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82d5c:	4b06      	ldr	r3, [pc, #24]	; (82d78 <xTaskCheckForTimeOut+0x88>)
   82d5e:	4798      	blx	r3

	return xReturn;
}
   82d60:	4620      	mov	r0, r4
   82d62:	bd38      	pop	{r3, r4, r5, pc}
   82d64:	00081bc1 	.word	0x00081bc1
   82d68:	00081bd1 	.word	0x00081bd1
   82d6c:	20078bd0 	.word	0x20078bd0
   82d70:	20078bd4 	.word	0x20078bd4
   82d74:	00082cc9 	.word	0x00082cc9
   82d78:	00081bf1 	.word	0x00081bf1

00082d7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82d7c:	2201      	movs	r2, #1
   82d7e:	4b01      	ldr	r3, [pc, #4]	; (82d84 <vTaskMissedYield+0x8>)
   82d80:	601a      	str	r2, [r3, #0]
   82d82:	4770      	bx	lr
   82d84:	20078bf4 	.word	0x20078bf4

00082d88 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82d88:	4b01      	ldr	r3, [pc, #4]	; (82d90 <xTaskGetCurrentTaskHandle+0x8>)
   82d8a:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82d8c:	4770      	bx	lr
   82d8e:	bf00      	nop
   82d90:	20078bb8 	.word	0x20078bb8

00082d94 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82d94:	4b05      	ldr	r3, [pc, #20]	; (82dac <xTaskGetSchedulerState+0x18>)
   82d96:	681b      	ldr	r3, [r3, #0]
   82d98:	b133      	cbz	r3, 82da8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82d9a:	4b05      	ldr	r3, [pc, #20]	; (82db0 <xTaskGetSchedulerState+0x1c>)
   82d9c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82d9e:	2b00      	cmp	r3, #0
   82da0:	bf14      	ite	ne
   82da2:	2002      	movne	r0, #2
   82da4:	2001      	moveq	r0, #1
   82da6:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82da8:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82daa:	4770      	bx	lr
   82dac:	20078ab8 	.word	0x20078ab8
   82db0:	20078bb4 	.word	0x20078bb4

00082db4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82db4:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82db6:	4604      	mov	r4, r0
   82db8:	2800      	cmp	r0, #0
   82dba:	d02e      	beq.n	82e1a <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82dbc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82dbe:	4a17      	ldr	r2, [pc, #92]	; (82e1c <vTaskPriorityInherit+0x68>)
   82dc0:	6812      	ldr	r2, [r2, #0]
   82dc2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82dc4:	4293      	cmp	r3, r2
   82dc6:	d228      	bcs.n	82e1a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82dc8:	4a14      	ldr	r2, [pc, #80]	; (82e1c <vTaskPriorityInherit+0x68>)
   82dca:	6812      	ldr	r2, [r2, #0]
   82dcc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82dce:	f1c2 020a 	rsb	r2, r2, #10
   82dd2:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   82dd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82dd8:	4a11      	ldr	r2, [pc, #68]	; (82e20 <vTaskPriorityInherit+0x6c>)
   82dda:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82dde:	6942      	ldr	r2, [r0, #20]
   82de0:	429a      	cmp	r2, r3
   82de2:	d116      	bne.n	82e12 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82de4:	1d05      	adds	r5, r0, #4
   82de6:	4628      	mov	r0, r5
   82de8:	4b0e      	ldr	r3, [pc, #56]	; (82e24 <vTaskPriorityInherit+0x70>)
   82dea:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82dec:	4b0b      	ldr	r3, [pc, #44]	; (82e1c <vTaskPriorityInherit+0x68>)
   82dee:	681b      	ldr	r3, [r3, #0]
   82df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82df2:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82df4:	4a0c      	ldr	r2, [pc, #48]	; (82e28 <vTaskPriorityInherit+0x74>)
   82df6:	6812      	ldr	r2, [r2, #0]
   82df8:	4293      	cmp	r3, r2
   82dfa:	bf84      	itt	hi
   82dfc:	4a0a      	ldrhi	r2, [pc, #40]	; (82e28 <vTaskPriorityInherit+0x74>)
   82dfe:	6013      	strhi	r3, [r2, #0]
   82e00:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e04:	4806      	ldr	r0, [pc, #24]	; (82e20 <vTaskPriorityInherit+0x6c>)
   82e06:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82e0a:	4629      	mov	r1, r5
   82e0c:	4b07      	ldr	r3, [pc, #28]	; (82e2c <vTaskPriorityInherit+0x78>)
   82e0e:	4798      	blx	r3
   82e10:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82e12:	4b02      	ldr	r3, [pc, #8]	; (82e1c <vTaskPriorityInherit+0x68>)
   82e14:	681b      	ldr	r3, [r3, #0]
   82e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82e18:	62c3      	str	r3, [r0, #44]	; 0x2c
   82e1a:	bd38      	pop	{r3, r4, r5, pc}
   82e1c:	20078bb8 	.word	0x20078bb8
   82e20:	20078aec 	.word	0x20078aec
   82e24:	00081b39 	.word	0x00081b39
   82e28:	20078ae8 	.word	0x20078ae8
   82e2c:	00081ad9 	.word	0x00081ad9

00082e30 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   82e30:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82e32:	4604      	mov	r4, r0
   82e34:	b1d0      	cbz	r0, 82e6c <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82e36:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82e38:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   82e3a:	429a      	cmp	r2, r3
   82e3c:	d016      	beq.n	82e6c <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82e3e:	1d05      	adds	r5, r0, #4
   82e40:	4628      	mov	r0, r5
   82e42:	4b0b      	ldr	r3, [pc, #44]	; (82e70 <vTaskPriorityDisinherit+0x40>)
   82e44:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82e46:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   82e48:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82e4a:	f1c3 020a 	rsb	r2, r3, #10
   82e4e:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   82e50:	4a08      	ldr	r2, [pc, #32]	; (82e74 <vTaskPriorityDisinherit+0x44>)
   82e52:	6812      	ldr	r2, [r2, #0]
   82e54:	4293      	cmp	r3, r2
   82e56:	bf84      	itt	hi
   82e58:	4a06      	ldrhi	r2, [pc, #24]	; (82e74 <vTaskPriorityDisinherit+0x44>)
   82e5a:	6013      	strhi	r3, [r2, #0]
   82e5c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e60:	4805      	ldr	r0, [pc, #20]	; (82e78 <vTaskPriorityDisinherit+0x48>)
   82e62:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82e66:	4629      	mov	r1, r5
   82e68:	4b04      	ldr	r3, [pc, #16]	; (82e7c <vTaskPriorityDisinherit+0x4c>)
   82e6a:	4798      	blx	r3
   82e6c:	bd38      	pop	{r3, r4, r5, pc}
   82e6e:	bf00      	nop
   82e70:	00081b39 	.word	0x00081b39
   82e74:	20078ae8 	.word	0x20078ae8
   82e78:	20078aec 	.word	0x20078aec
   82e7c:	00081ad9 	.word	0x00081ad9

00082e80 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   82e80:	b510      	push	{r4, lr}
   82e82:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82e84:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82e86:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82e88:	4291      	cmp	r1, r2
   82e8a:	d80b      	bhi.n	82ea4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82e8c:	1ad3      	subs	r3, r2, r3
   82e8e:	8b01      	ldrh	r1, [r0, #24]
   82e90:	b29b      	uxth	r3, r3
   82e92:	4299      	cmp	r1, r3
   82e94:	d911      	bls.n	82eba <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82e96:	4b0b      	ldr	r3, [pc, #44]	; (82ec4 <prvInsertTimerInActiveList+0x44>)
   82e98:	6818      	ldr	r0, [r3, #0]
   82e9a:	1d21      	adds	r1, r4, #4
   82e9c:	4b0a      	ldr	r3, [pc, #40]	; (82ec8 <prvInsertTimerInActiveList+0x48>)
   82e9e:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82ea0:	2000      	movs	r0, #0
   82ea2:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82ea4:	429a      	cmp	r2, r3
   82ea6:	d201      	bcs.n	82eac <prvInsertTimerInActiveList+0x2c>
   82ea8:	4299      	cmp	r1, r3
   82eaa:	d208      	bcs.n	82ebe <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82eac:	4b07      	ldr	r3, [pc, #28]	; (82ecc <prvInsertTimerInActiveList+0x4c>)
   82eae:	6818      	ldr	r0, [r3, #0]
   82eb0:	1d21      	adds	r1, r4, #4
   82eb2:	4b05      	ldr	r3, [pc, #20]	; (82ec8 <prvInsertTimerInActiveList+0x48>)
   82eb4:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82eb6:	2000      	movs	r0, #0
   82eb8:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82eba:	2001      	movs	r0, #1
   82ebc:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82ebe:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82ec0:	bd10      	pop	{r4, pc}
   82ec2:	bf00      	nop
   82ec4:	20078c34 	.word	0x20078c34
   82ec8:	00081af5 	.word	0x00081af5
   82ecc:	20078c00 	.word	0x20078c00

00082ed0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82ed0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82ed2:	4b0d      	ldr	r3, [pc, #52]	; (82f08 <prvCheckForValidListAndQueue+0x38>)
   82ed4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82ed6:	4b0d      	ldr	r3, [pc, #52]	; (82f0c <prvCheckForValidListAndQueue+0x3c>)
   82ed8:	681b      	ldr	r3, [r3, #0]
   82eda:	b98b      	cbnz	r3, 82f00 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82edc:	4d0c      	ldr	r5, [pc, #48]	; (82f10 <prvCheckForValidListAndQueue+0x40>)
   82ede:	4628      	mov	r0, r5
   82ee0:	4e0c      	ldr	r6, [pc, #48]	; (82f14 <prvCheckForValidListAndQueue+0x44>)
   82ee2:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82ee4:	4c0c      	ldr	r4, [pc, #48]	; (82f18 <prvCheckForValidListAndQueue+0x48>)
   82ee6:	4620      	mov	r0, r4
   82ee8:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82eea:	4b0c      	ldr	r3, [pc, #48]	; (82f1c <prvCheckForValidListAndQueue+0x4c>)
   82eec:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82eee:	4b0c      	ldr	r3, [pc, #48]	; (82f20 <prvCheckForValidListAndQueue+0x50>)
   82ef0:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82ef2:	2005      	movs	r0, #5
   82ef4:	210c      	movs	r1, #12
   82ef6:	2200      	movs	r2, #0
   82ef8:	4b0a      	ldr	r3, [pc, #40]	; (82f24 <prvCheckForValidListAndQueue+0x54>)
   82efa:	4798      	blx	r3
   82efc:	4b03      	ldr	r3, [pc, #12]	; (82f0c <prvCheckForValidListAndQueue+0x3c>)
   82efe:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82f00:	4b09      	ldr	r3, [pc, #36]	; (82f28 <prvCheckForValidListAndQueue+0x58>)
   82f02:	4798      	blx	r3
   82f04:	bd70      	pop	{r4, r5, r6, pc}
   82f06:	bf00      	nop
   82f08:	00081bd1 	.word	0x00081bd1
   82f0c:	20078c30 	.word	0x20078c30
   82f10:	20078c04 	.word	0x20078c04
   82f14:	00081ab9 	.word	0x00081ab9
   82f18:	20078c18 	.word	0x20078c18
   82f1c:	20078c00 	.word	0x20078c00
   82f20:	20078c34 	.word	0x20078c34
   82f24:	00081fa9 	.word	0x00081fa9
   82f28:	00081bf1 	.word	0x00081bf1

00082f2c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82f2c:	b510      	push	{r4, lr}
   82f2e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   82f30:	4b0b      	ldr	r3, [pc, #44]	; (82f60 <xTimerCreateTimerTask+0x34>)
   82f32:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82f34:	4b0b      	ldr	r3, [pc, #44]	; (82f64 <xTimerCreateTimerTask+0x38>)
   82f36:	681b      	ldr	r3, [r3, #0]
   82f38:	b163      	cbz	r3, 82f54 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82f3a:	2309      	movs	r3, #9
   82f3c:	9300      	str	r3, [sp, #0]
   82f3e:	2300      	movs	r3, #0
   82f40:	9301      	str	r3, [sp, #4]
   82f42:	9302      	str	r3, [sp, #8]
   82f44:	9303      	str	r3, [sp, #12]
   82f46:	4808      	ldr	r0, [pc, #32]	; (82f68 <xTimerCreateTimerTask+0x3c>)
   82f48:	4908      	ldr	r1, [pc, #32]	; (82f6c <xTimerCreateTimerTask+0x40>)
   82f4a:	f44f 7200 	mov.w	r2, #512	; 0x200
   82f4e:	4c08      	ldr	r4, [pc, #32]	; (82f70 <xTimerCreateTimerTask+0x44>)
   82f50:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   82f52:	b918      	cbnz	r0, 82f5c <xTimerCreateTimerTask+0x30>
   82f54:	4b07      	ldr	r3, [pc, #28]	; (82f74 <xTimerCreateTimerTask+0x48>)
   82f56:	4798      	blx	r3
   82f58:	bf00      	nop
   82f5a:	e7fd      	b.n	82f58 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82f5c:	b004      	add	sp, #16
   82f5e:	bd10      	pop	{r4, pc}
   82f60:	00082ed1 	.word	0x00082ed1
   82f64:	20078c30 	.word	0x20078c30
   82f68:	0008308d 	.word	0x0008308d
   82f6c:	00087af8 	.word	0x00087af8
   82f70:	000823c1 	.word	0x000823c1
   82f74:	00081bc1 	.word	0x00081bc1

00082f78 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82f78:	b510      	push	{r4, lr}
   82f7a:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82f7c:	4c10      	ldr	r4, [pc, #64]	; (82fc0 <xTimerGenericCommand+0x48>)
   82f7e:	6824      	ldr	r4, [r4, #0]
   82f80:	b1d4      	cbz	r4, 82fb8 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82f82:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82f84:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82f88:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82f8a:	b973      	cbnz	r3, 82faa <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82f8c:	4b0d      	ldr	r3, [pc, #52]	; (82fc4 <xTimerGenericCommand+0x4c>)
   82f8e:	4798      	blx	r3
   82f90:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82f92:	4b0b      	ldr	r3, [pc, #44]	; (82fc0 <xTimerGenericCommand+0x48>)
   82f94:	6818      	ldr	r0, [r3, #0]
   82f96:	a901      	add	r1, sp, #4
   82f98:	bf07      	ittee	eq
   82f9a:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   82f9e:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82fa0:	2200      	movne	r2, #0
   82fa2:	4613      	movne	r3, r2
   82fa4:	4c08      	ldr	r4, [pc, #32]	; (82fc8 <xTimerGenericCommand+0x50>)
   82fa6:	47a0      	blx	r4
   82fa8:	e007      	b.n	82fba <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82faa:	4620      	mov	r0, r4
   82fac:	a901      	add	r1, sp, #4
   82fae:	461a      	mov	r2, r3
   82fb0:	2300      	movs	r3, #0
   82fb2:	4c06      	ldr	r4, [pc, #24]	; (82fcc <xTimerGenericCommand+0x54>)
   82fb4:	47a0      	blx	r4
   82fb6:	e000      	b.n	82fba <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82fb8:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82fba:	b004      	add	sp, #16
   82fbc:	bd10      	pop	{r4, pc}
   82fbe:	bf00      	nop
   82fc0:	20078c30 	.word	0x20078c30
   82fc4:	00082d95 	.word	0x00082d95
   82fc8:	00082001 	.word	0x00082001
   82fcc:	00082125 	.word	0x00082125

00082fd0 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82fd4:	b082      	sub	sp, #8
   82fd6:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   82fd8:	4b24      	ldr	r3, [pc, #144]	; (8306c <prvSampleTimeNow+0x9c>)
   82fda:	4798      	blx	r3
   82fdc:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82fde:	4b24      	ldr	r3, [pc, #144]	; (83070 <prvSampleTimeNow+0xa0>)
   82fe0:	881b      	ldrh	r3, [r3, #0]
   82fe2:	4283      	cmp	r3, r0
   82fe4:	d937      	bls.n	83056 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82fe6:	4e23      	ldr	r6, [pc, #140]	; (83074 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82fe8:	4f23      	ldr	r7, [pc, #140]	; (83078 <prvSampleTimeNow+0xa8>)
   82fea:	e027      	b.n	8303c <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82fec:	68da      	ldr	r2, [r3, #12]
   82fee:	f8b2 a000 	ldrh.w	sl, [r2]
   82ff2:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82ff6:	68db      	ldr	r3, [r3, #12]
   82ff8:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82ffa:	1d25      	adds	r5, r4, #4
   82ffc:	4628      	mov	r0, r5
   82ffe:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83000:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83002:	4620      	mov	r0, r4
   83004:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   83006:	69e3      	ldr	r3, [r4, #28]
   83008:	2b01      	cmp	r3, #1
   8300a:	d117      	bne.n	8303c <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   8300c:	8b23      	ldrh	r3, [r4, #24]
   8300e:	4453      	add	r3, sl
   83010:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   83012:	4553      	cmp	r3, sl
   83014:	d906      	bls.n	83024 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   83016:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83018:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8301a:	6830      	ldr	r0, [r6, #0]
   8301c:	4629      	mov	r1, r5
   8301e:	4b17      	ldr	r3, [pc, #92]	; (8307c <prvSampleTimeNow+0xac>)
   83020:	4798      	blx	r3
   83022:	e00b      	b.n	8303c <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   83024:	2300      	movs	r3, #0
   83026:	9300      	str	r3, [sp, #0]
   83028:	4620      	mov	r0, r4
   8302a:	4619      	mov	r1, r3
   8302c:	4652      	mov	r2, sl
   8302e:	4c14      	ldr	r4, [pc, #80]	; (83080 <prvSampleTimeNow+0xb0>)
   83030:	47a0      	blx	r4
				configASSERT( xResult );
   83032:	b918      	cbnz	r0, 8303c <prvSampleTimeNow+0x6c>
   83034:	4b13      	ldr	r3, [pc, #76]	; (83084 <prvSampleTimeNow+0xb4>)
   83036:	4798      	blx	r3
   83038:	bf00      	nop
   8303a:	e7fd      	b.n	83038 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8303c:	6833      	ldr	r3, [r6, #0]
   8303e:	681a      	ldr	r2, [r3, #0]
   83040:	2a00      	cmp	r2, #0
   83042:	d1d3      	bne.n	82fec <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   83044:	4a10      	ldr	r2, [pc, #64]	; (83088 <prvSampleTimeNow+0xb8>)
   83046:	6811      	ldr	r1, [r2, #0]
   83048:	480a      	ldr	r0, [pc, #40]	; (83074 <prvSampleTimeNow+0xa4>)
   8304a:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   8304c:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   8304e:	2301      	movs	r3, #1
   83050:	f8c9 3000 	str.w	r3, [r9]
   83054:	e002      	b.n	8305c <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   83056:	2300      	movs	r3, #0
   83058:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   8305c:	4b04      	ldr	r3, [pc, #16]	; (83070 <prvSampleTimeNow+0xa0>)
   8305e:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   83062:	4640      	mov	r0, r8
   83064:	b002      	add	sp, #8
   83066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8306a:	bf00      	nop
   8306c:	00082709 	.word	0x00082709
   83070:	20078c2c 	.word	0x20078c2c
   83074:	20078c00 	.word	0x20078c00
   83078:	00081b39 	.word	0x00081b39
   8307c:	00081af5 	.word	0x00081af5
   83080:	00082f79 	.word	0x00082f79
   83084:	00081bc1 	.word	0x00081bc1
   83088:	20078c34 	.word	0x20078c34

0008308c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   8308c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83090:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   83092:	4d51      	ldr	r5, [pc, #324]	; (831d8 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   83094:	f8df 8170 	ldr.w	r8, [pc, #368]	; 83208 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   83098:	4b50      	ldr	r3, [pc, #320]	; (831dc <prvTimerTask+0x150>)
   8309a:	681b      	ldr	r3, [r3, #0]
   8309c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8309e:	2a00      	cmp	r2, #0
   830a0:	f000 8090 	beq.w	831c4 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   830a4:	68db      	ldr	r3, [r3, #12]
   830a6:	881e      	ldrh	r6, [r3, #0]
   830a8:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   830aa:	4b4d      	ldr	r3, [pc, #308]	; (831e0 <prvTimerTask+0x154>)
   830ac:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   830ae:	a803      	add	r0, sp, #12
   830b0:	4b4c      	ldr	r3, [pc, #304]	; (831e4 <prvTimerTask+0x158>)
   830b2:	4798      	blx	r3
   830b4:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   830b6:	9b03      	ldr	r3, [sp, #12]
   830b8:	2b00      	cmp	r3, #0
   830ba:	d132      	bne.n	83122 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   830bc:	4286      	cmp	r6, r0
   830be:	d825      	bhi.n	8310c <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   830c0:	4b49      	ldr	r3, [pc, #292]	; (831e8 <prvTimerTask+0x15c>)
   830c2:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   830c4:	4b45      	ldr	r3, [pc, #276]	; (831dc <prvTimerTask+0x150>)
   830c6:	681b      	ldr	r3, [r3, #0]
   830c8:	68db      	ldr	r3, [r3, #12]
   830ca:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   830cc:	1d20      	adds	r0, r4, #4
   830ce:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   830d0:	69e3      	ldr	r3, [r4, #28]
   830d2:	2b01      	cmp	r3, #1
   830d4:	d115      	bne.n	83102 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   830d6:	8b21      	ldrh	r1, [r4, #24]
   830d8:	4431      	add	r1, r6
   830da:	4620      	mov	r0, r4
   830dc:	b289      	uxth	r1, r1
   830de:	463a      	mov	r2, r7
   830e0:	4633      	mov	r3, r6
   830e2:	4f42      	ldr	r7, [pc, #264]	; (831ec <prvTimerTask+0x160>)
   830e4:	47b8      	blx	r7
   830e6:	2801      	cmp	r0, #1
   830e8:	d10b      	bne.n	83102 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   830ea:	2300      	movs	r3, #0
   830ec:	9300      	str	r3, [sp, #0]
   830ee:	4620      	mov	r0, r4
   830f0:	4619      	mov	r1, r3
   830f2:	4632      	mov	r2, r6
   830f4:	4e3e      	ldr	r6, [pc, #248]	; (831f0 <prvTimerTask+0x164>)
   830f6:	47b0      	blx	r6
			configASSERT( xResult );
   830f8:	b918      	cbnz	r0, 83102 <prvTimerTask+0x76>
   830fa:	4b3e      	ldr	r3, [pc, #248]	; (831f4 <prvTimerTask+0x168>)
   830fc:	4798      	blx	r3
   830fe:	bf00      	nop
   83100:	e7fd      	b.n	830fe <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83102:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83104:	4620      	mov	r0, r4
   83106:	4798      	blx	r3
   83108:	e00d      	b.n	83126 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   8310a:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8310c:	1bf1      	subs	r1, r6, r7
   8310e:	6828      	ldr	r0, [r5, #0]
   83110:	b289      	uxth	r1, r1
   83112:	4b39      	ldr	r3, [pc, #228]	; (831f8 <prvTimerTask+0x16c>)
   83114:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   83116:	4b34      	ldr	r3, [pc, #208]	; (831e8 <prvTimerTask+0x15c>)
   83118:	4798      	blx	r3
   8311a:	b920      	cbnz	r0, 83126 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   8311c:	4b37      	ldr	r3, [pc, #220]	; (831fc <prvTimerTask+0x170>)
   8311e:	4798      	blx	r3
   83120:	e001      	b.n	83126 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   83122:	4b31      	ldr	r3, [pc, #196]	; (831e8 <prvTimerTask+0x15c>)
   83124:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83126:	a802      	add	r0, sp, #8
   83128:	4b2e      	ldr	r3, [pc, #184]	; (831e4 <prvTimerTask+0x158>)
   8312a:	4798      	blx	r3
   8312c:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8312e:	4e34      	ldr	r6, [pc, #208]	; (83200 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   83130:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 831ec <prvTimerTask+0x160>
   83134:	e03e      	b.n	831b4 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   83136:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   83138:	b11c      	cbz	r4, 83142 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   8313a:	6961      	ldr	r1, [r4, #20]
   8313c:	b109      	cbz	r1, 83142 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8313e:	1d20      	adds	r0, r4, #4
   83140:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   83142:	9903      	ldr	r1, [sp, #12]
   83144:	2902      	cmp	r1, #2
   83146:	d023      	beq.n	83190 <prvTimerTask+0x104>
   83148:	2903      	cmp	r1, #3
   8314a:	d030      	beq.n	831ae <prvTimerTask+0x122>
   8314c:	2900      	cmp	r1, #0
   8314e:	d131      	bne.n	831b4 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   83150:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   83154:	8b21      	ldrh	r1, [r4, #24]
   83156:	4419      	add	r1, r3
   83158:	4620      	mov	r0, r4
   8315a:	b289      	uxth	r1, r1
   8315c:	463a      	mov	r2, r7
   8315e:	47c8      	blx	r9
   83160:	2801      	cmp	r0, #1
   83162:	d127      	bne.n	831b4 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83164:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83166:	4620      	mov	r0, r4
   83168:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8316a:	69e3      	ldr	r3, [r4, #28]
   8316c:	2b01      	cmp	r3, #1
   8316e:	d121      	bne.n	831b4 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83170:	8b22      	ldrh	r2, [r4, #24]
   83172:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   83176:	441a      	add	r2, r3
   83178:	2300      	movs	r3, #0
   8317a:	9300      	str	r3, [sp, #0]
   8317c:	4620      	mov	r0, r4
   8317e:	4619      	mov	r1, r3
   83180:	b292      	uxth	r2, r2
   83182:	4c1b      	ldr	r4, [pc, #108]	; (831f0 <prvTimerTask+0x164>)
   83184:	47a0      	blx	r4
						configASSERT( xResult );
   83186:	b9a8      	cbnz	r0, 831b4 <prvTimerTask+0x128>
   83188:	4b1a      	ldr	r3, [pc, #104]	; (831f4 <prvTimerTask+0x168>)
   8318a:	4798      	blx	r3
   8318c:	bf00      	nop
   8318e:	e7fd      	b.n	8318c <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   83190:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   83194:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   83196:	b91b      	cbnz	r3, 831a0 <prvTimerTask+0x114>
   83198:	4b16      	ldr	r3, [pc, #88]	; (831f4 <prvTimerTask+0x168>)
   8319a:	4798      	blx	r3
   8319c:	bf00      	nop
   8319e:	e7fd      	b.n	8319c <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   831a0:	18f9      	adds	r1, r7, r3
   831a2:	4620      	mov	r0, r4
   831a4:	b289      	uxth	r1, r1
   831a6:	463a      	mov	r2, r7
   831a8:	463b      	mov	r3, r7
   831aa:	47c8      	blx	r9
   831ac:	e002      	b.n	831b4 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   831ae:	4620      	mov	r0, r4
   831b0:	4b14      	ldr	r3, [pc, #80]	; (83204 <prvTimerTask+0x178>)
   831b2:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   831b4:	6828      	ldr	r0, [r5, #0]
   831b6:	a903      	add	r1, sp, #12
   831b8:	2200      	movs	r2, #0
   831ba:	4613      	mov	r3, r2
   831bc:	47b0      	blx	r6
   831be:	2800      	cmp	r0, #0
   831c0:	d1b9      	bne.n	83136 <prvTimerTask+0xaa>
   831c2:	e769      	b.n	83098 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   831c4:	4b06      	ldr	r3, [pc, #24]	; (831e0 <prvTimerTask+0x154>)
   831c6:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   831c8:	a803      	add	r0, sp, #12
   831ca:	4b06      	ldr	r3, [pc, #24]	; (831e4 <prvTimerTask+0x158>)
   831cc:	4798      	blx	r3
   831ce:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   831d0:	9b03      	ldr	r3, [sp, #12]
   831d2:	2b00      	cmp	r3, #0
   831d4:	d099      	beq.n	8310a <prvTimerTask+0x7e>
   831d6:	e7a4      	b.n	83122 <prvTimerTask+0x96>
   831d8:	20078c30 	.word	0x20078c30
   831dc:	20078c00 	.word	0x20078c00
   831e0:	000826f9 	.word	0x000826f9
   831e4:	00082fd1 	.word	0x00082fd1
   831e8:	00082855 	.word	0x00082855
   831ec:	00082e81 	.word	0x00082e81
   831f0:	00082f79 	.word	0x00082f79
   831f4:	00081bc1 	.word	0x00081bc1
   831f8:	00082319 	.word	0x00082319
   831fc:	00081bb1 	.word	0x00081bb1
   83200:	000821b5 	.word	0x000821b5
   83204:	00081de1 	.word	0x00081de1
   83208:	00081b39 	.word	0x00081b39

0008320c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8320c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8320e:	480e      	ldr	r0, [pc, #56]	; (83248 <sysclk_init+0x3c>)
   83210:	4b0e      	ldr	r3, [pc, #56]	; (8324c <sysclk_init+0x40>)
   83212:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   83214:	2000      	movs	r0, #0
   83216:	213e      	movs	r1, #62	; 0x3e
   83218:	4b0d      	ldr	r3, [pc, #52]	; (83250 <sysclk_init+0x44>)
   8321a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8321c:	4c0d      	ldr	r4, [pc, #52]	; (83254 <sysclk_init+0x48>)
   8321e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   83220:	2800      	cmp	r0, #0
   83222:	d0fc      	beq.n	8321e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   83224:	4b0c      	ldr	r3, [pc, #48]	; (83258 <sysclk_init+0x4c>)
   83226:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   83228:	4a0c      	ldr	r2, [pc, #48]	; (8325c <sysclk_init+0x50>)
   8322a:	4b0d      	ldr	r3, [pc, #52]	; (83260 <sysclk_init+0x54>)
   8322c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8322e:	4c0d      	ldr	r4, [pc, #52]	; (83264 <sysclk_init+0x58>)
   83230:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   83232:	2800      	cmp	r0, #0
   83234:	d0fc      	beq.n	83230 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   83236:	2010      	movs	r0, #16
   83238:	4b0b      	ldr	r3, [pc, #44]	; (83268 <sysclk_init+0x5c>)
   8323a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8323c:	4b0b      	ldr	r3, [pc, #44]	; (8326c <sysclk_init+0x60>)
   8323e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   83240:	4801      	ldr	r0, [pc, #4]	; (83248 <sysclk_init+0x3c>)
   83242:	4b02      	ldr	r3, [pc, #8]	; (8324c <sysclk_init+0x40>)
   83244:	4798      	blx	r3
   83246:	bd10      	pop	{r4, pc}
   83248:	0501bd00 	.word	0x0501bd00
   8324c:	200700b1 	.word	0x200700b1
   83250:	000836b1 	.word	0x000836b1
   83254:	00083705 	.word	0x00083705
   83258:	00083715 	.word	0x00083715
   8325c:	200d3f01 	.word	0x200d3f01
   83260:	400e0600 	.word	0x400e0600
   83264:	00083725 	.word	0x00083725
   83268:	0008364d 	.word	0x0008364d
   8326c:	00083841 	.word	0x00083841

00083270 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   83270:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   83272:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   83276:	4b1b      	ldr	r3, [pc, #108]	; (832e4 <board_init+0x74>)
   83278:	605a      	str	r2, [r3, #4]
   8327a:	200b      	movs	r0, #11
   8327c:	4c1a      	ldr	r4, [pc, #104]	; (832e8 <board_init+0x78>)
   8327e:	47a0      	blx	r4
   83280:	200c      	movs	r0, #12
   83282:	47a0      	blx	r4
   83284:	200d      	movs	r0, #13
   83286:	47a0      	blx	r4
   83288:	200e      	movs	r0, #14
   8328a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8328c:	203b      	movs	r0, #59	; 0x3b
   8328e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   83292:	4c16      	ldr	r4, [pc, #88]	; (832ec <board_init+0x7c>)
   83294:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   83296:	2055      	movs	r0, #85	; 0x55
   83298:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8329c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8329e:	2056      	movs	r0, #86	; 0x56
   832a0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   832a4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   832a6:	2068      	movs	r0, #104	; 0x68
   832a8:	4911      	ldr	r1, [pc, #68]	; (832f0 <board_init+0x80>)
   832aa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   832ac:	205c      	movs	r0, #92	; 0x5c
   832ae:	4911      	ldr	r1, [pc, #68]	; (832f4 <board_init+0x84>)
   832b0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   832b2:	4811      	ldr	r0, [pc, #68]	; (832f8 <board_init+0x88>)
   832b4:	f44f 7140 	mov.w	r1, #768	; 0x300
   832b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   832bc:	4b0f      	ldr	r3, [pc, #60]	; (832fc <board_init+0x8c>)
   832be:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   832c0:	2011      	movs	r0, #17
   832c2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   832c6:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   832c8:	2012      	movs	r0, #18
   832ca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   832ce:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   832d0:	202b      	movs	r0, #43	; 0x2b
   832d2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   832d6:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   832d8:	202a      	movs	r0, #42	; 0x2a
   832da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   832de:	47a0      	blx	r4
   832e0:	bd10      	pop	{r4, pc}
   832e2:	bf00      	nop
   832e4:	400e1a50 	.word	0x400e1a50
   832e8:	00083735 	.word	0x00083735
   832ec:	000833f5 	.word	0x000833f5
   832f0:	28000079 	.word	0x28000079
   832f4:	28000001 	.word	0x28000001
   832f8:	400e0e00 	.word	0x400e0e00
   832fc:	000834c9 	.word	0x000834c9

00083300 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
   83300:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   83304:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   83308:	bf0c      	ite	eq
   8330a:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   8330c:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   8330e:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
   83310:	bf0c      	ite	eq
   83312:	2000      	moveq	r0, #0
   83314:	2001      	movne	r0, #1
   83316:	4770      	bx	lr

00083318 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   83318:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8331a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8331e:	d016      	beq.n	8334e <pio_set_peripheral+0x36>
   83320:	d804      	bhi.n	8332c <pio_set_peripheral+0x14>
   83322:	b1c1      	cbz	r1, 83356 <pio_set_peripheral+0x3e>
   83324:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   83328:	d00a      	beq.n	83340 <pio_set_peripheral+0x28>
   8332a:	e013      	b.n	83354 <pio_set_peripheral+0x3c>
   8332c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   83330:	d011      	beq.n	83356 <pio_set_peripheral+0x3e>
   83332:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   83336:	d00e      	beq.n	83356 <pio_set_peripheral+0x3e>
   83338:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8333c:	d10a      	bne.n	83354 <pio_set_peripheral+0x3c>
   8333e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   83340:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   83342:	6f01      	ldr	r1, [r0, #112]	; 0x70
   83344:	400b      	ands	r3, r1
   83346:	ea23 0302 	bic.w	r3, r3, r2
   8334a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8334c:	e002      	b.n	83354 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8334e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   83350:	4313      	orrs	r3, r2
   83352:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   83354:	6042      	str	r2, [r0, #4]
   83356:	4770      	bx	lr

00083358 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   83358:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8335a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8335e:	bf14      	ite	ne
   83360:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83362:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   83364:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   83368:	bf14      	ite	ne
   8336a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8336c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8336e:	f012 0f02 	tst.w	r2, #2
   83372:	d002      	beq.n	8337a <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   83374:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   83378:	e004      	b.n	83384 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8337a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8337e:	bf18      	it	ne
   83380:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   83384:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   83386:	6001      	str	r1, [r0, #0]
   83388:	4770      	bx	lr
   8338a:	bf00      	nop

0008338c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   8338c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8338e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83390:	9c01      	ldr	r4, [sp, #4]
   83392:	b10c      	cbz	r4, 83398 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   83394:	6641      	str	r1, [r0, #100]	; 0x64
   83396:	e000      	b.n	8339a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83398:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8339a:	b10b      	cbz	r3, 833a0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   8339c:	6501      	str	r1, [r0, #80]	; 0x50
   8339e:	e000      	b.n	833a2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   833a0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   833a2:	b10a      	cbz	r2, 833a8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   833a4:	6301      	str	r1, [r0, #48]	; 0x30
   833a6:	e000      	b.n	833aa <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   833a8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   833aa:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   833ac:	6001      	str	r1, [r0, #0]
}
   833ae:	f85d 4b04 	ldr.w	r4, [sp], #4
   833b2:	4770      	bx	lr

000833b4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   833b4:	f012 0f10 	tst.w	r2, #16
   833b8:	d010      	beq.n	833dc <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   833ba:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   833be:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   833c2:	bf14      	ite	ne
   833c4:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   833c8:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   833cc:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   833d0:	bf14      	ite	ne
   833d2:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   833d6:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   833da:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   833dc:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   833e0:	4770      	bx	lr
   833e2:	bf00      	nop

000833e4 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   833e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   833e6:	6401      	str	r1, [r0, #64]	; 0x40
   833e8:	4770      	bx	lr
   833ea:	bf00      	nop

000833ec <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   833ec:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   833ee:	4770      	bx	lr

000833f0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   833f0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   833f2:	4770      	bx	lr

000833f4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   833f4:	b570      	push	{r4, r5, r6, lr}
   833f6:	b082      	sub	sp, #8
   833f8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   833fa:	0944      	lsrs	r4, r0, #5
   833fc:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   83400:	f204 7407 	addw	r4, r4, #1799	; 0x707
   83404:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   83406:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8340a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8340e:	d030      	beq.n	83472 <pio_configure_pin+0x7e>
   83410:	d806      	bhi.n	83420 <pio_configure_pin+0x2c>
   83412:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   83416:	d00a      	beq.n	8342e <pio_configure_pin+0x3a>
   83418:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8341c:	d018      	beq.n	83450 <pio_configure_pin+0x5c>
   8341e:	e049      	b.n	834b4 <pio_configure_pin+0xc0>
   83420:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   83424:	d030      	beq.n	83488 <pio_configure_pin+0x94>
   83426:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8342a:	d02d      	beq.n	83488 <pio_configure_pin+0x94>
   8342c:	e042      	b.n	834b4 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8342e:	f000 001f 	and.w	r0, r0, #31
   83432:	2401      	movs	r4, #1
   83434:	4084      	lsls	r4, r0
   83436:	4630      	mov	r0, r6
   83438:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8343c:	4622      	mov	r2, r4
   8343e:	4b1f      	ldr	r3, [pc, #124]	; (834bc <pio_configure_pin+0xc8>)
   83440:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83442:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83446:	bf14      	ite	ne
   83448:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8344a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8344c:	2001      	movs	r0, #1
   8344e:	e032      	b.n	834b6 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   83450:	f000 001f 	and.w	r0, r0, #31
   83454:	2401      	movs	r4, #1
   83456:	4084      	lsls	r4, r0
   83458:	4630      	mov	r0, r6
   8345a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8345e:	4622      	mov	r2, r4
   83460:	4b16      	ldr	r3, [pc, #88]	; (834bc <pio_configure_pin+0xc8>)
   83462:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83464:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83468:	bf14      	ite	ne
   8346a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8346c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8346e:	2001      	movs	r0, #1
   83470:	e021      	b.n	834b6 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   83472:	f000 011f 	and.w	r1, r0, #31
   83476:	2401      	movs	r4, #1
   83478:	4630      	mov	r0, r6
   8347a:	fa04 f101 	lsl.w	r1, r4, r1
   8347e:	462a      	mov	r2, r5
   83480:	4b0f      	ldr	r3, [pc, #60]	; (834c0 <pio_configure_pin+0xcc>)
   83482:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   83484:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   83486:	e016      	b.n	834b6 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83488:	f000 011f 	and.w	r1, r0, #31
   8348c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8348e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83492:	ea05 0304 	and.w	r3, r5, r4
   83496:	9300      	str	r3, [sp, #0]
   83498:	4630      	mov	r0, r6
   8349a:	fa04 f101 	lsl.w	r1, r4, r1
   8349e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   834a2:	bf14      	ite	ne
   834a4:	2200      	movne	r2, #0
   834a6:	2201      	moveq	r2, #1
   834a8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   834ac:	4d05      	ldr	r5, [pc, #20]	; (834c4 <pio_configure_pin+0xd0>)
   834ae:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   834b0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   834b2:	e000      	b.n	834b6 <pio_configure_pin+0xc2>

	default:
		return 0;
   834b4:	2000      	movs	r0, #0
	}

	return 1;
}
   834b6:	b002      	add	sp, #8
   834b8:	bd70      	pop	{r4, r5, r6, pc}
   834ba:	bf00      	nop
   834bc:	00083319 	.word	0x00083319
   834c0:	00083359 	.word	0x00083359
   834c4:	0008338d 	.word	0x0008338d

000834c8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   834c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   834ca:	b083      	sub	sp, #12
   834cc:	4607      	mov	r7, r0
   834ce:	460e      	mov	r6, r1
   834d0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   834d2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   834d6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   834da:	d026      	beq.n	8352a <pio_configure_pin_group+0x62>
   834dc:	d806      	bhi.n	834ec <pio_configure_pin_group+0x24>
   834de:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   834e2:	d00a      	beq.n	834fa <pio_configure_pin_group+0x32>
   834e4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   834e8:	d013      	beq.n	83512 <pio_configure_pin_group+0x4a>
   834ea:	e034      	b.n	83556 <pio_configure_pin_group+0x8e>
   834ec:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   834f0:	d01f      	beq.n	83532 <pio_configure_pin_group+0x6a>
   834f2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   834f6:	d01c      	beq.n	83532 <pio_configure_pin_group+0x6a>
   834f8:	e02d      	b.n	83556 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   834fa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   834fe:	4632      	mov	r2, r6
   83500:	4b16      	ldr	r3, [pc, #88]	; (8355c <pio_configure_pin_group+0x94>)
   83502:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83504:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83508:	bf14      	ite	ne
   8350a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8350c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8350e:	2001      	movs	r0, #1
   83510:	e022      	b.n	83558 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   83512:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83516:	4632      	mov	r2, r6
   83518:	4b10      	ldr	r3, [pc, #64]	; (8355c <pio_configure_pin_group+0x94>)
   8351a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8351c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83520:	bf14      	ite	ne
   83522:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83524:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   83526:	2001      	movs	r0, #1
   83528:	e016      	b.n	83558 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8352a:	4b0d      	ldr	r3, [pc, #52]	; (83560 <pio_configure_pin_group+0x98>)
   8352c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8352e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   83530:	e012      	b.n	83558 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   83532:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   83536:	f005 0301 	and.w	r3, r5, #1
   8353a:	9300      	str	r3, [sp, #0]
   8353c:	4638      	mov	r0, r7
   8353e:	4631      	mov	r1, r6
   83540:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   83544:	bf14      	ite	ne
   83546:	2200      	movne	r2, #0
   83548:	2201      	moveq	r2, #1
   8354a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8354e:	4c05      	ldr	r4, [pc, #20]	; (83564 <pio_configure_pin_group+0x9c>)
   83550:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   83552:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   83554:	e000      	b.n	83558 <pio_configure_pin_group+0x90>

	default:
		return 0;
   83556:	2000      	movs	r0, #0
	}

	return 1;
}
   83558:	b003      	add	sp, #12
   8355a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8355c:	00083319 	.word	0x00083319
   83560:	00083359 	.word	0x00083359
   83564:	0008338d 	.word	0x0008338d

00083568 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   83568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8356c:	4604      	mov	r4, r0
   8356e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   83570:	4b10      	ldr	r3, [pc, #64]	; (835b4 <pio_handler_process+0x4c>)
   83572:	4798      	blx	r3
   83574:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   83576:	4620      	mov	r0, r4
   83578:	4b0f      	ldr	r3, [pc, #60]	; (835b8 <pio_handler_process+0x50>)
   8357a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8357c:	4005      	ands	r5, r0
   8357e:	d017      	beq.n	835b0 <pio_handler_process+0x48>
   83580:	4f0e      	ldr	r7, [pc, #56]	; (835bc <pio_handler_process+0x54>)
   83582:	f107 040c 	add.w	r4, r7, #12
   83586:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   83588:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   8358c:	42b3      	cmp	r3, r6
   8358e:	d10a      	bne.n	835a6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   83590:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83594:	4229      	tst	r1, r5
   83596:	d006      	beq.n	835a6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   83598:	6823      	ldr	r3, [r4, #0]
   8359a:	4630      	mov	r0, r6
   8359c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8359e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   835a2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   835a6:	42bc      	cmp	r4, r7
   835a8:	d002      	beq.n	835b0 <pio_handler_process+0x48>
   835aa:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   835ac:	2d00      	cmp	r5, #0
   835ae:	d1eb      	bne.n	83588 <pio_handler_process+0x20>
   835b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   835b4:	000833ed 	.word	0x000833ed
   835b8:	000833f1 	.word	0x000833f1
   835bc:	20078c3c 	.word	0x20078c3c

000835c0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   835c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   835c2:	4c0b      	ldr	r4, [pc, #44]	; (835f0 <pio_handler_set+0x30>)
   835c4:	6824      	ldr	r4, [r4, #0]
   835c6:	2c06      	cmp	r4, #6
   835c8:	d810      	bhi.n	835ec <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   835ca:	4f0a      	ldr	r7, [pc, #40]	; (835f4 <pio_handler_set+0x34>)
   835cc:	0126      	lsls	r6, r4, #4
   835ce:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   835d0:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   835d2:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   835d4:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   835d6:	9906      	ldr	r1, [sp, #24]
   835d8:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   835da:	3401      	adds	r4, #1
   835dc:	4904      	ldr	r1, [pc, #16]	; (835f0 <pio_handler_set+0x30>)
   835de:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   835e0:	4611      	mov	r1, r2
   835e2:	461a      	mov	r2, r3
   835e4:	4b04      	ldr	r3, [pc, #16]	; (835f8 <pio_handler_set+0x38>)
   835e6:	4798      	blx	r3

	return 0;
   835e8:	2000      	movs	r0, #0
   835ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   835ec:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   835ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   835f0:	20078c38 	.word	0x20078c38
   835f4:	20078c3c 	.word	0x20078c3c
   835f8:	000833b5 	.word	0x000833b5

000835fc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   835fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   835fe:	4802      	ldr	r0, [pc, #8]	; (83608 <PIOA_Handler+0xc>)
   83600:	210b      	movs	r1, #11
   83602:	4b02      	ldr	r3, [pc, #8]	; (8360c <PIOA_Handler+0x10>)
   83604:	4798      	blx	r3
   83606:	bd08      	pop	{r3, pc}
   83608:	400e0e00 	.word	0x400e0e00
   8360c:	00083569 	.word	0x00083569

00083610 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   83610:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   83612:	4802      	ldr	r0, [pc, #8]	; (8361c <PIOB_Handler+0xc>)
   83614:	210c      	movs	r1, #12
   83616:	4b02      	ldr	r3, [pc, #8]	; (83620 <PIOB_Handler+0x10>)
   83618:	4798      	blx	r3
   8361a:	bd08      	pop	{r3, pc}
   8361c:	400e1000 	.word	0x400e1000
   83620:	00083569 	.word	0x00083569

00083624 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   83624:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   83626:	4802      	ldr	r0, [pc, #8]	; (83630 <PIOC_Handler+0xc>)
   83628:	210d      	movs	r1, #13
   8362a:	4b02      	ldr	r3, [pc, #8]	; (83634 <PIOC_Handler+0x10>)
   8362c:	4798      	blx	r3
   8362e:	bd08      	pop	{r3, pc}
   83630:	400e1200 	.word	0x400e1200
   83634:	00083569 	.word	0x00083569

00083638 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   83638:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8363a:	4802      	ldr	r0, [pc, #8]	; (83644 <PIOD_Handler+0xc>)
   8363c:	210e      	movs	r1, #14
   8363e:	4b02      	ldr	r3, [pc, #8]	; (83648 <PIOD_Handler+0x10>)
   83640:	4798      	blx	r3
   83642:	bd08      	pop	{r3, pc}
   83644:	400e1400 	.word	0x400e1400
   83648:	00083569 	.word	0x00083569

0008364c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8364c:	4b17      	ldr	r3, [pc, #92]	; (836ac <pmc_switch_mck_to_pllack+0x60>)
   8364e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83650:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   83654:	4310      	orrs	r0, r2
   83656:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83658:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8365a:	f013 0f08 	tst.w	r3, #8
   8365e:	d109      	bne.n	83674 <pmc_switch_mck_to_pllack+0x28>
   83660:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83664:	4911      	ldr	r1, [pc, #68]	; (836ac <pmc_switch_mck_to_pllack+0x60>)
   83666:	e001      	b.n	8366c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83668:	3b01      	subs	r3, #1
   8366a:	d019      	beq.n	836a0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8366c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8366e:	f012 0f08 	tst.w	r2, #8
   83672:	d0f9      	beq.n	83668 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   83674:	4b0d      	ldr	r3, [pc, #52]	; (836ac <pmc_switch_mck_to_pllack+0x60>)
   83676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83678:	f022 0203 	bic.w	r2, r2, #3
   8367c:	f042 0202 	orr.w	r2, r2, #2
   83680:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83682:	6e98      	ldr	r0, [r3, #104]	; 0x68
   83684:	f010 0008 	ands.w	r0, r0, #8
   83688:	d10c      	bne.n	836a4 <pmc_switch_mck_to_pllack+0x58>
   8368a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8368e:	4907      	ldr	r1, [pc, #28]	; (836ac <pmc_switch_mck_to_pllack+0x60>)
   83690:	e001      	b.n	83696 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83692:	3b01      	subs	r3, #1
   83694:	d008      	beq.n	836a8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83696:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   83698:	f012 0f08 	tst.w	r2, #8
   8369c:	d0f9      	beq.n	83692 <pmc_switch_mck_to_pllack+0x46>
   8369e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   836a0:	2001      	movs	r0, #1
   836a2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   836a4:	2000      	movs	r0, #0
   836a6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   836a8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   836aa:	4770      	bx	lr
   836ac:	400e0600 	.word	0x400e0600

000836b0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   836b0:	b138      	cbz	r0, 836c2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   836b2:	4911      	ldr	r1, [pc, #68]	; (836f8 <pmc_switch_mainck_to_xtal+0x48>)
   836b4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   836b6:	4a11      	ldr	r2, [pc, #68]	; (836fc <pmc_switch_mainck_to_xtal+0x4c>)
   836b8:	401a      	ands	r2, r3
   836ba:	4b11      	ldr	r3, [pc, #68]	; (83700 <pmc_switch_mainck_to_xtal+0x50>)
   836bc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   836be:	620b      	str	r3, [r1, #32]
   836c0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   836c2:	4a0d      	ldr	r2, [pc, #52]	; (836f8 <pmc_switch_mainck_to_xtal+0x48>)
   836c4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   836c6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   836ca:	f023 0303 	bic.w	r3, r3, #3
   836ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   836d2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   836d6:	0209      	lsls	r1, r1, #8
   836d8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   836da:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   836dc:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   836de:	6e93      	ldr	r3, [r2, #104]	; 0x68
   836e0:	f013 0f01 	tst.w	r3, #1
   836e4:	d0fb      	beq.n	836de <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   836e6:	4a04      	ldr	r2, [pc, #16]	; (836f8 <pmc_switch_mainck_to_xtal+0x48>)
   836e8:	6a13      	ldr	r3, [r2, #32]
   836ea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   836ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   836f2:	6213      	str	r3, [r2, #32]
   836f4:	4770      	bx	lr
   836f6:	bf00      	nop
   836f8:	400e0600 	.word	0x400e0600
   836fc:	fec8fffc 	.word	0xfec8fffc
   83700:	01370002 	.word	0x01370002

00083704 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   83704:	4b02      	ldr	r3, [pc, #8]	; (83710 <pmc_osc_is_ready_mainck+0xc>)
   83706:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83708:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8370c:	4770      	bx	lr
   8370e:	bf00      	nop
   83710:	400e0600 	.word	0x400e0600

00083714 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   83714:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83718:	4b01      	ldr	r3, [pc, #4]	; (83720 <pmc_disable_pllack+0xc>)
   8371a:	629a      	str	r2, [r3, #40]	; 0x28
   8371c:	4770      	bx	lr
   8371e:	bf00      	nop
   83720:	400e0600 	.word	0x400e0600

00083724 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   83724:	4b02      	ldr	r3, [pc, #8]	; (83730 <pmc_is_locked_pllack+0xc>)
   83726:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83728:	f000 0002 	and.w	r0, r0, #2
   8372c:	4770      	bx	lr
   8372e:	bf00      	nop
   83730:	400e0600 	.word	0x400e0600

00083734 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   83734:	282c      	cmp	r0, #44	; 0x2c
   83736:	d820      	bhi.n	8377a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   83738:	281f      	cmp	r0, #31
   8373a:	d80d      	bhi.n	83758 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8373c:	4b12      	ldr	r3, [pc, #72]	; (83788 <pmc_enable_periph_clk+0x54>)
   8373e:	699a      	ldr	r2, [r3, #24]
   83740:	2301      	movs	r3, #1
   83742:	4083      	lsls	r3, r0
   83744:	401a      	ands	r2, r3
   83746:	4293      	cmp	r3, r2
   83748:	d019      	beq.n	8377e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8374a:	2301      	movs	r3, #1
   8374c:	fa03 f000 	lsl.w	r0, r3, r0
   83750:	4b0d      	ldr	r3, [pc, #52]	; (83788 <pmc_enable_periph_clk+0x54>)
   83752:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   83754:	2000      	movs	r0, #0
   83756:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83758:	4b0b      	ldr	r3, [pc, #44]	; (83788 <pmc_enable_periph_clk+0x54>)
   8375a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   8375e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83760:	2301      	movs	r3, #1
   83762:	4083      	lsls	r3, r0
   83764:	401a      	ands	r2, r3
   83766:	4293      	cmp	r3, r2
   83768:	d00b      	beq.n	83782 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8376a:	2301      	movs	r3, #1
   8376c:	fa03 f000 	lsl.w	r0, r3, r0
   83770:	4b05      	ldr	r3, [pc, #20]	; (83788 <pmc_enable_periph_clk+0x54>)
   83772:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   83776:	2000      	movs	r0, #0
   83778:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8377a:	2001      	movs	r0, #1
   8377c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8377e:	2000      	movs	r0, #0
   83780:	4770      	bx	lr
   83782:	2000      	movs	r0, #0
}
   83784:	4770      	bx	lr
   83786:	bf00      	nop
   83788:	400e0600 	.word	0x400e0600

0008378c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8378c:	e7fe      	b.n	8378c <Dummy_Handler>
   8378e:	bf00      	nop

00083790 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   83790:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   83792:	4b1e      	ldr	r3, [pc, #120]	; (8380c <Reset_Handler+0x7c>)
   83794:	4a1e      	ldr	r2, [pc, #120]	; (83810 <Reset_Handler+0x80>)
   83796:	429a      	cmp	r2, r3
   83798:	d003      	beq.n	837a2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8379a:	4b1e      	ldr	r3, [pc, #120]	; (83814 <Reset_Handler+0x84>)
   8379c:	4a1b      	ldr	r2, [pc, #108]	; (8380c <Reset_Handler+0x7c>)
   8379e:	429a      	cmp	r2, r3
   837a0:	d304      	bcc.n	837ac <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   837a2:	4b1d      	ldr	r3, [pc, #116]	; (83818 <Reset_Handler+0x88>)
   837a4:	4a1d      	ldr	r2, [pc, #116]	; (8381c <Reset_Handler+0x8c>)
   837a6:	429a      	cmp	r2, r3
   837a8:	d30f      	bcc.n	837ca <Reset_Handler+0x3a>
   837aa:	e01a      	b.n	837e2 <Reset_Handler+0x52>
   837ac:	4b1c      	ldr	r3, [pc, #112]	; (83820 <Reset_Handler+0x90>)
   837ae:	4c1d      	ldr	r4, [pc, #116]	; (83824 <Reset_Handler+0x94>)
   837b0:	1ae4      	subs	r4, r4, r3
   837b2:	f024 0403 	bic.w	r4, r4, #3
   837b6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   837b8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   837ba:	4814      	ldr	r0, [pc, #80]	; (8380c <Reset_Handler+0x7c>)
   837bc:	4914      	ldr	r1, [pc, #80]	; (83810 <Reset_Handler+0x80>)
   837be:	585a      	ldr	r2, [r3, r1]
   837c0:	501a      	str	r2, [r3, r0]
   837c2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   837c4:	42a3      	cmp	r3, r4
   837c6:	d1fa      	bne.n	837be <Reset_Handler+0x2e>
   837c8:	e7eb      	b.n	837a2 <Reset_Handler+0x12>
   837ca:	4b17      	ldr	r3, [pc, #92]	; (83828 <Reset_Handler+0x98>)
   837cc:	4917      	ldr	r1, [pc, #92]	; (8382c <Reset_Handler+0x9c>)
   837ce:	1ac9      	subs	r1, r1, r3
   837d0:	f021 0103 	bic.w	r1, r1, #3
   837d4:	1d1a      	adds	r2, r3, #4
   837d6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   837d8:	2200      	movs	r2, #0
   837da:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   837de:	428b      	cmp	r3, r1
   837e0:	d1fb      	bne.n	837da <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   837e2:	4a13      	ldr	r2, [pc, #76]	; (83830 <Reset_Handler+0xa0>)
   837e4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   837e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   837ec:	4911      	ldr	r1, [pc, #68]	; (83834 <Reset_Handler+0xa4>)
   837ee:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   837f0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   837f4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   837f8:	d203      	bcs.n	83802 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   837fa:	688a      	ldr	r2, [r1, #8]
   837fc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   83800:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   83802:	4b0d      	ldr	r3, [pc, #52]	; (83838 <Reset_Handler+0xa8>)
   83804:	4798      	blx	r3

	/* Branch to main function */
	main();
   83806:	4b0d      	ldr	r3, [pc, #52]	; (8383c <Reset_Handler+0xac>)
   83808:	4798      	blx	r3
   8380a:	e7fe      	b.n	8380a <Reset_Handler+0x7a>
   8380c:	20070000 	.word	0x20070000
   83810:	00087c8c 	.word	0x00087c8c
   83814:	200709f4 	.word	0x200709f4
   83818:	20078dfc 	.word	0x20078dfc
   8381c:	200709f8 	.word	0x200709f8
   83820:	20070004 	.word	0x20070004
   83824:	200709f7 	.word	0x200709f7
   83828:	200709f4 	.word	0x200709f4
   8382c:	20078df7 	.word	0x20078df7
   83830:	00080000 	.word	0x00080000
   83834:	e000ed00 	.word	0xe000ed00
   83838:	000849e9 	.word	0x000849e9
   8383c:	000839ad 	.word	0x000839ad

00083840 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   83840:	4b3e      	ldr	r3, [pc, #248]	; (8393c <SystemCoreClockUpdate+0xfc>)
   83842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83844:	f003 0303 	and.w	r3, r3, #3
   83848:	2b03      	cmp	r3, #3
   8384a:	d85f      	bhi.n	8390c <SystemCoreClockUpdate+0xcc>
   8384c:	e8df f003 	tbb	[pc, r3]
   83850:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   83854:	4b3a      	ldr	r3, [pc, #232]	; (83940 <SystemCoreClockUpdate+0x100>)
   83856:	695b      	ldr	r3, [r3, #20]
   83858:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8385c:	bf14      	ite	ne
   8385e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   83862:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   83866:	4b37      	ldr	r3, [pc, #220]	; (83944 <SystemCoreClockUpdate+0x104>)
   83868:	601a      	str	r2, [r3, #0]
   8386a:	e04f      	b.n	8390c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8386c:	4b33      	ldr	r3, [pc, #204]	; (8393c <SystemCoreClockUpdate+0xfc>)
   8386e:	6a1b      	ldr	r3, [r3, #32]
   83870:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   83874:	d003      	beq.n	8387e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   83876:	4a34      	ldr	r2, [pc, #208]	; (83948 <SystemCoreClockUpdate+0x108>)
   83878:	4b32      	ldr	r3, [pc, #200]	; (83944 <SystemCoreClockUpdate+0x104>)
   8387a:	601a      	str	r2, [r3, #0]
   8387c:	e046      	b.n	8390c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8387e:	4a33      	ldr	r2, [pc, #204]	; (8394c <SystemCoreClockUpdate+0x10c>)
   83880:	4b30      	ldr	r3, [pc, #192]	; (83944 <SystemCoreClockUpdate+0x104>)
   83882:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   83884:	4b2d      	ldr	r3, [pc, #180]	; (8393c <SystemCoreClockUpdate+0xfc>)
   83886:	6a1b      	ldr	r3, [r3, #32]
   83888:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8388c:	2b10      	cmp	r3, #16
   8388e:	d002      	beq.n	83896 <SystemCoreClockUpdate+0x56>
   83890:	2b20      	cmp	r3, #32
   83892:	d004      	beq.n	8389e <SystemCoreClockUpdate+0x5e>
   83894:	e03a      	b.n	8390c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   83896:	4a2e      	ldr	r2, [pc, #184]	; (83950 <SystemCoreClockUpdate+0x110>)
   83898:	4b2a      	ldr	r3, [pc, #168]	; (83944 <SystemCoreClockUpdate+0x104>)
   8389a:	601a      	str	r2, [r3, #0]
				break;
   8389c:	e036      	b.n	8390c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8389e:	4a2a      	ldr	r2, [pc, #168]	; (83948 <SystemCoreClockUpdate+0x108>)
   838a0:	4b28      	ldr	r3, [pc, #160]	; (83944 <SystemCoreClockUpdate+0x104>)
   838a2:	601a      	str	r2, [r3, #0]
				break;
   838a4:	e032      	b.n	8390c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   838a6:	4b25      	ldr	r3, [pc, #148]	; (8393c <SystemCoreClockUpdate+0xfc>)
   838a8:	6a1b      	ldr	r3, [r3, #32]
   838aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   838ae:	d003      	beq.n	838b8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   838b0:	4a25      	ldr	r2, [pc, #148]	; (83948 <SystemCoreClockUpdate+0x108>)
   838b2:	4b24      	ldr	r3, [pc, #144]	; (83944 <SystemCoreClockUpdate+0x104>)
   838b4:	601a      	str	r2, [r3, #0]
   838b6:	e012      	b.n	838de <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   838b8:	4a24      	ldr	r2, [pc, #144]	; (8394c <SystemCoreClockUpdate+0x10c>)
   838ba:	4b22      	ldr	r3, [pc, #136]	; (83944 <SystemCoreClockUpdate+0x104>)
   838bc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   838be:	4b1f      	ldr	r3, [pc, #124]	; (8393c <SystemCoreClockUpdate+0xfc>)
   838c0:	6a1b      	ldr	r3, [r3, #32]
   838c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   838c6:	2b10      	cmp	r3, #16
   838c8:	d002      	beq.n	838d0 <SystemCoreClockUpdate+0x90>
   838ca:	2b20      	cmp	r3, #32
   838cc:	d004      	beq.n	838d8 <SystemCoreClockUpdate+0x98>
   838ce:	e006      	b.n	838de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   838d0:	4a1f      	ldr	r2, [pc, #124]	; (83950 <SystemCoreClockUpdate+0x110>)
   838d2:	4b1c      	ldr	r3, [pc, #112]	; (83944 <SystemCoreClockUpdate+0x104>)
   838d4:	601a      	str	r2, [r3, #0]
				break;
   838d6:	e002      	b.n	838de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   838d8:	4a1b      	ldr	r2, [pc, #108]	; (83948 <SystemCoreClockUpdate+0x108>)
   838da:	4b1a      	ldr	r3, [pc, #104]	; (83944 <SystemCoreClockUpdate+0x104>)
   838dc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   838de:	4b17      	ldr	r3, [pc, #92]	; (8393c <SystemCoreClockUpdate+0xfc>)
   838e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   838e2:	f003 0303 	and.w	r3, r3, #3
   838e6:	2b02      	cmp	r3, #2
   838e8:	d10d      	bne.n	83906 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   838ea:	4b14      	ldr	r3, [pc, #80]	; (8393c <SystemCoreClockUpdate+0xfc>)
   838ec:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   838ee:	6a99      	ldr	r1, [r3, #40]	; 0x28
   838f0:	4b14      	ldr	r3, [pc, #80]	; (83944 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   838f2:	f3c0 400a 	ubfx	r0, r0, #16, #11
   838f6:	681a      	ldr	r2, [r3, #0]
   838f8:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   838fc:	b2c9      	uxtb	r1, r1
   838fe:	fbb2 f2f1 	udiv	r2, r2, r1
   83902:	601a      	str	r2, [r3, #0]
   83904:	e002      	b.n	8390c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   83906:	4a13      	ldr	r2, [pc, #76]	; (83954 <SystemCoreClockUpdate+0x114>)
   83908:	4b0e      	ldr	r3, [pc, #56]	; (83944 <SystemCoreClockUpdate+0x104>)
   8390a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8390c:	4b0b      	ldr	r3, [pc, #44]	; (8393c <SystemCoreClockUpdate+0xfc>)
   8390e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83910:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83914:	2b70      	cmp	r3, #112	; 0x70
   83916:	d107      	bne.n	83928 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   83918:	4b0a      	ldr	r3, [pc, #40]	; (83944 <SystemCoreClockUpdate+0x104>)
   8391a:	681a      	ldr	r2, [r3, #0]
   8391c:	490e      	ldr	r1, [pc, #56]	; (83958 <SystemCoreClockUpdate+0x118>)
   8391e:	fba1 0202 	umull	r0, r2, r1, r2
   83922:	0852      	lsrs	r2, r2, #1
   83924:	601a      	str	r2, [r3, #0]
   83926:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   83928:	4b04      	ldr	r3, [pc, #16]	; (8393c <SystemCoreClockUpdate+0xfc>)
   8392a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   8392c:	4b05      	ldr	r3, [pc, #20]	; (83944 <SystemCoreClockUpdate+0x104>)
   8392e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   83932:	681a      	ldr	r2, [r3, #0]
   83934:	40ca      	lsrs	r2, r1
   83936:	601a      	str	r2, [r3, #0]
   83938:	4770      	bx	lr
   8393a:	bf00      	nop
   8393c:	400e0600 	.word	0x400e0600
   83940:	400e1a10 	.word	0x400e1a10
   83944:	20070184 	.word	0x20070184
   83948:	00b71b00 	.word	0x00b71b00
   8394c:	003d0900 	.word	0x003d0900
   83950:	007a1200 	.word	0x007a1200
   83954:	0e4e1c00 	.word	0x0e4e1c00
   83958:	aaaaaaab 	.word	0xaaaaaaab

0008395c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8395c:	4b09      	ldr	r3, [pc, #36]	; (83984 <_sbrk+0x28>)
   8395e:	681b      	ldr	r3, [r3, #0]
   83960:	b913      	cbnz	r3, 83968 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   83962:	4a09      	ldr	r2, [pc, #36]	; (83988 <_sbrk+0x2c>)
   83964:	4b07      	ldr	r3, [pc, #28]	; (83984 <_sbrk+0x28>)
   83966:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   83968:	4b06      	ldr	r3, [pc, #24]	; (83984 <_sbrk+0x28>)
   8396a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8396c:	181a      	adds	r2, r3, r0
   8396e:	4907      	ldr	r1, [pc, #28]	; (8398c <_sbrk+0x30>)
   83970:	4291      	cmp	r1, r2
   83972:	db04      	blt.n	8397e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   83974:	4610      	mov	r0, r2
   83976:	4a03      	ldr	r2, [pc, #12]	; (83984 <_sbrk+0x28>)
   83978:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8397a:	4618      	mov	r0, r3
   8397c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8397e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   83982:	4770      	bx	lr
   83984:	20078cac 	.word	0x20078cac
   83988:	2007ae00 	.word	0x2007ae00
   8398c:	20087ffc 	.word	0x20087ffc

00083990 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   83990:	f04f 30ff 	mov.w	r0, #4294967295
   83994:	4770      	bx	lr
   83996:	bf00      	nop

00083998 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   83998:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8399c:	604b      	str	r3, [r1, #4]

	return 0;
}
   8399e:	2000      	movs	r0, #0
   839a0:	4770      	bx	lr
   839a2:	bf00      	nop

000839a4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   839a4:	2001      	movs	r0, #1
   839a6:	4770      	bx	lr

000839a8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   839a8:	2000      	movs	r0, #0
   839aa:	4770      	bx	lr

000839ac <main>:
 xTaskHandle xTaskMove=NULL;
 xTaskHandle xTaskCom = NULL;
 xTaskHandle xTaskCoordinate=NULL;

int main (void)
{
   839ac:	b510      	push	{r4, lr}
   839ae:	b084      	sub	sp, #16
	sysclk_init();
   839b0:	4b2b      	ldr	r3, [pc, #172]	; (83a60 <main+0xb4>)
   839b2:	4798      	blx	r3
	board_init();
   839b4:	4b2b      	ldr	r3, [pc, #172]	; (83a64 <main+0xb8>)
   839b6:	4798      	blx	r3
	configureConsole();
   839b8:	4b2b      	ldr	r3, [pc, #172]	; (83a68 <main+0xbc>)
   839ba:	4798      	blx	r3
	attach_interupt();
   839bc:	4b2b      	ldr	r3, [pc, #172]	; (83a6c <main+0xc0>)
   839be:	4798      	blx	r3
	PWM_init();
   839c0:	4b2b      	ldr	r3, [pc, #172]	; (83a70 <main+0xc4>)
   839c2:	4798      	blx	r3
	/* Arlo robot initialization */
	arlo_init();
   839c4:	4b2b      	ldr	r3, [pc, #172]	; (83a74 <main+0xc8>)
   839c6:	4798      	blx	r3
	coordinatesInit();
   839c8:	4b2b      	ldr	r3, [pc, #172]	; (83a78 <main+0xcc>)
   839ca:	4798      	blx	r3
	/* Print info in terminal Window*/
	printf("-- %s\n\r", BOARD_NAME);
   839cc:	482b      	ldr	r0, [pc, #172]	; (83a7c <main+0xd0>)
   839ce:	492c      	ldr	r1, [pc, #176]	; (83a80 <main+0xd4>)
   839d0:	4c2c      	ldr	r4, [pc, #176]	; (83a84 <main+0xd8>)
   839d2:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   839d4:	482c      	ldr	r0, [pc, #176]	; (83a88 <main+0xdc>)
   839d6:	492d      	ldr	r1, [pc, #180]	; (83a8c <main+0xe0>)
   839d8:	4a2d      	ldr	r2, [pc, #180]	; (83a90 <main+0xe4>)
   839da:	47a0      	blx	r4
	
	/* Create the task with the third priority the task_Move*/
	if (xTaskCreate(task_move, (const signed char * const) "Move", TASK_MOVE_STACK_SIZE, NULL, TASK_MOVE_STACK_PRIORITY, &xTaskMove) != pdPASS) {
   839dc:	2306      	movs	r3, #6
   839de:	9300      	str	r3, [sp, #0]
   839e0:	4b2c      	ldr	r3, [pc, #176]	; (83a94 <main+0xe8>)
   839e2:	9301      	str	r3, [sp, #4]
   839e4:	2300      	movs	r3, #0
   839e6:	9302      	str	r3, [sp, #8]
   839e8:	9303      	str	r3, [sp, #12]
   839ea:	482b      	ldr	r0, [pc, #172]	; (83a98 <main+0xec>)
   839ec:	492b      	ldr	r1, [pc, #172]	; (83a9c <main+0xf0>)
   839ee:	f44f 7280 	mov.w	r2, #256	; 0x100
   839f2:	4c2b      	ldr	r4, [pc, #172]	; (83aa0 <main+0xf4>)
   839f4:	47a0      	blx	r4
   839f6:	2801      	cmp	r0, #1
   839f8:	d002      	beq.n	83a00 <main+0x54>
		printf("Failed to test task_Move task\r\n");
   839fa:	482a      	ldr	r0, [pc, #168]	; (83aa4 <main+0xf8>)
   839fc:	4b21      	ldr	r3, [pc, #132]	; (83a84 <main+0xd8>)
   839fe:	4798      	blx	r3
	}
	
	// 	/* Create the task with the second priority the task_GetCordinates*/
	 	if (xTaskCreate(task_getCordinates, (const signed char * const) "Get", TASK_GET_STACK_SIZE, NULL, TASK_GET_STACK_PRIORITY, &xTaskCoordinate) != pdPASS) {
   83a00:	2304      	movs	r3, #4
   83a02:	9300      	str	r3, [sp, #0]
   83a04:	4b28      	ldr	r3, [pc, #160]	; (83aa8 <main+0xfc>)
   83a06:	9301      	str	r3, [sp, #4]
   83a08:	2300      	movs	r3, #0
   83a0a:	9302      	str	r3, [sp, #8]
   83a0c:	9303      	str	r3, [sp, #12]
   83a0e:	4827      	ldr	r0, [pc, #156]	; (83aac <main+0x100>)
   83a10:	4927      	ldr	r1, [pc, #156]	; (83ab0 <main+0x104>)
   83a12:	f44f 7280 	mov.w	r2, #256	; 0x100
   83a16:	4c22      	ldr	r4, [pc, #136]	; (83aa0 <main+0xf4>)
   83a18:	47a0      	blx	r4
   83a1a:	2801      	cmp	r0, #1
   83a1c:	d002      	beq.n	83a24 <main+0x78>
 		printf("Failed to test GetCordinates task\r\n");
   83a1e:	4825      	ldr	r0, [pc, #148]	; (83ab4 <main+0x108>)
   83a20:	4b18      	ldr	r3, [pc, #96]	; (83a84 <main+0xd8>)
   83a22:	4798      	blx	r3
	 	}
	
	// 		/* Create the task with the least priority the task task_UnoComm */
	 	if (xTaskCreate(task_unoComm, (const signed char * const) "UNO", TASK_UNO_STACK_SIZE, NULL, TASK_UNO_STACK_PRIORITY, &xTaskCom) != pdPASS) {
   83a24:	2303      	movs	r3, #3
   83a26:	9300      	str	r3, [sp, #0]
   83a28:	4b23      	ldr	r3, [pc, #140]	; (83ab8 <main+0x10c>)
   83a2a:	9301      	str	r3, [sp, #4]
   83a2c:	2300      	movs	r3, #0
   83a2e:	9302      	str	r3, [sp, #8]
   83a30:	9303      	str	r3, [sp, #12]
   83a32:	4822      	ldr	r0, [pc, #136]	; (83abc <main+0x110>)
   83a34:	4922      	ldr	r1, [pc, #136]	; (83ac0 <main+0x114>)
   83a36:	f44f 7280 	mov.w	r2, #256	; 0x100
   83a3a:	4c19      	ldr	r4, [pc, #100]	; (83aa0 <main+0xf4>)
   83a3c:	47a0      	blx	r4
   83a3e:	2801      	cmp	r0, #1
   83a40:	d002      	beq.n	83a48 <main+0x9c>
	 		printf("Failed to test UnoComm task\r\n");
   83a42:	4820      	ldr	r0, [pc, #128]	; (83ac4 <main+0x118>)
   83a44:	4b0f      	ldr	r3, [pc, #60]	; (83a84 <main+0xd8>)
   83a46:	4798      	blx	r3
	 	}
		 
		 vTaskSuspend(xTaskCom);
   83a48:	4b1b      	ldr	r3, [pc, #108]	; (83ab8 <main+0x10c>)
   83a4a:	6818      	ldr	r0, [r3, #0]
   83a4c:	4c1e      	ldr	r4, [pc, #120]	; (83ac8 <main+0x11c>)
   83a4e:	47a0      	blx	r4
		 vTaskSuspend(xTaskCoordinate);
   83a50:	4b15      	ldr	r3, [pc, #84]	; (83aa8 <main+0xfc>)
   83a52:	6818      	ldr	r0, [r3, #0]
   83a54:	47a0      	blx	r4
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   83a56:	4b1d      	ldr	r3, [pc, #116]	; (83acc <main+0x120>)
   83a58:	4798      	blx	r3
}
   83a5a:	2000      	movs	r0, #0
   83a5c:	b004      	add	sp, #16
   83a5e:	bd10      	pop	{r4, pc}
   83a60:	0008320d 	.word	0x0008320d
   83a64:	00083271 	.word	0x00083271
   83a68:	0008098d 	.word	0x0008098d
   83a6c:	00080ed5 	.word	0x00080ed5
   83a70:	00080dc9 	.word	0x00080dc9
   83a74:	00080211 	.word	0x00080211
   83a78:	00081439 	.word	0x00081439
   83a7c:	00087b00 	.word	0x00087b00
   83a80:	00087b08 	.word	0x00087b08
   83a84:	00084a39 	.word	0x00084a39
   83a88:	00087b18 	.word	0x00087b18
   83a8c:	00087b30 	.word	0x00087b30
   83a90:	00087b3c 	.word	0x00087b3c
   83a94:	20078cb8 	.word	0x20078cb8
   83a98:	00081789 	.word	0x00081789
   83a9c:	00087b48 	.word	0x00087b48
   83aa0:	000823c1 	.word	0x000823c1
   83aa4:	00087b50 	.word	0x00087b50
   83aa8:	20078cb0 	.word	0x20078cb0
   83aac:	000810b5 	.word	0x000810b5
   83ab0:	00087b70 	.word	0x00087b70
   83ab4:	00087b78 	.word	0x00087b78
   83ab8:	20078cb4 	.word	0x20078cb4
   83abc:	00080f7d 	.word	0x00080f7d
   83ac0:	00087b9c 	.word	0x00087b9c
   83ac4:	00087ba0 	.word	0x00087ba0
   83ac8:	00082b09 	.word	0x00082b09
   83acc:	0008268d 	.word	0x0008268d

00083ad0 <atan>:
   83ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83ad4:	4bb6      	ldr	r3, [pc, #728]	; (83db0 <atan+0x2e0>)
   83ad6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   83ada:	429e      	cmp	r6, r3
   83adc:	b083      	sub	sp, #12
   83ade:	4604      	mov	r4, r0
   83ae0:	460d      	mov	r5, r1
   83ae2:	4689      	mov	r9, r1
   83ae4:	dd0f      	ble.n	83b06 <atan+0x36>
   83ae6:	49b3      	ldr	r1, [pc, #716]	; (83db4 <atan+0x2e4>)
   83ae8:	428e      	cmp	r6, r1
   83aea:	f300 80b3 	bgt.w	83c54 <atan+0x184>
   83aee:	f000 80ae 	beq.w	83c4e <atan+0x17e>
   83af2:	f1b9 0f00 	cmp.w	r9, #0
   83af6:	f340 80ef 	ble.w	83cd8 <atan+0x208>
   83afa:	a191      	add	r1, pc, #580	; (adr r1, 83d40 <atan+0x270>)
   83afc:	e9d1 0100 	ldrd	r0, r1, [r1]
   83b00:	b003      	add	sp, #12
   83b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b06:	4bac      	ldr	r3, [pc, #688]	; (83db8 <atan+0x2e8>)
   83b08:	429e      	cmp	r6, r3
   83b0a:	f300 80bd 	bgt.w	83c88 <atan+0x1b8>
   83b0e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   83b12:	429e      	cmp	r6, r3
   83b14:	f340 80a7 	ble.w	83c66 <atan+0x196>
   83b18:	f04f 3cff 	mov.w	ip, #4294967295
   83b1c:	4622      	mov	r2, r4
   83b1e:	462b      	mov	r3, r5
   83b20:	4620      	mov	r0, r4
   83b22:	4629      	mov	r1, r5
   83b24:	f8cd c004 	str.w	ip, [sp, #4]
   83b28:	f000 fc76 	bl	84418 <__aeabi_dmul>
   83b2c:	4602      	mov	r2, r0
   83b2e:	460b      	mov	r3, r1
   83b30:	4682      	mov	sl, r0
   83b32:	468b      	mov	fp, r1
   83b34:	f000 fc70 	bl	84418 <__aeabi_dmul>
   83b38:	a383      	add	r3, pc, #524	; (adr r3, 83d48 <atan+0x278>)
   83b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b3e:	4606      	mov	r6, r0
   83b40:	460f      	mov	r7, r1
   83b42:	f000 fc69 	bl	84418 <__aeabi_dmul>
   83b46:	a382      	add	r3, pc, #520	; (adr r3, 83d50 <atan+0x280>)
   83b48:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b4c:	f000 fab2 	bl	840b4 <__adddf3>
   83b50:	4632      	mov	r2, r6
   83b52:	463b      	mov	r3, r7
   83b54:	f000 fc60 	bl	84418 <__aeabi_dmul>
   83b58:	a37f      	add	r3, pc, #508	; (adr r3, 83d58 <atan+0x288>)
   83b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b5e:	f000 faa9 	bl	840b4 <__adddf3>
   83b62:	4632      	mov	r2, r6
   83b64:	463b      	mov	r3, r7
   83b66:	f000 fc57 	bl	84418 <__aeabi_dmul>
   83b6a:	a37d      	add	r3, pc, #500	; (adr r3, 83d60 <atan+0x290>)
   83b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b70:	f000 faa0 	bl	840b4 <__adddf3>
   83b74:	4632      	mov	r2, r6
   83b76:	463b      	mov	r3, r7
   83b78:	f000 fc4e 	bl	84418 <__aeabi_dmul>
   83b7c:	a37a      	add	r3, pc, #488	; (adr r3, 83d68 <atan+0x298>)
   83b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b82:	f000 fa97 	bl	840b4 <__adddf3>
   83b86:	4632      	mov	r2, r6
   83b88:	463b      	mov	r3, r7
   83b8a:	f000 fc45 	bl	84418 <__aeabi_dmul>
   83b8e:	a378      	add	r3, pc, #480	; (adr r3, 83d70 <atan+0x2a0>)
   83b90:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b94:	f000 fa8e 	bl	840b4 <__adddf3>
   83b98:	4652      	mov	r2, sl
   83b9a:	465b      	mov	r3, fp
   83b9c:	f000 fc3c 	bl	84418 <__aeabi_dmul>
   83ba0:	a375      	add	r3, pc, #468	; (adr r3, 83d78 <atan+0x2a8>)
   83ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
   83ba6:	4682      	mov	sl, r0
   83ba8:	468b      	mov	fp, r1
   83baa:	4630      	mov	r0, r6
   83bac:	4639      	mov	r1, r7
   83bae:	f000 fc33 	bl	84418 <__aeabi_dmul>
   83bb2:	a373      	add	r3, pc, #460	; (adr r3, 83d80 <atan+0x2b0>)
   83bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
   83bb8:	f000 fa7a 	bl	840b0 <__aeabi_dsub>
   83bbc:	4632      	mov	r2, r6
   83bbe:	463b      	mov	r3, r7
   83bc0:	f000 fc2a 	bl	84418 <__aeabi_dmul>
   83bc4:	a370      	add	r3, pc, #448	; (adr r3, 83d88 <atan+0x2b8>)
   83bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
   83bca:	f000 fa71 	bl	840b0 <__aeabi_dsub>
   83bce:	4632      	mov	r2, r6
   83bd0:	463b      	mov	r3, r7
   83bd2:	f000 fc21 	bl	84418 <__aeabi_dmul>
   83bd6:	a36e      	add	r3, pc, #440	; (adr r3, 83d90 <atan+0x2c0>)
   83bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
   83bdc:	f000 fa68 	bl	840b0 <__aeabi_dsub>
   83be0:	4632      	mov	r2, r6
   83be2:	463b      	mov	r3, r7
   83be4:	f000 fc18 	bl	84418 <__aeabi_dmul>
   83be8:	a36b      	add	r3, pc, #428	; (adr r3, 83d98 <atan+0x2c8>)
   83bea:	e9d3 2300 	ldrd	r2, r3, [r3]
   83bee:	f000 fa5f 	bl	840b0 <__aeabi_dsub>
   83bf2:	4632      	mov	r2, r6
   83bf4:	463b      	mov	r3, r7
   83bf6:	f000 fc0f 	bl	84418 <__aeabi_dmul>
   83bfa:	f8dd c004 	ldr.w	ip, [sp, #4]
   83bfe:	4602      	mov	r2, r0
   83c00:	f1bc 3fff 	cmp.w	ip, #4294967295
   83c04:	460b      	mov	r3, r1
   83c06:	d06b      	beq.n	83ce0 <atan+0x210>
   83c08:	4650      	mov	r0, sl
   83c0a:	4659      	mov	r1, fp
   83c0c:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   83c10:	f000 fa50 	bl	840b4 <__adddf3>
   83c14:	4622      	mov	r2, r4
   83c16:	462b      	mov	r3, r5
   83c18:	f000 fbfe 	bl	84418 <__aeabi_dmul>
   83c1c:	4f67      	ldr	r7, [pc, #412]	; (83dbc <atan+0x2ec>)
   83c1e:	4b68      	ldr	r3, [pc, #416]	; (83dc0 <atan+0x2f0>)
   83c20:	4437      	add	r7, r6
   83c22:	441e      	add	r6, r3
   83c24:	e9d6 2300 	ldrd	r2, r3, [r6]
   83c28:	f000 fa42 	bl	840b0 <__aeabi_dsub>
   83c2c:	4622      	mov	r2, r4
   83c2e:	462b      	mov	r3, r5
   83c30:	f000 fa3e 	bl	840b0 <__aeabi_dsub>
   83c34:	4602      	mov	r2, r0
   83c36:	460b      	mov	r3, r1
   83c38:	e9d7 0100 	ldrd	r0, r1, [r7]
   83c3c:	f000 fa38 	bl	840b0 <__aeabi_dsub>
   83c40:	f1b9 0f00 	cmp.w	r9, #0
   83c44:	da0c      	bge.n	83c60 <atan+0x190>
   83c46:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   83c4a:	4629      	mov	r1, r5
   83c4c:	e008      	b.n	83c60 <atan+0x190>
   83c4e:	2800      	cmp	r0, #0
   83c50:	f43f af4f 	beq.w	83af2 <atan+0x22>
   83c54:	4620      	mov	r0, r4
   83c56:	4629      	mov	r1, r5
   83c58:	4622      	mov	r2, r4
   83c5a:	462b      	mov	r3, r5
   83c5c:	f000 fa2a 	bl	840b4 <__adddf3>
   83c60:	b003      	add	sp, #12
   83c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c66:	a34e      	add	r3, pc, #312	; (adr r3, 83da0 <atan+0x2d0>)
   83c68:	e9d3 2300 	ldrd	r2, r3, [r3]
   83c6c:	f000 fa22 	bl	840b4 <__adddf3>
   83c70:	2200      	movs	r2, #0
   83c72:	4b54      	ldr	r3, [pc, #336]	; (83dc4 <atan+0x2f4>)
   83c74:	f000 fe60 	bl	84938 <__aeabi_dcmpgt>
   83c78:	2800      	cmp	r0, #0
   83c7a:	f43f af4d 	beq.w	83b18 <atan+0x48>
   83c7e:	4620      	mov	r0, r4
   83c80:	4629      	mov	r1, r5
   83c82:	b003      	add	sp, #12
   83c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c88:	f000 f8ca 	bl	83e20 <fabs>
   83c8c:	4b4e      	ldr	r3, [pc, #312]	; (83dc8 <atan+0x2f8>)
   83c8e:	4604      	mov	r4, r0
   83c90:	429e      	cmp	r6, r3
   83c92:	460d      	mov	r5, r1
   83c94:	dc33      	bgt.n	83cfe <atan+0x22e>
   83c96:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   83c9a:	429e      	cmp	r6, r3
   83c9c:	f300 80a5 	bgt.w	83dea <atan+0x31a>
   83ca0:	4602      	mov	r2, r0
   83ca2:	460b      	mov	r3, r1
   83ca4:	f000 fa06 	bl	840b4 <__adddf3>
   83ca8:	2200      	movs	r2, #0
   83caa:	4b46      	ldr	r3, [pc, #280]	; (83dc4 <atan+0x2f4>)
   83cac:	f000 fa00 	bl	840b0 <__aeabi_dsub>
   83cb0:	2200      	movs	r2, #0
   83cb2:	4606      	mov	r6, r0
   83cb4:	460f      	mov	r7, r1
   83cb6:	4620      	mov	r0, r4
   83cb8:	4629      	mov	r1, r5
   83cba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83cbe:	f000 f9f9 	bl	840b4 <__adddf3>
   83cc2:	4602      	mov	r2, r0
   83cc4:	460b      	mov	r3, r1
   83cc6:	4630      	mov	r0, r6
   83cc8:	4639      	mov	r1, r7
   83cca:	f000 fccf 	bl	8466c <__aeabi_ddiv>
   83cce:	f04f 0c00 	mov.w	ip, #0
   83cd2:	4604      	mov	r4, r0
   83cd4:	460d      	mov	r5, r1
   83cd6:	e721      	b.n	83b1c <atan+0x4c>
   83cd8:	a133      	add	r1, pc, #204	; (adr r1, 83da8 <atan+0x2d8>)
   83cda:	e9d1 0100 	ldrd	r0, r1, [r1]
   83cde:	e7bf      	b.n	83c60 <atan+0x190>
   83ce0:	4650      	mov	r0, sl
   83ce2:	4659      	mov	r1, fp
   83ce4:	f000 f9e6 	bl	840b4 <__adddf3>
   83ce8:	4622      	mov	r2, r4
   83cea:	462b      	mov	r3, r5
   83cec:	f000 fb94 	bl	84418 <__aeabi_dmul>
   83cf0:	4602      	mov	r2, r0
   83cf2:	460b      	mov	r3, r1
   83cf4:	4620      	mov	r0, r4
   83cf6:	4629      	mov	r1, r5
   83cf8:	f000 f9da 	bl	840b0 <__aeabi_dsub>
   83cfc:	e7b0      	b.n	83c60 <atan+0x190>
   83cfe:	4b33      	ldr	r3, [pc, #204]	; (83dcc <atan+0x2fc>)
   83d00:	429e      	cmp	r6, r3
   83d02:	dc67      	bgt.n	83dd4 <atan+0x304>
   83d04:	2200      	movs	r2, #0
   83d06:	4b32      	ldr	r3, [pc, #200]	; (83dd0 <atan+0x300>)
   83d08:	f000 f9d2 	bl	840b0 <__aeabi_dsub>
   83d0c:	2200      	movs	r2, #0
   83d0e:	4606      	mov	r6, r0
   83d10:	460f      	mov	r7, r1
   83d12:	4620      	mov	r0, r4
   83d14:	4629      	mov	r1, r5
   83d16:	4b2e      	ldr	r3, [pc, #184]	; (83dd0 <atan+0x300>)
   83d18:	f000 fb7e 	bl	84418 <__aeabi_dmul>
   83d1c:	2200      	movs	r2, #0
   83d1e:	4b29      	ldr	r3, [pc, #164]	; (83dc4 <atan+0x2f4>)
   83d20:	f000 f9c8 	bl	840b4 <__adddf3>
   83d24:	4602      	mov	r2, r0
   83d26:	460b      	mov	r3, r1
   83d28:	4630      	mov	r0, r6
   83d2a:	4639      	mov	r1, r7
   83d2c:	f000 fc9e 	bl	8466c <__aeabi_ddiv>
   83d30:	f04f 0c02 	mov.w	ip, #2
   83d34:	4604      	mov	r4, r0
   83d36:	460d      	mov	r5, r1
   83d38:	e6f0      	b.n	83b1c <atan+0x4c>
   83d3a:	bf00      	nop
   83d3c:	f3af 8000 	nop.w
   83d40:	54442d18 	.word	0x54442d18
   83d44:	3ff921fb 	.word	0x3ff921fb
   83d48:	e322da11 	.word	0xe322da11
   83d4c:	3f90ad3a 	.word	0x3f90ad3a
   83d50:	24760deb 	.word	0x24760deb
   83d54:	3fa97b4b 	.word	0x3fa97b4b
   83d58:	a0d03d51 	.word	0xa0d03d51
   83d5c:	3fb10d66 	.word	0x3fb10d66
   83d60:	c54c206e 	.word	0xc54c206e
   83d64:	3fb745cd 	.word	0x3fb745cd
   83d68:	920083ff 	.word	0x920083ff
   83d6c:	3fc24924 	.word	0x3fc24924
   83d70:	5555550d 	.word	0x5555550d
   83d74:	3fd55555 	.word	0x3fd55555
   83d78:	2c6a6c2f 	.word	0x2c6a6c2f
   83d7c:	bfa2b444 	.word	0xbfa2b444
   83d80:	52defd9a 	.word	0x52defd9a
   83d84:	3fadde2d 	.word	0x3fadde2d
   83d88:	af749a6d 	.word	0xaf749a6d
   83d8c:	3fb3b0f2 	.word	0x3fb3b0f2
   83d90:	fe231671 	.word	0xfe231671
   83d94:	3fbc71c6 	.word	0x3fbc71c6
   83d98:	9998ebc4 	.word	0x9998ebc4
   83d9c:	3fc99999 	.word	0x3fc99999
   83da0:	8800759c 	.word	0x8800759c
   83da4:	7e37e43c 	.word	0x7e37e43c
   83da8:	54442d18 	.word	0x54442d18
   83dac:	bff921fb 	.word	0xbff921fb
   83db0:	440fffff 	.word	0x440fffff
   83db4:	7ff00000 	.word	0x7ff00000
   83db8:	3fdbffff 	.word	0x3fdbffff
   83dbc:	00087be0 	.word	0x00087be0
   83dc0:	00087bc0 	.word	0x00087bc0
   83dc4:	3ff00000 	.word	0x3ff00000
   83dc8:	3ff2ffff 	.word	0x3ff2ffff
   83dcc:	40037fff 	.word	0x40037fff
   83dd0:	3ff80000 	.word	0x3ff80000
   83dd4:	4602      	mov	r2, r0
   83dd6:	460b      	mov	r3, r1
   83dd8:	2000      	movs	r0, #0
   83dda:	490f      	ldr	r1, [pc, #60]	; (83e18 <atan+0x348>)
   83ddc:	f000 fc46 	bl	8466c <__aeabi_ddiv>
   83de0:	f04f 0c03 	mov.w	ip, #3
   83de4:	4604      	mov	r4, r0
   83de6:	460d      	mov	r5, r1
   83de8:	e698      	b.n	83b1c <atan+0x4c>
   83dea:	2200      	movs	r2, #0
   83dec:	4b0b      	ldr	r3, [pc, #44]	; (83e1c <atan+0x34c>)
   83dee:	f000 f95f 	bl	840b0 <__aeabi_dsub>
   83df2:	2200      	movs	r2, #0
   83df4:	4606      	mov	r6, r0
   83df6:	460f      	mov	r7, r1
   83df8:	4620      	mov	r0, r4
   83dfa:	4629      	mov	r1, r5
   83dfc:	4b07      	ldr	r3, [pc, #28]	; (83e1c <atan+0x34c>)
   83dfe:	f000 f959 	bl	840b4 <__adddf3>
   83e02:	4602      	mov	r2, r0
   83e04:	460b      	mov	r3, r1
   83e06:	4630      	mov	r0, r6
   83e08:	4639      	mov	r1, r7
   83e0a:	f000 fc2f 	bl	8466c <__aeabi_ddiv>
   83e0e:	f04f 0c01 	mov.w	ip, #1
   83e12:	4604      	mov	r4, r0
   83e14:	460d      	mov	r5, r1
   83e16:	e681      	b.n	83b1c <atan+0x4c>
   83e18:	bff00000 	.word	0xbff00000
   83e1c:	3ff00000 	.word	0x3ff00000

00083e20 <fabs>:
   83e20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83e24:	4770      	bx	lr
   83e26:	bf00      	nop

00083e28 <sqrt>:
   83e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83e2c:	b08a      	sub	sp, #40	; 0x28
   83e2e:	4604      	mov	r4, r0
   83e30:	460d      	mov	r5, r1
   83e32:	f000 f84f 	bl	83ed4 <__ieee754_sqrt>
   83e36:	f8df a098 	ldr.w	sl, [pc, #152]	; 83ed0 <sqrt+0xa8>
   83e3a:	4606      	mov	r6, r0
   83e3c:	f99a 3000 	ldrsb.w	r3, [sl]
   83e40:	460f      	mov	r7, r1
   83e42:	3301      	adds	r3, #1
   83e44:	d00f      	beq.n	83e66 <sqrt+0x3e>
   83e46:	4620      	mov	r0, r4
   83e48:	4629      	mov	r1, r5
   83e4a:	f000 f903 	bl	84054 <__fpclassifyd>
   83e4e:	b150      	cbz	r0, 83e66 <sqrt+0x3e>
   83e50:	f04f 0800 	mov.w	r8, #0
   83e54:	f04f 0900 	mov.w	r9, #0
   83e58:	4642      	mov	r2, r8
   83e5a:	464b      	mov	r3, r9
   83e5c:	4620      	mov	r0, r4
   83e5e:	4629      	mov	r1, r5
   83e60:	f000 fd4c 	bl	848fc <__aeabi_dcmplt>
   83e64:	b920      	cbnz	r0, 83e70 <sqrt+0x48>
   83e66:	4630      	mov	r0, r6
   83e68:	4639      	mov	r1, r7
   83e6a:	b00a      	add	sp, #40	; 0x28
   83e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e70:	4916      	ldr	r1, [pc, #88]	; (83ecc <sqrt+0xa4>)
   83e72:	f89a 6000 	ldrb.w	r6, [sl]
   83e76:	2201      	movs	r2, #1
   83e78:	2300      	movs	r3, #0
   83e7a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   83e7e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   83e82:	9101      	str	r1, [sp, #4]
   83e84:	9200      	str	r2, [sp, #0]
   83e86:	9308      	str	r3, [sp, #32]
   83e88:	b966      	cbnz	r6, 83ea4 <sqrt+0x7c>
   83e8a:	e9cd 8906 	strd	r8, r9, [sp, #24]
   83e8e:	4668      	mov	r0, sp
   83e90:	f000 f908 	bl	840a4 <matherr>
   83e94:	b180      	cbz	r0, 83eb8 <sqrt+0x90>
   83e96:	9b08      	ldr	r3, [sp, #32]
   83e98:	b99b      	cbnz	r3, 83ec2 <sqrt+0x9a>
   83e9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   83e9e:	b00a      	add	sp, #40	; 0x28
   83ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83ea4:	4640      	mov	r0, r8
   83ea6:	4649      	mov	r1, r9
   83ea8:	4642      	mov	r2, r8
   83eaa:	464b      	mov	r3, r9
   83eac:	f000 fbde 	bl	8466c <__aeabi_ddiv>
   83eb0:	2e02      	cmp	r6, #2
   83eb2:	e9cd 0106 	strd	r0, r1, [sp, #24]
   83eb6:	d1ea      	bne.n	83e8e <sqrt+0x66>
   83eb8:	f000 fd90 	bl	849dc <__errno>
   83ebc:	2321      	movs	r3, #33	; 0x21
   83ebe:	6003      	str	r3, [r0, #0]
   83ec0:	e7e9      	b.n	83e96 <sqrt+0x6e>
   83ec2:	f000 fd8b 	bl	849dc <__errno>
   83ec6:	9b08      	ldr	r3, [sp, #32]
   83ec8:	6003      	str	r3, [r0, #0]
   83eca:	e7e6      	b.n	83e9a <sqrt+0x72>
   83ecc:	00087c00 	.word	0x00087c00
   83ed0:	20070188 	.word	0x20070188

00083ed4 <__ieee754_sqrt>:
   83ed4:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   83ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83edc:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   83ee0:	f8df 816c 	ldr.w	r8, [pc, #364]	; 84050 <__ieee754_sqrt+0x17c>
   83ee4:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   83ee8:	45c4      	cmp	ip, r8
   83eea:	4606      	mov	r6, r0
   83eec:	460f      	mov	r7, r1
   83eee:	460b      	mov	r3, r1
   83ef0:	4602      	mov	r2, r0
   83ef2:	f000 808f 	beq.w	84014 <__ieee754_sqrt+0x140>
   83ef6:	2900      	cmp	r1, #0
   83ef8:	dd6f      	ble.n	83fda <__ieee754_sqrt+0x106>
   83efa:	150f      	asrs	r7, r1, #20
   83efc:	d078      	beq.n	83ff0 <__ieee754_sqrt+0x11c>
   83efe:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   83f02:	f3c3 0313 	ubfx	r3, r3, #0, #20
   83f06:	07f9      	lsls	r1, r7, #31
   83f08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83f0c:	d460      	bmi.n	83fd0 <__ieee754_sqrt+0xfc>
   83f0e:	0fd1      	lsrs	r1, r2, #31
   83f10:	f04f 0c00 	mov.w	ip, #0
   83f14:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   83f18:	107f      	asrs	r7, r7, #1
   83f1a:	0052      	lsls	r2, r2, #1
   83f1c:	4665      	mov	r5, ip
   83f1e:	2016      	movs	r0, #22
   83f20:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   83f24:	186c      	adds	r4, r5, r1
   83f26:	429c      	cmp	r4, r3
   83f28:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   83f2c:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83f30:	dc02      	bgt.n	83f38 <__ieee754_sqrt+0x64>
   83f32:	1b1b      	subs	r3, r3, r4
   83f34:	1865      	adds	r5, r4, r1
   83f36:	448c      	add	ip, r1
   83f38:	3801      	subs	r0, #1
   83f3a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   83f3e:	ea4f 0151 	mov.w	r1, r1, lsr #1
   83f42:	d1ef      	bne.n	83f24 <__ieee754_sqrt+0x50>
   83f44:	4680      	mov	r8, r0
   83f46:	2620      	movs	r6, #32
   83f48:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   83f4c:	e009      	b.n	83f62 <__ieee754_sqrt+0x8e>
   83f4e:	d023      	beq.n	83f98 <__ieee754_sqrt+0xc4>
   83f50:	0fd4      	lsrs	r4, r2, #31
   83f52:	3e01      	subs	r6, #1
   83f54:	ea4f 0151 	mov.w	r1, r1, lsr #1
   83f58:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   83f5c:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83f60:	d01e      	beq.n	83fa0 <__ieee754_sqrt+0xcc>
   83f62:	42ab      	cmp	r3, r5
   83f64:	eb01 0408 	add.w	r4, r1, r8
   83f68:	ddf1      	ble.n	83f4e <__ieee754_sqrt+0x7a>
   83f6a:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   83f6e:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   83f72:	eb04 0801 	add.w	r8, r4, r1
   83f76:	d009      	beq.n	83f8c <__ieee754_sqrt+0xb8>
   83f78:	46a9      	mov	r9, r5
   83f7a:	1b5b      	subs	r3, r3, r5
   83f7c:	4294      	cmp	r4, r2
   83f7e:	bf88      	it	hi
   83f80:	f103 33ff 	addhi.w	r3, r3, #4294967295
   83f84:	1b12      	subs	r2, r2, r4
   83f86:	4408      	add	r0, r1
   83f88:	464d      	mov	r5, r9
   83f8a:	e7e1      	b.n	83f50 <__ieee754_sqrt+0x7c>
   83f8c:	f1b8 0f00 	cmp.w	r8, #0
   83f90:	dbf2      	blt.n	83f78 <__ieee754_sqrt+0xa4>
   83f92:	f105 0901 	add.w	r9, r5, #1
   83f96:	e7f0      	b.n	83f7a <__ieee754_sqrt+0xa6>
   83f98:	4294      	cmp	r4, r2
   83f9a:	d9e6      	bls.n	83f6a <__ieee754_sqrt+0x96>
   83f9c:	461d      	mov	r5, r3
   83f9e:	e7d7      	b.n	83f50 <__ieee754_sqrt+0x7c>
   83fa0:	431a      	orrs	r2, r3
   83fa2:	d004      	beq.n	83fae <__ieee754_sqrt+0xda>
   83fa4:	1c43      	adds	r3, r0, #1
   83fa6:	d041      	beq.n	8402c <__ieee754_sqrt+0x158>
   83fa8:	f000 0301 	and.w	r3, r0, #1
   83fac:	4418      	add	r0, r3
   83fae:	0846      	lsrs	r6, r0, #1
   83fb0:	ea4f 036c 	mov.w	r3, ip, asr #1
   83fb4:	f01c 0f01 	tst.w	ip, #1
   83fb8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   83fbc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83fc0:	bf18      	it	ne
   83fc2:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   83fc6:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   83fca:	4630      	mov	r0, r6
   83fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83fd0:	0fd1      	lsrs	r1, r2, #31
   83fd2:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   83fd6:	0052      	lsls	r2, r2, #1
   83fd8:	e799      	b.n	83f0e <__ieee754_sqrt+0x3a>
   83fda:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   83fde:	4303      	orrs	r3, r0
   83fe0:	d022      	beq.n	84028 <__ieee754_sqrt+0x154>
   83fe2:	bb51      	cbnz	r1, 8403a <__ieee754_sqrt+0x166>
   83fe4:	460f      	mov	r7, r1
   83fe6:	0ad3      	lsrs	r3, r2, #11
   83fe8:	3f15      	subs	r7, #21
   83fea:	0552      	lsls	r2, r2, #21
   83fec:	2b00      	cmp	r3, #0
   83fee:	d0fa      	beq.n	83fe6 <__ieee754_sqrt+0x112>
   83ff0:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   83ff4:	d11d      	bne.n	84032 <__ieee754_sqrt+0x15e>
   83ff6:	005b      	lsls	r3, r3, #1
   83ff8:	02d8      	lsls	r0, r3, #11
   83ffa:	f101 0101 	add.w	r1, r1, #1
   83ffe:	d5fa      	bpl.n	83ff6 <__ieee754_sqrt+0x122>
   84000:	f1c1 0001 	rsb	r0, r1, #1
   84004:	f1c1 0420 	rsb	r4, r1, #32
   84008:	fa22 f404 	lsr.w	r4, r2, r4
   8400c:	4407      	add	r7, r0
   8400e:	408a      	lsls	r2, r1
   84010:	4323      	orrs	r3, r4
   84012:	e774      	b.n	83efe <__ieee754_sqrt+0x2a>
   84014:	4602      	mov	r2, r0
   84016:	460b      	mov	r3, r1
   84018:	f000 f9fe 	bl	84418 <__aeabi_dmul>
   8401c:	4632      	mov	r2, r6
   8401e:	463b      	mov	r3, r7
   84020:	f000 f848 	bl	840b4 <__adddf3>
   84024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84028:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8402c:	f10c 0c01 	add.w	ip, ip, #1
   84030:	e7be      	b.n	83fb0 <__ieee754_sqrt+0xdc>
   84032:	2420      	movs	r4, #32
   84034:	2001      	movs	r0, #1
   84036:	2100      	movs	r1, #0
   84038:	e7e6      	b.n	84008 <__ieee754_sqrt+0x134>
   8403a:	4602      	mov	r2, r0
   8403c:	460b      	mov	r3, r1
   8403e:	f000 f837 	bl	840b0 <__aeabi_dsub>
   84042:	4602      	mov	r2, r0
   84044:	460b      	mov	r3, r1
   84046:	f000 fb11 	bl	8466c <__aeabi_ddiv>
   8404a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8404e:	bf00      	nop
   84050:	7ff00000 	.word	0x7ff00000

00084054 <__fpclassifyd>:
   84054:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   84058:	b410      	push	{r4}
   8405a:	d008      	beq.n	8406e <__fpclassifyd+0x1a>
   8405c:	4a0f      	ldr	r2, [pc, #60]	; (8409c <__fpclassifyd+0x48>)
   8405e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   84062:	4294      	cmp	r4, r2
   84064:	d80a      	bhi.n	8407c <__fpclassifyd+0x28>
   84066:	2004      	movs	r0, #4
   84068:	f85d 4b04 	ldr.w	r4, [sp], #4
   8406c:	4770      	bx	lr
   8406e:	2800      	cmp	r0, #0
   84070:	bf0c      	ite	eq
   84072:	2002      	moveq	r0, #2
   84074:	2003      	movne	r0, #3
   84076:	f85d 4b04 	ldr.w	r4, [sp], #4
   8407a:	4770      	bx	lr
   8407c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   84080:	d201      	bcs.n	84086 <__fpclassifyd+0x32>
   84082:	2003      	movs	r0, #3
   84084:	e7f7      	b.n	84076 <__fpclassifyd+0x22>
   84086:	4a06      	ldr	r2, [pc, #24]	; (840a0 <__fpclassifyd+0x4c>)
   84088:	4293      	cmp	r3, r2
   8408a:	d001      	beq.n	84090 <__fpclassifyd+0x3c>
   8408c:	2000      	movs	r0, #0
   8408e:	e7f2      	b.n	84076 <__fpclassifyd+0x22>
   84090:	f1d0 0001 	rsbs	r0, r0, #1
   84094:	bf38      	it	cc
   84096:	2000      	movcc	r0, #0
   84098:	e7ed      	b.n	84076 <__fpclassifyd+0x22>
   8409a:	bf00      	nop
   8409c:	7fdfffff 	.word	0x7fdfffff
   840a0:	7ff00000 	.word	0x7ff00000

000840a4 <matherr>:
   840a4:	2000      	movs	r0, #0
   840a6:	4770      	bx	lr

000840a8 <__aeabi_drsub>:
   840a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   840ac:	e002      	b.n	840b4 <__adddf3>
   840ae:	bf00      	nop

000840b0 <__aeabi_dsub>:
   840b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000840b4 <__adddf3>:
   840b4:	b530      	push	{r4, r5, lr}
   840b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   840ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
   840be:	ea94 0f05 	teq	r4, r5
   840c2:	bf08      	it	eq
   840c4:	ea90 0f02 	teqeq	r0, r2
   840c8:	bf1f      	itttt	ne
   840ca:	ea54 0c00 	orrsne.w	ip, r4, r0
   840ce:	ea55 0c02 	orrsne.w	ip, r5, r2
   840d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   840d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   840da:	f000 80e2 	beq.w	842a2 <__adddf3+0x1ee>
   840de:	ea4f 5454 	mov.w	r4, r4, lsr #21
   840e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   840e6:	bfb8      	it	lt
   840e8:	426d      	neglt	r5, r5
   840ea:	dd0c      	ble.n	84106 <__adddf3+0x52>
   840ec:	442c      	add	r4, r5
   840ee:	ea80 0202 	eor.w	r2, r0, r2
   840f2:	ea81 0303 	eor.w	r3, r1, r3
   840f6:	ea82 0000 	eor.w	r0, r2, r0
   840fa:	ea83 0101 	eor.w	r1, r3, r1
   840fe:	ea80 0202 	eor.w	r2, r0, r2
   84102:	ea81 0303 	eor.w	r3, r1, r3
   84106:	2d36      	cmp	r5, #54	; 0x36
   84108:	bf88      	it	hi
   8410a:	bd30      	pophi	{r4, r5, pc}
   8410c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   84110:	ea4f 3101 	mov.w	r1, r1, lsl #12
   84114:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   84118:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8411c:	d002      	beq.n	84124 <__adddf3+0x70>
   8411e:	4240      	negs	r0, r0
   84120:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84124:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   84128:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8412c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   84130:	d002      	beq.n	84138 <__adddf3+0x84>
   84132:	4252      	negs	r2, r2
   84134:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   84138:	ea94 0f05 	teq	r4, r5
   8413c:	f000 80a7 	beq.w	8428e <__adddf3+0x1da>
   84140:	f1a4 0401 	sub.w	r4, r4, #1
   84144:	f1d5 0e20 	rsbs	lr, r5, #32
   84148:	db0d      	blt.n	84166 <__adddf3+0xb2>
   8414a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8414e:	fa22 f205 	lsr.w	r2, r2, r5
   84152:	1880      	adds	r0, r0, r2
   84154:	f141 0100 	adc.w	r1, r1, #0
   84158:	fa03 f20e 	lsl.w	r2, r3, lr
   8415c:	1880      	adds	r0, r0, r2
   8415e:	fa43 f305 	asr.w	r3, r3, r5
   84162:	4159      	adcs	r1, r3
   84164:	e00e      	b.n	84184 <__adddf3+0xd0>
   84166:	f1a5 0520 	sub.w	r5, r5, #32
   8416a:	f10e 0e20 	add.w	lr, lr, #32
   8416e:	2a01      	cmp	r2, #1
   84170:	fa03 fc0e 	lsl.w	ip, r3, lr
   84174:	bf28      	it	cs
   84176:	f04c 0c02 	orrcs.w	ip, ip, #2
   8417a:	fa43 f305 	asr.w	r3, r3, r5
   8417e:	18c0      	adds	r0, r0, r3
   84180:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   84184:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84188:	d507      	bpl.n	8419a <__adddf3+0xe6>
   8418a:	f04f 0e00 	mov.w	lr, #0
   8418e:	f1dc 0c00 	rsbs	ip, ip, #0
   84192:	eb7e 0000 	sbcs.w	r0, lr, r0
   84196:	eb6e 0101 	sbc.w	r1, lr, r1
   8419a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8419e:	d31b      	bcc.n	841d8 <__adddf3+0x124>
   841a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   841a4:	d30c      	bcc.n	841c0 <__adddf3+0x10c>
   841a6:	0849      	lsrs	r1, r1, #1
   841a8:	ea5f 0030 	movs.w	r0, r0, rrx
   841ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
   841b0:	f104 0401 	add.w	r4, r4, #1
   841b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   841b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   841bc:	f080 809a 	bcs.w	842f4 <__adddf3+0x240>
   841c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   841c4:	bf08      	it	eq
   841c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   841ca:	f150 0000 	adcs.w	r0, r0, #0
   841ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   841d2:	ea41 0105 	orr.w	r1, r1, r5
   841d6:	bd30      	pop	{r4, r5, pc}
   841d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   841dc:	4140      	adcs	r0, r0
   841de:	eb41 0101 	adc.w	r1, r1, r1
   841e2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   841e6:	f1a4 0401 	sub.w	r4, r4, #1
   841ea:	d1e9      	bne.n	841c0 <__adddf3+0x10c>
   841ec:	f091 0f00 	teq	r1, #0
   841f0:	bf04      	itt	eq
   841f2:	4601      	moveq	r1, r0
   841f4:	2000      	moveq	r0, #0
   841f6:	fab1 f381 	clz	r3, r1
   841fa:	bf08      	it	eq
   841fc:	3320      	addeq	r3, #32
   841fe:	f1a3 030b 	sub.w	r3, r3, #11
   84202:	f1b3 0220 	subs.w	r2, r3, #32
   84206:	da0c      	bge.n	84222 <__adddf3+0x16e>
   84208:	320c      	adds	r2, #12
   8420a:	dd08      	ble.n	8421e <__adddf3+0x16a>
   8420c:	f102 0c14 	add.w	ip, r2, #20
   84210:	f1c2 020c 	rsb	r2, r2, #12
   84214:	fa01 f00c 	lsl.w	r0, r1, ip
   84218:	fa21 f102 	lsr.w	r1, r1, r2
   8421c:	e00c      	b.n	84238 <__adddf3+0x184>
   8421e:	f102 0214 	add.w	r2, r2, #20
   84222:	bfd8      	it	le
   84224:	f1c2 0c20 	rsble	ip, r2, #32
   84228:	fa01 f102 	lsl.w	r1, r1, r2
   8422c:	fa20 fc0c 	lsr.w	ip, r0, ip
   84230:	bfdc      	itt	le
   84232:	ea41 010c 	orrle.w	r1, r1, ip
   84236:	4090      	lslle	r0, r2
   84238:	1ae4      	subs	r4, r4, r3
   8423a:	bfa2      	ittt	ge
   8423c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   84240:	4329      	orrge	r1, r5
   84242:	bd30      	popge	{r4, r5, pc}
   84244:	ea6f 0404 	mvn.w	r4, r4
   84248:	3c1f      	subs	r4, #31
   8424a:	da1c      	bge.n	84286 <__adddf3+0x1d2>
   8424c:	340c      	adds	r4, #12
   8424e:	dc0e      	bgt.n	8426e <__adddf3+0x1ba>
   84250:	f104 0414 	add.w	r4, r4, #20
   84254:	f1c4 0220 	rsb	r2, r4, #32
   84258:	fa20 f004 	lsr.w	r0, r0, r4
   8425c:	fa01 f302 	lsl.w	r3, r1, r2
   84260:	ea40 0003 	orr.w	r0, r0, r3
   84264:	fa21 f304 	lsr.w	r3, r1, r4
   84268:	ea45 0103 	orr.w	r1, r5, r3
   8426c:	bd30      	pop	{r4, r5, pc}
   8426e:	f1c4 040c 	rsb	r4, r4, #12
   84272:	f1c4 0220 	rsb	r2, r4, #32
   84276:	fa20 f002 	lsr.w	r0, r0, r2
   8427a:	fa01 f304 	lsl.w	r3, r1, r4
   8427e:	ea40 0003 	orr.w	r0, r0, r3
   84282:	4629      	mov	r1, r5
   84284:	bd30      	pop	{r4, r5, pc}
   84286:	fa21 f004 	lsr.w	r0, r1, r4
   8428a:	4629      	mov	r1, r5
   8428c:	bd30      	pop	{r4, r5, pc}
   8428e:	f094 0f00 	teq	r4, #0
   84292:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   84296:	bf06      	itte	eq
   84298:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8429c:	3401      	addeq	r4, #1
   8429e:	3d01      	subne	r5, #1
   842a0:	e74e      	b.n	84140 <__adddf3+0x8c>
   842a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   842a6:	bf18      	it	ne
   842a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   842ac:	d029      	beq.n	84302 <__adddf3+0x24e>
   842ae:	ea94 0f05 	teq	r4, r5
   842b2:	bf08      	it	eq
   842b4:	ea90 0f02 	teqeq	r0, r2
   842b8:	d005      	beq.n	842c6 <__adddf3+0x212>
   842ba:	ea54 0c00 	orrs.w	ip, r4, r0
   842be:	bf04      	itt	eq
   842c0:	4619      	moveq	r1, r3
   842c2:	4610      	moveq	r0, r2
   842c4:	bd30      	pop	{r4, r5, pc}
   842c6:	ea91 0f03 	teq	r1, r3
   842ca:	bf1e      	ittt	ne
   842cc:	2100      	movne	r1, #0
   842ce:	2000      	movne	r0, #0
   842d0:	bd30      	popne	{r4, r5, pc}
   842d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   842d6:	d105      	bne.n	842e4 <__adddf3+0x230>
   842d8:	0040      	lsls	r0, r0, #1
   842da:	4149      	adcs	r1, r1
   842dc:	bf28      	it	cs
   842de:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   842e2:	bd30      	pop	{r4, r5, pc}
   842e4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   842e8:	bf3c      	itt	cc
   842ea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   842ee:	bd30      	popcc	{r4, r5, pc}
   842f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   842f4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   842f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   842fc:	f04f 0000 	mov.w	r0, #0
   84300:	bd30      	pop	{r4, r5, pc}
   84302:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   84306:	bf1a      	itte	ne
   84308:	4619      	movne	r1, r3
   8430a:	4610      	movne	r0, r2
   8430c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   84310:	bf1c      	itt	ne
   84312:	460b      	movne	r3, r1
   84314:	4602      	movne	r2, r0
   84316:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8431a:	bf06      	itte	eq
   8431c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   84320:	ea91 0f03 	teqeq	r1, r3
   84324:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   84328:	bd30      	pop	{r4, r5, pc}
   8432a:	bf00      	nop

0008432c <__aeabi_ui2d>:
   8432c:	f090 0f00 	teq	r0, #0
   84330:	bf04      	itt	eq
   84332:	2100      	moveq	r1, #0
   84334:	4770      	bxeq	lr
   84336:	b530      	push	{r4, r5, lr}
   84338:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8433c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84340:	f04f 0500 	mov.w	r5, #0
   84344:	f04f 0100 	mov.w	r1, #0
   84348:	e750      	b.n	841ec <__adddf3+0x138>
   8434a:	bf00      	nop

0008434c <__aeabi_i2d>:
   8434c:	f090 0f00 	teq	r0, #0
   84350:	bf04      	itt	eq
   84352:	2100      	moveq	r1, #0
   84354:	4770      	bxeq	lr
   84356:	b530      	push	{r4, r5, lr}
   84358:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8435c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84360:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   84364:	bf48      	it	mi
   84366:	4240      	negmi	r0, r0
   84368:	f04f 0100 	mov.w	r1, #0
   8436c:	e73e      	b.n	841ec <__adddf3+0x138>
   8436e:	bf00      	nop

00084370 <__aeabi_f2d>:
   84370:	0042      	lsls	r2, r0, #1
   84372:	ea4f 01e2 	mov.w	r1, r2, asr #3
   84376:	ea4f 0131 	mov.w	r1, r1, rrx
   8437a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8437e:	bf1f      	itttt	ne
   84380:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   84384:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84388:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8438c:	4770      	bxne	lr
   8438e:	f092 0f00 	teq	r2, #0
   84392:	bf14      	ite	ne
   84394:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84398:	4770      	bxeq	lr
   8439a:	b530      	push	{r4, r5, lr}
   8439c:	f44f 7460 	mov.w	r4, #896	; 0x380
   843a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   843a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   843a8:	e720      	b.n	841ec <__adddf3+0x138>
   843aa:	bf00      	nop

000843ac <__aeabi_ul2d>:
   843ac:	ea50 0201 	orrs.w	r2, r0, r1
   843b0:	bf08      	it	eq
   843b2:	4770      	bxeq	lr
   843b4:	b530      	push	{r4, r5, lr}
   843b6:	f04f 0500 	mov.w	r5, #0
   843ba:	e00a      	b.n	843d2 <__aeabi_l2d+0x16>

000843bc <__aeabi_l2d>:
   843bc:	ea50 0201 	orrs.w	r2, r0, r1
   843c0:	bf08      	it	eq
   843c2:	4770      	bxeq	lr
   843c4:	b530      	push	{r4, r5, lr}
   843c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   843ca:	d502      	bpl.n	843d2 <__aeabi_l2d+0x16>
   843cc:	4240      	negs	r0, r0
   843ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   843d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   843d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   843da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   843de:	f43f aedc 	beq.w	8419a <__adddf3+0xe6>
   843e2:	f04f 0203 	mov.w	r2, #3
   843e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   843ea:	bf18      	it	ne
   843ec:	3203      	addne	r2, #3
   843ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   843f2:	bf18      	it	ne
   843f4:	3203      	addne	r2, #3
   843f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   843fa:	f1c2 0320 	rsb	r3, r2, #32
   843fe:	fa00 fc03 	lsl.w	ip, r0, r3
   84402:	fa20 f002 	lsr.w	r0, r0, r2
   84406:	fa01 fe03 	lsl.w	lr, r1, r3
   8440a:	ea40 000e 	orr.w	r0, r0, lr
   8440e:	fa21 f102 	lsr.w	r1, r1, r2
   84412:	4414      	add	r4, r2
   84414:	e6c1      	b.n	8419a <__adddf3+0xe6>
   84416:	bf00      	nop

00084418 <__aeabi_dmul>:
   84418:	b570      	push	{r4, r5, r6, lr}
   8441a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8441e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   84422:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   84426:	bf1d      	ittte	ne
   84428:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8442c:	ea94 0f0c 	teqne	r4, ip
   84430:	ea95 0f0c 	teqne	r5, ip
   84434:	f000 f8de 	bleq	845f4 <__aeabi_dmul+0x1dc>
   84438:	442c      	add	r4, r5
   8443a:	ea81 0603 	eor.w	r6, r1, r3
   8443e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   84442:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   84446:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8444a:	bf18      	it	ne
   8444c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   84450:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   84454:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84458:	d038      	beq.n	844cc <__aeabi_dmul+0xb4>
   8445a:	fba0 ce02 	umull	ip, lr, r0, r2
   8445e:	f04f 0500 	mov.w	r5, #0
   84462:	fbe1 e502 	umlal	lr, r5, r1, r2
   84466:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8446a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8446e:	f04f 0600 	mov.w	r6, #0
   84472:	fbe1 5603 	umlal	r5, r6, r1, r3
   84476:	f09c 0f00 	teq	ip, #0
   8447a:	bf18      	it	ne
   8447c:	f04e 0e01 	orrne.w	lr, lr, #1
   84480:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   84484:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   84488:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8448c:	d204      	bcs.n	84498 <__aeabi_dmul+0x80>
   8448e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   84492:	416d      	adcs	r5, r5
   84494:	eb46 0606 	adc.w	r6, r6, r6
   84498:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8449c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   844a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   844a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   844a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   844ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   844b0:	bf88      	it	hi
   844b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   844b6:	d81e      	bhi.n	844f6 <__aeabi_dmul+0xde>
   844b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   844bc:	bf08      	it	eq
   844be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   844c2:	f150 0000 	adcs.w	r0, r0, #0
   844c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   844ca:	bd70      	pop	{r4, r5, r6, pc}
   844cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   844d0:	ea46 0101 	orr.w	r1, r6, r1
   844d4:	ea40 0002 	orr.w	r0, r0, r2
   844d8:	ea81 0103 	eor.w	r1, r1, r3
   844dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   844e0:	bfc2      	ittt	gt
   844e2:	ebd4 050c 	rsbsgt	r5, r4, ip
   844e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   844ea:	bd70      	popgt	{r4, r5, r6, pc}
   844ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   844f0:	f04f 0e00 	mov.w	lr, #0
   844f4:	3c01      	subs	r4, #1
   844f6:	f300 80ab 	bgt.w	84650 <__aeabi_dmul+0x238>
   844fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
   844fe:	bfde      	ittt	le
   84500:	2000      	movle	r0, #0
   84502:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   84506:	bd70      	pople	{r4, r5, r6, pc}
   84508:	f1c4 0400 	rsb	r4, r4, #0
   8450c:	3c20      	subs	r4, #32
   8450e:	da35      	bge.n	8457c <__aeabi_dmul+0x164>
   84510:	340c      	adds	r4, #12
   84512:	dc1b      	bgt.n	8454c <__aeabi_dmul+0x134>
   84514:	f104 0414 	add.w	r4, r4, #20
   84518:	f1c4 0520 	rsb	r5, r4, #32
   8451c:	fa00 f305 	lsl.w	r3, r0, r5
   84520:	fa20 f004 	lsr.w	r0, r0, r4
   84524:	fa01 f205 	lsl.w	r2, r1, r5
   84528:	ea40 0002 	orr.w	r0, r0, r2
   8452c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   84530:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   84534:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   84538:	fa21 f604 	lsr.w	r6, r1, r4
   8453c:	eb42 0106 	adc.w	r1, r2, r6
   84540:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   84544:	bf08      	it	eq
   84546:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8454a:	bd70      	pop	{r4, r5, r6, pc}
   8454c:	f1c4 040c 	rsb	r4, r4, #12
   84550:	f1c4 0520 	rsb	r5, r4, #32
   84554:	fa00 f304 	lsl.w	r3, r0, r4
   84558:	fa20 f005 	lsr.w	r0, r0, r5
   8455c:	fa01 f204 	lsl.w	r2, r1, r4
   84560:	ea40 0002 	orr.w	r0, r0, r2
   84564:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84568:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8456c:	f141 0100 	adc.w	r1, r1, #0
   84570:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   84574:	bf08      	it	eq
   84576:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8457a:	bd70      	pop	{r4, r5, r6, pc}
   8457c:	f1c4 0520 	rsb	r5, r4, #32
   84580:	fa00 f205 	lsl.w	r2, r0, r5
   84584:	ea4e 0e02 	orr.w	lr, lr, r2
   84588:	fa20 f304 	lsr.w	r3, r0, r4
   8458c:	fa01 f205 	lsl.w	r2, r1, r5
   84590:	ea43 0302 	orr.w	r3, r3, r2
   84594:	fa21 f004 	lsr.w	r0, r1, r4
   84598:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8459c:	fa21 f204 	lsr.w	r2, r1, r4
   845a0:	ea20 0002 	bic.w	r0, r0, r2
   845a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   845a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   845ac:	bf08      	it	eq
   845ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   845b2:	bd70      	pop	{r4, r5, r6, pc}
   845b4:	f094 0f00 	teq	r4, #0
   845b8:	d10f      	bne.n	845da <__aeabi_dmul+0x1c2>
   845ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   845be:	0040      	lsls	r0, r0, #1
   845c0:	eb41 0101 	adc.w	r1, r1, r1
   845c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   845c8:	bf08      	it	eq
   845ca:	3c01      	subeq	r4, #1
   845cc:	d0f7      	beq.n	845be <__aeabi_dmul+0x1a6>
   845ce:	ea41 0106 	orr.w	r1, r1, r6
   845d2:	f095 0f00 	teq	r5, #0
   845d6:	bf18      	it	ne
   845d8:	4770      	bxne	lr
   845da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   845de:	0052      	lsls	r2, r2, #1
   845e0:	eb43 0303 	adc.w	r3, r3, r3
   845e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   845e8:	bf08      	it	eq
   845ea:	3d01      	subeq	r5, #1
   845ec:	d0f7      	beq.n	845de <__aeabi_dmul+0x1c6>
   845ee:	ea43 0306 	orr.w	r3, r3, r6
   845f2:	4770      	bx	lr
   845f4:	ea94 0f0c 	teq	r4, ip
   845f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   845fc:	bf18      	it	ne
   845fe:	ea95 0f0c 	teqne	r5, ip
   84602:	d00c      	beq.n	8461e <__aeabi_dmul+0x206>
   84604:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   84608:	bf18      	it	ne
   8460a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8460e:	d1d1      	bne.n	845b4 <__aeabi_dmul+0x19c>
   84610:	ea81 0103 	eor.w	r1, r1, r3
   84614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84618:	f04f 0000 	mov.w	r0, #0
   8461c:	bd70      	pop	{r4, r5, r6, pc}
   8461e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   84622:	bf06      	itte	eq
   84624:	4610      	moveq	r0, r2
   84626:	4619      	moveq	r1, r3
   84628:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8462c:	d019      	beq.n	84662 <__aeabi_dmul+0x24a>
   8462e:	ea94 0f0c 	teq	r4, ip
   84632:	d102      	bne.n	8463a <__aeabi_dmul+0x222>
   84634:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   84638:	d113      	bne.n	84662 <__aeabi_dmul+0x24a>
   8463a:	ea95 0f0c 	teq	r5, ip
   8463e:	d105      	bne.n	8464c <__aeabi_dmul+0x234>
   84640:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   84644:	bf1c      	itt	ne
   84646:	4610      	movne	r0, r2
   84648:	4619      	movne	r1, r3
   8464a:	d10a      	bne.n	84662 <__aeabi_dmul+0x24a>
   8464c:	ea81 0103 	eor.w	r1, r1, r3
   84650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84654:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   84658:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8465c:	f04f 0000 	mov.w	r0, #0
   84660:	bd70      	pop	{r4, r5, r6, pc}
   84662:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   84666:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8466a:	bd70      	pop	{r4, r5, r6, pc}

0008466c <__aeabi_ddiv>:
   8466c:	b570      	push	{r4, r5, r6, lr}
   8466e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   84672:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   84676:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8467a:	bf1d      	ittte	ne
   8467c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   84680:	ea94 0f0c 	teqne	r4, ip
   84684:	ea95 0f0c 	teqne	r5, ip
   84688:	f000 f8a7 	bleq	847da <__aeabi_ddiv+0x16e>
   8468c:	eba4 0405 	sub.w	r4, r4, r5
   84690:	ea81 0e03 	eor.w	lr, r1, r3
   84694:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   84698:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8469c:	f000 8088 	beq.w	847b0 <__aeabi_ddiv+0x144>
   846a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   846a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   846a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   846ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   846b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   846b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   846b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   846bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
   846c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   846c4:	429d      	cmp	r5, r3
   846c6:	bf08      	it	eq
   846c8:	4296      	cmpeq	r6, r2
   846ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   846ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
   846d2:	d202      	bcs.n	846da <__aeabi_ddiv+0x6e>
   846d4:	085b      	lsrs	r3, r3, #1
   846d6:	ea4f 0232 	mov.w	r2, r2, rrx
   846da:	1ab6      	subs	r6, r6, r2
   846dc:	eb65 0503 	sbc.w	r5, r5, r3
   846e0:	085b      	lsrs	r3, r3, #1
   846e2:	ea4f 0232 	mov.w	r2, r2, rrx
   846e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   846ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   846ee:	ebb6 0e02 	subs.w	lr, r6, r2
   846f2:	eb75 0e03 	sbcs.w	lr, r5, r3
   846f6:	bf22      	ittt	cs
   846f8:	1ab6      	subcs	r6, r6, r2
   846fa:	4675      	movcs	r5, lr
   846fc:	ea40 000c 	orrcs.w	r0, r0, ip
   84700:	085b      	lsrs	r3, r3, #1
   84702:	ea4f 0232 	mov.w	r2, r2, rrx
   84706:	ebb6 0e02 	subs.w	lr, r6, r2
   8470a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8470e:	bf22      	ittt	cs
   84710:	1ab6      	subcs	r6, r6, r2
   84712:	4675      	movcs	r5, lr
   84714:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   84718:	085b      	lsrs	r3, r3, #1
   8471a:	ea4f 0232 	mov.w	r2, r2, rrx
   8471e:	ebb6 0e02 	subs.w	lr, r6, r2
   84722:	eb75 0e03 	sbcs.w	lr, r5, r3
   84726:	bf22      	ittt	cs
   84728:	1ab6      	subcs	r6, r6, r2
   8472a:	4675      	movcs	r5, lr
   8472c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   84730:	085b      	lsrs	r3, r3, #1
   84732:	ea4f 0232 	mov.w	r2, r2, rrx
   84736:	ebb6 0e02 	subs.w	lr, r6, r2
   8473a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8473e:	bf22      	ittt	cs
   84740:	1ab6      	subcs	r6, r6, r2
   84742:	4675      	movcs	r5, lr
   84744:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   84748:	ea55 0e06 	orrs.w	lr, r5, r6
   8474c:	d018      	beq.n	84780 <__aeabi_ddiv+0x114>
   8474e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   84752:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   84756:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8475a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8475e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   84762:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   84766:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8476a:	d1c0      	bne.n	846ee <__aeabi_ddiv+0x82>
   8476c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84770:	d10b      	bne.n	8478a <__aeabi_ddiv+0x11e>
   84772:	ea41 0100 	orr.w	r1, r1, r0
   84776:	f04f 0000 	mov.w	r0, #0
   8477a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8477e:	e7b6      	b.n	846ee <__aeabi_ddiv+0x82>
   84780:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84784:	bf04      	itt	eq
   84786:	4301      	orreq	r1, r0
   84788:	2000      	moveq	r0, #0
   8478a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8478e:	bf88      	it	hi
   84790:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   84794:	f63f aeaf 	bhi.w	844f6 <__aeabi_dmul+0xde>
   84798:	ebb5 0c03 	subs.w	ip, r5, r3
   8479c:	bf04      	itt	eq
   8479e:	ebb6 0c02 	subseq.w	ip, r6, r2
   847a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   847a6:	f150 0000 	adcs.w	r0, r0, #0
   847aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   847ae:	bd70      	pop	{r4, r5, r6, pc}
   847b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   847b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   847b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   847bc:	bfc2      	ittt	gt
   847be:	ebd4 050c 	rsbsgt	r5, r4, ip
   847c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   847c6:	bd70      	popgt	{r4, r5, r6, pc}
   847c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   847cc:	f04f 0e00 	mov.w	lr, #0
   847d0:	3c01      	subs	r4, #1
   847d2:	e690      	b.n	844f6 <__aeabi_dmul+0xde>
   847d4:	ea45 0e06 	orr.w	lr, r5, r6
   847d8:	e68d      	b.n	844f6 <__aeabi_dmul+0xde>
   847da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   847de:	ea94 0f0c 	teq	r4, ip
   847e2:	bf08      	it	eq
   847e4:	ea95 0f0c 	teqeq	r5, ip
   847e8:	f43f af3b 	beq.w	84662 <__aeabi_dmul+0x24a>
   847ec:	ea94 0f0c 	teq	r4, ip
   847f0:	d10a      	bne.n	84808 <__aeabi_ddiv+0x19c>
   847f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   847f6:	f47f af34 	bne.w	84662 <__aeabi_dmul+0x24a>
   847fa:	ea95 0f0c 	teq	r5, ip
   847fe:	f47f af25 	bne.w	8464c <__aeabi_dmul+0x234>
   84802:	4610      	mov	r0, r2
   84804:	4619      	mov	r1, r3
   84806:	e72c      	b.n	84662 <__aeabi_dmul+0x24a>
   84808:	ea95 0f0c 	teq	r5, ip
   8480c:	d106      	bne.n	8481c <__aeabi_ddiv+0x1b0>
   8480e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   84812:	f43f aefd 	beq.w	84610 <__aeabi_dmul+0x1f8>
   84816:	4610      	mov	r0, r2
   84818:	4619      	mov	r1, r3
   8481a:	e722      	b.n	84662 <__aeabi_dmul+0x24a>
   8481c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   84820:	bf18      	it	ne
   84822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   84826:	f47f aec5 	bne.w	845b4 <__aeabi_dmul+0x19c>
   8482a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8482e:	f47f af0d 	bne.w	8464c <__aeabi_dmul+0x234>
   84832:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   84836:	f47f aeeb 	bne.w	84610 <__aeabi_dmul+0x1f8>
   8483a:	e712      	b.n	84662 <__aeabi_dmul+0x24a>

0008483c <__gedf2>:
   8483c:	f04f 3cff 	mov.w	ip, #4294967295
   84840:	e006      	b.n	84850 <__cmpdf2+0x4>
   84842:	bf00      	nop

00084844 <__ledf2>:
   84844:	f04f 0c01 	mov.w	ip, #1
   84848:	e002      	b.n	84850 <__cmpdf2+0x4>
   8484a:	bf00      	nop

0008484c <__cmpdf2>:
   8484c:	f04f 0c01 	mov.w	ip, #1
   84850:	f84d cd04 	str.w	ip, [sp, #-4]!
   84854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   84858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8485c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   84860:	bf18      	it	ne
   84862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   84866:	d01b      	beq.n	848a0 <__cmpdf2+0x54>
   84868:	b001      	add	sp, #4
   8486a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8486e:	bf0c      	ite	eq
   84870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   84874:	ea91 0f03 	teqne	r1, r3
   84878:	bf02      	ittt	eq
   8487a:	ea90 0f02 	teqeq	r0, r2
   8487e:	2000      	moveq	r0, #0
   84880:	4770      	bxeq	lr
   84882:	f110 0f00 	cmn.w	r0, #0
   84886:	ea91 0f03 	teq	r1, r3
   8488a:	bf58      	it	pl
   8488c:	4299      	cmppl	r1, r3
   8488e:	bf08      	it	eq
   84890:	4290      	cmpeq	r0, r2
   84892:	bf2c      	ite	cs
   84894:	17d8      	asrcs	r0, r3, #31
   84896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8489a:	f040 0001 	orr.w	r0, r0, #1
   8489e:	4770      	bx	lr
   848a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   848a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   848a8:	d102      	bne.n	848b0 <__cmpdf2+0x64>
   848aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   848ae:	d107      	bne.n	848c0 <__cmpdf2+0x74>
   848b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   848b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   848b8:	d1d6      	bne.n	84868 <__cmpdf2+0x1c>
   848ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   848be:	d0d3      	beq.n	84868 <__cmpdf2+0x1c>
   848c0:	f85d 0b04 	ldr.w	r0, [sp], #4
   848c4:	4770      	bx	lr
   848c6:	bf00      	nop

000848c8 <__aeabi_cdrcmple>:
   848c8:	4684      	mov	ip, r0
   848ca:	4610      	mov	r0, r2
   848cc:	4662      	mov	r2, ip
   848ce:	468c      	mov	ip, r1
   848d0:	4619      	mov	r1, r3
   848d2:	4663      	mov	r3, ip
   848d4:	e000      	b.n	848d8 <__aeabi_cdcmpeq>
   848d6:	bf00      	nop

000848d8 <__aeabi_cdcmpeq>:
   848d8:	b501      	push	{r0, lr}
   848da:	f7ff ffb7 	bl	8484c <__cmpdf2>
   848de:	2800      	cmp	r0, #0
   848e0:	bf48      	it	mi
   848e2:	f110 0f00 	cmnmi.w	r0, #0
   848e6:	bd01      	pop	{r0, pc}

000848e8 <__aeabi_dcmpeq>:
   848e8:	f84d ed08 	str.w	lr, [sp, #-8]!
   848ec:	f7ff fff4 	bl	848d8 <__aeabi_cdcmpeq>
   848f0:	bf0c      	ite	eq
   848f2:	2001      	moveq	r0, #1
   848f4:	2000      	movne	r0, #0
   848f6:	f85d fb08 	ldr.w	pc, [sp], #8
   848fa:	bf00      	nop

000848fc <__aeabi_dcmplt>:
   848fc:	f84d ed08 	str.w	lr, [sp, #-8]!
   84900:	f7ff ffea 	bl	848d8 <__aeabi_cdcmpeq>
   84904:	bf34      	ite	cc
   84906:	2001      	movcc	r0, #1
   84908:	2000      	movcs	r0, #0
   8490a:	f85d fb08 	ldr.w	pc, [sp], #8
   8490e:	bf00      	nop

00084910 <__aeabi_dcmple>:
   84910:	f84d ed08 	str.w	lr, [sp, #-8]!
   84914:	f7ff ffe0 	bl	848d8 <__aeabi_cdcmpeq>
   84918:	bf94      	ite	ls
   8491a:	2001      	movls	r0, #1
   8491c:	2000      	movhi	r0, #0
   8491e:	f85d fb08 	ldr.w	pc, [sp], #8
   84922:	bf00      	nop

00084924 <__aeabi_dcmpge>:
   84924:	f84d ed08 	str.w	lr, [sp, #-8]!
   84928:	f7ff ffce 	bl	848c8 <__aeabi_cdrcmple>
   8492c:	bf94      	ite	ls
   8492e:	2001      	movls	r0, #1
   84930:	2000      	movhi	r0, #0
   84932:	f85d fb08 	ldr.w	pc, [sp], #8
   84936:	bf00      	nop

00084938 <__aeabi_dcmpgt>:
   84938:	f84d ed08 	str.w	lr, [sp, #-8]!
   8493c:	f7ff ffc4 	bl	848c8 <__aeabi_cdrcmple>
   84940:	bf34      	ite	cc
   84942:	2001      	movcc	r0, #1
   84944:	2000      	movcs	r0, #0
   84946:	f85d fb08 	ldr.w	pc, [sp], #8
   8494a:	bf00      	nop

0008494c <__aeabi_d2iz>:
   8494c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   84950:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   84954:	d215      	bcs.n	84982 <__aeabi_d2iz+0x36>
   84956:	d511      	bpl.n	8497c <__aeabi_d2iz+0x30>
   84958:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8495c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   84960:	d912      	bls.n	84988 <__aeabi_d2iz+0x3c>
   84962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   84966:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8496a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8496e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   84972:	fa23 f002 	lsr.w	r0, r3, r2
   84976:	bf18      	it	ne
   84978:	4240      	negne	r0, r0
   8497a:	4770      	bx	lr
   8497c:	f04f 0000 	mov.w	r0, #0
   84980:	4770      	bx	lr
   84982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   84986:	d105      	bne.n	84994 <__aeabi_d2iz+0x48>
   84988:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8498c:	bf08      	it	eq
   8498e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   84992:	4770      	bx	lr
   84994:	f04f 0000 	mov.w	r0, #0
   84998:	4770      	bx	lr
   8499a:	bf00      	nop

0008499c <__aeabi_d2uiz>:
   8499c:	004a      	lsls	r2, r1, #1
   8499e:	d211      	bcs.n	849c4 <__aeabi_d2uiz+0x28>
   849a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   849a4:	d211      	bcs.n	849ca <__aeabi_d2uiz+0x2e>
   849a6:	d50d      	bpl.n	849c4 <__aeabi_d2uiz+0x28>
   849a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   849ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   849b0:	d40e      	bmi.n	849d0 <__aeabi_d2uiz+0x34>
   849b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   849b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   849ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   849be:	fa23 f002 	lsr.w	r0, r3, r2
   849c2:	4770      	bx	lr
   849c4:	f04f 0000 	mov.w	r0, #0
   849c8:	4770      	bx	lr
   849ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   849ce:	d102      	bne.n	849d6 <__aeabi_d2uiz+0x3a>
   849d0:	f04f 30ff 	mov.w	r0, #4294967295
   849d4:	4770      	bx	lr
   849d6:	f04f 0000 	mov.w	r0, #0
   849da:	4770      	bx	lr

000849dc <__errno>:
   849dc:	4b01      	ldr	r3, [pc, #4]	; (849e4 <__errno+0x8>)
   849de:	6818      	ldr	r0, [r3, #0]
   849e0:	4770      	bx	lr
   849e2:	bf00      	nop
   849e4:	200705b8 	.word	0x200705b8

000849e8 <__libc_init_array>:
   849e8:	b570      	push	{r4, r5, r6, lr}
   849ea:	4e0f      	ldr	r6, [pc, #60]	; (84a28 <__libc_init_array+0x40>)
   849ec:	4d0f      	ldr	r5, [pc, #60]	; (84a2c <__libc_init_array+0x44>)
   849ee:	1b76      	subs	r6, r6, r5
   849f0:	10b6      	asrs	r6, r6, #2
   849f2:	d007      	beq.n	84a04 <__libc_init_array+0x1c>
   849f4:	3d04      	subs	r5, #4
   849f6:	2400      	movs	r4, #0
   849f8:	3401      	adds	r4, #1
   849fa:	f855 3f04 	ldr.w	r3, [r5, #4]!
   849fe:	4798      	blx	r3
   84a00:	42a6      	cmp	r6, r4
   84a02:	d1f9      	bne.n	849f8 <__libc_init_array+0x10>
   84a04:	4e0a      	ldr	r6, [pc, #40]	; (84a30 <__libc_init_array+0x48>)
   84a06:	4d0b      	ldr	r5, [pc, #44]	; (84a34 <__libc_init_array+0x4c>)
   84a08:	f003 f92a 	bl	87c60 <_init>
   84a0c:	1b76      	subs	r6, r6, r5
   84a0e:	10b6      	asrs	r6, r6, #2
   84a10:	d008      	beq.n	84a24 <__libc_init_array+0x3c>
   84a12:	3d04      	subs	r5, #4
   84a14:	2400      	movs	r4, #0
   84a16:	3401      	adds	r4, #1
   84a18:	f855 3f04 	ldr.w	r3, [r5, #4]!
   84a1c:	4798      	blx	r3
   84a1e:	42a6      	cmp	r6, r4
   84a20:	d1f9      	bne.n	84a16 <__libc_init_array+0x2e>
   84a22:	bd70      	pop	{r4, r5, r6, pc}
   84a24:	bd70      	pop	{r4, r5, r6, pc}
   84a26:	bf00      	nop
   84a28:	00087c6c 	.word	0x00087c6c
   84a2c:	00087c6c 	.word	0x00087c6c
   84a30:	00087c74 	.word	0x00087c74
   84a34:	00087c6c 	.word	0x00087c6c

00084a38 <iprintf>:
   84a38:	b40f      	push	{r0, r1, r2, r3}
   84a3a:	b510      	push	{r4, lr}
   84a3c:	4b07      	ldr	r3, [pc, #28]	; (84a5c <iprintf+0x24>)
   84a3e:	b082      	sub	sp, #8
   84a40:	ac04      	add	r4, sp, #16
   84a42:	f854 2b04 	ldr.w	r2, [r4], #4
   84a46:	6818      	ldr	r0, [r3, #0]
   84a48:	4623      	mov	r3, r4
   84a4a:	6881      	ldr	r1, [r0, #8]
   84a4c:	9401      	str	r4, [sp, #4]
   84a4e:	f000 f9ed 	bl	84e2c <_vfiprintf_r>
   84a52:	b002      	add	sp, #8
   84a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84a58:	b004      	add	sp, #16
   84a5a:	4770      	bx	lr
   84a5c:	200705b8 	.word	0x200705b8

00084a60 <memcpy>:
   84a60:	4684      	mov	ip, r0
   84a62:	ea41 0300 	orr.w	r3, r1, r0
   84a66:	f013 0303 	ands.w	r3, r3, #3
   84a6a:	d149      	bne.n	84b00 <memcpy+0xa0>
   84a6c:	3a40      	subs	r2, #64	; 0x40
   84a6e:	d323      	bcc.n	84ab8 <memcpy+0x58>
   84a70:	680b      	ldr	r3, [r1, #0]
   84a72:	6003      	str	r3, [r0, #0]
   84a74:	684b      	ldr	r3, [r1, #4]
   84a76:	6043      	str	r3, [r0, #4]
   84a78:	688b      	ldr	r3, [r1, #8]
   84a7a:	6083      	str	r3, [r0, #8]
   84a7c:	68cb      	ldr	r3, [r1, #12]
   84a7e:	60c3      	str	r3, [r0, #12]
   84a80:	690b      	ldr	r3, [r1, #16]
   84a82:	6103      	str	r3, [r0, #16]
   84a84:	694b      	ldr	r3, [r1, #20]
   84a86:	6143      	str	r3, [r0, #20]
   84a88:	698b      	ldr	r3, [r1, #24]
   84a8a:	6183      	str	r3, [r0, #24]
   84a8c:	69cb      	ldr	r3, [r1, #28]
   84a8e:	61c3      	str	r3, [r0, #28]
   84a90:	6a0b      	ldr	r3, [r1, #32]
   84a92:	6203      	str	r3, [r0, #32]
   84a94:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   84a96:	6243      	str	r3, [r0, #36]	; 0x24
   84a98:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   84a9a:	6283      	str	r3, [r0, #40]	; 0x28
   84a9c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   84a9e:	62c3      	str	r3, [r0, #44]	; 0x2c
   84aa0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   84aa2:	6303      	str	r3, [r0, #48]	; 0x30
   84aa4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   84aa6:	6343      	str	r3, [r0, #52]	; 0x34
   84aa8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   84aaa:	6383      	str	r3, [r0, #56]	; 0x38
   84aac:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   84aae:	63c3      	str	r3, [r0, #60]	; 0x3c
   84ab0:	3040      	adds	r0, #64	; 0x40
   84ab2:	3140      	adds	r1, #64	; 0x40
   84ab4:	3a40      	subs	r2, #64	; 0x40
   84ab6:	d2db      	bcs.n	84a70 <memcpy+0x10>
   84ab8:	3230      	adds	r2, #48	; 0x30
   84aba:	d30b      	bcc.n	84ad4 <memcpy+0x74>
   84abc:	680b      	ldr	r3, [r1, #0]
   84abe:	6003      	str	r3, [r0, #0]
   84ac0:	684b      	ldr	r3, [r1, #4]
   84ac2:	6043      	str	r3, [r0, #4]
   84ac4:	688b      	ldr	r3, [r1, #8]
   84ac6:	6083      	str	r3, [r0, #8]
   84ac8:	68cb      	ldr	r3, [r1, #12]
   84aca:	60c3      	str	r3, [r0, #12]
   84acc:	3010      	adds	r0, #16
   84ace:	3110      	adds	r1, #16
   84ad0:	3a10      	subs	r2, #16
   84ad2:	d2f3      	bcs.n	84abc <memcpy+0x5c>
   84ad4:	320c      	adds	r2, #12
   84ad6:	d305      	bcc.n	84ae4 <memcpy+0x84>
   84ad8:	f851 3b04 	ldr.w	r3, [r1], #4
   84adc:	f840 3b04 	str.w	r3, [r0], #4
   84ae0:	3a04      	subs	r2, #4
   84ae2:	d2f9      	bcs.n	84ad8 <memcpy+0x78>
   84ae4:	3204      	adds	r2, #4
   84ae6:	d008      	beq.n	84afa <memcpy+0x9a>
   84ae8:	07d2      	lsls	r2, r2, #31
   84aea:	bf1c      	itt	ne
   84aec:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84af0:	f800 3b01 	strbne.w	r3, [r0], #1
   84af4:	d301      	bcc.n	84afa <memcpy+0x9a>
   84af6:	880b      	ldrh	r3, [r1, #0]
   84af8:	8003      	strh	r3, [r0, #0]
   84afa:	4660      	mov	r0, ip
   84afc:	4770      	bx	lr
   84afe:	bf00      	nop
   84b00:	2a08      	cmp	r2, #8
   84b02:	d313      	bcc.n	84b2c <memcpy+0xcc>
   84b04:	078b      	lsls	r3, r1, #30
   84b06:	d0b1      	beq.n	84a6c <memcpy+0xc>
   84b08:	f010 0303 	ands.w	r3, r0, #3
   84b0c:	d0ae      	beq.n	84a6c <memcpy+0xc>
   84b0e:	f1c3 0304 	rsb	r3, r3, #4
   84b12:	1ad2      	subs	r2, r2, r3
   84b14:	07db      	lsls	r3, r3, #31
   84b16:	bf1c      	itt	ne
   84b18:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84b1c:	f800 3b01 	strbne.w	r3, [r0], #1
   84b20:	d3a4      	bcc.n	84a6c <memcpy+0xc>
   84b22:	f831 3b02 	ldrh.w	r3, [r1], #2
   84b26:	f820 3b02 	strh.w	r3, [r0], #2
   84b2a:	e79f      	b.n	84a6c <memcpy+0xc>
   84b2c:	3a04      	subs	r2, #4
   84b2e:	d3d9      	bcc.n	84ae4 <memcpy+0x84>
   84b30:	3a01      	subs	r2, #1
   84b32:	f811 3b01 	ldrb.w	r3, [r1], #1
   84b36:	f800 3b01 	strb.w	r3, [r0], #1
   84b3a:	d2f9      	bcs.n	84b30 <memcpy+0xd0>
   84b3c:	780b      	ldrb	r3, [r1, #0]
   84b3e:	7003      	strb	r3, [r0, #0]
   84b40:	784b      	ldrb	r3, [r1, #1]
   84b42:	7043      	strb	r3, [r0, #1]
   84b44:	788b      	ldrb	r3, [r1, #2]
   84b46:	7083      	strb	r3, [r0, #2]
   84b48:	4660      	mov	r0, ip
   84b4a:	4770      	bx	lr

00084b4c <memset>:
   84b4c:	b4f0      	push	{r4, r5, r6, r7}
   84b4e:	0784      	lsls	r4, r0, #30
   84b50:	d043      	beq.n	84bda <memset+0x8e>
   84b52:	1e54      	subs	r4, r2, #1
   84b54:	2a00      	cmp	r2, #0
   84b56:	d03e      	beq.n	84bd6 <memset+0x8a>
   84b58:	b2cd      	uxtb	r5, r1
   84b5a:	4603      	mov	r3, r0
   84b5c:	e003      	b.n	84b66 <memset+0x1a>
   84b5e:	1e62      	subs	r2, r4, #1
   84b60:	2c00      	cmp	r4, #0
   84b62:	d038      	beq.n	84bd6 <memset+0x8a>
   84b64:	4614      	mov	r4, r2
   84b66:	f803 5b01 	strb.w	r5, [r3], #1
   84b6a:	079a      	lsls	r2, r3, #30
   84b6c:	d1f7      	bne.n	84b5e <memset+0x12>
   84b6e:	2c03      	cmp	r4, #3
   84b70:	d92a      	bls.n	84bc8 <memset+0x7c>
   84b72:	b2cd      	uxtb	r5, r1
   84b74:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   84b78:	2c0f      	cmp	r4, #15
   84b7a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   84b7e:	d915      	bls.n	84bac <memset+0x60>
   84b80:	f1a4 0710 	sub.w	r7, r4, #16
   84b84:	093f      	lsrs	r7, r7, #4
   84b86:	f103 0610 	add.w	r6, r3, #16
   84b8a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   84b8e:	461a      	mov	r2, r3
   84b90:	6015      	str	r5, [r2, #0]
   84b92:	6055      	str	r5, [r2, #4]
   84b94:	6095      	str	r5, [r2, #8]
   84b96:	60d5      	str	r5, [r2, #12]
   84b98:	3210      	adds	r2, #16
   84b9a:	42b2      	cmp	r2, r6
   84b9c:	d1f8      	bne.n	84b90 <memset+0x44>
   84b9e:	f004 040f 	and.w	r4, r4, #15
   84ba2:	3701      	adds	r7, #1
   84ba4:	2c03      	cmp	r4, #3
   84ba6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   84baa:	d90d      	bls.n	84bc8 <memset+0x7c>
   84bac:	461e      	mov	r6, r3
   84bae:	4622      	mov	r2, r4
   84bb0:	3a04      	subs	r2, #4
   84bb2:	2a03      	cmp	r2, #3
   84bb4:	f846 5b04 	str.w	r5, [r6], #4
   84bb8:	d8fa      	bhi.n	84bb0 <memset+0x64>
   84bba:	1f22      	subs	r2, r4, #4
   84bbc:	f022 0203 	bic.w	r2, r2, #3
   84bc0:	3204      	adds	r2, #4
   84bc2:	4413      	add	r3, r2
   84bc4:	f004 0403 	and.w	r4, r4, #3
   84bc8:	b12c      	cbz	r4, 84bd6 <memset+0x8a>
   84bca:	b2c9      	uxtb	r1, r1
   84bcc:	441c      	add	r4, r3
   84bce:	f803 1b01 	strb.w	r1, [r3], #1
   84bd2:	42a3      	cmp	r3, r4
   84bd4:	d1fb      	bne.n	84bce <memset+0x82>
   84bd6:	bcf0      	pop	{r4, r5, r6, r7}
   84bd8:	4770      	bx	lr
   84bda:	4614      	mov	r4, r2
   84bdc:	4603      	mov	r3, r0
   84bde:	e7c6      	b.n	84b6e <memset+0x22>

00084be0 <setbuf>:
   84be0:	2900      	cmp	r1, #0
   84be2:	bf0c      	ite	eq
   84be4:	2202      	moveq	r2, #2
   84be6:	2200      	movne	r2, #0
   84be8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   84bec:	f000 b800 	b.w	84bf0 <setvbuf>

00084bf0 <setvbuf>:
   84bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84bf4:	4d3c      	ldr	r5, [pc, #240]	; (84ce8 <setvbuf+0xf8>)
   84bf6:	4604      	mov	r4, r0
   84bf8:	682d      	ldr	r5, [r5, #0]
   84bfa:	4688      	mov	r8, r1
   84bfc:	4616      	mov	r6, r2
   84bfe:	461f      	mov	r7, r3
   84c00:	b115      	cbz	r5, 84c08 <setvbuf+0x18>
   84c02:	6bab      	ldr	r3, [r5, #56]	; 0x38
   84c04:	2b00      	cmp	r3, #0
   84c06:	d04f      	beq.n	84ca8 <setvbuf+0xb8>
   84c08:	2e02      	cmp	r6, #2
   84c0a:	d830      	bhi.n	84c6e <setvbuf+0x7e>
   84c0c:	2f00      	cmp	r7, #0
   84c0e:	db2e      	blt.n	84c6e <setvbuf+0x7e>
   84c10:	4628      	mov	r0, r5
   84c12:	4621      	mov	r1, r4
   84c14:	f001 f888 	bl	85d28 <_fflush_r>
   84c18:	89a3      	ldrh	r3, [r4, #12]
   84c1a:	2200      	movs	r2, #0
   84c1c:	6062      	str	r2, [r4, #4]
   84c1e:	61a2      	str	r2, [r4, #24]
   84c20:	061a      	lsls	r2, r3, #24
   84c22:	d428      	bmi.n	84c76 <setvbuf+0x86>
   84c24:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   84c28:	b29b      	uxth	r3, r3
   84c2a:	2e02      	cmp	r6, #2
   84c2c:	81a3      	strh	r3, [r4, #12]
   84c2e:	d02d      	beq.n	84c8c <setvbuf+0x9c>
   84c30:	f1b8 0f00 	cmp.w	r8, #0
   84c34:	d03c      	beq.n	84cb0 <setvbuf+0xc0>
   84c36:	2e01      	cmp	r6, #1
   84c38:	d013      	beq.n	84c62 <setvbuf+0x72>
   84c3a:	b29b      	uxth	r3, r3
   84c3c:	f003 0008 	and.w	r0, r3, #8
   84c40:	4a2a      	ldr	r2, [pc, #168]	; (84cec <setvbuf+0xfc>)
   84c42:	b280      	uxth	r0, r0
   84c44:	63ea      	str	r2, [r5, #60]	; 0x3c
   84c46:	f8c4 8000 	str.w	r8, [r4]
   84c4a:	f8c4 8010 	str.w	r8, [r4, #16]
   84c4e:	6167      	str	r7, [r4, #20]
   84c50:	b178      	cbz	r0, 84c72 <setvbuf+0x82>
   84c52:	f013 0f03 	tst.w	r3, #3
   84c56:	bf18      	it	ne
   84c58:	2700      	movne	r7, #0
   84c5a:	60a7      	str	r7, [r4, #8]
   84c5c:	2000      	movs	r0, #0
   84c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c62:	f043 0301 	orr.w	r3, r3, #1
   84c66:	427a      	negs	r2, r7
   84c68:	81a3      	strh	r3, [r4, #12]
   84c6a:	61a2      	str	r2, [r4, #24]
   84c6c:	e7e5      	b.n	84c3a <setvbuf+0x4a>
   84c6e:	f04f 30ff 	mov.w	r0, #4294967295
   84c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c76:	4628      	mov	r0, r5
   84c78:	6921      	ldr	r1, [r4, #16]
   84c7a:	f001 f9b5 	bl	85fe8 <_free_r>
   84c7e:	89a3      	ldrh	r3, [r4, #12]
   84c80:	2e02      	cmp	r6, #2
   84c82:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   84c86:	b29b      	uxth	r3, r3
   84c88:	81a3      	strh	r3, [r4, #12]
   84c8a:	d1d1      	bne.n	84c30 <setvbuf+0x40>
   84c8c:	2000      	movs	r0, #0
   84c8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84c92:	f043 0302 	orr.w	r3, r3, #2
   84c96:	2500      	movs	r5, #0
   84c98:	2101      	movs	r1, #1
   84c9a:	81a3      	strh	r3, [r4, #12]
   84c9c:	60a5      	str	r5, [r4, #8]
   84c9e:	6022      	str	r2, [r4, #0]
   84ca0:	6122      	str	r2, [r4, #16]
   84ca2:	6161      	str	r1, [r4, #20]
   84ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ca8:	4628      	mov	r0, r5
   84caa:	f001 f859 	bl	85d60 <__sinit>
   84cae:	e7ab      	b.n	84c08 <setvbuf+0x18>
   84cb0:	2f00      	cmp	r7, #0
   84cb2:	bf08      	it	eq
   84cb4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   84cb8:	4638      	mov	r0, r7
   84cba:	f001 fc8b 	bl	865d4 <malloc>
   84cbe:	4680      	mov	r8, r0
   84cc0:	b128      	cbz	r0, 84cce <setvbuf+0xde>
   84cc2:	89a3      	ldrh	r3, [r4, #12]
   84cc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84cc8:	b29b      	uxth	r3, r3
   84cca:	81a3      	strh	r3, [r4, #12]
   84ccc:	e7b3      	b.n	84c36 <setvbuf+0x46>
   84cce:	f44f 6080 	mov.w	r0, #1024	; 0x400
   84cd2:	f001 fc7f 	bl	865d4 <malloc>
   84cd6:	4680      	mov	r8, r0
   84cd8:	b918      	cbnz	r0, 84ce2 <setvbuf+0xf2>
   84cda:	89a3      	ldrh	r3, [r4, #12]
   84cdc:	f04f 30ff 	mov.w	r0, #4294967295
   84ce0:	e7d5      	b.n	84c8e <setvbuf+0x9e>
   84ce2:	f44f 6780 	mov.w	r7, #1024	; 0x400
   84ce6:	e7ec      	b.n	84cc2 <setvbuf+0xd2>
   84ce8:	200705b8 	.word	0x200705b8
   84cec:	00085d55 	.word	0x00085d55

00084cf0 <strlen>:
   84cf0:	f020 0103 	bic.w	r1, r0, #3
   84cf4:	f010 0003 	ands.w	r0, r0, #3
   84cf8:	f1c0 0000 	rsb	r0, r0, #0
   84cfc:	f851 3b04 	ldr.w	r3, [r1], #4
   84d00:	f100 0c04 	add.w	ip, r0, #4
   84d04:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84d08:	f06f 0200 	mvn.w	r2, #0
   84d0c:	bf1c      	itt	ne
   84d0e:	fa22 f20c 	lsrne.w	r2, r2, ip
   84d12:	4313      	orrne	r3, r2
   84d14:	f04f 0c01 	mov.w	ip, #1
   84d18:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   84d1c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   84d20:	eba3 020c 	sub.w	r2, r3, ip
   84d24:	ea22 0203 	bic.w	r2, r2, r3
   84d28:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   84d2c:	bf04      	itt	eq
   84d2e:	f851 3b04 	ldreq.w	r3, [r1], #4
   84d32:	3004      	addeq	r0, #4
   84d34:	d0f4      	beq.n	84d20 <strlen+0x30>
   84d36:	f013 0fff 	tst.w	r3, #255	; 0xff
   84d3a:	bf1f      	itttt	ne
   84d3c:	3001      	addne	r0, #1
   84d3e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   84d42:	3001      	addne	r0, #1
   84d44:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84d48:	bf18      	it	ne
   84d4a:	3001      	addne	r0, #1
   84d4c:	4770      	bx	lr
   84d4e:	bf00      	nop

00084d50 <strncpy>:
   84d50:	ea40 0301 	orr.w	r3, r0, r1
   84d54:	079b      	lsls	r3, r3, #30
   84d56:	b470      	push	{r4, r5, r6}
   84d58:	d12a      	bne.n	84db0 <strncpy+0x60>
   84d5a:	2a03      	cmp	r2, #3
   84d5c:	d928      	bls.n	84db0 <strncpy+0x60>
   84d5e:	460c      	mov	r4, r1
   84d60:	4603      	mov	r3, r0
   84d62:	4621      	mov	r1, r4
   84d64:	f854 5b04 	ldr.w	r5, [r4], #4
   84d68:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   84d6c:	ea26 0605 	bic.w	r6, r6, r5
   84d70:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   84d74:	d105      	bne.n	84d82 <strncpy+0x32>
   84d76:	3a04      	subs	r2, #4
   84d78:	2a03      	cmp	r2, #3
   84d7a:	f843 5b04 	str.w	r5, [r3], #4
   84d7e:	4621      	mov	r1, r4
   84d80:	d8ef      	bhi.n	84d62 <strncpy+0x12>
   84d82:	b19a      	cbz	r2, 84dac <strncpy+0x5c>
   84d84:	780c      	ldrb	r4, [r1, #0]
   84d86:	3a01      	subs	r2, #1
   84d88:	701c      	strb	r4, [r3, #0]
   84d8a:	3301      	adds	r3, #1
   84d8c:	b13c      	cbz	r4, 84d9e <strncpy+0x4e>
   84d8e:	b16a      	cbz	r2, 84dac <strncpy+0x5c>
   84d90:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   84d94:	3a01      	subs	r2, #1
   84d96:	f803 4b01 	strb.w	r4, [r3], #1
   84d9a:	2c00      	cmp	r4, #0
   84d9c:	d1f7      	bne.n	84d8e <strncpy+0x3e>
   84d9e:	b12a      	cbz	r2, 84dac <strncpy+0x5c>
   84da0:	441a      	add	r2, r3
   84da2:	2100      	movs	r1, #0
   84da4:	f803 1b01 	strb.w	r1, [r3], #1
   84da8:	4293      	cmp	r3, r2
   84daa:	d1fb      	bne.n	84da4 <strncpy+0x54>
   84dac:	bc70      	pop	{r4, r5, r6}
   84dae:	4770      	bx	lr
   84db0:	4603      	mov	r3, r0
   84db2:	e7e6      	b.n	84d82 <strncpy+0x32>

00084db4 <__sprint_r.part.0>:
   84db4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84db6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84dba:	049c      	lsls	r4, r3, #18
   84dbc:	460e      	mov	r6, r1
   84dbe:	4680      	mov	r8, r0
   84dc0:	4691      	mov	r9, r2
   84dc2:	d52a      	bpl.n	84e1a <__sprint_r.part.0+0x66>
   84dc4:	6893      	ldr	r3, [r2, #8]
   84dc6:	6812      	ldr	r2, [r2, #0]
   84dc8:	f102 0a08 	add.w	sl, r2, #8
   84dcc:	b31b      	cbz	r3, 84e16 <__sprint_r.part.0+0x62>
   84dce:	e91a 00a0 	ldmdb	sl, {r5, r7}
   84dd2:	08bf      	lsrs	r7, r7, #2
   84dd4:	d017      	beq.n	84e06 <__sprint_r.part.0+0x52>
   84dd6:	3d04      	subs	r5, #4
   84dd8:	2400      	movs	r4, #0
   84dda:	e001      	b.n	84de0 <__sprint_r.part.0+0x2c>
   84ddc:	42a7      	cmp	r7, r4
   84dde:	d010      	beq.n	84e02 <__sprint_r.part.0+0x4e>
   84de0:	4640      	mov	r0, r8
   84de2:	f855 1f04 	ldr.w	r1, [r5, #4]!
   84de6:	4632      	mov	r2, r6
   84de8:	f001 f850 	bl	85e8c <_fputwc_r>
   84dec:	1c43      	adds	r3, r0, #1
   84dee:	f104 0401 	add.w	r4, r4, #1
   84df2:	d1f3      	bne.n	84ddc <__sprint_r.part.0+0x28>
   84df4:	2300      	movs	r3, #0
   84df6:	f8c9 3008 	str.w	r3, [r9, #8]
   84dfa:	f8c9 3004 	str.w	r3, [r9, #4]
   84dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84e02:	f8d9 3008 	ldr.w	r3, [r9, #8]
   84e06:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   84e0a:	f8c9 3008 	str.w	r3, [r9, #8]
   84e0e:	f10a 0a08 	add.w	sl, sl, #8
   84e12:	2b00      	cmp	r3, #0
   84e14:	d1db      	bne.n	84dce <__sprint_r.part.0+0x1a>
   84e16:	2000      	movs	r0, #0
   84e18:	e7ec      	b.n	84df4 <__sprint_r.part.0+0x40>
   84e1a:	f001 f9b1 	bl	86180 <__sfvwrite_r>
   84e1e:	2300      	movs	r3, #0
   84e20:	f8c9 3008 	str.w	r3, [r9, #8]
   84e24:	f8c9 3004 	str.w	r3, [r9, #4]
   84e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084e2c <_vfiprintf_r>:
   84e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84e30:	b0b1      	sub	sp, #196	; 0xc4
   84e32:	461c      	mov	r4, r3
   84e34:	9102      	str	r1, [sp, #8]
   84e36:	4690      	mov	r8, r2
   84e38:	9308      	str	r3, [sp, #32]
   84e3a:	9006      	str	r0, [sp, #24]
   84e3c:	b118      	cbz	r0, 84e46 <_vfiprintf_r+0x1a>
   84e3e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84e40:	2b00      	cmp	r3, #0
   84e42:	f000 80e8 	beq.w	85016 <_vfiprintf_r+0x1ea>
   84e46:	9d02      	ldr	r5, [sp, #8]
   84e48:	89ab      	ldrh	r3, [r5, #12]
   84e4a:	b29a      	uxth	r2, r3
   84e4c:	0490      	lsls	r0, r2, #18
   84e4e:	d407      	bmi.n	84e60 <_vfiprintf_r+0x34>
   84e50:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   84e52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84e56:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   84e5a:	81ab      	strh	r3, [r5, #12]
   84e5c:	b29a      	uxth	r2, r3
   84e5e:	6669      	str	r1, [r5, #100]	; 0x64
   84e60:	0711      	lsls	r1, r2, #28
   84e62:	f140 80b7 	bpl.w	84fd4 <_vfiprintf_r+0x1a8>
   84e66:	f8dd b008 	ldr.w	fp, [sp, #8]
   84e6a:	f8db 3010 	ldr.w	r3, [fp, #16]
   84e6e:	2b00      	cmp	r3, #0
   84e70:	f000 80b0 	beq.w	84fd4 <_vfiprintf_r+0x1a8>
   84e74:	f002 021a 	and.w	r2, r2, #26
   84e78:	2a0a      	cmp	r2, #10
   84e7a:	f000 80b7 	beq.w	84fec <_vfiprintf_r+0x1c0>
   84e7e:	2300      	movs	r3, #0
   84e80:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   84e84:	930a      	str	r3, [sp, #40]	; 0x28
   84e86:	9315      	str	r3, [sp, #84]	; 0x54
   84e88:	9314      	str	r3, [sp, #80]	; 0x50
   84e8a:	9309      	str	r3, [sp, #36]	; 0x24
   84e8c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   84e90:	464e      	mov	r6, r9
   84e92:	f898 3000 	ldrb.w	r3, [r8]
   84e96:	2b00      	cmp	r3, #0
   84e98:	f000 84c8 	beq.w	8582c <_vfiprintf_r+0xa00>
   84e9c:	2b25      	cmp	r3, #37	; 0x25
   84e9e:	f000 84c5 	beq.w	8582c <_vfiprintf_r+0xa00>
   84ea2:	f108 0201 	add.w	r2, r8, #1
   84ea6:	e001      	b.n	84eac <_vfiprintf_r+0x80>
   84ea8:	2b25      	cmp	r3, #37	; 0x25
   84eaa:	d004      	beq.n	84eb6 <_vfiprintf_r+0x8a>
   84eac:	7813      	ldrb	r3, [r2, #0]
   84eae:	4614      	mov	r4, r2
   84eb0:	3201      	adds	r2, #1
   84eb2:	2b00      	cmp	r3, #0
   84eb4:	d1f8      	bne.n	84ea8 <_vfiprintf_r+0x7c>
   84eb6:	ebc8 0504 	rsb	r5, r8, r4
   84eba:	b195      	cbz	r5, 84ee2 <_vfiprintf_r+0xb6>
   84ebc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84ebe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84ec0:	3301      	adds	r3, #1
   84ec2:	442a      	add	r2, r5
   84ec4:	2b07      	cmp	r3, #7
   84ec6:	f8c6 8000 	str.w	r8, [r6]
   84eca:	6075      	str	r5, [r6, #4]
   84ecc:	9215      	str	r2, [sp, #84]	; 0x54
   84ece:	9314      	str	r3, [sp, #80]	; 0x50
   84ed0:	dd7b      	ble.n	84fca <_vfiprintf_r+0x19e>
   84ed2:	2a00      	cmp	r2, #0
   84ed4:	f040 84d5 	bne.w	85882 <_vfiprintf_r+0xa56>
   84ed8:	9809      	ldr	r0, [sp, #36]	; 0x24
   84eda:	9214      	str	r2, [sp, #80]	; 0x50
   84edc:	4428      	add	r0, r5
   84ede:	464e      	mov	r6, r9
   84ee0:	9009      	str	r0, [sp, #36]	; 0x24
   84ee2:	7823      	ldrb	r3, [r4, #0]
   84ee4:	2b00      	cmp	r3, #0
   84ee6:	f000 83ed 	beq.w	856c4 <_vfiprintf_r+0x898>
   84eea:	2100      	movs	r1, #0
   84eec:	f04f 0200 	mov.w	r2, #0
   84ef0:	f04f 3cff 	mov.w	ip, #4294967295
   84ef4:	7863      	ldrb	r3, [r4, #1]
   84ef6:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   84efa:	9104      	str	r1, [sp, #16]
   84efc:	468a      	mov	sl, r1
   84efe:	f104 0801 	add.w	r8, r4, #1
   84f02:	4608      	mov	r0, r1
   84f04:	4665      	mov	r5, ip
   84f06:	f108 0801 	add.w	r8, r8, #1
   84f0a:	f1a3 0220 	sub.w	r2, r3, #32
   84f0e:	2a58      	cmp	r2, #88	; 0x58
   84f10:	f200 82d9 	bhi.w	854c6 <_vfiprintf_r+0x69a>
   84f14:	e8df f012 	tbh	[pc, r2, lsl #1]
   84f18:	02d702cb 	.word	0x02d702cb
   84f1c:	02d202d7 	.word	0x02d202d7
   84f20:	02d702d7 	.word	0x02d702d7
   84f24:	02d702d7 	.word	0x02d702d7
   84f28:	02d702d7 	.word	0x02d702d7
   84f2c:	028f0282 	.word	0x028f0282
   84f30:	008402d7 	.word	0x008402d7
   84f34:	02d70293 	.word	0x02d70293
   84f38:	0196012b 	.word	0x0196012b
   84f3c:	01960196 	.word	0x01960196
   84f40:	01960196 	.word	0x01960196
   84f44:	01960196 	.word	0x01960196
   84f48:	01960196 	.word	0x01960196
   84f4c:	02d702d7 	.word	0x02d702d7
   84f50:	02d702d7 	.word	0x02d702d7
   84f54:	02d702d7 	.word	0x02d702d7
   84f58:	02d702d7 	.word	0x02d702d7
   84f5c:	02d702d7 	.word	0x02d702d7
   84f60:	02d70130 	.word	0x02d70130
   84f64:	02d702d7 	.word	0x02d702d7
   84f68:	02d702d7 	.word	0x02d702d7
   84f6c:	02d702d7 	.word	0x02d702d7
   84f70:	02d702d7 	.word	0x02d702d7
   84f74:	017b02d7 	.word	0x017b02d7
   84f78:	02d702d7 	.word	0x02d702d7
   84f7c:	02d702d7 	.word	0x02d702d7
   84f80:	01a402d7 	.word	0x01a402d7
   84f84:	02d702d7 	.word	0x02d702d7
   84f88:	02d701bf 	.word	0x02d701bf
   84f8c:	02d702d7 	.word	0x02d702d7
   84f90:	02d702d7 	.word	0x02d702d7
   84f94:	02d702d7 	.word	0x02d702d7
   84f98:	02d702d7 	.word	0x02d702d7
   84f9c:	01e402d7 	.word	0x01e402d7
   84fa0:	02d701fa 	.word	0x02d701fa
   84fa4:	02d702d7 	.word	0x02d702d7
   84fa8:	01fa0216 	.word	0x01fa0216
   84fac:	02d702d7 	.word	0x02d702d7
   84fb0:	02d7021b 	.word	0x02d7021b
   84fb4:	00890228 	.word	0x00890228
   84fb8:	027d0266 	.word	0x027d0266
   84fbc:	023a02d7 	.word	0x023a02d7
   84fc0:	011902d7 	.word	0x011902d7
   84fc4:	02d702d7 	.word	0x02d702d7
   84fc8:	02af      	.short	0x02af
   84fca:	3608      	adds	r6, #8
   84fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
   84fce:	4428      	add	r0, r5
   84fd0:	9009      	str	r0, [sp, #36]	; 0x24
   84fd2:	e786      	b.n	84ee2 <_vfiprintf_r+0xb6>
   84fd4:	9806      	ldr	r0, [sp, #24]
   84fd6:	9902      	ldr	r1, [sp, #8]
   84fd8:	f000 fd90 	bl	85afc <__swsetup_r>
   84fdc:	b9b0      	cbnz	r0, 8500c <_vfiprintf_r+0x1e0>
   84fde:	9d02      	ldr	r5, [sp, #8]
   84fe0:	89aa      	ldrh	r2, [r5, #12]
   84fe2:	f002 021a 	and.w	r2, r2, #26
   84fe6:	2a0a      	cmp	r2, #10
   84fe8:	f47f af49 	bne.w	84e7e <_vfiprintf_r+0x52>
   84fec:	f8dd b008 	ldr.w	fp, [sp, #8]
   84ff0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   84ff4:	2b00      	cmp	r3, #0
   84ff6:	f6ff af42 	blt.w	84e7e <_vfiprintf_r+0x52>
   84ffa:	9806      	ldr	r0, [sp, #24]
   84ffc:	4659      	mov	r1, fp
   84ffe:	4642      	mov	r2, r8
   85000:	4623      	mov	r3, r4
   85002:	f000 fd3d 	bl	85a80 <__sbprintf>
   85006:	b031      	add	sp, #196	; 0xc4
   85008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8500c:	f04f 30ff 	mov.w	r0, #4294967295
   85010:	b031      	add	sp, #196	; 0xc4
   85012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85016:	f000 fea3 	bl	85d60 <__sinit>
   8501a:	e714      	b.n	84e46 <_vfiprintf_r+0x1a>
   8501c:	4240      	negs	r0, r0
   8501e:	9308      	str	r3, [sp, #32]
   85020:	f04a 0a04 	orr.w	sl, sl, #4
   85024:	f898 3000 	ldrb.w	r3, [r8]
   85028:	e76d      	b.n	84f06 <_vfiprintf_r+0xda>
   8502a:	f01a 0320 	ands.w	r3, sl, #32
   8502e:	9004      	str	r0, [sp, #16]
   85030:	46ac      	mov	ip, r5
   85032:	f000 80f4 	beq.w	8521e <_vfiprintf_r+0x3f2>
   85036:	f8dd b020 	ldr.w	fp, [sp, #32]
   8503a:	f10b 0307 	add.w	r3, fp, #7
   8503e:	f023 0307 	bic.w	r3, r3, #7
   85042:	f103 0408 	add.w	r4, r3, #8
   85046:	9408      	str	r4, [sp, #32]
   85048:	e9d3 4500 	ldrd	r4, r5, [r3]
   8504c:	2300      	movs	r3, #0
   8504e:	f04f 0000 	mov.w	r0, #0
   85052:	2100      	movs	r1, #0
   85054:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   85058:	f8cd c014 	str.w	ip, [sp, #20]
   8505c:	9107      	str	r1, [sp, #28]
   8505e:	f1bc 0f00 	cmp.w	ip, #0
   85062:	bfa8      	it	ge
   85064:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   85068:	ea54 0205 	orrs.w	r2, r4, r5
   8506c:	f040 80ad 	bne.w	851ca <_vfiprintf_r+0x39e>
   85070:	f1bc 0f00 	cmp.w	ip, #0
   85074:	f040 80a9 	bne.w	851ca <_vfiprintf_r+0x39e>
   85078:	2b00      	cmp	r3, #0
   8507a:	f040 83c0 	bne.w	857fe <_vfiprintf_r+0x9d2>
   8507e:	f01a 0f01 	tst.w	sl, #1
   85082:	f000 83bc 	beq.w	857fe <_vfiprintf_r+0x9d2>
   85086:	2330      	movs	r3, #48	; 0x30
   85088:	af30      	add	r7, sp, #192	; 0xc0
   8508a:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8508e:	ebc7 0409 	rsb	r4, r7, r9
   85092:	9405      	str	r4, [sp, #20]
   85094:	f8dd b014 	ldr.w	fp, [sp, #20]
   85098:	9c07      	ldr	r4, [sp, #28]
   8509a:	45e3      	cmp	fp, ip
   8509c:	bfb8      	it	lt
   8509e:	46e3      	movlt	fp, ip
   850a0:	f8cd b00c 	str.w	fp, [sp, #12]
   850a4:	b11c      	cbz	r4, 850ae <_vfiprintf_r+0x282>
   850a6:	f10b 0b01 	add.w	fp, fp, #1
   850aa:	f8cd b00c 	str.w	fp, [sp, #12]
   850ae:	f01a 0502 	ands.w	r5, sl, #2
   850b2:	9507      	str	r5, [sp, #28]
   850b4:	d005      	beq.n	850c2 <_vfiprintf_r+0x296>
   850b6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   850ba:	f10b 0b02 	add.w	fp, fp, #2
   850be:	f8cd b00c 	str.w	fp, [sp, #12]
   850c2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   850c6:	930b      	str	r3, [sp, #44]	; 0x2c
   850c8:	f040 821b 	bne.w	85502 <_vfiprintf_r+0x6d6>
   850cc:	9d04      	ldr	r5, [sp, #16]
   850ce:	f8dd b00c 	ldr.w	fp, [sp, #12]
   850d2:	ebcb 0405 	rsb	r4, fp, r5
   850d6:	2c00      	cmp	r4, #0
   850d8:	f340 8213 	ble.w	85502 <_vfiprintf_r+0x6d6>
   850dc:	2c10      	cmp	r4, #16
   850de:	f340 8489 	ble.w	859f4 <_vfiprintf_r+0xbc8>
   850e2:	4dbe      	ldr	r5, [pc, #760]	; (853dc <_vfiprintf_r+0x5b0>)
   850e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   850e6:	462b      	mov	r3, r5
   850e8:	9814      	ldr	r0, [sp, #80]	; 0x50
   850ea:	4625      	mov	r5, r4
   850ec:	f04f 0b10 	mov.w	fp, #16
   850f0:	4664      	mov	r4, ip
   850f2:	46b4      	mov	ip, r6
   850f4:	461e      	mov	r6, r3
   850f6:	e006      	b.n	85106 <_vfiprintf_r+0x2da>
   850f8:	1c83      	adds	r3, r0, #2
   850fa:	f10c 0c08 	add.w	ip, ip, #8
   850fe:	4608      	mov	r0, r1
   85100:	3d10      	subs	r5, #16
   85102:	2d10      	cmp	r5, #16
   85104:	dd11      	ble.n	8512a <_vfiprintf_r+0x2fe>
   85106:	1c41      	adds	r1, r0, #1
   85108:	3210      	adds	r2, #16
   8510a:	2907      	cmp	r1, #7
   8510c:	9215      	str	r2, [sp, #84]	; 0x54
   8510e:	e88c 0840 	stmia.w	ip, {r6, fp}
   85112:	9114      	str	r1, [sp, #80]	; 0x50
   85114:	ddf0      	ble.n	850f8 <_vfiprintf_r+0x2cc>
   85116:	2a00      	cmp	r2, #0
   85118:	f040 81e6 	bne.w	854e8 <_vfiprintf_r+0x6bc>
   8511c:	3d10      	subs	r5, #16
   8511e:	2d10      	cmp	r5, #16
   85120:	f04f 0301 	mov.w	r3, #1
   85124:	4610      	mov	r0, r2
   85126:	46cc      	mov	ip, r9
   85128:	dced      	bgt.n	85106 <_vfiprintf_r+0x2da>
   8512a:	4631      	mov	r1, r6
   8512c:	4666      	mov	r6, ip
   8512e:	46a4      	mov	ip, r4
   85130:	462c      	mov	r4, r5
   85132:	460d      	mov	r5, r1
   85134:	4422      	add	r2, r4
   85136:	2b07      	cmp	r3, #7
   85138:	9215      	str	r2, [sp, #84]	; 0x54
   8513a:	6035      	str	r5, [r6, #0]
   8513c:	6074      	str	r4, [r6, #4]
   8513e:	9314      	str	r3, [sp, #80]	; 0x50
   85140:	f300 836d 	bgt.w	8581e <_vfiprintf_r+0x9f2>
   85144:	3608      	adds	r6, #8
   85146:	1c59      	adds	r1, r3, #1
   85148:	e1de      	b.n	85508 <_vfiprintf_r+0x6dc>
   8514a:	f01a 0f20 	tst.w	sl, #32
   8514e:	9004      	str	r0, [sp, #16]
   85150:	46ac      	mov	ip, r5
   85152:	f000 808d 	beq.w	85270 <_vfiprintf_r+0x444>
   85156:	9d08      	ldr	r5, [sp, #32]
   85158:	1deb      	adds	r3, r5, #7
   8515a:	f023 0307 	bic.w	r3, r3, #7
   8515e:	f103 0b08 	add.w	fp, r3, #8
   85162:	e9d3 4500 	ldrd	r4, r5, [r3]
   85166:	f8cd b020 	str.w	fp, [sp, #32]
   8516a:	2301      	movs	r3, #1
   8516c:	e76f      	b.n	8504e <_vfiprintf_r+0x222>
   8516e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   85172:	f898 3000 	ldrb.w	r3, [r8]
   85176:	e6c6      	b.n	84f06 <_vfiprintf_r+0xda>
   85178:	f04a 0a10 	orr.w	sl, sl, #16
   8517c:	f01a 0f20 	tst.w	sl, #32
   85180:	9004      	str	r0, [sp, #16]
   85182:	46ac      	mov	ip, r5
   85184:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85188:	f000 80c8 	beq.w	8531c <_vfiprintf_r+0x4f0>
   8518c:	9c08      	ldr	r4, [sp, #32]
   8518e:	1de1      	adds	r1, r4, #7
   85190:	f021 0107 	bic.w	r1, r1, #7
   85194:	e9d1 2300 	ldrd	r2, r3, [r1]
   85198:	3108      	adds	r1, #8
   8519a:	9108      	str	r1, [sp, #32]
   8519c:	4614      	mov	r4, r2
   8519e:	461d      	mov	r5, r3
   851a0:	2a00      	cmp	r2, #0
   851a2:	f173 0b00 	sbcs.w	fp, r3, #0
   851a6:	f2c0 83ce 	blt.w	85946 <_vfiprintf_r+0xb1a>
   851aa:	f1bc 0f00 	cmp.w	ip, #0
   851ae:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   851b2:	bfa8      	it	ge
   851b4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   851b8:	ea54 0205 	orrs.w	r2, r4, r5
   851bc:	9007      	str	r0, [sp, #28]
   851be:	f8cd c014 	str.w	ip, [sp, #20]
   851c2:	f04f 0301 	mov.w	r3, #1
   851c6:	f43f af53 	beq.w	85070 <_vfiprintf_r+0x244>
   851ca:	2b01      	cmp	r3, #1
   851cc:	f000 8319 	beq.w	85802 <_vfiprintf_r+0x9d6>
   851d0:	2b02      	cmp	r3, #2
   851d2:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   851d6:	f040 824c 	bne.w	85672 <_vfiprintf_r+0x846>
   851da:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   851de:	4619      	mov	r1, r3
   851e0:	f004 000f 	and.w	r0, r4, #15
   851e4:	0922      	lsrs	r2, r4, #4
   851e6:	f81b 0000 	ldrb.w	r0, [fp, r0]
   851ea:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   851ee:	092b      	lsrs	r3, r5, #4
   851f0:	7008      	strb	r0, [r1, #0]
   851f2:	ea52 0003 	orrs.w	r0, r2, r3
   851f6:	460f      	mov	r7, r1
   851f8:	4614      	mov	r4, r2
   851fa:	461d      	mov	r5, r3
   851fc:	f101 31ff 	add.w	r1, r1, #4294967295
   85200:	d1ee      	bne.n	851e0 <_vfiprintf_r+0x3b4>
   85202:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   85206:	ebc7 0309 	rsb	r3, r7, r9
   8520a:	9305      	str	r3, [sp, #20]
   8520c:	e742      	b.n	85094 <_vfiprintf_r+0x268>
   8520e:	f04a 0a10 	orr.w	sl, sl, #16
   85212:	f01a 0320 	ands.w	r3, sl, #32
   85216:	9004      	str	r0, [sp, #16]
   85218:	46ac      	mov	ip, r5
   8521a:	f47f af0c 	bne.w	85036 <_vfiprintf_r+0x20a>
   8521e:	f01a 0210 	ands.w	r2, sl, #16
   85222:	f040 8311 	bne.w	85848 <_vfiprintf_r+0xa1c>
   85226:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   8522a:	f000 830d 	beq.w	85848 <_vfiprintf_r+0xa1c>
   8522e:	f8dd b020 	ldr.w	fp, [sp, #32]
   85232:	4613      	mov	r3, r2
   85234:	f8bb 4000 	ldrh.w	r4, [fp]
   85238:	f10b 0b04 	add.w	fp, fp, #4
   8523c:	2500      	movs	r5, #0
   8523e:	f8cd b020 	str.w	fp, [sp, #32]
   85242:	e704      	b.n	8504e <_vfiprintf_r+0x222>
   85244:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85248:	2000      	movs	r0, #0
   8524a:	f818 3b01 	ldrb.w	r3, [r8], #1
   8524e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   85252:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   85256:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8525a:	2a09      	cmp	r2, #9
   8525c:	d9f5      	bls.n	8524a <_vfiprintf_r+0x41e>
   8525e:	e654      	b.n	84f0a <_vfiprintf_r+0xde>
   85260:	f04a 0a10 	orr.w	sl, sl, #16
   85264:	f01a 0f20 	tst.w	sl, #32
   85268:	9004      	str	r0, [sp, #16]
   8526a:	46ac      	mov	ip, r5
   8526c:	f47f af73 	bne.w	85156 <_vfiprintf_r+0x32a>
   85270:	f01a 0f10 	tst.w	sl, #16
   85274:	f040 82ef 	bne.w	85856 <_vfiprintf_r+0xa2a>
   85278:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8527c:	f000 82eb 	beq.w	85856 <_vfiprintf_r+0xa2a>
   85280:	f8dd b020 	ldr.w	fp, [sp, #32]
   85284:	2500      	movs	r5, #0
   85286:	f8bb 4000 	ldrh.w	r4, [fp]
   8528a:	f10b 0b04 	add.w	fp, fp, #4
   8528e:	2301      	movs	r3, #1
   85290:	f8cd b020 	str.w	fp, [sp, #32]
   85294:	e6db      	b.n	8504e <_vfiprintf_r+0x222>
   85296:	46ac      	mov	ip, r5
   85298:	4d51      	ldr	r5, [pc, #324]	; (853e0 <_vfiprintf_r+0x5b4>)
   8529a:	f01a 0f20 	tst.w	sl, #32
   8529e:	9004      	str	r0, [sp, #16]
   852a0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   852a4:	950a      	str	r5, [sp, #40]	; 0x28
   852a6:	f000 80f0 	beq.w	8548a <_vfiprintf_r+0x65e>
   852aa:	9d08      	ldr	r5, [sp, #32]
   852ac:	1dea      	adds	r2, r5, #7
   852ae:	f022 0207 	bic.w	r2, r2, #7
   852b2:	f102 0b08 	add.w	fp, r2, #8
   852b6:	f8cd b020 	str.w	fp, [sp, #32]
   852ba:	e9d2 4500 	ldrd	r4, r5, [r2]
   852be:	f01a 0f01 	tst.w	sl, #1
   852c2:	f000 82aa 	beq.w	8581a <_vfiprintf_r+0x9ee>
   852c6:	ea54 0b05 	orrs.w	fp, r4, r5
   852ca:	f000 82a6 	beq.w	8581a <_vfiprintf_r+0x9ee>
   852ce:	2230      	movs	r2, #48	; 0x30
   852d0:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   852d4:	f04a 0a02 	orr.w	sl, sl, #2
   852d8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   852dc:	2302      	movs	r3, #2
   852de:	e6b6      	b.n	8504e <_vfiprintf_r+0x222>
   852e0:	9b08      	ldr	r3, [sp, #32]
   852e2:	f8dd b020 	ldr.w	fp, [sp, #32]
   852e6:	681b      	ldr	r3, [r3, #0]
   852e8:	2401      	movs	r4, #1
   852ea:	f04f 0500 	mov.w	r5, #0
   852ee:	f10b 0b04 	add.w	fp, fp, #4
   852f2:	9004      	str	r0, [sp, #16]
   852f4:	9403      	str	r4, [sp, #12]
   852f6:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   852fa:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   852fe:	f8cd b020 	str.w	fp, [sp, #32]
   85302:	9405      	str	r4, [sp, #20]
   85304:	af16      	add	r7, sp, #88	; 0x58
   85306:	f04f 0c00 	mov.w	ip, #0
   8530a:	e6d0      	b.n	850ae <_vfiprintf_r+0x282>
   8530c:	f01a 0f20 	tst.w	sl, #32
   85310:	9004      	str	r0, [sp, #16]
   85312:	46ac      	mov	ip, r5
   85314:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85318:	f47f af38 	bne.w	8518c <_vfiprintf_r+0x360>
   8531c:	f01a 0f10 	tst.w	sl, #16
   85320:	f040 82a7 	bne.w	85872 <_vfiprintf_r+0xa46>
   85324:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85328:	f000 82a3 	beq.w	85872 <_vfiprintf_r+0xa46>
   8532c:	f8dd b020 	ldr.w	fp, [sp, #32]
   85330:	f9bb 4000 	ldrsh.w	r4, [fp]
   85334:	f10b 0b04 	add.w	fp, fp, #4
   85338:	17e5      	asrs	r5, r4, #31
   8533a:	4622      	mov	r2, r4
   8533c:	462b      	mov	r3, r5
   8533e:	f8cd b020 	str.w	fp, [sp, #32]
   85342:	e72d      	b.n	851a0 <_vfiprintf_r+0x374>
   85344:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   85348:	f898 3000 	ldrb.w	r3, [r8]
   8534c:	e5db      	b.n	84f06 <_vfiprintf_r+0xda>
   8534e:	f898 3000 	ldrb.w	r3, [r8]
   85352:	4642      	mov	r2, r8
   85354:	2b6c      	cmp	r3, #108	; 0x6c
   85356:	bf03      	ittte	eq
   85358:	f108 0801 	addeq.w	r8, r8, #1
   8535c:	f04a 0a20 	orreq.w	sl, sl, #32
   85360:	7853      	ldrbeq	r3, [r2, #1]
   85362:	f04a 0a10 	orrne.w	sl, sl, #16
   85366:	e5ce      	b.n	84f06 <_vfiprintf_r+0xda>
   85368:	f01a 0f20 	tst.w	sl, #32
   8536c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85370:	f000 82f7 	beq.w	85962 <_vfiprintf_r+0xb36>
   85374:	9c08      	ldr	r4, [sp, #32]
   85376:	6821      	ldr	r1, [r4, #0]
   85378:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8537a:	17e5      	asrs	r5, r4, #31
   8537c:	462b      	mov	r3, r5
   8537e:	9d08      	ldr	r5, [sp, #32]
   85380:	4622      	mov	r2, r4
   85382:	3504      	adds	r5, #4
   85384:	9508      	str	r5, [sp, #32]
   85386:	e9c1 2300 	strd	r2, r3, [r1]
   8538a:	e582      	b.n	84e92 <_vfiprintf_r+0x66>
   8538c:	9c08      	ldr	r4, [sp, #32]
   8538e:	46ac      	mov	ip, r5
   85390:	6827      	ldr	r7, [r4, #0]
   85392:	f04f 0500 	mov.w	r5, #0
   85396:	9004      	str	r0, [sp, #16]
   85398:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8539c:	3404      	adds	r4, #4
   8539e:	2f00      	cmp	r7, #0
   853a0:	f000 8332 	beq.w	85a08 <_vfiprintf_r+0xbdc>
   853a4:	f1bc 0f00 	cmp.w	ip, #0
   853a8:	4638      	mov	r0, r7
   853aa:	f2c0 8307 	blt.w	859bc <_vfiprintf_r+0xb90>
   853ae:	4662      	mov	r2, ip
   853b0:	2100      	movs	r1, #0
   853b2:	f8cd c004 	str.w	ip, [sp, #4]
   853b6:	f001 fbb1 	bl	86b1c <memchr>
   853ba:	f8dd c004 	ldr.w	ip, [sp, #4]
   853be:	2800      	cmp	r0, #0
   853c0:	f000 833a 	beq.w	85a38 <_vfiprintf_r+0xc0c>
   853c4:	1bc0      	subs	r0, r0, r7
   853c6:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   853ca:	4560      	cmp	r0, ip
   853cc:	bfa8      	it	ge
   853ce:	4660      	movge	r0, ip
   853d0:	9005      	str	r0, [sp, #20]
   853d2:	9408      	str	r4, [sp, #32]
   853d4:	9507      	str	r5, [sp, #28]
   853d6:	f04f 0c00 	mov.w	ip, #0
   853da:	e65b      	b.n	85094 <_vfiprintf_r+0x268>
   853dc:	00087c50 	.word	0x00087c50
   853e0:	00087c10 	.word	0x00087c10
   853e4:	9b08      	ldr	r3, [sp, #32]
   853e6:	f8dd b020 	ldr.w	fp, [sp, #32]
   853ea:	9004      	str	r0, [sp, #16]
   853ec:	48b2      	ldr	r0, [pc, #712]	; (856b8 <_vfiprintf_r+0x88c>)
   853ee:	681c      	ldr	r4, [r3, #0]
   853f0:	2230      	movs	r2, #48	; 0x30
   853f2:	2378      	movs	r3, #120	; 0x78
   853f4:	f10b 0b04 	add.w	fp, fp, #4
   853f8:	46ac      	mov	ip, r5
   853fa:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   853fe:	f04a 0a02 	orr.w	sl, sl, #2
   85402:	f8cd b020 	str.w	fp, [sp, #32]
   85406:	2500      	movs	r5, #0
   85408:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8540c:	900a      	str	r0, [sp, #40]	; 0x28
   8540e:	2302      	movs	r3, #2
   85410:	e61d      	b.n	8504e <_vfiprintf_r+0x222>
   85412:	f04a 0a20 	orr.w	sl, sl, #32
   85416:	f898 3000 	ldrb.w	r3, [r8]
   8541a:	e574      	b.n	84f06 <_vfiprintf_r+0xda>
   8541c:	f8dd b020 	ldr.w	fp, [sp, #32]
   85420:	f8db 0000 	ldr.w	r0, [fp]
   85424:	f10b 0304 	add.w	r3, fp, #4
   85428:	2800      	cmp	r0, #0
   8542a:	f6ff adf7 	blt.w	8501c <_vfiprintf_r+0x1f0>
   8542e:	9308      	str	r3, [sp, #32]
   85430:	f898 3000 	ldrb.w	r3, [r8]
   85434:	e567      	b.n	84f06 <_vfiprintf_r+0xda>
   85436:	f898 3000 	ldrb.w	r3, [r8]
   8543a:	212b      	movs	r1, #43	; 0x2b
   8543c:	e563      	b.n	84f06 <_vfiprintf_r+0xda>
   8543e:	f898 3000 	ldrb.w	r3, [r8]
   85442:	f108 0401 	add.w	r4, r8, #1
   85446:	2b2a      	cmp	r3, #42	; 0x2a
   85448:	f000 8305 	beq.w	85a56 <_vfiprintf_r+0xc2a>
   8544c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85450:	2a09      	cmp	r2, #9
   85452:	bf98      	it	ls
   85454:	2500      	movls	r5, #0
   85456:	f200 82fa 	bhi.w	85a4e <_vfiprintf_r+0xc22>
   8545a:	f814 3b01 	ldrb.w	r3, [r4], #1
   8545e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   85462:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   85466:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8546a:	2a09      	cmp	r2, #9
   8546c:	d9f5      	bls.n	8545a <_vfiprintf_r+0x62e>
   8546e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   85472:	46a0      	mov	r8, r4
   85474:	e549      	b.n	84f0a <_vfiprintf_r+0xde>
   85476:	4c90      	ldr	r4, [pc, #576]	; (856b8 <_vfiprintf_r+0x88c>)
   85478:	f01a 0f20 	tst.w	sl, #32
   8547c:	9004      	str	r0, [sp, #16]
   8547e:	46ac      	mov	ip, r5
   85480:	940a      	str	r4, [sp, #40]	; 0x28
   85482:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85486:	f47f af10 	bne.w	852aa <_vfiprintf_r+0x47e>
   8548a:	f01a 0f10 	tst.w	sl, #16
   8548e:	f040 81ea 	bne.w	85866 <_vfiprintf_r+0xa3a>
   85492:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85496:	f000 81e6 	beq.w	85866 <_vfiprintf_r+0xa3a>
   8549a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8549e:	2500      	movs	r5, #0
   854a0:	f8bb 4000 	ldrh.w	r4, [fp]
   854a4:	f10b 0b04 	add.w	fp, fp, #4
   854a8:	f8cd b020 	str.w	fp, [sp, #32]
   854ac:	e707      	b.n	852be <_vfiprintf_r+0x492>
   854ae:	f898 3000 	ldrb.w	r3, [r8]
   854b2:	2900      	cmp	r1, #0
   854b4:	f47f ad27 	bne.w	84f06 <_vfiprintf_r+0xda>
   854b8:	2120      	movs	r1, #32
   854ba:	e524      	b.n	84f06 <_vfiprintf_r+0xda>
   854bc:	f04a 0a01 	orr.w	sl, sl, #1
   854c0:	f898 3000 	ldrb.w	r3, [r8]
   854c4:	e51f      	b.n	84f06 <_vfiprintf_r+0xda>
   854c6:	9004      	str	r0, [sp, #16]
   854c8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   854cc:	2b00      	cmp	r3, #0
   854ce:	f000 80f9 	beq.w	856c4 <_vfiprintf_r+0x898>
   854d2:	2501      	movs	r5, #1
   854d4:	f04f 0b00 	mov.w	fp, #0
   854d8:	9503      	str	r5, [sp, #12]
   854da:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   854de:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   854e2:	9505      	str	r5, [sp, #20]
   854e4:	af16      	add	r7, sp, #88	; 0x58
   854e6:	e70e      	b.n	85306 <_vfiprintf_r+0x4da>
   854e8:	9806      	ldr	r0, [sp, #24]
   854ea:	9902      	ldr	r1, [sp, #8]
   854ec:	aa13      	add	r2, sp, #76	; 0x4c
   854ee:	f7ff fc61 	bl	84db4 <__sprint_r.part.0>
   854f2:	2800      	cmp	r0, #0
   854f4:	f040 80ed 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   854f8:	9814      	ldr	r0, [sp, #80]	; 0x50
   854fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   854fc:	1c43      	adds	r3, r0, #1
   854fe:	46cc      	mov	ip, r9
   85500:	e5fe      	b.n	85100 <_vfiprintf_r+0x2d4>
   85502:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85504:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85506:	1c59      	adds	r1, r3, #1
   85508:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8550c:	b168      	cbz	r0, 8552a <_vfiprintf_r+0x6fe>
   8550e:	3201      	adds	r2, #1
   85510:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   85514:	2301      	movs	r3, #1
   85516:	2907      	cmp	r1, #7
   85518:	9215      	str	r2, [sp, #84]	; 0x54
   8551a:	9114      	str	r1, [sp, #80]	; 0x50
   8551c:	e886 0009 	stmia.w	r6, {r0, r3}
   85520:	f300 8160 	bgt.w	857e4 <_vfiprintf_r+0x9b8>
   85524:	460b      	mov	r3, r1
   85526:	3608      	adds	r6, #8
   85528:	3101      	adds	r1, #1
   8552a:	9c07      	ldr	r4, [sp, #28]
   8552c:	b164      	cbz	r4, 85548 <_vfiprintf_r+0x71c>
   8552e:	3202      	adds	r2, #2
   85530:	a812      	add	r0, sp, #72	; 0x48
   85532:	2302      	movs	r3, #2
   85534:	2907      	cmp	r1, #7
   85536:	9215      	str	r2, [sp, #84]	; 0x54
   85538:	9114      	str	r1, [sp, #80]	; 0x50
   8553a:	e886 0009 	stmia.w	r6, {r0, r3}
   8553e:	f300 8157 	bgt.w	857f0 <_vfiprintf_r+0x9c4>
   85542:	460b      	mov	r3, r1
   85544:	3608      	adds	r6, #8
   85546:	3101      	adds	r1, #1
   85548:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8554a:	2d80      	cmp	r5, #128	; 0x80
   8554c:	f000 8101 	beq.w	85752 <_vfiprintf_r+0x926>
   85550:	9d05      	ldr	r5, [sp, #20]
   85552:	ebc5 040c 	rsb	r4, r5, ip
   85556:	2c00      	cmp	r4, #0
   85558:	dd2f      	ble.n	855ba <_vfiprintf_r+0x78e>
   8555a:	2c10      	cmp	r4, #16
   8555c:	4d57      	ldr	r5, [pc, #348]	; (856bc <_vfiprintf_r+0x890>)
   8555e:	dd22      	ble.n	855a6 <_vfiprintf_r+0x77a>
   85560:	4630      	mov	r0, r6
   85562:	f04f 0b10 	mov.w	fp, #16
   85566:	462e      	mov	r6, r5
   85568:	4625      	mov	r5, r4
   8556a:	9c06      	ldr	r4, [sp, #24]
   8556c:	e006      	b.n	8557c <_vfiprintf_r+0x750>
   8556e:	f103 0c02 	add.w	ip, r3, #2
   85572:	3008      	adds	r0, #8
   85574:	460b      	mov	r3, r1
   85576:	3d10      	subs	r5, #16
   85578:	2d10      	cmp	r5, #16
   8557a:	dd10      	ble.n	8559e <_vfiprintf_r+0x772>
   8557c:	1c59      	adds	r1, r3, #1
   8557e:	3210      	adds	r2, #16
   85580:	2907      	cmp	r1, #7
   85582:	9215      	str	r2, [sp, #84]	; 0x54
   85584:	e880 0840 	stmia.w	r0, {r6, fp}
   85588:	9114      	str	r1, [sp, #80]	; 0x50
   8558a:	ddf0      	ble.n	8556e <_vfiprintf_r+0x742>
   8558c:	2a00      	cmp	r2, #0
   8558e:	d163      	bne.n	85658 <_vfiprintf_r+0x82c>
   85590:	3d10      	subs	r5, #16
   85592:	2d10      	cmp	r5, #16
   85594:	f04f 0c01 	mov.w	ip, #1
   85598:	4613      	mov	r3, r2
   8559a:	4648      	mov	r0, r9
   8559c:	dcee      	bgt.n	8557c <_vfiprintf_r+0x750>
   8559e:	462c      	mov	r4, r5
   855a0:	4661      	mov	r1, ip
   855a2:	4635      	mov	r5, r6
   855a4:	4606      	mov	r6, r0
   855a6:	4422      	add	r2, r4
   855a8:	2907      	cmp	r1, #7
   855aa:	9215      	str	r2, [sp, #84]	; 0x54
   855ac:	6035      	str	r5, [r6, #0]
   855ae:	6074      	str	r4, [r6, #4]
   855b0:	9114      	str	r1, [sp, #80]	; 0x50
   855b2:	f300 80c1 	bgt.w	85738 <_vfiprintf_r+0x90c>
   855b6:	3608      	adds	r6, #8
   855b8:	3101      	adds	r1, #1
   855ba:	9d05      	ldr	r5, [sp, #20]
   855bc:	2907      	cmp	r1, #7
   855be:	442a      	add	r2, r5
   855c0:	9215      	str	r2, [sp, #84]	; 0x54
   855c2:	6037      	str	r7, [r6, #0]
   855c4:	6075      	str	r5, [r6, #4]
   855c6:	9114      	str	r1, [sp, #80]	; 0x50
   855c8:	f340 80c1 	ble.w	8574e <_vfiprintf_r+0x922>
   855cc:	2a00      	cmp	r2, #0
   855ce:	f040 8130 	bne.w	85832 <_vfiprintf_r+0xa06>
   855d2:	9214      	str	r2, [sp, #80]	; 0x50
   855d4:	464e      	mov	r6, r9
   855d6:	f01a 0f04 	tst.w	sl, #4
   855da:	f000 808b 	beq.w	856f4 <_vfiprintf_r+0x8c8>
   855de:	9d04      	ldr	r5, [sp, #16]
   855e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
   855e4:	ebcb 0405 	rsb	r4, fp, r5
   855e8:	2c00      	cmp	r4, #0
   855ea:	f340 8083 	ble.w	856f4 <_vfiprintf_r+0x8c8>
   855ee:	2c10      	cmp	r4, #16
   855f0:	f340 821e 	ble.w	85a30 <_vfiprintf_r+0xc04>
   855f4:	9914      	ldr	r1, [sp, #80]	; 0x50
   855f6:	4d32      	ldr	r5, [pc, #200]	; (856c0 <_vfiprintf_r+0x894>)
   855f8:	2710      	movs	r7, #16
   855fa:	f8dd a018 	ldr.w	sl, [sp, #24]
   855fe:	f8dd b008 	ldr.w	fp, [sp, #8]
   85602:	e005      	b.n	85610 <_vfiprintf_r+0x7e4>
   85604:	1c88      	adds	r0, r1, #2
   85606:	3608      	adds	r6, #8
   85608:	4619      	mov	r1, r3
   8560a:	3c10      	subs	r4, #16
   8560c:	2c10      	cmp	r4, #16
   8560e:	dd10      	ble.n	85632 <_vfiprintf_r+0x806>
   85610:	1c4b      	adds	r3, r1, #1
   85612:	3210      	adds	r2, #16
   85614:	2b07      	cmp	r3, #7
   85616:	9215      	str	r2, [sp, #84]	; 0x54
   85618:	e886 00a0 	stmia.w	r6, {r5, r7}
   8561c:	9314      	str	r3, [sp, #80]	; 0x50
   8561e:	ddf1      	ble.n	85604 <_vfiprintf_r+0x7d8>
   85620:	2a00      	cmp	r2, #0
   85622:	d17d      	bne.n	85720 <_vfiprintf_r+0x8f4>
   85624:	3c10      	subs	r4, #16
   85626:	2c10      	cmp	r4, #16
   85628:	f04f 0001 	mov.w	r0, #1
   8562c:	4611      	mov	r1, r2
   8562e:	464e      	mov	r6, r9
   85630:	dcee      	bgt.n	85610 <_vfiprintf_r+0x7e4>
   85632:	4422      	add	r2, r4
   85634:	2807      	cmp	r0, #7
   85636:	9215      	str	r2, [sp, #84]	; 0x54
   85638:	6035      	str	r5, [r6, #0]
   8563a:	6074      	str	r4, [r6, #4]
   8563c:	9014      	str	r0, [sp, #80]	; 0x50
   8563e:	dd59      	ble.n	856f4 <_vfiprintf_r+0x8c8>
   85640:	2a00      	cmp	r2, #0
   85642:	d14f      	bne.n	856e4 <_vfiprintf_r+0x8b8>
   85644:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85646:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8564a:	9d04      	ldr	r5, [sp, #16]
   8564c:	45ab      	cmp	fp, r5
   8564e:	bfac      	ite	ge
   85650:	445c      	addge	r4, fp
   85652:	1964      	addlt	r4, r4, r5
   85654:	9409      	str	r4, [sp, #36]	; 0x24
   85656:	e05e      	b.n	85716 <_vfiprintf_r+0x8ea>
   85658:	4620      	mov	r0, r4
   8565a:	9902      	ldr	r1, [sp, #8]
   8565c:	aa13      	add	r2, sp, #76	; 0x4c
   8565e:	f7ff fba9 	bl	84db4 <__sprint_r.part.0>
   85662:	2800      	cmp	r0, #0
   85664:	d135      	bne.n	856d2 <_vfiprintf_r+0x8a6>
   85666:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85668:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8566a:	f103 0c01 	add.w	ip, r3, #1
   8566e:	4648      	mov	r0, r9
   85670:	e781      	b.n	85576 <_vfiprintf_r+0x74a>
   85672:	08e0      	lsrs	r0, r4, #3
   85674:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   85678:	f004 0207 	and.w	r2, r4, #7
   8567c:	08e9      	lsrs	r1, r5, #3
   8567e:	3230      	adds	r2, #48	; 0x30
   85680:	ea50 0b01 	orrs.w	fp, r0, r1
   85684:	461f      	mov	r7, r3
   85686:	701a      	strb	r2, [r3, #0]
   85688:	4604      	mov	r4, r0
   8568a:	460d      	mov	r5, r1
   8568c:	f103 33ff 	add.w	r3, r3, #4294967295
   85690:	d1ef      	bne.n	85672 <_vfiprintf_r+0x846>
   85692:	f01a 0f01 	tst.w	sl, #1
   85696:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8569a:	4639      	mov	r1, r7
   8569c:	f000 80b9 	beq.w	85812 <_vfiprintf_r+0x9e6>
   856a0:	2a30      	cmp	r2, #48	; 0x30
   856a2:	f43f acf4 	beq.w	8508e <_vfiprintf_r+0x262>
   856a6:	461f      	mov	r7, r3
   856a8:	ebc7 0509 	rsb	r5, r7, r9
   856ac:	2330      	movs	r3, #48	; 0x30
   856ae:	9505      	str	r5, [sp, #20]
   856b0:	f801 3c01 	strb.w	r3, [r1, #-1]
   856b4:	e4ee      	b.n	85094 <_vfiprintf_r+0x268>
   856b6:	bf00      	nop
   856b8:	00087c24 	.word	0x00087c24
   856bc:	00087c40 	.word	0x00087c40
   856c0:	00087c50 	.word	0x00087c50
   856c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   856c6:	b123      	cbz	r3, 856d2 <_vfiprintf_r+0x8a6>
   856c8:	9806      	ldr	r0, [sp, #24]
   856ca:	9902      	ldr	r1, [sp, #8]
   856cc:	aa13      	add	r2, sp, #76	; 0x4c
   856ce:	f7ff fb71 	bl	84db4 <__sprint_r.part.0>
   856d2:	9c02      	ldr	r4, [sp, #8]
   856d4:	89a3      	ldrh	r3, [r4, #12]
   856d6:	065b      	lsls	r3, r3, #25
   856d8:	f53f ac98 	bmi.w	8500c <_vfiprintf_r+0x1e0>
   856dc:	9809      	ldr	r0, [sp, #36]	; 0x24
   856de:	b031      	add	sp, #196	; 0xc4
   856e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856e4:	9806      	ldr	r0, [sp, #24]
   856e6:	9902      	ldr	r1, [sp, #8]
   856e8:	aa13      	add	r2, sp, #76	; 0x4c
   856ea:	f7ff fb63 	bl	84db4 <__sprint_r.part.0>
   856ee:	2800      	cmp	r0, #0
   856f0:	d1ef      	bne.n	856d2 <_vfiprintf_r+0x8a6>
   856f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   856f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   856f6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   856fa:	9d04      	ldr	r5, [sp, #16]
   856fc:	45ab      	cmp	fp, r5
   856fe:	bfac      	ite	ge
   85700:	445c      	addge	r4, fp
   85702:	1964      	addlt	r4, r4, r5
   85704:	9409      	str	r4, [sp, #36]	; 0x24
   85706:	b132      	cbz	r2, 85716 <_vfiprintf_r+0x8ea>
   85708:	9806      	ldr	r0, [sp, #24]
   8570a:	9902      	ldr	r1, [sp, #8]
   8570c:	aa13      	add	r2, sp, #76	; 0x4c
   8570e:	f7ff fb51 	bl	84db4 <__sprint_r.part.0>
   85712:	2800      	cmp	r0, #0
   85714:	d1dd      	bne.n	856d2 <_vfiprintf_r+0x8a6>
   85716:	2000      	movs	r0, #0
   85718:	9014      	str	r0, [sp, #80]	; 0x50
   8571a:	464e      	mov	r6, r9
   8571c:	f7ff bbb9 	b.w	84e92 <_vfiprintf_r+0x66>
   85720:	4650      	mov	r0, sl
   85722:	4659      	mov	r1, fp
   85724:	aa13      	add	r2, sp, #76	; 0x4c
   85726:	f7ff fb45 	bl	84db4 <__sprint_r.part.0>
   8572a:	2800      	cmp	r0, #0
   8572c:	d1d1      	bne.n	856d2 <_vfiprintf_r+0x8a6>
   8572e:	9914      	ldr	r1, [sp, #80]	; 0x50
   85730:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85732:	1c48      	adds	r0, r1, #1
   85734:	464e      	mov	r6, r9
   85736:	e768      	b.n	8560a <_vfiprintf_r+0x7de>
   85738:	2a00      	cmp	r2, #0
   8573a:	f040 80f7 	bne.w	8592c <_vfiprintf_r+0xb00>
   8573e:	9c05      	ldr	r4, [sp, #20]
   85740:	2301      	movs	r3, #1
   85742:	9720      	str	r7, [sp, #128]	; 0x80
   85744:	9421      	str	r4, [sp, #132]	; 0x84
   85746:	9415      	str	r4, [sp, #84]	; 0x54
   85748:	4622      	mov	r2, r4
   8574a:	9314      	str	r3, [sp, #80]	; 0x50
   8574c:	464e      	mov	r6, r9
   8574e:	3608      	adds	r6, #8
   85750:	e741      	b.n	855d6 <_vfiprintf_r+0x7aa>
   85752:	9d04      	ldr	r5, [sp, #16]
   85754:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85758:	ebcb 0405 	rsb	r4, fp, r5
   8575c:	2c00      	cmp	r4, #0
   8575e:	f77f aef7 	ble.w	85550 <_vfiprintf_r+0x724>
   85762:	2c10      	cmp	r4, #16
   85764:	4da6      	ldr	r5, [pc, #664]	; (85a00 <_vfiprintf_r+0xbd4>)
   85766:	f340 8170 	ble.w	85a4a <_vfiprintf_r+0xc1e>
   8576a:	4629      	mov	r1, r5
   8576c:	f04f 0b10 	mov.w	fp, #16
   85770:	4625      	mov	r5, r4
   85772:	4664      	mov	r4, ip
   85774:	46b4      	mov	ip, r6
   85776:	460e      	mov	r6, r1
   85778:	e006      	b.n	85788 <_vfiprintf_r+0x95c>
   8577a:	1c98      	adds	r0, r3, #2
   8577c:	f10c 0c08 	add.w	ip, ip, #8
   85780:	460b      	mov	r3, r1
   85782:	3d10      	subs	r5, #16
   85784:	2d10      	cmp	r5, #16
   85786:	dd0f      	ble.n	857a8 <_vfiprintf_r+0x97c>
   85788:	1c59      	adds	r1, r3, #1
   8578a:	3210      	adds	r2, #16
   8578c:	2907      	cmp	r1, #7
   8578e:	9215      	str	r2, [sp, #84]	; 0x54
   85790:	e88c 0840 	stmia.w	ip, {r6, fp}
   85794:	9114      	str	r1, [sp, #80]	; 0x50
   85796:	ddf0      	ble.n	8577a <_vfiprintf_r+0x94e>
   85798:	b9ba      	cbnz	r2, 857ca <_vfiprintf_r+0x99e>
   8579a:	3d10      	subs	r5, #16
   8579c:	2d10      	cmp	r5, #16
   8579e:	f04f 0001 	mov.w	r0, #1
   857a2:	4613      	mov	r3, r2
   857a4:	46cc      	mov	ip, r9
   857a6:	dcef      	bgt.n	85788 <_vfiprintf_r+0x95c>
   857a8:	4633      	mov	r3, r6
   857aa:	4666      	mov	r6, ip
   857ac:	46a4      	mov	ip, r4
   857ae:	462c      	mov	r4, r5
   857b0:	461d      	mov	r5, r3
   857b2:	4422      	add	r2, r4
   857b4:	2807      	cmp	r0, #7
   857b6:	9215      	str	r2, [sp, #84]	; 0x54
   857b8:	6035      	str	r5, [r6, #0]
   857ba:	6074      	str	r4, [r6, #4]
   857bc:	9014      	str	r0, [sp, #80]	; 0x50
   857be:	f300 80af 	bgt.w	85920 <_vfiprintf_r+0xaf4>
   857c2:	3608      	adds	r6, #8
   857c4:	1c41      	adds	r1, r0, #1
   857c6:	4603      	mov	r3, r0
   857c8:	e6c2      	b.n	85550 <_vfiprintf_r+0x724>
   857ca:	9806      	ldr	r0, [sp, #24]
   857cc:	9902      	ldr	r1, [sp, #8]
   857ce:	aa13      	add	r2, sp, #76	; 0x4c
   857d0:	f7ff faf0 	bl	84db4 <__sprint_r.part.0>
   857d4:	2800      	cmp	r0, #0
   857d6:	f47f af7c 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   857da:	9b14      	ldr	r3, [sp, #80]	; 0x50
   857dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   857de:	1c58      	adds	r0, r3, #1
   857e0:	46cc      	mov	ip, r9
   857e2:	e7ce      	b.n	85782 <_vfiprintf_r+0x956>
   857e4:	2a00      	cmp	r2, #0
   857e6:	d179      	bne.n	858dc <_vfiprintf_r+0xab0>
   857e8:	4619      	mov	r1, r3
   857ea:	464e      	mov	r6, r9
   857ec:	4613      	mov	r3, r2
   857ee:	e69c      	b.n	8552a <_vfiprintf_r+0x6fe>
   857f0:	2a00      	cmp	r2, #0
   857f2:	f040 8084 	bne.w	858fe <_vfiprintf_r+0xad2>
   857f6:	2101      	movs	r1, #1
   857f8:	4613      	mov	r3, r2
   857fa:	464e      	mov	r6, r9
   857fc:	e6a4      	b.n	85548 <_vfiprintf_r+0x71c>
   857fe:	464f      	mov	r7, r9
   85800:	e448      	b.n	85094 <_vfiprintf_r+0x268>
   85802:	2d00      	cmp	r5, #0
   85804:	bf08      	it	eq
   85806:	2c0a      	cmpeq	r4, #10
   85808:	d246      	bcs.n	85898 <_vfiprintf_r+0xa6c>
   8580a:	3430      	adds	r4, #48	; 0x30
   8580c:	af30      	add	r7, sp, #192	; 0xc0
   8580e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   85812:	ebc7 0309 	rsb	r3, r7, r9
   85816:	9305      	str	r3, [sp, #20]
   85818:	e43c      	b.n	85094 <_vfiprintf_r+0x268>
   8581a:	2302      	movs	r3, #2
   8581c:	e417      	b.n	8504e <_vfiprintf_r+0x222>
   8581e:	2a00      	cmp	r2, #0
   85820:	f040 80af 	bne.w	85982 <_vfiprintf_r+0xb56>
   85824:	4613      	mov	r3, r2
   85826:	2101      	movs	r1, #1
   85828:	464e      	mov	r6, r9
   8582a:	e66d      	b.n	85508 <_vfiprintf_r+0x6dc>
   8582c:	4644      	mov	r4, r8
   8582e:	f7ff bb58 	b.w	84ee2 <_vfiprintf_r+0xb6>
   85832:	9806      	ldr	r0, [sp, #24]
   85834:	9902      	ldr	r1, [sp, #8]
   85836:	aa13      	add	r2, sp, #76	; 0x4c
   85838:	f7ff fabc 	bl	84db4 <__sprint_r.part.0>
   8583c:	2800      	cmp	r0, #0
   8583e:	f47f af48 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   85842:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85844:	464e      	mov	r6, r9
   85846:	e6c6      	b.n	855d6 <_vfiprintf_r+0x7aa>
   85848:	9d08      	ldr	r5, [sp, #32]
   8584a:	682c      	ldr	r4, [r5, #0]
   8584c:	3504      	adds	r5, #4
   8584e:	9508      	str	r5, [sp, #32]
   85850:	2500      	movs	r5, #0
   85852:	f7ff bbfc 	b.w	8504e <_vfiprintf_r+0x222>
   85856:	9d08      	ldr	r5, [sp, #32]
   85858:	2301      	movs	r3, #1
   8585a:	682c      	ldr	r4, [r5, #0]
   8585c:	3504      	adds	r5, #4
   8585e:	9508      	str	r5, [sp, #32]
   85860:	2500      	movs	r5, #0
   85862:	f7ff bbf4 	b.w	8504e <_vfiprintf_r+0x222>
   85866:	9d08      	ldr	r5, [sp, #32]
   85868:	682c      	ldr	r4, [r5, #0]
   8586a:	3504      	adds	r5, #4
   8586c:	9508      	str	r5, [sp, #32]
   8586e:	2500      	movs	r5, #0
   85870:	e525      	b.n	852be <_vfiprintf_r+0x492>
   85872:	9d08      	ldr	r5, [sp, #32]
   85874:	682c      	ldr	r4, [r5, #0]
   85876:	3504      	adds	r5, #4
   85878:	9508      	str	r5, [sp, #32]
   8587a:	17e5      	asrs	r5, r4, #31
   8587c:	4622      	mov	r2, r4
   8587e:	462b      	mov	r3, r5
   85880:	e48e      	b.n	851a0 <_vfiprintf_r+0x374>
   85882:	9806      	ldr	r0, [sp, #24]
   85884:	9902      	ldr	r1, [sp, #8]
   85886:	aa13      	add	r2, sp, #76	; 0x4c
   85888:	f7ff fa94 	bl	84db4 <__sprint_r.part.0>
   8588c:	2800      	cmp	r0, #0
   8588e:	f47f af20 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   85892:	464e      	mov	r6, r9
   85894:	f7ff bb9a 	b.w	84fcc <_vfiprintf_r+0x1a0>
   85898:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   8589c:	9603      	str	r6, [sp, #12]
   8589e:	465e      	mov	r6, fp
   858a0:	46e3      	mov	fp, ip
   858a2:	4620      	mov	r0, r4
   858a4:	4629      	mov	r1, r5
   858a6:	220a      	movs	r2, #10
   858a8:	2300      	movs	r3, #0
   858aa:	f001 fdb9 	bl	87420 <__aeabi_uldivmod>
   858ae:	3230      	adds	r2, #48	; 0x30
   858b0:	7032      	strb	r2, [r6, #0]
   858b2:	4620      	mov	r0, r4
   858b4:	4629      	mov	r1, r5
   858b6:	220a      	movs	r2, #10
   858b8:	2300      	movs	r3, #0
   858ba:	f001 fdb1 	bl	87420 <__aeabi_uldivmod>
   858be:	4604      	mov	r4, r0
   858c0:	460d      	mov	r5, r1
   858c2:	ea54 0005 	orrs.w	r0, r4, r5
   858c6:	4637      	mov	r7, r6
   858c8:	f106 36ff 	add.w	r6, r6, #4294967295
   858cc:	d1e9      	bne.n	858a2 <_vfiprintf_r+0xa76>
   858ce:	ebc7 0309 	rsb	r3, r7, r9
   858d2:	46dc      	mov	ip, fp
   858d4:	9e03      	ldr	r6, [sp, #12]
   858d6:	9305      	str	r3, [sp, #20]
   858d8:	f7ff bbdc 	b.w	85094 <_vfiprintf_r+0x268>
   858dc:	9806      	ldr	r0, [sp, #24]
   858de:	9902      	ldr	r1, [sp, #8]
   858e0:	aa13      	add	r2, sp, #76	; 0x4c
   858e2:	f8cd c004 	str.w	ip, [sp, #4]
   858e6:	f7ff fa65 	bl	84db4 <__sprint_r.part.0>
   858ea:	f8dd c004 	ldr.w	ip, [sp, #4]
   858ee:	2800      	cmp	r0, #0
   858f0:	f47f aeef 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   858f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   858f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   858f8:	1c59      	adds	r1, r3, #1
   858fa:	464e      	mov	r6, r9
   858fc:	e615      	b.n	8552a <_vfiprintf_r+0x6fe>
   858fe:	9806      	ldr	r0, [sp, #24]
   85900:	9902      	ldr	r1, [sp, #8]
   85902:	aa13      	add	r2, sp, #76	; 0x4c
   85904:	f8cd c004 	str.w	ip, [sp, #4]
   85908:	f7ff fa54 	bl	84db4 <__sprint_r.part.0>
   8590c:	f8dd c004 	ldr.w	ip, [sp, #4]
   85910:	2800      	cmp	r0, #0
   85912:	f47f aede 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   85916:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85918:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8591a:	1c59      	adds	r1, r3, #1
   8591c:	464e      	mov	r6, r9
   8591e:	e613      	b.n	85548 <_vfiprintf_r+0x71c>
   85920:	2a00      	cmp	r2, #0
   85922:	d156      	bne.n	859d2 <_vfiprintf_r+0xba6>
   85924:	2101      	movs	r1, #1
   85926:	4613      	mov	r3, r2
   85928:	464e      	mov	r6, r9
   8592a:	e611      	b.n	85550 <_vfiprintf_r+0x724>
   8592c:	9806      	ldr	r0, [sp, #24]
   8592e:	9902      	ldr	r1, [sp, #8]
   85930:	aa13      	add	r2, sp, #76	; 0x4c
   85932:	f7ff fa3f 	bl	84db4 <__sprint_r.part.0>
   85936:	2800      	cmp	r0, #0
   85938:	f47f aecb 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   8593c:	9914      	ldr	r1, [sp, #80]	; 0x50
   8593e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85940:	3101      	adds	r1, #1
   85942:	464e      	mov	r6, r9
   85944:	e639      	b.n	855ba <_vfiprintf_r+0x78e>
   85946:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   8594a:	4264      	negs	r4, r4
   8594c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   85950:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   85954:	f8cd b01c 	str.w	fp, [sp, #28]
   85958:	f8cd c014 	str.w	ip, [sp, #20]
   8595c:	2301      	movs	r3, #1
   8595e:	f7ff bb7e 	b.w	8505e <_vfiprintf_r+0x232>
   85962:	f01a 0f10 	tst.w	sl, #16
   85966:	d11d      	bne.n	859a4 <_vfiprintf_r+0xb78>
   85968:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8596c:	d058      	beq.n	85a20 <_vfiprintf_r+0xbf4>
   8596e:	9d08      	ldr	r5, [sp, #32]
   85970:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   85974:	682b      	ldr	r3, [r5, #0]
   85976:	3504      	adds	r5, #4
   85978:	9508      	str	r5, [sp, #32]
   8597a:	f8a3 b000 	strh.w	fp, [r3]
   8597e:	f7ff ba88 	b.w	84e92 <_vfiprintf_r+0x66>
   85982:	9806      	ldr	r0, [sp, #24]
   85984:	9902      	ldr	r1, [sp, #8]
   85986:	aa13      	add	r2, sp, #76	; 0x4c
   85988:	f8cd c004 	str.w	ip, [sp, #4]
   8598c:	f7ff fa12 	bl	84db4 <__sprint_r.part.0>
   85990:	f8dd c004 	ldr.w	ip, [sp, #4]
   85994:	2800      	cmp	r0, #0
   85996:	f47f ae9c 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   8599a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8599c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8599e:	1c59      	adds	r1, r3, #1
   859a0:	464e      	mov	r6, r9
   859a2:	e5b1      	b.n	85508 <_vfiprintf_r+0x6dc>
   859a4:	f8dd b020 	ldr.w	fp, [sp, #32]
   859a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   859aa:	f8db 3000 	ldr.w	r3, [fp]
   859ae:	f10b 0b04 	add.w	fp, fp, #4
   859b2:	f8cd b020 	str.w	fp, [sp, #32]
   859b6:	601c      	str	r4, [r3, #0]
   859b8:	f7ff ba6b 	b.w	84e92 <_vfiprintf_r+0x66>
   859bc:	9408      	str	r4, [sp, #32]
   859be:	f7ff f997 	bl	84cf0 <strlen>
   859c2:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   859c6:	9005      	str	r0, [sp, #20]
   859c8:	9407      	str	r4, [sp, #28]
   859ca:	f04f 0c00 	mov.w	ip, #0
   859ce:	f7ff bb61 	b.w	85094 <_vfiprintf_r+0x268>
   859d2:	9806      	ldr	r0, [sp, #24]
   859d4:	9902      	ldr	r1, [sp, #8]
   859d6:	aa13      	add	r2, sp, #76	; 0x4c
   859d8:	f8cd c004 	str.w	ip, [sp, #4]
   859dc:	f7ff f9ea 	bl	84db4 <__sprint_r.part.0>
   859e0:	f8dd c004 	ldr.w	ip, [sp, #4]
   859e4:	2800      	cmp	r0, #0
   859e6:	f47f ae74 	bne.w	856d2 <_vfiprintf_r+0x8a6>
   859ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   859ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   859ee:	1c59      	adds	r1, r3, #1
   859f0:	464e      	mov	r6, r9
   859f2:	e5ad      	b.n	85550 <_vfiprintf_r+0x724>
   859f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   859f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   859f8:	3301      	adds	r3, #1
   859fa:	4d02      	ldr	r5, [pc, #8]	; (85a04 <_vfiprintf_r+0xbd8>)
   859fc:	f7ff bb9a 	b.w	85134 <_vfiprintf_r+0x308>
   85a00:	00087c40 	.word	0x00087c40
   85a04:	00087c50 	.word	0x00087c50
   85a08:	f1bc 0f06 	cmp.w	ip, #6
   85a0c:	bf34      	ite	cc
   85a0e:	4663      	movcc	r3, ip
   85a10:	2306      	movcs	r3, #6
   85a12:	9408      	str	r4, [sp, #32]
   85a14:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   85a18:	9305      	str	r3, [sp, #20]
   85a1a:	9403      	str	r4, [sp, #12]
   85a1c:	4f16      	ldr	r7, [pc, #88]	; (85a78 <_vfiprintf_r+0xc4c>)
   85a1e:	e472      	b.n	85306 <_vfiprintf_r+0x4da>
   85a20:	9c08      	ldr	r4, [sp, #32]
   85a22:	9d09      	ldr	r5, [sp, #36]	; 0x24
   85a24:	6823      	ldr	r3, [r4, #0]
   85a26:	3404      	adds	r4, #4
   85a28:	9408      	str	r4, [sp, #32]
   85a2a:	601d      	str	r5, [r3, #0]
   85a2c:	f7ff ba31 	b.w	84e92 <_vfiprintf_r+0x66>
   85a30:	9814      	ldr	r0, [sp, #80]	; 0x50
   85a32:	4d12      	ldr	r5, [pc, #72]	; (85a7c <_vfiprintf_r+0xc50>)
   85a34:	3001      	adds	r0, #1
   85a36:	e5fc      	b.n	85632 <_vfiprintf_r+0x806>
   85a38:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   85a3c:	f8cd c014 	str.w	ip, [sp, #20]
   85a40:	9507      	str	r5, [sp, #28]
   85a42:	9408      	str	r4, [sp, #32]
   85a44:	4684      	mov	ip, r0
   85a46:	f7ff bb25 	b.w	85094 <_vfiprintf_r+0x268>
   85a4a:	4608      	mov	r0, r1
   85a4c:	e6b1      	b.n	857b2 <_vfiprintf_r+0x986>
   85a4e:	46a0      	mov	r8, r4
   85a50:	2500      	movs	r5, #0
   85a52:	f7ff ba5a 	b.w	84f0a <_vfiprintf_r+0xde>
   85a56:	f8dd b020 	ldr.w	fp, [sp, #32]
   85a5a:	f898 3001 	ldrb.w	r3, [r8, #1]
   85a5e:	f8db 5000 	ldr.w	r5, [fp]
   85a62:	f10b 0204 	add.w	r2, fp, #4
   85a66:	2d00      	cmp	r5, #0
   85a68:	9208      	str	r2, [sp, #32]
   85a6a:	46a0      	mov	r8, r4
   85a6c:	f6bf aa4b 	bge.w	84f06 <_vfiprintf_r+0xda>
   85a70:	f04f 35ff 	mov.w	r5, #4294967295
   85a74:	f7ff ba47 	b.w	84f06 <_vfiprintf_r+0xda>
   85a78:	00087c38 	.word	0x00087c38
   85a7c:	00087c50 	.word	0x00087c50

00085a80 <__sbprintf>:
   85a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85a84:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   85a86:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   85a8a:	4688      	mov	r8, r1
   85a8c:	9719      	str	r7, [sp, #100]	; 0x64
   85a8e:	f8d8 701c 	ldr.w	r7, [r8, #28]
   85a92:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   85a96:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   85a9a:	9707      	str	r7, [sp, #28]
   85a9c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   85aa0:	ac1a      	add	r4, sp, #104	; 0x68
   85aa2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   85aa6:	f02a 0a02 	bic.w	sl, sl, #2
   85aaa:	2600      	movs	r6, #0
   85aac:	4669      	mov	r1, sp
   85aae:	9400      	str	r4, [sp, #0]
   85ab0:	9404      	str	r4, [sp, #16]
   85ab2:	9502      	str	r5, [sp, #8]
   85ab4:	9505      	str	r5, [sp, #20]
   85ab6:	f8ad a00c 	strh.w	sl, [sp, #12]
   85aba:	f8ad 900e 	strh.w	r9, [sp, #14]
   85abe:	9709      	str	r7, [sp, #36]	; 0x24
   85ac0:	9606      	str	r6, [sp, #24]
   85ac2:	4605      	mov	r5, r0
   85ac4:	f7ff f9b2 	bl	84e2c <_vfiprintf_r>
   85ac8:	1e04      	subs	r4, r0, #0
   85aca:	db07      	blt.n	85adc <__sbprintf+0x5c>
   85acc:	4628      	mov	r0, r5
   85ace:	4669      	mov	r1, sp
   85ad0:	f000 f92a 	bl	85d28 <_fflush_r>
   85ad4:	42b0      	cmp	r0, r6
   85ad6:	bf18      	it	ne
   85ad8:	f04f 34ff 	movne.w	r4, #4294967295
   85adc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   85ae0:	065b      	lsls	r3, r3, #25
   85ae2:	d505      	bpl.n	85af0 <__sbprintf+0x70>
   85ae4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   85ae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85aec:	f8a8 300c 	strh.w	r3, [r8, #12]
   85af0:	4620      	mov	r0, r4
   85af2:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   85af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85afa:	bf00      	nop

00085afc <__swsetup_r>:
   85afc:	4b2f      	ldr	r3, [pc, #188]	; (85bbc <__swsetup_r+0xc0>)
   85afe:	b570      	push	{r4, r5, r6, lr}
   85b00:	4606      	mov	r6, r0
   85b02:	6818      	ldr	r0, [r3, #0]
   85b04:	460c      	mov	r4, r1
   85b06:	b110      	cbz	r0, 85b0e <__swsetup_r+0x12>
   85b08:	6b82      	ldr	r2, [r0, #56]	; 0x38
   85b0a:	2a00      	cmp	r2, #0
   85b0c:	d036      	beq.n	85b7c <__swsetup_r+0x80>
   85b0e:	89a5      	ldrh	r5, [r4, #12]
   85b10:	b2ab      	uxth	r3, r5
   85b12:	0719      	lsls	r1, r3, #28
   85b14:	d50c      	bpl.n	85b30 <__swsetup_r+0x34>
   85b16:	6922      	ldr	r2, [r4, #16]
   85b18:	b1aa      	cbz	r2, 85b46 <__swsetup_r+0x4a>
   85b1a:	f013 0101 	ands.w	r1, r3, #1
   85b1e:	d01e      	beq.n	85b5e <__swsetup_r+0x62>
   85b20:	6963      	ldr	r3, [r4, #20]
   85b22:	2100      	movs	r1, #0
   85b24:	425b      	negs	r3, r3
   85b26:	61a3      	str	r3, [r4, #24]
   85b28:	60a1      	str	r1, [r4, #8]
   85b2a:	b1f2      	cbz	r2, 85b6a <__swsetup_r+0x6e>
   85b2c:	2000      	movs	r0, #0
   85b2e:	bd70      	pop	{r4, r5, r6, pc}
   85b30:	06da      	lsls	r2, r3, #27
   85b32:	d53a      	bpl.n	85baa <__swsetup_r+0xae>
   85b34:	075b      	lsls	r3, r3, #29
   85b36:	d424      	bmi.n	85b82 <__swsetup_r+0x86>
   85b38:	6922      	ldr	r2, [r4, #16]
   85b3a:	f045 0308 	orr.w	r3, r5, #8
   85b3e:	81a3      	strh	r3, [r4, #12]
   85b40:	b29b      	uxth	r3, r3
   85b42:	2a00      	cmp	r2, #0
   85b44:	d1e9      	bne.n	85b1a <__swsetup_r+0x1e>
   85b46:	f403 7120 	and.w	r1, r3, #640	; 0x280
   85b4a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   85b4e:	d0e4      	beq.n	85b1a <__swsetup_r+0x1e>
   85b50:	4630      	mov	r0, r6
   85b52:	4621      	mov	r1, r4
   85b54:	f000 fcce 	bl	864f4 <__smakebuf_r>
   85b58:	89a3      	ldrh	r3, [r4, #12]
   85b5a:	6922      	ldr	r2, [r4, #16]
   85b5c:	e7dd      	b.n	85b1a <__swsetup_r+0x1e>
   85b5e:	0798      	lsls	r0, r3, #30
   85b60:	bf58      	it	pl
   85b62:	6961      	ldrpl	r1, [r4, #20]
   85b64:	60a1      	str	r1, [r4, #8]
   85b66:	2a00      	cmp	r2, #0
   85b68:	d1e0      	bne.n	85b2c <__swsetup_r+0x30>
   85b6a:	89a3      	ldrh	r3, [r4, #12]
   85b6c:	061a      	lsls	r2, r3, #24
   85b6e:	d5dd      	bpl.n	85b2c <__swsetup_r+0x30>
   85b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85b74:	81a3      	strh	r3, [r4, #12]
   85b76:	f04f 30ff 	mov.w	r0, #4294967295
   85b7a:	bd70      	pop	{r4, r5, r6, pc}
   85b7c:	f000 f8f0 	bl	85d60 <__sinit>
   85b80:	e7c5      	b.n	85b0e <__swsetup_r+0x12>
   85b82:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85b84:	b149      	cbz	r1, 85b9a <__swsetup_r+0x9e>
   85b86:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85b8a:	4299      	cmp	r1, r3
   85b8c:	d003      	beq.n	85b96 <__swsetup_r+0x9a>
   85b8e:	4630      	mov	r0, r6
   85b90:	f000 fa2a 	bl	85fe8 <_free_r>
   85b94:	89a5      	ldrh	r5, [r4, #12]
   85b96:	2300      	movs	r3, #0
   85b98:	6323      	str	r3, [r4, #48]	; 0x30
   85b9a:	6922      	ldr	r2, [r4, #16]
   85b9c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   85ba0:	2100      	movs	r1, #0
   85ba2:	b2ad      	uxth	r5, r5
   85ba4:	6022      	str	r2, [r4, #0]
   85ba6:	6061      	str	r1, [r4, #4]
   85ba8:	e7c7      	b.n	85b3a <__swsetup_r+0x3e>
   85baa:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   85bae:	2309      	movs	r3, #9
   85bb0:	6033      	str	r3, [r6, #0]
   85bb2:	f04f 30ff 	mov.w	r0, #4294967295
   85bb6:	81a5      	strh	r5, [r4, #12]
   85bb8:	bd70      	pop	{r4, r5, r6, pc}
   85bba:	bf00      	nop
   85bbc:	200705b8 	.word	0x200705b8

00085bc0 <register_fini>:
   85bc0:	4b02      	ldr	r3, [pc, #8]	; (85bcc <register_fini+0xc>)
   85bc2:	b113      	cbz	r3, 85bca <register_fini+0xa>
   85bc4:	4802      	ldr	r0, [pc, #8]	; (85bd0 <register_fini+0x10>)
   85bc6:	f000 b805 	b.w	85bd4 <atexit>
   85bca:	4770      	bx	lr
   85bcc:	00000000 	.word	0x00000000
   85bd0:	00085e5d 	.word	0x00085e5d

00085bd4 <atexit>:
   85bd4:	4601      	mov	r1, r0
   85bd6:	2000      	movs	r0, #0
   85bd8:	4602      	mov	r2, r0
   85bda:	4603      	mov	r3, r0
   85bdc:	f001 bb24 	b.w	87228 <__register_exitproc>

00085be0 <__sflush_r>:
   85be0:	898b      	ldrh	r3, [r1, #12]
   85be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85be6:	b29a      	uxth	r2, r3
   85be8:	460d      	mov	r5, r1
   85bea:	0711      	lsls	r1, r2, #28
   85bec:	4680      	mov	r8, r0
   85bee:	d43c      	bmi.n	85c6a <__sflush_r+0x8a>
   85bf0:	686a      	ldr	r2, [r5, #4]
   85bf2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85bf6:	2a00      	cmp	r2, #0
   85bf8:	81ab      	strh	r3, [r5, #12]
   85bfa:	dd59      	ble.n	85cb0 <__sflush_r+0xd0>
   85bfc:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85bfe:	2c00      	cmp	r4, #0
   85c00:	d04b      	beq.n	85c9a <__sflush_r+0xba>
   85c02:	b29b      	uxth	r3, r3
   85c04:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   85c08:	2100      	movs	r1, #0
   85c0a:	b292      	uxth	r2, r2
   85c0c:	f8d8 6000 	ldr.w	r6, [r8]
   85c10:	f8c8 1000 	str.w	r1, [r8]
   85c14:	2a00      	cmp	r2, #0
   85c16:	d04f      	beq.n	85cb8 <__sflush_r+0xd8>
   85c18:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   85c1a:	075f      	lsls	r7, r3, #29
   85c1c:	d505      	bpl.n	85c2a <__sflush_r+0x4a>
   85c1e:	6869      	ldr	r1, [r5, #4]
   85c20:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   85c22:	1a52      	subs	r2, r2, r1
   85c24:	b10b      	cbz	r3, 85c2a <__sflush_r+0x4a>
   85c26:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   85c28:	1ad2      	subs	r2, r2, r3
   85c2a:	4640      	mov	r0, r8
   85c2c:	69e9      	ldr	r1, [r5, #28]
   85c2e:	2300      	movs	r3, #0
   85c30:	47a0      	blx	r4
   85c32:	1c44      	adds	r4, r0, #1
   85c34:	d04a      	beq.n	85ccc <__sflush_r+0xec>
   85c36:	89ab      	ldrh	r3, [r5, #12]
   85c38:	692a      	ldr	r2, [r5, #16]
   85c3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   85c3e:	b29b      	uxth	r3, r3
   85c40:	2100      	movs	r1, #0
   85c42:	602a      	str	r2, [r5, #0]
   85c44:	04da      	lsls	r2, r3, #19
   85c46:	81ab      	strh	r3, [r5, #12]
   85c48:	6069      	str	r1, [r5, #4]
   85c4a:	d44c      	bmi.n	85ce6 <__sflush_r+0x106>
   85c4c:	6b29      	ldr	r1, [r5, #48]	; 0x30
   85c4e:	f8c8 6000 	str.w	r6, [r8]
   85c52:	b311      	cbz	r1, 85c9a <__sflush_r+0xba>
   85c54:	f105 0340 	add.w	r3, r5, #64	; 0x40
   85c58:	4299      	cmp	r1, r3
   85c5a:	d002      	beq.n	85c62 <__sflush_r+0x82>
   85c5c:	4640      	mov	r0, r8
   85c5e:	f000 f9c3 	bl	85fe8 <_free_r>
   85c62:	2000      	movs	r0, #0
   85c64:	6328      	str	r0, [r5, #48]	; 0x30
   85c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c6a:	692e      	ldr	r6, [r5, #16]
   85c6c:	b1ae      	cbz	r6, 85c9a <__sflush_r+0xba>
   85c6e:	0791      	lsls	r1, r2, #30
   85c70:	682c      	ldr	r4, [r5, #0]
   85c72:	bf0c      	ite	eq
   85c74:	696b      	ldreq	r3, [r5, #20]
   85c76:	2300      	movne	r3, #0
   85c78:	602e      	str	r6, [r5, #0]
   85c7a:	1ba4      	subs	r4, r4, r6
   85c7c:	60ab      	str	r3, [r5, #8]
   85c7e:	e00a      	b.n	85c96 <__sflush_r+0xb6>
   85c80:	4632      	mov	r2, r6
   85c82:	4623      	mov	r3, r4
   85c84:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   85c86:	4640      	mov	r0, r8
   85c88:	69e9      	ldr	r1, [r5, #28]
   85c8a:	47b8      	blx	r7
   85c8c:	2800      	cmp	r0, #0
   85c8e:	ebc0 0404 	rsb	r4, r0, r4
   85c92:	4406      	add	r6, r0
   85c94:	dd04      	ble.n	85ca0 <__sflush_r+0xc0>
   85c96:	2c00      	cmp	r4, #0
   85c98:	dcf2      	bgt.n	85c80 <__sflush_r+0xa0>
   85c9a:	2000      	movs	r0, #0
   85c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85ca0:	89ab      	ldrh	r3, [r5, #12]
   85ca2:	f04f 30ff 	mov.w	r0, #4294967295
   85ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85caa:	81ab      	strh	r3, [r5, #12]
   85cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85cb0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   85cb2:	2a00      	cmp	r2, #0
   85cb4:	dca2      	bgt.n	85bfc <__sflush_r+0x1c>
   85cb6:	e7f0      	b.n	85c9a <__sflush_r+0xba>
   85cb8:	2301      	movs	r3, #1
   85cba:	4640      	mov	r0, r8
   85cbc:	69e9      	ldr	r1, [r5, #28]
   85cbe:	47a0      	blx	r4
   85cc0:	1c43      	adds	r3, r0, #1
   85cc2:	4602      	mov	r2, r0
   85cc4:	d01e      	beq.n	85d04 <__sflush_r+0x124>
   85cc6:	89ab      	ldrh	r3, [r5, #12]
   85cc8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85cca:	e7a6      	b.n	85c1a <__sflush_r+0x3a>
   85ccc:	f8d8 3000 	ldr.w	r3, [r8]
   85cd0:	b95b      	cbnz	r3, 85cea <__sflush_r+0x10a>
   85cd2:	89aa      	ldrh	r2, [r5, #12]
   85cd4:	6929      	ldr	r1, [r5, #16]
   85cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   85cda:	b292      	uxth	r2, r2
   85cdc:	606b      	str	r3, [r5, #4]
   85cde:	04d3      	lsls	r3, r2, #19
   85ce0:	81aa      	strh	r2, [r5, #12]
   85ce2:	6029      	str	r1, [r5, #0]
   85ce4:	d5b2      	bpl.n	85c4c <__sflush_r+0x6c>
   85ce6:	6528      	str	r0, [r5, #80]	; 0x50
   85ce8:	e7b0      	b.n	85c4c <__sflush_r+0x6c>
   85cea:	2b1d      	cmp	r3, #29
   85cec:	d001      	beq.n	85cf2 <__sflush_r+0x112>
   85cee:	2b16      	cmp	r3, #22
   85cf0:	d113      	bne.n	85d1a <__sflush_r+0x13a>
   85cf2:	89a9      	ldrh	r1, [r5, #12]
   85cf4:	692b      	ldr	r3, [r5, #16]
   85cf6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   85cfa:	2200      	movs	r2, #0
   85cfc:	81a9      	strh	r1, [r5, #12]
   85cfe:	602b      	str	r3, [r5, #0]
   85d00:	606a      	str	r2, [r5, #4]
   85d02:	e7a3      	b.n	85c4c <__sflush_r+0x6c>
   85d04:	f8d8 3000 	ldr.w	r3, [r8]
   85d08:	2b00      	cmp	r3, #0
   85d0a:	d0dc      	beq.n	85cc6 <__sflush_r+0xe6>
   85d0c:	2b1d      	cmp	r3, #29
   85d0e:	d001      	beq.n	85d14 <__sflush_r+0x134>
   85d10:	2b16      	cmp	r3, #22
   85d12:	d1c5      	bne.n	85ca0 <__sflush_r+0xc0>
   85d14:	f8c8 6000 	str.w	r6, [r8]
   85d18:	e7bf      	b.n	85c9a <__sflush_r+0xba>
   85d1a:	89ab      	ldrh	r3, [r5, #12]
   85d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85d20:	81ab      	strh	r3, [r5, #12]
   85d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85d26:	bf00      	nop

00085d28 <_fflush_r>:
   85d28:	b510      	push	{r4, lr}
   85d2a:	4604      	mov	r4, r0
   85d2c:	b082      	sub	sp, #8
   85d2e:	b108      	cbz	r0, 85d34 <_fflush_r+0xc>
   85d30:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85d32:	b153      	cbz	r3, 85d4a <_fflush_r+0x22>
   85d34:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   85d38:	b908      	cbnz	r0, 85d3e <_fflush_r+0x16>
   85d3a:	b002      	add	sp, #8
   85d3c:	bd10      	pop	{r4, pc}
   85d3e:	4620      	mov	r0, r4
   85d40:	b002      	add	sp, #8
   85d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   85d46:	f7ff bf4b 	b.w	85be0 <__sflush_r>
   85d4a:	9101      	str	r1, [sp, #4]
   85d4c:	f000 f808 	bl	85d60 <__sinit>
   85d50:	9901      	ldr	r1, [sp, #4]
   85d52:	e7ef      	b.n	85d34 <_fflush_r+0xc>

00085d54 <_cleanup_r>:
   85d54:	4901      	ldr	r1, [pc, #4]	; (85d5c <_cleanup_r+0x8>)
   85d56:	f000 bb9f 	b.w	86498 <_fwalk>
   85d5a:	bf00      	nop
   85d5c:	00087375 	.word	0x00087375

00085d60 <__sinit>:
   85d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85d64:	6b84      	ldr	r4, [r0, #56]	; 0x38
   85d66:	b083      	sub	sp, #12
   85d68:	4607      	mov	r7, r0
   85d6a:	2c00      	cmp	r4, #0
   85d6c:	d165      	bne.n	85e3a <__sinit+0xda>
   85d6e:	687d      	ldr	r5, [r7, #4]
   85d70:	4833      	ldr	r0, [pc, #204]	; (85e40 <__sinit+0xe0>)
   85d72:	2304      	movs	r3, #4
   85d74:	2103      	movs	r1, #3
   85d76:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   85d7a:	63f8      	str	r0, [r7, #60]	; 0x3c
   85d7c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   85d80:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   85d84:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   85d88:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85d8c:	81ab      	strh	r3, [r5, #12]
   85d8e:	602c      	str	r4, [r5, #0]
   85d90:	606c      	str	r4, [r5, #4]
   85d92:	60ac      	str	r4, [r5, #8]
   85d94:	666c      	str	r4, [r5, #100]	; 0x64
   85d96:	81ec      	strh	r4, [r5, #14]
   85d98:	612c      	str	r4, [r5, #16]
   85d9a:	616c      	str	r4, [r5, #20]
   85d9c:	61ac      	str	r4, [r5, #24]
   85d9e:	4621      	mov	r1, r4
   85da0:	2208      	movs	r2, #8
   85da2:	f7fe fed3 	bl	84b4c <memset>
   85da6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 85e44 <__sinit+0xe4>
   85daa:	68be      	ldr	r6, [r7, #8]
   85dac:	f8df a098 	ldr.w	sl, [pc, #152]	; 85e48 <__sinit+0xe8>
   85db0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 85e4c <__sinit+0xec>
   85db4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 85e50 <__sinit+0xf0>
   85db8:	2301      	movs	r3, #1
   85dba:	2209      	movs	r2, #9
   85dbc:	61ed      	str	r5, [r5, #28]
   85dbe:	f8c5 b020 	str.w	fp, [r5, #32]
   85dc2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85dc6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85dca:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85dce:	4621      	mov	r1, r4
   85dd0:	81f3      	strh	r3, [r6, #14]
   85dd2:	81b2      	strh	r2, [r6, #12]
   85dd4:	6034      	str	r4, [r6, #0]
   85dd6:	6074      	str	r4, [r6, #4]
   85dd8:	60b4      	str	r4, [r6, #8]
   85dda:	6674      	str	r4, [r6, #100]	; 0x64
   85ddc:	6134      	str	r4, [r6, #16]
   85dde:	6174      	str	r4, [r6, #20]
   85de0:	61b4      	str	r4, [r6, #24]
   85de2:	2208      	movs	r2, #8
   85de4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   85de8:	9301      	str	r3, [sp, #4]
   85dea:	f7fe feaf 	bl	84b4c <memset>
   85dee:	68fd      	ldr	r5, [r7, #12]
   85df0:	2012      	movs	r0, #18
   85df2:	2202      	movs	r2, #2
   85df4:	61f6      	str	r6, [r6, #28]
   85df6:	f8c6 b020 	str.w	fp, [r6, #32]
   85dfa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   85dfe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   85e02:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   85e06:	4621      	mov	r1, r4
   85e08:	81a8      	strh	r0, [r5, #12]
   85e0a:	81ea      	strh	r2, [r5, #14]
   85e0c:	602c      	str	r4, [r5, #0]
   85e0e:	606c      	str	r4, [r5, #4]
   85e10:	60ac      	str	r4, [r5, #8]
   85e12:	666c      	str	r4, [r5, #100]	; 0x64
   85e14:	612c      	str	r4, [r5, #16]
   85e16:	616c      	str	r4, [r5, #20]
   85e18:	61ac      	str	r4, [r5, #24]
   85e1a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85e1e:	2208      	movs	r2, #8
   85e20:	f7fe fe94 	bl	84b4c <memset>
   85e24:	9b01      	ldr	r3, [sp, #4]
   85e26:	61ed      	str	r5, [r5, #28]
   85e28:	f8c5 b020 	str.w	fp, [r5, #32]
   85e2c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85e30:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85e34:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85e38:	63bb      	str	r3, [r7, #56]	; 0x38
   85e3a:	b003      	add	sp, #12
   85e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e40:	00085d55 	.word	0x00085d55
   85e44:	00087069 	.word	0x00087069
   85e48:	0008708d 	.word	0x0008708d
   85e4c:	000870c5 	.word	0x000870c5
   85e50:	000870e5 	.word	0x000870e5

00085e54 <__sfp_lock_acquire>:
   85e54:	4770      	bx	lr
   85e56:	bf00      	nop

00085e58 <__sfp_lock_release>:
   85e58:	4770      	bx	lr
   85e5a:	bf00      	nop

00085e5c <__libc_fini_array>:
   85e5c:	b538      	push	{r3, r4, r5, lr}
   85e5e:	4d09      	ldr	r5, [pc, #36]	; (85e84 <__libc_fini_array+0x28>)
   85e60:	4c09      	ldr	r4, [pc, #36]	; (85e88 <__libc_fini_array+0x2c>)
   85e62:	1b64      	subs	r4, r4, r5
   85e64:	10a4      	asrs	r4, r4, #2
   85e66:	bf18      	it	ne
   85e68:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   85e6c:	d005      	beq.n	85e7a <__libc_fini_array+0x1e>
   85e6e:	3c01      	subs	r4, #1
   85e70:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   85e74:	4798      	blx	r3
   85e76:	2c00      	cmp	r4, #0
   85e78:	d1f9      	bne.n	85e6e <__libc_fini_array+0x12>
   85e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85e7e:	f001 bef9 	b.w	87c74 <_fini>
   85e82:	bf00      	nop
   85e84:	00087c80 	.word	0x00087c80
   85e88:	00087c84 	.word	0x00087c84

00085e8c <_fputwc_r>:
   85e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85e90:	8993      	ldrh	r3, [r2, #12]
   85e92:	460f      	mov	r7, r1
   85e94:	0499      	lsls	r1, r3, #18
   85e96:	b082      	sub	sp, #8
   85e98:	4614      	mov	r4, r2
   85e9a:	4680      	mov	r8, r0
   85e9c:	d406      	bmi.n	85eac <_fputwc_r+0x20>
   85e9e:	6e52      	ldr	r2, [r2, #100]	; 0x64
   85ea0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85ea4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85ea8:	81a3      	strh	r3, [r4, #12]
   85eaa:	6662      	str	r2, [r4, #100]	; 0x64
   85eac:	f000 fb1c 	bl	864e8 <__locale_mb_cur_max>
   85eb0:	2801      	cmp	r0, #1
   85eb2:	d03e      	beq.n	85f32 <_fputwc_r+0xa6>
   85eb4:	463a      	mov	r2, r7
   85eb6:	4640      	mov	r0, r8
   85eb8:	a901      	add	r1, sp, #4
   85eba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   85ebe:	f001 f969 	bl	87194 <_wcrtomb_r>
   85ec2:	1c42      	adds	r2, r0, #1
   85ec4:	4606      	mov	r6, r0
   85ec6:	d02d      	beq.n	85f24 <_fputwc_r+0x98>
   85ec8:	2800      	cmp	r0, #0
   85eca:	d03a      	beq.n	85f42 <_fputwc_r+0xb6>
   85ecc:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85ed0:	2500      	movs	r5, #0
   85ed2:	e009      	b.n	85ee8 <_fputwc_r+0x5c>
   85ed4:	6823      	ldr	r3, [r4, #0]
   85ed6:	7019      	strb	r1, [r3, #0]
   85ed8:	6823      	ldr	r3, [r4, #0]
   85eda:	3301      	adds	r3, #1
   85edc:	6023      	str	r3, [r4, #0]
   85ede:	3501      	adds	r5, #1
   85ee0:	42b5      	cmp	r5, r6
   85ee2:	d22e      	bcs.n	85f42 <_fputwc_r+0xb6>
   85ee4:	ab01      	add	r3, sp, #4
   85ee6:	5ce9      	ldrb	r1, [r5, r3]
   85ee8:	68a3      	ldr	r3, [r4, #8]
   85eea:	3b01      	subs	r3, #1
   85eec:	2b00      	cmp	r3, #0
   85eee:	60a3      	str	r3, [r4, #8]
   85ef0:	daf0      	bge.n	85ed4 <_fputwc_r+0x48>
   85ef2:	69a2      	ldr	r2, [r4, #24]
   85ef4:	4293      	cmp	r3, r2
   85ef6:	db06      	blt.n	85f06 <_fputwc_r+0x7a>
   85ef8:	6823      	ldr	r3, [r4, #0]
   85efa:	7019      	strb	r1, [r3, #0]
   85efc:	6823      	ldr	r3, [r4, #0]
   85efe:	7819      	ldrb	r1, [r3, #0]
   85f00:	3301      	adds	r3, #1
   85f02:	290a      	cmp	r1, #10
   85f04:	d1ea      	bne.n	85edc <_fputwc_r+0x50>
   85f06:	4640      	mov	r0, r8
   85f08:	4622      	mov	r2, r4
   85f0a:	f001 f8ef 	bl	870ec <__swbuf_r>
   85f0e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   85f12:	4258      	negs	r0, r3
   85f14:	4158      	adcs	r0, r3
   85f16:	2800      	cmp	r0, #0
   85f18:	d0e1      	beq.n	85ede <_fputwc_r+0x52>
   85f1a:	f04f 30ff 	mov.w	r0, #4294967295
   85f1e:	b002      	add	sp, #8
   85f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85f24:	89a3      	ldrh	r3, [r4, #12]
   85f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85f2a:	81a3      	strh	r3, [r4, #12]
   85f2c:	b002      	add	sp, #8
   85f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85f32:	1e7b      	subs	r3, r7, #1
   85f34:	2bfe      	cmp	r3, #254	; 0xfe
   85f36:	d8bd      	bhi.n	85eb4 <_fputwc_r+0x28>
   85f38:	b2f9      	uxtb	r1, r7
   85f3a:	4606      	mov	r6, r0
   85f3c:	f88d 1004 	strb.w	r1, [sp, #4]
   85f40:	e7c6      	b.n	85ed0 <_fputwc_r+0x44>
   85f42:	4638      	mov	r0, r7
   85f44:	b002      	add	sp, #8
   85f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85f4a:	bf00      	nop

00085f4c <_malloc_trim_r>:
   85f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85f4e:	4d23      	ldr	r5, [pc, #140]	; (85fdc <_malloc_trim_r+0x90>)
   85f50:	460f      	mov	r7, r1
   85f52:	4604      	mov	r4, r0
   85f54:	f000 fe92 	bl	86c7c <__malloc_lock>
   85f58:	68ab      	ldr	r3, [r5, #8]
   85f5a:	685e      	ldr	r6, [r3, #4]
   85f5c:	f026 0603 	bic.w	r6, r6, #3
   85f60:	1bf1      	subs	r1, r6, r7
   85f62:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   85f66:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   85f6a:	f021 010f 	bic.w	r1, r1, #15
   85f6e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   85f72:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   85f76:	db07      	blt.n	85f88 <_malloc_trim_r+0x3c>
   85f78:	4620      	mov	r0, r4
   85f7a:	2100      	movs	r1, #0
   85f7c:	f001 f862 	bl	87044 <_sbrk_r>
   85f80:	68ab      	ldr	r3, [r5, #8]
   85f82:	4433      	add	r3, r6
   85f84:	4298      	cmp	r0, r3
   85f86:	d004      	beq.n	85f92 <_malloc_trim_r+0x46>
   85f88:	4620      	mov	r0, r4
   85f8a:	f000 fe79 	bl	86c80 <__malloc_unlock>
   85f8e:	2000      	movs	r0, #0
   85f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85f92:	4620      	mov	r0, r4
   85f94:	4279      	negs	r1, r7
   85f96:	f001 f855 	bl	87044 <_sbrk_r>
   85f9a:	3001      	adds	r0, #1
   85f9c:	d00d      	beq.n	85fba <_malloc_trim_r+0x6e>
   85f9e:	4b10      	ldr	r3, [pc, #64]	; (85fe0 <_malloc_trim_r+0x94>)
   85fa0:	68aa      	ldr	r2, [r5, #8]
   85fa2:	6819      	ldr	r1, [r3, #0]
   85fa4:	1bf6      	subs	r6, r6, r7
   85fa6:	f046 0601 	orr.w	r6, r6, #1
   85faa:	4620      	mov	r0, r4
   85fac:	1bc9      	subs	r1, r1, r7
   85fae:	6056      	str	r6, [r2, #4]
   85fb0:	6019      	str	r1, [r3, #0]
   85fb2:	f000 fe65 	bl	86c80 <__malloc_unlock>
   85fb6:	2001      	movs	r0, #1
   85fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85fba:	4620      	mov	r0, r4
   85fbc:	2100      	movs	r1, #0
   85fbe:	f001 f841 	bl	87044 <_sbrk_r>
   85fc2:	68ab      	ldr	r3, [r5, #8]
   85fc4:	1ac2      	subs	r2, r0, r3
   85fc6:	2a0f      	cmp	r2, #15
   85fc8:	ddde      	ble.n	85f88 <_malloc_trim_r+0x3c>
   85fca:	4d06      	ldr	r5, [pc, #24]	; (85fe4 <_malloc_trim_r+0x98>)
   85fcc:	4904      	ldr	r1, [pc, #16]	; (85fe0 <_malloc_trim_r+0x94>)
   85fce:	682d      	ldr	r5, [r5, #0]
   85fd0:	f042 0201 	orr.w	r2, r2, #1
   85fd4:	1b40      	subs	r0, r0, r5
   85fd6:	605a      	str	r2, [r3, #4]
   85fd8:	6008      	str	r0, [r1, #0]
   85fda:	e7d5      	b.n	85f88 <_malloc_trim_r+0x3c>
   85fdc:	200705e0 	.word	0x200705e0
   85fe0:	20078cc8 	.word	0x20078cc8
   85fe4:	200709ec 	.word	0x200709ec

00085fe8 <_free_r>:
   85fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85fec:	460d      	mov	r5, r1
   85fee:	4606      	mov	r6, r0
   85ff0:	2900      	cmp	r1, #0
   85ff2:	d055      	beq.n	860a0 <_free_r+0xb8>
   85ff4:	f000 fe42 	bl	86c7c <__malloc_lock>
   85ff8:	f855 1c04 	ldr.w	r1, [r5, #-4]
   85ffc:	f8df c170 	ldr.w	ip, [pc, #368]	; 86170 <_free_r+0x188>
   86000:	f1a5 0408 	sub.w	r4, r5, #8
   86004:	f021 0301 	bic.w	r3, r1, #1
   86008:	18e2      	adds	r2, r4, r3
   8600a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8600e:	6857      	ldr	r7, [r2, #4]
   86010:	4290      	cmp	r0, r2
   86012:	f027 0703 	bic.w	r7, r7, #3
   86016:	d068      	beq.n	860ea <_free_r+0x102>
   86018:	f011 0101 	ands.w	r1, r1, #1
   8601c:	6057      	str	r7, [r2, #4]
   8601e:	d032      	beq.n	86086 <_free_r+0x9e>
   86020:	2100      	movs	r1, #0
   86022:	19d0      	adds	r0, r2, r7
   86024:	6840      	ldr	r0, [r0, #4]
   86026:	07c0      	lsls	r0, r0, #31
   86028:	d406      	bmi.n	86038 <_free_r+0x50>
   8602a:	443b      	add	r3, r7
   8602c:	6890      	ldr	r0, [r2, #8]
   8602e:	2900      	cmp	r1, #0
   86030:	d04d      	beq.n	860ce <_free_r+0xe6>
   86032:	68d2      	ldr	r2, [r2, #12]
   86034:	60c2      	str	r2, [r0, #12]
   86036:	6090      	str	r0, [r2, #8]
   86038:	f043 0201 	orr.w	r2, r3, #1
   8603c:	6062      	str	r2, [r4, #4]
   8603e:	50e3      	str	r3, [r4, r3]
   86040:	b9e1      	cbnz	r1, 8607c <_free_r+0x94>
   86042:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86046:	d32d      	bcc.n	860a4 <_free_r+0xbc>
   86048:	0a5a      	lsrs	r2, r3, #9
   8604a:	2a04      	cmp	r2, #4
   8604c:	d869      	bhi.n	86122 <_free_r+0x13a>
   8604e:	0998      	lsrs	r0, r3, #6
   86050:	3038      	adds	r0, #56	; 0x38
   86052:	0041      	lsls	r1, r0, #1
   86054:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   86058:	f8dc 2008 	ldr.w	r2, [ip, #8]
   8605c:	4944      	ldr	r1, [pc, #272]	; (86170 <_free_r+0x188>)
   8605e:	4562      	cmp	r2, ip
   86060:	d065      	beq.n	8612e <_free_r+0x146>
   86062:	6851      	ldr	r1, [r2, #4]
   86064:	f021 0103 	bic.w	r1, r1, #3
   86068:	428b      	cmp	r3, r1
   8606a:	d202      	bcs.n	86072 <_free_r+0x8a>
   8606c:	6892      	ldr	r2, [r2, #8]
   8606e:	4594      	cmp	ip, r2
   86070:	d1f7      	bne.n	86062 <_free_r+0x7a>
   86072:	68d3      	ldr	r3, [r2, #12]
   86074:	60e3      	str	r3, [r4, #12]
   86076:	60a2      	str	r2, [r4, #8]
   86078:	609c      	str	r4, [r3, #8]
   8607a:	60d4      	str	r4, [r2, #12]
   8607c:	4630      	mov	r0, r6
   8607e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86082:	f000 bdfd 	b.w	86c80 <__malloc_unlock>
   86086:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8608a:	f10c 0808 	add.w	r8, ip, #8
   8608e:	1b64      	subs	r4, r4, r5
   86090:	68a0      	ldr	r0, [r4, #8]
   86092:	442b      	add	r3, r5
   86094:	4540      	cmp	r0, r8
   86096:	d042      	beq.n	8611e <_free_r+0x136>
   86098:	68e5      	ldr	r5, [r4, #12]
   8609a:	60c5      	str	r5, [r0, #12]
   8609c:	60a8      	str	r0, [r5, #8]
   8609e:	e7c0      	b.n	86022 <_free_r+0x3a>
   860a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   860a4:	08db      	lsrs	r3, r3, #3
   860a6:	109a      	asrs	r2, r3, #2
   860a8:	2001      	movs	r0, #1
   860aa:	4090      	lsls	r0, r2
   860ac:	f8dc 1004 	ldr.w	r1, [ip, #4]
   860b0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   860b4:	689a      	ldr	r2, [r3, #8]
   860b6:	4301      	orrs	r1, r0
   860b8:	60a2      	str	r2, [r4, #8]
   860ba:	60e3      	str	r3, [r4, #12]
   860bc:	f8cc 1004 	str.w	r1, [ip, #4]
   860c0:	4630      	mov	r0, r6
   860c2:	609c      	str	r4, [r3, #8]
   860c4:	60d4      	str	r4, [r2, #12]
   860c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   860ca:	f000 bdd9 	b.w	86c80 <__malloc_unlock>
   860ce:	4d29      	ldr	r5, [pc, #164]	; (86174 <_free_r+0x18c>)
   860d0:	42a8      	cmp	r0, r5
   860d2:	d1ae      	bne.n	86032 <_free_r+0x4a>
   860d4:	f043 0201 	orr.w	r2, r3, #1
   860d8:	f8cc 4014 	str.w	r4, [ip, #20]
   860dc:	f8cc 4010 	str.w	r4, [ip, #16]
   860e0:	60e0      	str	r0, [r4, #12]
   860e2:	60a0      	str	r0, [r4, #8]
   860e4:	6062      	str	r2, [r4, #4]
   860e6:	50e3      	str	r3, [r4, r3]
   860e8:	e7c8      	b.n	8607c <_free_r+0x94>
   860ea:	441f      	add	r7, r3
   860ec:	07cb      	lsls	r3, r1, #31
   860ee:	d407      	bmi.n	86100 <_free_r+0x118>
   860f0:	f855 1c08 	ldr.w	r1, [r5, #-8]
   860f4:	1a64      	subs	r4, r4, r1
   860f6:	68e3      	ldr	r3, [r4, #12]
   860f8:	68a2      	ldr	r2, [r4, #8]
   860fa:	440f      	add	r7, r1
   860fc:	60d3      	str	r3, [r2, #12]
   860fe:	609a      	str	r2, [r3, #8]
   86100:	4b1d      	ldr	r3, [pc, #116]	; (86178 <_free_r+0x190>)
   86102:	f047 0201 	orr.w	r2, r7, #1
   86106:	681b      	ldr	r3, [r3, #0]
   86108:	6062      	str	r2, [r4, #4]
   8610a:	429f      	cmp	r7, r3
   8610c:	f8cc 4008 	str.w	r4, [ip, #8]
   86110:	d3b4      	bcc.n	8607c <_free_r+0x94>
   86112:	4b1a      	ldr	r3, [pc, #104]	; (8617c <_free_r+0x194>)
   86114:	4630      	mov	r0, r6
   86116:	6819      	ldr	r1, [r3, #0]
   86118:	f7ff ff18 	bl	85f4c <_malloc_trim_r>
   8611c:	e7ae      	b.n	8607c <_free_r+0x94>
   8611e:	2101      	movs	r1, #1
   86120:	e77f      	b.n	86022 <_free_r+0x3a>
   86122:	2a14      	cmp	r2, #20
   86124:	d80b      	bhi.n	8613e <_free_r+0x156>
   86126:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   8612a:	0041      	lsls	r1, r0, #1
   8612c:	e792      	b.n	86054 <_free_r+0x6c>
   8612e:	1080      	asrs	r0, r0, #2
   86130:	2501      	movs	r5, #1
   86132:	4085      	lsls	r5, r0
   86134:	6848      	ldr	r0, [r1, #4]
   86136:	4613      	mov	r3, r2
   86138:	4328      	orrs	r0, r5
   8613a:	6048      	str	r0, [r1, #4]
   8613c:	e79a      	b.n	86074 <_free_r+0x8c>
   8613e:	2a54      	cmp	r2, #84	; 0x54
   86140:	d803      	bhi.n	8614a <_free_r+0x162>
   86142:	0b18      	lsrs	r0, r3, #12
   86144:	306e      	adds	r0, #110	; 0x6e
   86146:	0041      	lsls	r1, r0, #1
   86148:	e784      	b.n	86054 <_free_r+0x6c>
   8614a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8614e:	d803      	bhi.n	86158 <_free_r+0x170>
   86150:	0bd8      	lsrs	r0, r3, #15
   86152:	3077      	adds	r0, #119	; 0x77
   86154:	0041      	lsls	r1, r0, #1
   86156:	e77d      	b.n	86054 <_free_r+0x6c>
   86158:	f240 5154 	movw	r1, #1364	; 0x554
   8615c:	428a      	cmp	r2, r1
   8615e:	d803      	bhi.n	86168 <_free_r+0x180>
   86160:	0c98      	lsrs	r0, r3, #18
   86162:	307c      	adds	r0, #124	; 0x7c
   86164:	0041      	lsls	r1, r0, #1
   86166:	e775      	b.n	86054 <_free_r+0x6c>
   86168:	21fc      	movs	r1, #252	; 0xfc
   8616a:	207e      	movs	r0, #126	; 0x7e
   8616c:	e772      	b.n	86054 <_free_r+0x6c>
   8616e:	bf00      	nop
   86170:	200705e0 	.word	0x200705e0
   86174:	200705e8 	.word	0x200705e8
   86178:	200709e8 	.word	0x200709e8
   8617c:	20078cc4 	.word	0x20078cc4

00086180 <__sfvwrite_r>:
   86180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86184:	6893      	ldr	r3, [r2, #8]
   86186:	b083      	sub	sp, #12
   86188:	4616      	mov	r6, r2
   8618a:	4681      	mov	r9, r0
   8618c:	460c      	mov	r4, r1
   8618e:	b32b      	cbz	r3, 861dc <__sfvwrite_r+0x5c>
   86190:	898b      	ldrh	r3, [r1, #12]
   86192:	0719      	lsls	r1, r3, #28
   86194:	d526      	bpl.n	861e4 <__sfvwrite_r+0x64>
   86196:	6922      	ldr	r2, [r4, #16]
   86198:	b322      	cbz	r2, 861e4 <__sfvwrite_r+0x64>
   8619a:	f003 0202 	and.w	r2, r3, #2
   8619e:	b292      	uxth	r2, r2
   861a0:	6835      	ldr	r5, [r6, #0]
   861a2:	2a00      	cmp	r2, #0
   861a4:	d02c      	beq.n	86200 <__sfvwrite_r+0x80>
   861a6:	f04f 0a00 	mov.w	sl, #0
   861aa:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 86494 <__sfvwrite_r+0x314>
   861ae:	46d0      	mov	r8, sl
   861b0:	45d8      	cmp	r8, fp
   861b2:	bf34      	ite	cc
   861b4:	4643      	movcc	r3, r8
   861b6:	465b      	movcs	r3, fp
   861b8:	4652      	mov	r2, sl
   861ba:	4648      	mov	r0, r9
   861bc:	f1b8 0f00 	cmp.w	r8, #0
   861c0:	d04f      	beq.n	86262 <__sfvwrite_r+0xe2>
   861c2:	69e1      	ldr	r1, [r4, #28]
   861c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   861c6:	47b8      	blx	r7
   861c8:	2800      	cmp	r0, #0
   861ca:	dd56      	ble.n	8627a <__sfvwrite_r+0xfa>
   861cc:	68b3      	ldr	r3, [r6, #8]
   861ce:	4482      	add	sl, r0
   861d0:	1a1b      	subs	r3, r3, r0
   861d2:	ebc0 0808 	rsb	r8, r0, r8
   861d6:	60b3      	str	r3, [r6, #8]
   861d8:	2b00      	cmp	r3, #0
   861da:	d1e9      	bne.n	861b0 <__sfvwrite_r+0x30>
   861dc:	2000      	movs	r0, #0
   861de:	b003      	add	sp, #12
   861e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   861e4:	4648      	mov	r0, r9
   861e6:	4621      	mov	r1, r4
   861e8:	f7ff fc88 	bl	85afc <__swsetup_r>
   861ec:	2800      	cmp	r0, #0
   861ee:	f040 8148 	bne.w	86482 <__sfvwrite_r+0x302>
   861f2:	89a3      	ldrh	r3, [r4, #12]
   861f4:	6835      	ldr	r5, [r6, #0]
   861f6:	f003 0202 	and.w	r2, r3, #2
   861fa:	b292      	uxth	r2, r2
   861fc:	2a00      	cmp	r2, #0
   861fe:	d1d2      	bne.n	861a6 <__sfvwrite_r+0x26>
   86200:	f013 0a01 	ands.w	sl, r3, #1
   86204:	d142      	bne.n	8628c <__sfvwrite_r+0x10c>
   86206:	46d0      	mov	r8, sl
   86208:	f1b8 0f00 	cmp.w	r8, #0
   8620c:	d023      	beq.n	86256 <__sfvwrite_r+0xd6>
   8620e:	059a      	lsls	r2, r3, #22
   86210:	68a7      	ldr	r7, [r4, #8]
   86212:	d576      	bpl.n	86302 <__sfvwrite_r+0x182>
   86214:	45b8      	cmp	r8, r7
   86216:	f0c0 80a4 	bcc.w	86362 <__sfvwrite_r+0x1e2>
   8621a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8621e:	f040 80b2 	bne.w	86386 <__sfvwrite_r+0x206>
   86222:	6820      	ldr	r0, [r4, #0]
   86224:	46bb      	mov	fp, r7
   86226:	4651      	mov	r1, sl
   86228:	465a      	mov	r2, fp
   8622a:	f000 fcc1 	bl	86bb0 <memmove>
   8622e:	68a2      	ldr	r2, [r4, #8]
   86230:	6821      	ldr	r1, [r4, #0]
   86232:	1bd2      	subs	r2, r2, r7
   86234:	eb01 030b 	add.w	r3, r1, fp
   86238:	60a2      	str	r2, [r4, #8]
   8623a:	6023      	str	r3, [r4, #0]
   8623c:	4642      	mov	r2, r8
   8623e:	68b3      	ldr	r3, [r6, #8]
   86240:	4492      	add	sl, r2
   86242:	1a9b      	subs	r3, r3, r2
   86244:	ebc2 0808 	rsb	r8, r2, r8
   86248:	60b3      	str	r3, [r6, #8]
   8624a:	2b00      	cmp	r3, #0
   8624c:	d0c6      	beq.n	861dc <__sfvwrite_r+0x5c>
   8624e:	89a3      	ldrh	r3, [r4, #12]
   86250:	f1b8 0f00 	cmp.w	r8, #0
   86254:	d1db      	bne.n	8620e <__sfvwrite_r+0x8e>
   86256:	f8d5 a000 	ldr.w	sl, [r5]
   8625a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8625e:	3508      	adds	r5, #8
   86260:	e7d2      	b.n	86208 <__sfvwrite_r+0x88>
   86262:	f8d5 a000 	ldr.w	sl, [r5]
   86266:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8626a:	3508      	adds	r5, #8
   8626c:	e7a0      	b.n	861b0 <__sfvwrite_r+0x30>
   8626e:	4648      	mov	r0, r9
   86270:	4621      	mov	r1, r4
   86272:	f7ff fd59 	bl	85d28 <_fflush_r>
   86276:	2800      	cmp	r0, #0
   86278:	d059      	beq.n	8632e <__sfvwrite_r+0x1ae>
   8627a:	89a3      	ldrh	r3, [r4, #12]
   8627c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86280:	f04f 30ff 	mov.w	r0, #4294967295
   86284:	81a3      	strh	r3, [r4, #12]
   86286:	b003      	add	sp, #12
   86288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8628c:	4692      	mov	sl, r2
   8628e:	9201      	str	r2, [sp, #4]
   86290:	4693      	mov	fp, r2
   86292:	4690      	mov	r8, r2
   86294:	f1b8 0f00 	cmp.w	r8, #0
   86298:	d02b      	beq.n	862f2 <__sfvwrite_r+0x172>
   8629a:	9f01      	ldr	r7, [sp, #4]
   8629c:	2f00      	cmp	r7, #0
   8629e:	d064      	beq.n	8636a <__sfvwrite_r+0x1ea>
   862a0:	6820      	ldr	r0, [r4, #0]
   862a2:	6921      	ldr	r1, [r4, #16]
   862a4:	45c2      	cmp	sl, r8
   862a6:	bf34      	ite	cc
   862a8:	4653      	movcc	r3, sl
   862aa:	4643      	movcs	r3, r8
   862ac:	4288      	cmp	r0, r1
   862ae:	461f      	mov	r7, r3
   862b0:	f8d4 c008 	ldr.w	ip, [r4, #8]
   862b4:	6962      	ldr	r2, [r4, #20]
   862b6:	d903      	bls.n	862c0 <__sfvwrite_r+0x140>
   862b8:	4494      	add	ip, r2
   862ba:	4563      	cmp	r3, ip
   862bc:	f300 80ae 	bgt.w	8641c <__sfvwrite_r+0x29c>
   862c0:	4293      	cmp	r3, r2
   862c2:	db36      	blt.n	86332 <__sfvwrite_r+0x1b2>
   862c4:	4613      	mov	r3, r2
   862c6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   862c8:	4648      	mov	r0, r9
   862ca:	69e1      	ldr	r1, [r4, #28]
   862cc:	465a      	mov	r2, fp
   862ce:	47b8      	blx	r7
   862d0:	1e07      	subs	r7, r0, #0
   862d2:	ddd2      	ble.n	8627a <__sfvwrite_r+0xfa>
   862d4:	ebba 0a07 	subs.w	sl, sl, r7
   862d8:	d03a      	beq.n	86350 <__sfvwrite_r+0x1d0>
   862da:	68b3      	ldr	r3, [r6, #8]
   862dc:	44bb      	add	fp, r7
   862de:	1bdb      	subs	r3, r3, r7
   862e0:	ebc7 0808 	rsb	r8, r7, r8
   862e4:	60b3      	str	r3, [r6, #8]
   862e6:	2b00      	cmp	r3, #0
   862e8:	f43f af78 	beq.w	861dc <__sfvwrite_r+0x5c>
   862ec:	f1b8 0f00 	cmp.w	r8, #0
   862f0:	d1d3      	bne.n	8629a <__sfvwrite_r+0x11a>
   862f2:	2700      	movs	r7, #0
   862f4:	f8d5 b000 	ldr.w	fp, [r5]
   862f8:	f8d5 8004 	ldr.w	r8, [r5, #4]
   862fc:	9701      	str	r7, [sp, #4]
   862fe:	3508      	adds	r5, #8
   86300:	e7c8      	b.n	86294 <__sfvwrite_r+0x114>
   86302:	6820      	ldr	r0, [r4, #0]
   86304:	6923      	ldr	r3, [r4, #16]
   86306:	4298      	cmp	r0, r3
   86308:	d802      	bhi.n	86310 <__sfvwrite_r+0x190>
   8630a:	6963      	ldr	r3, [r4, #20]
   8630c:	4598      	cmp	r8, r3
   8630e:	d272      	bcs.n	863f6 <__sfvwrite_r+0x276>
   86310:	45b8      	cmp	r8, r7
   86312:	bf38      	it	cc
   86314:	4647      	movcc	r7, r8
   86316:	463a      	mov	r2, r7
   86318:	4651      	mov	r1, sl
   8631a:	f000 fc49 	bl	86bb0 <memmove>
   8631e:	68a3      	ldr	r3, [r4, #8]
   86320:	6822      	ldr	r2, [r4, #0]
   86322:	1bdb      	subs	r3, r3, r7
   86324:	443a      	add	r2, r7
   86326:	60a3      	str	r3, [r4, #8]
   86328:	6022      	str	r2, [r4, #0]
   8632a:	2b00      	cmp	r3, #0
   8632c:	d09f      	beq.n	8626e <__sfvwrite_r+0xee>
   8632e:	463a      	mov	r2, r7
   86330:	e785      	b.n	8623e <__sfvwrite_r+0xbe>
   86332:	461a      	mov	r2, r3
   86334:	4659      	mov	r1, fp
   86336:	9300      	str	r3, [sp, #0]
   86338:	f000 fc3a 	bl	86bb0 <memmove>
   8633c:	9b00      	ldr	r3, [sp, #0]
   8633e:	68a1      	ldr	r1, [r4, #8]
   86340:	6822      	ldr	r2, [r4, #0]
   86342:	1ac9      	subs	r1, r1, r3
   86344:	ebba 0a07 	subs.w	sl, sl, r7
   86348:	4413      	add	r3, r2
   8634a:	60a1      	str	r1, [r4, #8]
   8634c:	6023      	str	r3, [r4, #0]
   8634e:	d1c4      	bne.n	862da <__sfvwrite_r+0x15a>
   86350:	4648      	mov	r0, r9
   86352:	4621      	mov	r1, r4
   86354:	f7ff fce8 	bl	85d28 <_fflush_r>
   86358:	2800      	cmp	r0, #0
   8635a:	d18e      	bne.n	8627a <__sfvwrite_r+0xfa>
   8635c:	f8cd a004 	str.w	sl, [sp, #4]
   86360:	e7bb      	b.n	862da <__sfvwrite_r+0x15a>
   86362:	6820      	ldr	r0, [r4, #0]
   86364:	4647      	mov	r7, r8
   86366:	46c3      	mov	fp, r8
   86368:	e75d      	b.n	86226 <__sfvwrite_r+0xa6>
   8636a:	4658      	mov	r0, fp
   8636c:	210a      	movs	r1, #10
   8636e:	4642      	mov	r2, r8
   86370:	f000 fbd4 	bl	86b1c <memchr>
   86374:	2800      	cmp	r0, #0
   86376:	d07f      	beq.n	86478 <__sfvwrite_r+0x2f8>
   86378:	f100 0a01 	add.w	sl, r0, #1
   8637c:	2701      	movs	r7, #1
   8637e:	ebcb 0a0a 	rsb	sl, fp, sl
   86382:	9701      	str	r7, [sp, #4]
   86384:	e78c      	b.n	862a0 <__sfvwrite_r+0x120>
   86386:	6822      	ldr	r2, [r4, #0]
   86388:	6921      	ldr	r1, [r4, #16]
   8638a:	6967      	ldr	r7, [r4, #20]
   8638c:	ebc1 0c02 	rsb	ip, r1, r2
   86390:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   86394:	f10c 0201 	add.w	r2, ip, #1
   86398:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   8639c:	4442      	add	r2, r8
   8639e:	107f      	asrs	r7, r7, #1
   863a0:	4297      	cmp	r7, r2
   863a2:	bf34      	ite	cc
   863a4:	4617      	movcc	r7, r2
   863a6:	463a      	movcs	r2, r7
   863a8:	055b      	lsls	r3, r3, #21
   863aa:	d54f      	bpl.n	8644c <__sfvwrite_r+0x2cc>
   863ac:	4611      	mov	r1, r2
   863ae:	4648      	mov	r0, r9
   863b0:	f8cd c000 	str.w	ip, [sp]
   863b4:	f000 f916 	bl	865e4 <_malloc_r>
   863b8:	f8dd c000 	ldr.w	ip, [sp]
   863bc:	4683      	mov	fp, r0
   863be:	2800      	cmp	r0, #0
   863c0:	d062      	beq.n	86488 <__sfvwrite_r+0x308>
   863c2:	4662      	mov	r2, ip
   863c4:	6921      	ldr	r1, [r4, #16]
   863c6:	f8cd c000 	str.w	ip, [sp]
   863ca:	f7fe fb49 	bl	84a60 <memcpy>
   863ce:	89a2      	ldrh	r2, [r4, #12]
   863d0:	f8dd c000 	ldr.w	ip, [sp]
   863d4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   863d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   863dc:	81a2      	strh	r2, [r4, #12]
   863de:	eb0b 000c 	add.w	r0, fp, ip
   863e2:	ebcc 0207 	rsb	r2, ip, r7
   863e6:	f8c4 b010 	str.w	fp, [r4, #16]
   863ea:	6167      	str	r7, [r4, #20]
   863ec:	6020      	str	r0, [r4, #0]
   863ee:	60a2      	str	r2, [r4, #8]
   863f0:	4647      	mov	r7, r8
   863f2:	46c3      	mov	fp, r8
   863f4:	e717      	b.n	86226 <__sfvwrite_r+0xa6>
   863f6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   863fa:	4590      	cmp	r8, r2
   863fc:	bf38      	it	cc
   863fe:	4642      	movcc	r2, r8
   86400:	fb92 f2f3 	sdiv	r2, r2, r3
   86404:	fb02 f303 	mul.w	r3, r2, r3
   86408:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8640a:	4648      	mov	r0, r9
   8640c:	69e1      	ldr	r1, [r4, #28]
   8640e:	4652      	mov	r2, sl
   86410:	47b8      	blx	r7
   86412:	2800      	cmp	r0, #0
   86414:	f77f af31 	ble.w	8627a <__sfvwrite_r+0xfa>
   86418:	4602      	mov	r2, r0
   8641a:	e710      	b.n	8623e <__sfvwrite_r+0xbe>
   8641c:	4662      	mov	r2, ip
   8641e:	4659      	mov	r1, fp
   86420:	f8cd c000 	str.w	ip, [sp]
   86424:	f000 fbc4 	bl	86bb0 <memmove>
   86428:	f8dd c000 	ldr.w	ip, [sp]
   8642c:	6823      	ldr	r3, [r4, #0]
   8642e:	4648      	mov	r0, r9
   86430:	4463      	add	r3, ip
   86432:	6023      	str	r3, [r4, #0]
   86434:	4621      	mov	r1, r4
   86436:	f8cd c000 	str.w	ip, [sp]
   8643a:	f7ff fc75 	bl	85d28 <_fflush_r>
   8643e:	f8dd c000 	ldr.w	ip, [sp]
   86442:	2800      	cmp	r0, #0
   86444:	f47f af19 	bne.w	8627a <__sfvwrite_r+0xfa>
   86448:	4667      	mov	r7, ip
   8644a:	e743      	b.n	862d4 <__sfvwrite_r+0x154>
   8644c:	4648      	mov	r0, r9
   8644e:	f8cd c000 	str.w	ip, [sp]
   86452:	f000 fc17 	bl	86c84 <_realloc_r>
   86456:	f8dd c000 	ldr.w	ip, [sp]
   8645a:	4683      	mov	fp, r0
   8645c:	2800      	cmp	r0, #0
   8645e:	d1be      	bne.n	863de <__sfvwrite_r+0x25e>
   86460:	4648      	mov	r0, r9
   86462:	6921      	ldr	r1, [r4, #16]
   86464:	f7ff fdc0 	bl	85fe8 <_free_r>
   86468:	89a3      	ldrh	r3, [r4, #12]
   8646a:	220c      	movs	r2, #12
   8646c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   86470:	b29b      	uxth	r3, r3
   86472:	f8c9 2000 	str.w	r2, [r9]
   86476:	e701      	b.n	8627c <__sfvwrite_r+0xfc>
   86478:	2701      	movs	r7, #1
   8647a:	f108 0a01 	add.w	sl, r8, #1
   8647e:	9701      	str	r7, [sp, #4]
   86480:	e70e      	b.n	862a0 <__sfvwrite_r+0x120>
   86482:	f04f 30ff 	mov.w	r0, #4294967295
   86486:	e6aa      	b.n	861de <__sfvwrite_r+0x5e>
   86488:	230c      	movs	r3, #12
   8648a:	f8c9 3000 	str.w	r3, [r9]
   8648e:	89a3      	ldrh	r3, [r4, #12]
   86490:	e6f4      	b.n	8627c <__sfvwrite_r+0xfc>
   86492:	bf00      	nop
   86494:	7ffffc00 	.word	0x7ffffc00

00086498 <_fwalk>:
   86498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8649c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   864a0:	4688      	mov	r8, r1
   864a2:	d019      	beq.n	864d8 <_fwalk+0x40>
   864a4:	2600      	movs	r6, #0
   864a6:	687d      	ldr	r5, [r7, #4]
   864a8:	68bc      	ldr	r4, [r7, #8]
   864aa:	3d01      	subs	r5, #1
   864ac:	d40e      	bmi.n	864cc <_fwalk+0x34>
   864ae:	89a3      	ldrh	r3, [r4, #12]
   864b0:	3d01      	subs	r5, #1
   864b2:	2b01      	cmp	r3, #1
   864b4:	d906      	bls.n	864c4 <_fwalk+0x2c>
   864b6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   864ba:	4620      	mov	r0, r4
   864bc:	3301      	adds	r3, #1
   864be:	d001      	beq.n	864c4 <_fwalk+0x2c>
   864c0:	47c0      	blx	r8
   864c2:	4306      	orrs	r6, r0
   864c4:	1c6b      	adds	r3, r5, #1
   864c6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   864ca:	d1f0      	bne.n	864ae <_fwalk+0x16>
   864cc:	683f      	ldr	r7, [r7, #0]
   864ce:	2f00      	cmp	r7, #0
   864d0:	d1e9      	bne.n	864a6 <_fwalk+0xe>
   864d2:	4630      	mov	r0, r6
   864d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   864d8:	463e      	mov	r6, r7
   864da:	4630      	mov	r0, r6
   864dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000864e0 <__locale_charset>:
   864e0:	4800      	ldr	r0, [pc, #0]	; (864e4 <__locale_charset+0x4>)
   864e2:	4770      	bx	lr
   864e4:	200705bc 	.word	0x200705bc

000864e8 <__locale_mb_cur_max>:
   864e8:	4b01      	ldr	r3, [pc, #4]	; (864f0 <__locale_mb_cur_max+0x8>)
   864ea:	6818      	ldr	r0, [r3, #0]
   864ec:	4770      	bx	lr
   864ee:	bf00      	nop
   864f0:	200705dc 	.word	0x200705dc

000864f4 <__smakebuf_r>:
   864f4:	b5f0      	push	{r4, r5, r6, r7, lr}
   864f6:	898b      	ldrh	r3, [r1, #12]
   864f8:	b091      	sub	sp, #68	; 0x44
   864fa:	b29a      	uxth	r2, r3
   864fc:	0796      	lsls	r6, r2, #30
   864fe:	460c      	mov	r4, r1
   86500:	4605      	mov	r5, r0
   86502:	d437      	bmi.n	86574 <__smakebuf_r+0x80>
   86504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86508:	2900      	cmp	r1, #0
   8650a:	db17      	blt.n	8653c <__smakebuf_r+0x48>
   8650c:	aa01      	add	r2, sp, #4
   8650e:	f000 ff39 	bl	87384 <_fstat_r>
   86512:	2800      	cmp	r0, #0
   86514:	db10      	blt.n	86538 <__smakebuf_r+0x44>
   86516:	9b02      	ldr	r3, [sp, #8]
   86518:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   8651c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   86520:	424f      	negs	r7, r1
   86522:	414f      	adcs	r7, r1
   86524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   86528:	d02c      	beq.n	86584 <__smakebuf_r+0x90>
   8652a:	89a3      	ldrh	r3, [r4, #12]
   8652c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   86530:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   86534:	81a3      	strh	r3, [r4, #12]
   86536:	e00b      	b.n	86550 <__smakebuf_r+0x5c>
   86538:	89a3      	ldrh	r3, [r4, #12]
   8653a:	b29a      	uxth	r2, r3
   8653c:	f012 0f80 	tst.w	r2, #128	; 0x80
   86540:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   86544:	81a3      	strh	r3, [r4, #12]
   86546:	bf14      	ite	ne
   86548:	2640      	movne	r6, #64	; 0x40
   8654a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8654e:	2700      	movs	r7, #0
   86550:	4628      	mov	r0, r5
   86552:	4631      	mov	r1, r6
   86554:	f000 f846 	bl	865e4 <_malloc_r>
   86558:	89a3      	ldrh	r3, [r4, #12]
   8655a:	2800      	cmp	r0, #0
   8655c:	d029      	beq.n	865b2 <__smakebuf_r+0xbe>
   8655e:	4a1b      	ldr	r2, [pc, #108]	; (865cc <__smakebuf_r+0xd8>)
   86560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   86564:	63ea      	str	r2, [r5, #60]	; 0x3c
   86566:	81a3      	strh	r3, [r4, #12]
   86568:	6020      	str	r0, [r4, #0]
   8656a:	6120      	str	r0, [r4, #16]
   8656c:	6166      	str	r6, [r4, #20]
   8656e:	b9a7      	cbnz	r7, 8659a <__smakebuf_r+0xa6>
   86570:	b011      	add	sp, #68	; 0x44
   86572:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86574:	f101 0343 	add.w	r3, r1, #67	; 0x43
   86578:	2201      	movs	r2, #1
   8657a:	600b      	str	r3, [r1, #0]
   8657c:	610b      	str	r3, [r1, #16]
   8657e:	614a      	str	r2, [r1, #20]
   86580:	b011      	add	sp, #68	; 0x44
   86582:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86584:	4a12      	ldr	r2, [pc, #72]	; (865d0 <__smakebuf_r+0xdc>)
   86586:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   86588:	4293      	cmp	r3, r2
   8658a:	d1ce      	bne.n	8652a <__smakebuf_r+0x36>
   8658c:	89a3      	ldrh	r3, [r4, #12]
   8658e:	f44f 6680 	mov.w	r6, #1024	; 0x400
   86592:	4333      	orrs	r3, r6
   86594:	81a3      	strh	r3, [r4, #12]
   86596:	64e6      	str	r6, [r4, #76]	; 0x4c
   86598:	e7da      	b.n	86550 <__smakebuf_r+0x5c>
   8659a:	4628      	mov	r0, r5
   8659c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   865a0:	f000 ff04 	bl	873ac <_isatty_r>
   865a4:	2800      	cmp	r0, #0
   865a6:	d0e3      	beq.n	86570 <__smakebuf_r+0x7c>
   865a8:	89a3      	ldrh	r3, [r4, #12]
   865aa:	f043 0301 	orr.w	r3, r3, #1
   865ae:	81a3      	strh	r3, [r4, #12]
   865b0:	e7de      	b.n	86570 <__smakebuf_r+0x7c>
   865b2:	059a      	lsls	r2, r3, #22
   865b4:	d4dc      	bmi.n	86570 <__smakebuf_r+0x7c>
   865b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
   865ba:	f043 0302 	orr.w	r3, r3, #2
   865be:	2101      	movs	r1, #1
   865c0:	81a3      	strh	r3, [r4, #12]
   865c2:	6022      	str	r2, [r4, #0]
   865c4:	6122      	str	r2, [r4, #16]
   865c6:	6161      	str	r1, [r4, #20]
   865c8:	e7d2      	b.n	86570 <__smakebuf_r+0x7c>
   865ca:	bf00      	nop
   865cc:	00085d55 	.word	0x00085d55
   865d0:	000870c5 	.word	0x000870c5

000865d4 <malloc>:
   865d4:	4b02      	ldr	r3, [pc, #8]	; (865e0 <malloc+0xc>)
   865d6:	4601      	mov	r1, r0
   865d8:	6818      	ldr	r0, [r3, #0]
   865da:	f000 b803 	b.w	865e4 <_malloc_r>
   865de:	bf00      	nop
   865e0:	200705b8 	.word	0x200705b8

000865e4 <_malloc_r>:
   865e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   865e8:	f101 050b 	add.w	r5, r1, #11
   865ec:	2d16      	cmp	r5, #22
   865ee:	b083      	sub	sp, #12
   865f0:	4606      	mov	r6, r0
   865f2:	d927      	bls.n	86644 <_malloc_r+0x60>
   865f4:	f035 0507 	bics.w	r5, r5, #7
   865f8:	d427      	bmi.n	8664a <_malloc_r+0x66>
   865fa:	42a9      	cmp	r1, r5
   865fc:	d825      	bhi.n	8664a <_malloc_r+0x66>
   865fe:	4630      	mov	r0, r6
   86600:	f000 fb3c 	bl	86c7c <__malloc_lock>
   86604:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   86608:	d226      	bcs.n	86658 <_malloc_r+0x74>
   8660a:	4fc1      	ldr	r7, [pc, #772]	; (86910 <_malloc_r+0x32c>)
   8660c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   86610:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   86614:	68dc      	ldr	r4, [r3, #12]
   86616:	429c      	cmp	r4, r3
   86618:	f000 81d2 	beq.w	869c0 <_malloc_r+0x3dc>
   8661c:	6863      	ldr	r3, [r4, #4]
   8661e:	68e2      	ldr	r2, [r4, #12]
   86620:	f023 0303 	bic.w	r3, r3, #3
   86624:	4423      	add	r3, r4
   86626:	6858      	ldr	r0, [r3, #4]
   86628:	68a1      	ldr	r1, [r4, #8]
   8662a:	f040 0501 	orr.w	r5, r0, #1
   8662e:	60ca      	str	r2, [r1, #12]
   86630:	4630      	mov	r0, r6
   86632:	6091      	str	r1, [r2, #8]
   86634:	605d      	str	r5, [r3, #4]
   86636:	f000 fb23 	bl	86c80 <__malloc_unlock>
   8663a:	3408      	adds	r4, #8
   8663c:	4620      	mov	r0, r4
   8663e:	b003      	add	sp, #12
   86640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86644:	2510      	movs	r5, #16
   86646:	42a9      	cmp	r1, r5
   86648:	d9d9      	bls.n	865fe <_malloc_r+0x1a>
   8664a:	2400      	movs	r4, #0
   8664c:	230c      	movs	r3, #12
   8664e:	4620      	mov	r0, r4
   86650:	6033      	str	r3, [r6, #0]
   86652:	b003      	add	sp, #12
   86654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86658:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   8665c:	f000 8089 	beq.w	86772 <_malloc_r+0x18e>
   86660:	f1bc 0f04 	cmp.w	ip, #4
   86664:	f200 8160 	bhi.w	86928 <_malloc_r+0x344>
   86668:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   8666c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   86670:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86674:	4fa6      	ldr	r7, [pc, #664]	; (86910 <_malloc_r+0x32c>)
   86676:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8667a:	68cc      	ldr	r4, [r1, #12]
   8667c:	42a1      	cmp	r1, r4
   8667e:	d105      	bne.n	8668c <_malloc_r+0xa8>
   86680:	e00c      	b.n	8669c <_malloc_r+0xb8>
   86682:	2b00      	cmp	r3, #0
   86684:	da79      	bge.n	8677a <_malloc_r+0x196>
   86686:	68e4      	ldr	r4, [r4, #12]
   86688:	42a1      	cmp	r1, r4
   8668a:	d007      	beq.n	8669c <_malloc_r+0xb8>
   8668c:	6862      	ldr	r2, [r4, #4]
   8668e:	f022 0203 	bic.w	r2, r2, #3
   86692:	1b53      	subs	r3, r2, r5
   86694:	2b0f      	cmp	r3, #15
   86696:	ddf4      	ble.n	86682 <_malloc_r+0x9e>
   86698:	f10c 3cff 	add.w	ip, ip, #4294967295
   8669c:	f10c 0c01 	add.w	ip, ip, #1
   866a0:	4b9b      	ldr	r3, [pc, #620]	; (86910 <_malloc_r+0x32c>)
   866a2:	693c      	ldr	r4, [r7, #16]
   866a4:	f103 0e08 	add.w	lr, r3, #8
   866a8:	4574      	cmp	r4, lr
   866aa:	f000 817e 	beq.w	869aa <_malloc_r+0x3c6>
   866ae:	6861      	ldr	r1, [r4, #4]
   866b0:	f021 0103 	bic.w	r1, r1, #3
   866b4:	1b4a      	subs	r2, r1, r5
   866b6:	2a0f      	cmp	r2, #15
   866b8:	f300 8164 	bgt.w	86984 <_malloc_r+0x3a0>
   866bc:	2a00      	cmp	r2, #0
   866be:	f8c3 e014 	str.w	lr, [r3, #20]
   866c2:	f8c3 e010 	str.w	lr, [r3, #16]
   866c6:	da69      	bge.n	8679c <_malloc_r+0x1b8>
   866c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   866cc:	f080 813a 	bcs.w	86944 <_malloc_r+0x360>
   866d0:	08c9      	lsrs	r1, r1, #3
   866d2:	108a      	asrs	r2, r1, #2
   866d4:	f04f 0801 	mov.w	r8, #1
   866d8:	fa08 f802 	lsl.w	r8, r8, r2
   866dc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   866e0:	685a      	ldr	r2, [r3, #4]
   866e2:	6888      	ldr	r0, [r1, #8]
   866e4:	ea48 0202 	orr.w	r2, r8, r2
   866e8:	60a0      	str	r0, [r4, #8]
   866ea:	60e1      	str	r1, [r4, #12]
   866ec:	605a      	str	r2, [r3, #4]
   866ee:	608c      	str	r4, [r1, #8]
   866f0:	60c4      	str	r4, [r0, #12]
   866f2:	ea4f 03ac 	mov.w	r3, ip, asr #2
   866f6:	2001      	movs	r0, #1
   866f8:	4098      	lsls	r0, r3
   866fa:	4290      	cmp	r0, r2
   866fc:	d85b      	bhi.n	867b6 <_malloc_r+0x1d2>
   866fe:	4202      	tst	r2, r0
   86700:	d106      	bne.n	86710 <_malloc_r+0x12c>
   86702:	f02c 0c03 	bic.w	ip, ip, #3
   86706:	0040      	lsls	r0, r0, #1
   86708:	4202      	tst	r2, r0
   8670a:	f10c 0c04 	add.w	ip, ip, #4
   8670e:	d0fa      	beq.n	86706 <_malloc_r+0x122>
   86710:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   86714:	4644      	mov	r4, r8
   86716:	46e1      	mov	r9, ip
   86718:	68e3      	ldr	r3, [r4, #12]
   8671a:	429c      	cmp	r4, r3
   8671c:	d107      	bne.n	8672e <_malloc_r+0x14a>
   8671e:	e146      	b.n	869ae <_malloc_r+0x3ca>
   86720:	2a00      	cmp	r2, #0
   86722:	f280 8157 	bge.w	869d4 <_malloc_r+0x3f0>
   86726:	68db      	ldr	r3, [r3, #12]
   86728:	429c      	cmp	r4, r3
   8672a:	f000 8140 	beq.w	869ae <_malloc_r+0x3ca>
   8672e:	6859      	ldr	r1, [r3, #4]
   86730:	f021 0103 	bic.w	r1, r1, #3
   86734:	1b4a      	subs	r2, r1, r5
   86736:	2a0f      	cmp	r2, #15
   86738:	ddf2      	ble.n	86720 <_malloc_r+0x13c>
   8673a:	461c      	mov	r4, r3
   8673c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   86740:	68d9      	ldr	r1, [r3, #12]
   86742:	f045 0901 	orr.w	r9, r5, #1
   86746:	f042 0801 	orr.w	r8, r2, #1
   8674a:	441d      	add	r5, r3
   8674c:	f8c3 9004 	str.w	r9, [r3, #4]
   86750:	4630      	mov	r0, r6
   86752:	f8cc 100c 	str.w	r1, [ip, #12]
   86756:	f8c1 c008 	str.w	ip, [r1, #8]
   8675a:	617d      	str	r5, [r7, #20]
   8675c:	613d      	str	r5, [r7, #16]
   8675e:	f8c5 e00c 	str.w	lr, [r5, #12]
   86762:	f8c5 e008 	str.w	lr, [r5, #8]
   86766:	f8c5 8004 	str.w	r8, [r5, #4]
   8676a:	50aa      	str	r2, [r5, r2]
   8676c:	f000 fa88 	bl	86c80 <__malloc_unlock>
   86770:	e764      	b.n	8663c <_malloc_r+0x58>
   86772:	217e      	movs	r1, #126	; 0x7e
   86774:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   86778:	e77c      	b.n	86674 <_malloc_r+0x90>
   8677a:	4422      	add	r2, r4
   8677c:	6850      	ldr	r0, [r2, #4]
   8677e:	68e3      	ldr	r3, [r4, #12]
   86780:	68a1      	ldr	r1, [r4, #8]
   86782:	f040 0501 	orr.w	r5, r0, #1
   86786:	60cb      	str	r3, [r1, #12]
   86788:	4630      	mov	r0, r6
   8678a:	6099      	str	r1, [r3, #8]
   8678c:	6055      	str	r5, [r2, #4]
   8678e:	f000 fa77 	bl	86c80 <__malloc_unlock>
   86792:	3408      	adds	r4, #8
   86794:	4620      	mov	r0, r4
   86796:	b003      	add	sp, #12
   86798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8679c:	4421      	add	r1, r4
   8679e:	684b      	ldr	r3, [r1, #4]
   867a0:	4630      	mov	r0, r6
   867a2:	f043 0301 	orr.w	r3, r3, #1
   867a6:	604b      	str	r3, [r1, #4]
   867a8:	f000 fa6a 	bl	86c80 <__malloc_unlock>
   867ac:	3408      	adds	r4, #8
   867ae:	4620      	mov	r0, r4
   867b0:	b003      	add	sp, #12
   867b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   867b6:	68bc      	ldr	r4, [r7, #8]
   867b8:	6863      	ldr	r3, [r4, #4]
   867ba:	f023 0903 	bic.w	r9, r3, #3
   867be:	45a9      	cmp	r9, r5
   867c0:	d304      	bcc.n	867cc <_malloc_r+0x1e8>
   867c2:	ebc5 0309 	rsb	r3, r5, r9
   867c6:	2b0f      	cmp	r3, #15
   867c8:	f300 8091 	bgt.w	868ee <_malloc_r+0x30a>
   867cc:	4b51      	ldr	r3, [pc, #324]	; (86914 <_malloc_r+0x330>)
   867ce:	4a52      	ldr	r2, [pc, #328]	; (86918 <_malloc_r+0x334>)
   867d0:	6819      	ldr	r1, [r3, #0]
   867d2:	6813      	ldr	r3, [r2, #0]
   867d4:	eb05 0a01 	add.w	sl, r5, r1
   867d8:	3301      	adds	r3, #1
   867da:	eb04 0b09 	add.w	fp, r4, r9
   867de:	f000 8161 	beq.w	86aa4 <_malloc_r+0x4c0>
   867e2:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   867e6:	f10a 0a0f 	add.w	sl, sl, #15
   867ea:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   867ee:	f02a 0a0f 	bic.w	sl, sl, #15
   867f2:	4630      	mov	r0, r6
   867f4:	4651      	mov	r1, sl
   867f6:	9201      	str	r2, [sp, #4]
   867f8:	f000 fc24 	bl	87044 <_sbrk_r>
   867fc:	f1b0 3fff 	cmp.w	r0, #4294967295
   86800:	4680      	mov	r8, r0
   86802:	9a01      	ldr	r2, [sp, #4]
   86804:	f000 8101 	beq.w	86a0a <_malloc_r+0x426>
   86808:	4583      	cmp	fp, r0
   8680a:	f200 80fb 	bhi.w	86a04 <_malloc_r+0x420>
   8680e:	f8df c114 	ldr.w	ip, [pc, #276]	; 86924 <_malloc_r+0x340>
   86812:	45c3      	cmp	fp, r8
   86814:	f8dc 3000 	ldr.w	r3, [ip]
   86818:	4453      	add	r3, sl
   8681a:	f8cc 3000 	str.w	r3, [ip]
   8681e:	f000 814a 	beq.w	86ab6 <_malloc_r+0x4d2>
   86822:	6812      	ldr	r2, [r2, #0]
   86824:	493c      	ldr	r1, [pc, #240]	; (86918 <_malloc_r+0x334>)
   86826:	3201      	adds	r2, #1
   86828:	bf1b      	ittet	ne
   8682a:	ebcb 0b08 	rsbne	fp, fp, r8
   8682e:	445b      	addne	r3, fp
   86830:	f8c1 8000 	streq.w	r8, [r1]
   86834:	f8cc 3000 	strne.w	r3, [ip]
   86838:	f018 0307 	ands.w	r3, r8, #7
   8683c:	f000 8114 	beq.w	86a68 <_malloc_r+0x484>
   86840:	f1c3 0208 	rsb	r2, r3, #8
   86844:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   86848:	4490      	add	r8, r2
   8684a:	3308      	adds	r3, #8
   8684c:	44c2      	add	sl, r8
   8684e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   86852:	ebca 0a03 	rsb	sl, sl, r3
   86856:	4651      	mov	r1, sl
   86858:	4630      	mov	r0, r6
   8685a:	f8cd c004 	str.w	ip, [sp, #4]
   8685e:	f000 fbf1 	bl	87044 <_sbrk_r>
   86862:	1c43      	adds	r3, r0, #1
   86864:	f8dd c004 	ldr.w	ip, [sp, #4]
   86868:	f000 8135 	beq.w	86ad6 <_malloc_r+0x4f2>
   8686c:	ebc8 0200 	rsb	r2, r8, r0
   86870:	4452      	add	r2, sl
   86872:	f042 0201 	orr.w	r2, r2, #1
   86876:	f8dc 3000 	ldr.w	r3, [ip]
   8687a:	42bc      	cmp	r4, r7
   8687c:	4453      	add	r3, sl
   8687e:	f8c7 8008 	str.w	r8, [r7, #8]
   86882:	f8cc 3000 	str.w	r3, [ip]
   86886:	f8c8 2004 	str.w	r2, [r8, #4]
   8688a:	f8df a098 	ldr.w	sl, [pc, #152]	; 86924 <_malloc_r+0x340>
   8688e:	d015      	beq.n	868bc <_malloc_r+0x2d8>
   86890:	f1b9 0f0f 	cmp.w	r9, #15
   86894:	f240 80eb 	bls.w	86a6e <_malloc_r+0x48a>
   86898:	6861      	ldr	r1, [r4, #4]
   8689a:	f1a9 020c 	sub.w	r2, r9, #12
   8689e:	f022 0207 	bic.w	r2, r2, #7
   868a2:	f001 0101 	and.w	r1, r1, #1
   868a6:	ea42 0e01 	orr.w	lr, r2, r1
   868aa:	2005      	movs	r0, #5
   868ac:	18a1      	adds	r1, r4, r2
   868ae:	2a0f      	cmp	r2, #15
   868b0:	f8c4 e004 	str.w	lr, [r4, #4]
   868b4:	6048      	str	r0, [r1, #4]
   868b6:	6088      	str	r0, [r1, #8]
   868b8:	f200 8111 	bhi.w	86ade <_malloc_r+0x4fa>
   868bc:	4a17      	ldr	r2, [pc, #92]	; (8691c <_malloc_r+0x338>)
   868be:	68bc      	ldr	r4, [r7, #8]
   868c0:	6811      	ldr	r1, [r2, #0]
   868c2:	428b      	cmp	r3, r1
   868c4:	bf88      	it	hi
   868c6:	6013      	strhi	r3, [r2, #0]
   868c8:	4a15      	ldr	r2, [pc, #84]	; (86920 <_malloc_r+0x33c>)
   868ca:	6811      	ldr	r1, [r2, #0]
   868cc:	428b      	cmp	r3, r1
   868ce:	bf88      	it	hi
   868d0:	6013      	strhi	r3, [r2, #0]
   868d2:	6862      	ldr	r2, [r4, #4]
   868d4:	f022 0203 	bic.w	r2, r2, #3
   868d8:	4295      	cmp	r5, r2
   868da:	ebc5 0302 	rsb	r3, r5, r2
   868de:	d801      	bhi.n	868e4 <_malloc_r+0x300>
   868e0:	2b0f      	cmp	r3, #15
   868e2:	dc04      	bgt.n	868ee <_malloc_r+0x30a>
   868e4:	4630      	mov	r0, r6
   868e6:	f000 f9cb 	bl	86c80 <__malloc_unlock>
   868ea:	2400      	movs	r4, #0
   868ec:	e6a6      	b.n	8663c <_malloc_r+0x58>
   868ee:	f045 0201 	orr.w	r2, r5, #1
   868f2:	f043 0301 	orr.w	r3, r3, #1
   868f6:	4425      	add	r5, r4
   868f8:	6062      	str	r2, [r4, #4]
   868fa:	4630      	mov	r0, r6
   868fc:	60bd      	str	r5, [r7, #8]
   868fe:	606b      	str	r3, [r5, #4]
   86900:	f000 f9be 	bl	86c80 <__malloc_unlock>
   86904:	3408      	adds	r4, #8
   86906:	4620      	mov	r0, r4
   86908:	b003      	add	sp, #12
   8690a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8690e:	bf00      	nop
   86910:	200705e0 	.word	0x200705e0
   86914:	20078cc4 	.word	0x20078cc4
   86918:	200709ec 	.word	0x200709ec
   8691c:	20078cc0 	.word	0x20078cc0
   86920:	20078cbc 	.word	0x20078cbc
   86924:	20078cc8 	.word	0x20078cc8
   86928:	f1bc 0f14 	cmp.w	ip, #20
   8692c:	d961      	bls.n	869f2 <_malloc_r+0x40e>
   8692e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   86932:	f200 808f 	bhi.w	86a54 <_malloc_r+0x470>
   86936:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8693a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8693e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86942:	e697      	b.n	86674 <_malloc_r+0x90>
   86944:	0a4b      	lsrs	r3, r1, #9
   86946:	2b04      	cmp	r3, #4
   86948:	d958      	bls.n	869fc <_malloc_r+0x418>
   8694a:	2b14      	cmp	r3, #20
   8694c:	f200 80ad 	bhi.w	86aaa <_malloc_r+0x4c6>
   86950:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   86954:	0050      	lsls	r0, r2, #1
   86956:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8695a:	6883      	ldr	r3, [r0, #8]
   8695c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 86b18 <_malloc_r+0x534>
   86960:	4283      	cmp	r3, r0
   86962:	f000 808a 	beq.w	86a7a <_malloc_r+0x496>
   86966:	685a      	ldr	r2, [r3, #4]
   86968:	f022 0203 	bic.w	r2, r2, #3
   8696c:	4291      	cmp	r1, r2
   8696e:	d202      	bcs.n	86976 <_malloc_r+0x392>
   86970:	689b      	ldr	r3, [r3, #8]
   86972:	4298      	cmp	r0, r3
   86974:	d1f7      	bne.n	86966 <_malloc_r+0x382>
   86976:	68d9      	ldr	r1, [r3, #12]
   86978:	687a      	ldr	r2, [r7, #4]
   8697a:	60e1      	str	r1, [r4, #12]
   8697c:	60a3      	str	r3, [r4, #8]
   8697e:	608c      	str	r4, [r1, #8]
   86980:	60dc      	str	r4, [r3, #12]
   86982:	e6b6      	b.n	866f2 <_malloc_r+0x10e>
   86984:	f045 0701 	orr.w	r7, r5, #1
   86988:	f042 0101 	orr.w	r1, r2, #1
   8698c:	4425      	add	r5, r4
   8698e:	6067      	str	r7, [r4, #4]
   86990:	4630      	mov	r0, r6
   86992:	615d      	str	r5, [r3, #20]
   86994:	611d      	str	r5, [r3, #16]
   86996:	f8c5 e00c 	str.w	lr, [r5, #12]
   8699a:	f8c5 e008 	str.w	lr, [r5, #8]
   8699e:	6069      	str	r1, [r5, #4]
   869a0:	50aa      	str	r2, [r5, r2]
   869a2:	3408      	adds	r4, #8
   869a4:	f000 f96c 	bl	86c80 <__malloc_unlock>
   869a8:	e648      	b.n	8663c <_malloc_r+0x58>
   869aa:	685a      	ldr	r2, [r3, #4]
   869ac:	e6a1      	b.n	866f2 <_malloc_r+0x10e>
   869ae:	f109 0901 	add.w	r9, r9, #1
   869b2:	f019 0f03 	tst.w	r9, #3
   869b6:	f104 0408 	add.w	r4, r4, #8
   869ba:	f47f aead 	bne.w	86718 <_malloc_r+0x134>
   869be:	e02d      	b.n	86a1c <_malloc_r+0x438>
   869c0:	f104 0308 	add.w	r3, r4, #8
   869c4:	6964      	ldr	r4, [r4, #20]
   869c6:	42a3      	cmp	r3, r4
   869c8:	bf08      	it	eq
   869ca:	f10c 0c02 	addeq.w	ip, ip, #2
   869ce:	f43f ae67 	beq.w	866a0 <_malloc_r+0xbc>
   869d2:	e623      	b.n	8661c <_malloc_r+0x38>
   869d4:	4419      	add	r1, r3
   869d6:	6848      	ldr	r0, [r1, #4]
   869d8:	461c      	mov	r4, r3
   869da:	f854 2f08 	ldr.w	r2, [r4, #8]!
   869de:	68db      	ldr	r3, [r3, #12]
   869e0:	f040 0501 	orr.w	r5, r0, #1
   869e4:	604d      	str	r5, [r1, #4]
   869e6:	4630      	mov	r0, r6
   869e8:	60d3      	str	r3, [r2, #12]
   869ea:	609a      	str	r2, [r3, #8]
   869ec:	f000 f948 	bl	86c80 <__malloc_unlock>
   869f0:	e624      	b.n	8663c <_malloc_r+0x58>
   869f2:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   869f6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   869fa:	e63b      	b.n	86674 <_malloc_r+0x90>
   869fc:	098a      	lsrs	r2, r1, #6
   869fe:	3238      	adds	r2, #56	; 0x38
   86a00:	0050      	lsls	r0, r2, #1
   86a02:	e7a8      	b.n	86956 <_malloc_r+0x372>
   86a04:	42bc      	cmp	r4, r7
   86a06:	f43f af02 	beq.w	8680e <_malloc_r+0x22a>
   86a0a:	68bc      	ldr	r4, [r7, #8]
   86a0c:	6862      	ldr	r2, [r4, #4]
   86a0e:	f022 0203 	bic.w	r2, r2, #3
   86a12:	e761      	b.n	868d8 <_malloc_r+0x2f4>
   86a14:	f8d8 8000 	ldr.w	r8, [r8]
   86a18:	4598      	cmp	r8, r3
   86a1a:	d17a      	bne.n	86b12 <_malloc_r+0x52e>
   86a1c:	f01c 0f03 	tst.w	ip, #3
   86a20:	f1a8 0308 	sub.w	r3, r8, #8
   86a24:	f10c 3cff 	add.w	ip, ip, #4294967295
   86a28:	d1f4      	bne.n	86a14 <_malloc_r+0x430>
   86a2a:	687b      	ldr	r3, [r7, #4]
   86a2c:	ea23 0300 	bic.w	r3, r3, r0
   86a30:	607b      	str	r3, [r7, #4]
   86a32:	0040      	lsls	r0, r0, #1
   86a34:	4298      	cmp	r0, r3
   86a36:	f63f aebe 	bhi.w	867b6 <_malloc_r+0x1d2>
   86a3a:	2800      	cmp	r0, #0
   86a3c:	f43f aebb 	beq.w	867b6 <_malloc_r+0x1d2>
   86a40:	4203      	tst	r3, r0
   86a42:	46cc      	mov	ip, r9
   86a44:	f47f ae64 	bne.w	86710 <_malloc_r+0x12c>
   86a48:	0040      	lsls	r0, r0, #1
   86a4a:	4203      	tst	r3, r0
   86a4c:	f10c 0c04 	add.w	ip, ip, #4
   86a50:	d0fa      	beq.n	86a48 <_malloc_r+0x464>
   86a52:	e65d      	b.n	86710 <_malloc_r+0x12c>
   86a54:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   86a58:	d819      	bhi.n	86a8e <_malloc_r+0x4aa>
   86a5a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   86a5e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   86a62:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86a66:	e605      	b.n	86674 <_malloc_r+0x90>
   86a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   86a6c:	e6ee      	b.n	8684c <_malloc_r+0x268>
   86a6e:	2301      	movs	r3, #1
   86a70:	f8c8 3004 	str.w	r3, [r8, #4]
   86a74:	4644      	mov	r4, r8
   86a76:	2200      	movs	r2, #0
   86a78:	e72e      	b.n	868d8 <_malloc_r+0x2f4>
   86a7a:	1092      	asrs	r2, r2, #2
   86a7c:	2001      	movs	r0, #1
   86a7e:	4090      	lsls	r0, r2
   86a80:	f8d8 2004 	ldr.w	r2, [r8, #4]
   86a84:	4619      	mov	r1, r3
   86a86:	4302      	orrs	r2, r0
   86a88:	f8c8 2004 	str.w	r2, [r8, #4]
   86a8c:	e775      	b.n	8697a <_malloc_r+0x396>
   86a8e:	f240 5354 	movw	r3, #1364	; 0x554
   86a92:	459c      	cmp	ip, r3
   86a94:	d81b      	bhi.n	86ace <_malloc_r+0x4ea>
   86a96:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   86a9a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   86a9e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86aa2:	e5e7      	b.n	86674 <_malloc_r+0x90>
   86aa4:	f10a 0a10 	add.w	sl, sl, #16
   86aa8:	e6a3      	b.n	867f2 <_malloc_r+0x20e>
   86aaa:	2b54      	cmp	r3, #84	; 0x54
   86aac:	d81f      	bhi.n	86aee <_malloc_r+0x50a>
   86aae:	0b0a      	lsrs	r2, r1, #12
   86ab0:	326e      	adds	r2, #110	; 0x6e
   86ab2:	0050      	lsls	r0, r2, #1
   86ab4:	e74f      	b.n	86956 <_malloc_r+0x372>
   86ab6:	f3cb 010b 	ubfx	r1, fp, #0, #12
   86aba:	2900      	cmp	r1, #0
   86abc:	f47f aeb1 	bne.w	86822 <_malloc_r+0x23e>
   86ac0:	eb0a 0109 	add.w	r1, sl, r9
   86ac4:	68ba      	ldr	r2, [r7, #8]
   86ac6:	f041 0101 	orr.w	r1, r1, #1
   86aca:	6051      	str	r1, [r2, #4]
   86acc:	e6f6      	b.n	868bc <_malloc_r+0x2d8>
   86ace:	21fc      	movs	r1, #252	; 0xfc
   86ad0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   86ad4:	e5ce      	b.n	86674 <_malloc_r+0x90>
   86ad6:	2201      	movs	r2, #1
   86ad8:	f04f 0a00 	mov.w	sl, #0
   86adc:	e6cb      	b.n	86876 <_malloc_r+0x292>
   86ade:	f104 0108 	add.w	r1, r4, #8
   86ae2:	4630      	mov	r0, r6
   86ae4:	f7ff fa80 	bl	85fe8 <_free_r>
   86ae8:	f8da 3000 	ldr.w	r3, [sl]
   86aec:	e6e6      	b.n	868bc <_malloc_r+0x2d8>
   86aee:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86af2:	d803      	bhi.n	86afc <_malloc_r+0x518>
   86af4:	0bca      	lsrs	r2, r1, #15
   86af6:	3277      	adds	r2, #119	; 0x77
   86af8:	0050      	lsls	r0, r2, #1
   86afa:	e72c      	b.n	86956 <_malloc_r+0x372>
   86afc:	f240 5254 	movw	r2, #1364	; 0x554
   86b00:	4293      	cmp	r3, r2
   86b02:	d803      	bhi.n	86b0c <_malloc_r+0x528>
   86b04:	0c8a      	lsrs	r2, r1, #18
   86b06:	327c      	adds	r2, #124	; 0x7c
   86b08:	0050      	lsls	r0, r2, #1
   86b0a:	e724      	b.n	86956 <_malloc_r+0x372>
   86b0c:	20fc      	movs	r0, #252	; 0xfc
   86b0e:	227e      	movs	r2, #126	; 0x7e
   86b10:	e721      	b.n	86956 <_malloc_r+0x372>
   86b12:	687b      	ldr	r3, [r7, #4]
   86b14:	e78d      	b.n	86a32 <_malloc_r+0x44e>
   86b16:	bf00      	nop
   86b18:	200705e0 	.word	0x200705e0

00086b1c <memchr>:
   86b1c:	0783      	lsls	r3, r0, #30
   86b1e:	b470      	push	{r4, r5, r6}
   86b20:	b2c9      	uxtb	r1, r1
   86b22:	d040      	beq.n	86ba6 <memchr+0x8a>
   86b24:	1e54      	subs	r4, r2, #1
   86b26:	b32a      	cbz	r2, 86b74 <memchr+0x58>
   86b28:	7803      	ldrb	r3, [r0, #0]
   86b2a:	428b      	cmp	r3, r1
   86b2c:	d023      	beq.n	86b76 <memchr+0x5a>
   86b2e:	1c43      	adds	r3, r0, #1
   86b30:	e004      	b.n	86b3c <memchr+0x20>
   86b32:	b1fc      	cbz	r4, 86b74 <memchr+0x58>
   86b34:	7805      	ldrb	r5, [r0, #0]
   86b36:	4614      	mov	r4, r2
   86b38:	428d      	cmp	r5, r1
   86b3a:	d01c      	beq.n	86b76 <memchr+0x5a>
   86b3c:	f013 0f03 	tst.w	r3, #3
   86b40:	4618      	mov	r0, r3
   86b42:	f104 32ff 	add.w	r2, r4, #4294967295
   86b46:	f103 0301 	add.w	r3, r3, #1
   86b4a:	d1f2      	bne.n	86b32 <memchr+0x16>
   86b4c:	2c03      	cmp	r4, #3
   86b4e:	d814      	bhi.n	86b7a <memchr+0x5e>
   86b50:	1e65      	subs	r5, r4, #1
   86b52:	b354      	cbz	r4, 86baa <memchr+0x8e>
   86b54:	7803      	ldrb	r3, [r0, #0]
   86b56:	428b      	cmp	r3, r1
   86b58:	d00d      	beq.n	86b76 <memchr+0x5a>
   86b5a:	1c42      	adds	r2, r0, #1
   86b5c:	2300      	movs	r3, #0
   86b5e:	e002      	b.n	86b66 <memchr+0x4a>
   86b60:	7804      	ldrb	r4, [r0, #0]
   86b62:	428c      	cmp	r4, r1
   86b64:	d007      	beq.n	86b76 <memchr+0x5a>
   86b66:	42ab      	cmp	r3, r5
   86b68:	4610      	mov	r0, r2
   86b6a:	f103 0301 	add.w	r3, r3, #1
   86b6e:	f102 0201 	add.w	r2, r2, #1
   86b72:	d1f5      	bne.n	86b60 <memchr+0x44>
   86b74:	2000      	movs	r0, #0
   86b76:	bc70      	pop	{r4, r5, r6}
   86b78:	4770      	bx	lr
   86b7a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   86b7e:	4603      	mov	r3, r0
   86b80:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   86b84:	681a      	ldr	r2, [r3, #0]
   86b86:	4618      	mov	r0, r3
   86b88:	4072      	eors	r2, r6
   86b8a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   86b8e:	ea25 0202 	bic.w	r2, r5, r2
   86b92:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   86b96:	f103 0304 	add.w	r3, r3, #4
   86b9a:	d1d9      	bne.n	86b50 <memchr+0x34>
   86b9c:	3c04      	subs	r4, #4
   86b9e:	2c03      	cmp	r4, #3
   86ba0:	4618      	mov	r0, r3
   86ba2:	d8ef      	bhi.n	86b84 <memchr+0x68>
   86ba4:	e7d4      	b.n	86b50 <memchr+0x34>
   86ba6:	4614      	mov	r4, r2
   86ba8:	e7d0      	b.n	86b4c <memchr+0x30>
   86baa:	4620      	mov	r0, r4
   86bac:	e7e3      	b.n	86b76 <memchr+0x5a>
   86bae:	bf00      	nop

00086bb0 <memmove>:
   86bb0:	4288      	cmp	r0, r1
   86bb2:	b4f0      	push	{r4, r5, r6, r7}
   86bb4:	d910      	bls.n	86bd8 <memmove+0x28>
   86bb6:	188c      	adds	r4, r1, r2
   86bb8:	42a0      	cmp	r0, r4
   86bba:	d20d      	bcs.n	86bd8 <memmove+0x28>
   86bbc:	1885      	adds	r5, r0, r2
   86bbe:	1e53      	subs	r3, r2, #1
   86bc0:	b142      	cbz	r2, 86bd4 <memmove+0x24>
   86bc2:	4621      	mov	r1, r4
   86bc4:	462a      	mov	r2, r5
   86bc6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   86bca:	3b01      	subs	r3, #1
   86bcc:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86bd0:	1c5c      	adds	r4, r3, #1
   86bd2:	d1f8      	bne.n	86bc6 <memmove+0x16>
   86bd4:	bcf0      	pop	{r4, r5, r6, r7}
   86bd6:	4770      	bx	lr
   86bd8:	2a0f      	cmp	r2, #15
   86bda:	d944      	bls.n	86c66 <memmove+0xb6>
   86bdc:	ea40 0301 	orr.w	r3, r0, r1
   86be0:	079b      	lsls	r3, r3, #30
   86be2:	d144      	bne.n	86c6e <memmove+0xbe>
   86be4:	f1a2 0710 	sub.w	r7, r2, #16
   86be8:	093f      	lsrs	r7, r7, #4
   86bea:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   86bee:	3610      	adds	r6, #16
   86bf0:	460c      	mov	r4, r1
   86bf2:	4603      	mov	r3, r0
   86bf4:	6825      	ldr	r5, [r4, #0]
   86bf6:	3310      	adds	r3, #16
   86bf8:	f843 5c10 	str.w	r5, [r3, #-16]
   86bfc:	6865      	ldr	r5, [r4, #4]
   86bfe:	3410      	adds	r4, #16
   86c00:	f843 5c0c 	str.w	r5, [r3, #-12]
   86c04:	f854 5c08 	ldr.w	r5, [r4, #-8]
   86c08:	f843 5c08 	str.w	r5, [r3, #-8]
   86c0c:	f854 5c04 	ldr.w	r5, [r4, #-4]
   86c10:	f843 5c04 	str.w	r5, [r3, #-4]
   86c14:	42b3      	cmp	r3, r6
   86c16:	d1ed      	bne.n	86bf4 <memmove+0x44>
   86c18:	1c7b      	adds	r3, r7, #1
   86c1a:	f002 0c0f 	and.w	ip, r2, #15
   86c1e:	011b      	lsls	r3, r3, #4
   86c20:	f1bc 0f03 	cmp.w	ip, #3
   86c24:	4419      	add	r1, r3
   86c26:	4403      	add	r3, r0
   86c28:	d923      	bls.n	86c72 <memmove+0xc2>
   86c2a:	460e      	mov	r6, r1
   86c2c:	461d      	mov	r5, r3
   86c2e:	4664      	mov	r4, ip
   86c30:	f856 7b04 	ldr.w	r7, [r6], #4
   86c34:	3c04      	subs	r4, #4
   86c36:	2c03      	cmp	r4, #3
   86c38:	f845 7b04 	str.w	r7, [r5], #4
   86c3c:	d8f8      	bhi.n	86c30 <memmove+0x80>
   86c3e:	f1ac 0404 	sub.w	r4, ip, #4
   86c42:	f024 0403 	bic.w	r4, r4, #3
   86c46:	3404      	adds	r4, #4
   86c48:	f002 0203 	and.w	r2, r2, #3
   86c4c:	4423      	add	r3, r4
   86c4e:	4421      	add	r1, r4
   86c50:	2a00      	cmp	r2, #0
   86c52:	d0bf      	beq.n	86bd4 <memmove+0x24>
   86c54:	441a      	add	r2, r3
   86c56:	f811 4b01 	ldrb.w	r4, [r1], #1
   86c5a:	f803 4b01 	strb.w	r4, [r3], #1
   86c5e:	4293      	cmp	r3, r2
   86c60:	d1f9      	bne.n	86c56 <memmove+0xa6>
   86c62:	bcf0      	pop	{r4, r5, r6, r7}
   86c64:	4770      	bx	lr
   86c66:	4603      	mov	r3, r0
   86c68:	2a00      	cmp	r2, #0
   86c6a:	d1f3      	bne.n	86c54 <memmove+0xa4>
   86c6c:	e7b2      	b.n	86bd4 <memmove+0x24>
   86c6e:	4603      	mov	r3, r0
   86c70:	e7f0      	b.n	86c54 <memmove+0xa4>
   86c72:	4662      	mov	r2, ip
   86c74:	2a00      	cmp	r2, #0
   86c76:	d1ed      	bne.n	86c54 <memmove+0xa4>
   86c78:	e7ac      	b.n	86bd4 <memmove+0x24>
   86c7a:	bf00      	nop

00086c7c <__malloc_lock>:
   86c7c:	4770      	bx	lr
   86c7e:	bf00      	nop

00086c80 <__malloc_unlock>:
   86c80:	4770      	bx	lr
   86c82:	bf00      	nop

00086c84 <_realloc_r>:
   86c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86c88:	460c      	mov	r4, r1
   86c8a:	b083      	sub	sp, #12
   86c8c:	4690      	mov	r8, r2
   86c8e:	4681      	mov	r9, r0
   86c90:	2900      	cmp	r1, #0
   86c92:	f000 80ba 	beq.w	86e0a <_realloc_r+0x186>
   86c96:	f7ff fff1 	bl	86c7c <__malloc_lock>
   86c9a:	f108 060b 	add.w	r6, r8, #11
   86c9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86ca2:	2e16      	cmp	r6, #22
   86ca4:	f023 0503 	bic.w	r5, r3, #3
   86ca8:	f1a4 0708 	sub.w	r7, r4, #8
   86cac:	d84b      	bhi.n	86d46 <_realloc_r+0xc2>
   86cae:	2110      	movs	r1, #16
   86cb0:	460e      	mov	r6, r1
   86cb2:	45b0      	cmp	r8, r6
   86cb4:	d84c      	bhi.n	86d50 <_realloc_r+0xcc>
   86cb6:	428d      	cmp	r5, r1
   86cb8:	da51      	bge.n	86d5e <_realloc_r+0xda>
   86cba:	f8df b384 	ldr.w	fp, [pc, #900]	; 87040 <_realloc_r+0x3bc>
   86cbe:	1978      	adds	r0, r7, r5
   86cc0:	f8db e008 	ldr.w	lr, [fp, #8]
   86cc4:	4586      	cmp	lr, r0
   86cc6:	f000 80a6 	beq.w	86e16 <_realloc_r+0x192>
   86cca:	6842      	ldr	r2, [r0, #4]
   86ccc:	f022 0c01 	bic.w	ip, r2, #1
   86cd0:	4484      	add	ip, r0
   86cd2:	f8dc c004 	ldr.w	ip, [ip, #4]
   86cd6:	f01c 0f01 	tst.w	ip, #1
   86cda:	d054      	beq.n	86d86 <_realloc_r+0x102>
   86cdc:	2200      	movs	r2, #0
   86cde:	4610      	mov	r0, r2
   86ce0:	07db      	lsls	r3, r3, #31
   86ce2:	d46f      	bmi.n	86dc4 <_realloc_r+0x140>
   86ce4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86ce8:	ebc3 0a07 	rsb	sl, r3, r7
   86cec:	f8da 3004 	ldr.w	r3, [sl, #4]
   86cf0:	f023 0303 	bic.w	r3, r3, #3
   86cf4:	442b      	add	r3, r5
   86cf6:	2800      	cmp	r0, #0
   86cf8:	d062      	beq.n	86dc0 <_realloc_r+0x13c>
   86cfa:	4570      	cmp	r0, lr
   86cfc:	f000 80e9 	beq.w	86ed2 <_realloc_r+0x24e>
   86d00:	eb02 0e03 	add.w	lr, r2, r3
   86d04:	458e      	cmp	lr, r1
   86d06:	db5b      	blt.n	86dc0 <_realloc_r+0x13c>
   86d08:	68c3      	ldr	r3, [r0, #12]
   86d0a:	6882      	ldr	r2, [r0, #8]
   86d0c:	46d0      	mov	r8, sl
   86d0e:	60d3      	str	r3, [r2, #12]
   86d10:	609a      	str	r2, [r3, #8]
   86d12:	f858 1f08 	ldr.w	r1, [r8, #8]!
   86d16:	f8da 300c 	ldr.w	r3, [sl, #12]
   86d1a:	1f2a      	subs	r2, r5, #4
   86d1c:	2a24      	cmp	r2, #36	; 0x24
   86d1e:	60cb      	str	r3, [r1, #12]
   86d20:	6099      	str	r1, [r3, #8]
   86d22:	f200 8123 	bhi.w	86f6c <_realloc_r+0x2e8>
   86d26:	2a13      	cmp	r2, #19
   86d28:	f240 80b0 	bls.w	86e8c <_realloc_r+0x208>
   86d2c:	6823      	ldr	r3, [r4, #0]
   86d2e:	2a1b      	cmp	r2, #27
   86d30:	f8ca 3008 	str.w	r3, [sl, #8]
   86d34:	6863      	ldr	r3, [r4, #4]
   86d36:	f8ca 300c 	str.w	r3, [sl, #12]
   86d3a:	f200 812b 	bhi.w	86f94 <_realloc_r+0x310>
   86d3e:	3408      	adds	r4, #8
   86d40:	f10a 0310 	add.w	r3, sl, #16
   86d44:	e0a3      	b.n	86e8e <_realloc_r+0x20a>
   86d46:	f026 0607 	bic.w	r6, r6, #7
   86d4a:	2e00      	cmp	r6, #0
   86d4c:	4631      	mov	r1, r6
   86d4e:	dab0      	bge.n	86cb2 <_realloc_r+0x2e>
   86d50:	230c      	movs	r3, #12
   86d52:	2000      	movs	r0, #0
   86d54:	f8c9 3000 	str.w	r3, [r9]
   86d58:	b003      	add	sp, #12
   86d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86d5e:	46a0      	mov	r8, r4
   86d60:	1baa      	subs	r2, r5, r6
   86d62:	2a0f      	cmp	r2, #15
   86d64:	f003 0301 	and.w	r3, r3, #1
   86d68:	d81a      	bhi.n	86da0 <_realloc_r+0x11c>
   86d6a:	432b      	orrs	r3, r5
   86d6c:	607b      	str	r3, [r7, #4]
   86d6e:	443d      	add	r5, r7
   86d70:	686b      	ldr	r3, [r5, #4]
   86d72:	f043 0301 	orr.w	r3, r3, #1
   86d76:	606b      	str	r3, [r5, #4]
   86d78:	4648      	mov	r0, r9
   86d7a:	f7ff ff81 	bl	86c80 <__malloc_unlock>
   86d7e:	4640      	mov	r0, r8
   86d80:	b003      	add	sp, #12
   86d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86d86:	f022 0203 	bic.w	r2, r2, #3
   86d8a:	eb02 0c05 	add.w	ip, r2, r5
   86d8e:	458c      	cmp	ip, r1
   86d90:	dba6      	blt.n	86ce0 <_realloc_r+0x5c>
   86d92:	68c2      	ldr	r2, [r0, #12]
   86d94:	6881      	ldr	r1, [r0, #8]
   86d96:	46a0      	mov	r8, r4
   86d98:	60ca      	str	r2, [r1, #12]
   86d9a:	4665      	mov	r5, ip
   86d9c:	6091      	str	r1, [r2, #8]
   86d9e:	e7df      	b.n	86d60 <_realloc_r+0xdc>
   86da0:	19b9      	adds	r1, r7, r6
   86da2:	4333      	orrs	r3, r6
   86da4:	f042 0001 	orr.w	r0, r2, #1
   86da8:	607b      	str	r3, [r7, #4]
   86daa:	440a      	add	r2, r1
   86dac:	6048      	str	r0, [r1, #4]
   86dae:	6853      	ldr	r3, [r2, #4]
   86db0:	3108      	adds	r1, #8
   86db2:	f043 0301 	orr.w	r3, r3, #1
   86db6:	6053      	str	r3, [r2, #4]
   86db8:	4648      	mov	r0, r9
   86dba:	f7ff f915 	bl	85fe8 <_free_r>
   86dbe:	e7db      	b.n	86d78 <_realloc_r+0xf4>
   86dc0:	428b      	cmp	r3, r1
   86dc2:	da33      	bge.n	86e2c <_realloc_r+0x1a8>
   86dc4:	4641      	mov	r1, r8
   86dc6:	4648      	mov	r0, r9
   86dc8:	f7ff fc0c 	bl	865e4 <_malloc_r>
   86dcc:	4680      	mov	r8, r0
   86dce:	2800      	cmp	r0, #0
   86dd0:	d0d2      	beq.n	86d78 <_realloc_r+0xf4>
   86dd2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86dd6:	f1a0 0108 	sub.w	r1, r0, #8
   86dda:	f023 0201 	bic.w	r2, r3, #1
   86dde:	443a      	add	r2, r7
   86de0:	4291      	cmp	r1, r2
   86de2:	f000 80bc 	beq.w	86f5e <_realloc_r+0x2da>
   86de6:	1f2a      	subs	r2, r5, #4
   86de8:	2a24      	cmp	r2, #36	; 0x24
   86dea:	d86e      	bhi.n	86eca <_realloc_r+0x246>
   86dec:	2a13      	cmp	r2, #19
   86dee:	d842      	bhi.n	86e76 <_realloc_r+0x1f2>
   86df0:	4603      	mov	r3, r0
   86df2:	4622      	mov	r2, r4
   86df4:	6811      	ldr	r1, [r2, #0]
   86df6:	6019      	str	r1, [r3, #0]
   86df8:	6851      	ldr	r1, [r2, #4]
   86dfa:	6059      	str	r1, [r3, #4]
   86dfc:	6892      	ldr	r2, [r2, #8]
   86dfe:	609a      	str	r2, [r3, #8]
   86e00:	4621      	mov	r1, r4
   86e02:	4648      	mov	r0, r9
   86e04:	f7ff f8f0 	bl	85fe8 <_free_r>
   86e08:	e7b6      	b.n	86d78 <_realloc_r+0xf4>
   86e0a:	4611      	mov	r1, r2
   86e0c:	b003      	add	sp, #12
   86e0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86e12:	f7ff bbe7 	b.w	865e4 <_malloc_r>
   86e16:	f8de 2004 	ldr.w	r2, [lr, #4]
   86e1a:	f106 0c10 	add.w	ip, r6, #16
   86e1e:	f022 0203 	bic.w	r2, r2, #3
   86e22:	1950      	adds	r0, r2, r5
   86e24:	4560      	cmp	r0, ip
   86e26:	da3d      	bge.n	86ea4 <_realloc_r+0x220>
   86e28:	4670      	mov	r0, lr
   86e2a:	e759      	b.n	86ce0 <_realloc_r+0x5c>
   86e2c:	46d0      	mov	r8, sl
   86e2e:	f858 0f08 	ldr.w	r0, [r8, #8]!
   86e32:	f8da 100c 	ldr.w	r1, [sl, #12]
   86e36:	1f2a      	subs	r2, r5, #4
   86e38:	2a24      	cmp	r2, #36	; 0x24
   86e3a:	60c1      	str	r1, [r0, #12]
   86e3c:	6088      	str	r0, [r1, #8]
   86e3e:	f200 80a0 	bhi.w	86f82 <_realloc_r+0x2fe>
   86e42:	2a13      	cmp	r2, #19
   86e44:	f240 809b 	bls.w	86f7e <_realloc_r+0x2fa>
   86e48:	6821      	ldr	r1, [r4, #0]
   86e4a:	2a1b      	cmp	r2, #27
   86e4c:	f8ca 1008 	str.w	r1, [sl, #8]
   86e50:	6861      	ldr	r1, [r4, #4]
   86e52:	f8ca 100c 	str.w	r1, [sl, #12]
   86e56:	f200 80b2 	bhi.w	86fbe <_realloc_r+0x33a>
   86e5a:	3408      	adds	r4, #8
   86e5c:	f10a 0210 	add.w	r2, sl, #16
   86e60:	6821      	ldr	r1, [r4, #0]
   86e62:	461d      	mov	r5, r3
   86e64:	6011      	str	r1, [r2, #0]
   86e66:	6861      	ldr	r1, [r4, #4]
   86e68:	4657      	mov	r7, sl
   86e6a:	6051      	str	r1, [r2, #4]
   86e6c:	68a3      	ldr	r3, [r4, #8]
   86e6e:	6093      	str	r3, [r2, #8]
   86e70:	f8da 3004 	ldr.w	r3, [sl, #4]
   86e74:	e774      	b.n	86d60 <_realloc_r+0xdc>
   86e76:	6823      	ldr	r3, [r4, #0]
   86e78:	2a1b      	cmp	r2, #27
   86e7a:	6003      	str	r3, [r0, #0]
   86e7c:	6863      	ldr	r3, [r4, #4]
   86e7e:	6043      	str	r3, [r0, #4]
   86e80:	d862      	bhi.n	86f48 <_realloc_r+0x2c4>
   86e82:	f100 0308 	add.w	r3, r0, #8
   86e86:	f104 0208 	add.w	r2, r4, #8
   86e8a:	e7b3      	b.n	86df4 <_realloc_r+0x170>
   86e8c:	4643      	mov	r3, r8
   86e8e:	6822      	ldr	r2, [r4, #0]
   86e90:	4675      	mov	r5, lr
   86e92:	601a      	str	r2, [r3, #0]
   86e94:	6862      	ldr	r2, [r4, #4]
   86e96:	4657      	mov	r7, sl
   86e98:	605a      	str	r2, [r3, #4]
   86e9a:	68a2      	ldr	r2, [r4, #8]
   86e9c:	609a      	str	r2, [r3, #8]
   86e9e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86ea2:	e75d      	b.n	86d60 <_realloc_r+0xdc>
   86ea4:	1b83      	subs	r3, r0, r6
   86ea6:	4437      	add	r7, r6
   86ea8:	f043 0301 	orr.w	r3, r3, #1
   86eac:	f8cb 7008 	str.w	r7, [fp, #8]
   86eb0:	607b      	str	r3, [r7, #4]
   86eb2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86eb6:	4648      	mov	r0, r9
   86eb8:	f003 0301 	and.w	r3, r3, #1
   86ebc:	431e      	orrs	r6, r3
   86ebe:	f844 6c04 	str.w	r6, [r4, #-4]
   86ec2:	f7ff fedd 	bl	86c80 <__malloc_unlock>
   86ec6:	4620      	mov	r0, r4
   86ec8:	e75a      	b.n	86d80 <_realloc_r+0xfc>
   86eca:	4621      	mov	r1, r4
   86ecc:	f7ff fe70 	bl	86bb0 <memmove>
   86ed0:	e796      	b.n	86e00 <_realloc_r+0x17c>
   86ed2:	eb02 0c03 	add.w	ip, r2, r3
   86ed6:	f106 0210 	add.w	r2, r6, #16
   86eda:	4594      	cmp	ip, r2
   86edc:	f6ff af70 	blt.w	86dc0 <_realloc_r+0x13c>
   86ee0:	4657      	mov	r7, sl
   86ee2:	f857 1f08 	ldr.w	r1, [r7, #8]!
   86ee6:	f8da 300c 	ldr.w	r3, [sl, #12]
   86eea:	1f2a      	subs	r2, r5, #4
   86eec:	2a24      	cmp	r2, #36	; 0x24
   86eee:	60cb      	str	r3, [r1, #12]
   86ef0:	6099      	str	r1, [r3, #8]
   86ef2:	f200 8086 	bhi.w	87002 <_realloc_r+0x37e>
   86ef6:	2a13      	cmp	r2, #19
   86ef8:	d977      	bls.n	86fea <_realloc_r+0x366>
   86efa:	6823      	ldr	r3, [r4, #0]
   86efc:	2a1b      	cmp	r2, #27
   86efe:	f8ca 3008 	str.w	r3, [sl, #8]
   86f02:	6863      	ldr	r3, [r4, #4]
   86f04:	f8ca 300c 	str.w	r3, [sl, #12]
   86f08:	f200 8084 	bhi.w	87014 <_realloc_r+0x390>
   86f0c:	3408      	adds	r4, #8
   86f0e:	f10a 0310 	add.w	r3, sl, #16
   86f12:	6822      	ldr	r2, [r4, #0]
   86f14:	601a      	str	r2, [r3, #0]
   86f16:	6862      	ldr	r2, [r4, #4]
   86f18:	605a      	str	r2, [r3, #4]
   86f1a:	68a2      	ldr	r2, [r4, #8]
   86f1c:	609a      	str	r2, [r3, #8]
   86f1e:	ebc6 020c 	rsb	r2, r6, ip
   86f22:	eb0a 0306 	add.w	r3, sl, r6
   86f26:	f042 0201 	orr.w	r2, r2, #1
   86f2a:	f8cb 3008 	str.w	r3, [fp, #8]
   86f2e:	605a      	str	r2, [r3, #4]
   86f30:	f8da 3004 	ldr.w	r3, [sl, #4]
   86f34:	4648      	mov	r0, r9
   86f36:	f003 0301 	and.w	r3, r3, #1
   86f3a:	431e      	orrs	r6, r3
   86f3c:	f8ca 6004 	str.w	r6, [sl, #4]
   86f40:	f7ff fe9e 	bl	86c80 <__malloc_unlock>
   86f44:	4638      	mov	r0, r7
   86f46:	e71b      	b.n	86d80 <_realloc_r+0xfc>
   86f48:	68a3      	ldr	r3, [r4, #8]
   86f4a:	2a24      	cmp	r2, #36	; 0x24
   86f4c:	6083      	str	r3, [r0, #8]
   86f4e:	68e3      	ldr	r3, [r4, #12]
   86f50:	60c3      	str	r3, [r0, #12]
   86f52:	d02b      	beq.n	86fac <_realloc_r+0x328>
   86f54:	f100 0310 	add.w	r3, r0, #16
   86f58:	f104 0210 	add.w	r2, r4, #16
   86f5c:	e74a      	b.n	86df4 <_realloc_r+0x170>
   86f5e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   86f62:	46a0      	mov	r8, r4
   86f64:	f022 0203 	bic.w	r2, r2, #3
   86f68:	4415      	add	r5, r2
   86f6a:	e6f9      	b.n	86d60 <_realloc_r+0xdc>
   86f6c:	4621      	mov	r1, r4
   86f6e:	4640      	mov	r0, r8
   86f70:	4675      	mov	r5, lr
   86f72:	4657      	mov	r7, sl
   86f74:	f7ff fe1c 	bl	86bb0 <memmove>
   86f78:	f8da 3004 	ldr.w	r3, [sl, #4]
   86f7c:	e6f0      	b.n	86d60 <_realloc_r+0xdc>
   86f7e:	4642      	mov	r2, r8
   86f80:	e76e      	b.n	86e60 <_realloc_r+0x1dc>
   86f82:	4621      	mov	r1, r4
   86f84:	4640      	mov	r0, r8
   86f86:	461d      	mov	r5, r3
   86f88:	4657      	mov	r7, sl
   86f8a:	f7ff fe11 	bl	86bb0 <memmove>
   86f8e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86f92:	e6e5      	b.n	86d60 <_realloc_r+0xdc>
   86f94:	68a3      	ldr	r3, [r4, #8]
   86f96:	2a24      	cmp	r2, #36	; 0x24
   86f98:	f8ca 3010 	str.w	r3, [sl, #16]
   86f9c:	68e3      	ldr	r3, [r4, #12]
   86f9e:	f8ca 3014 	str.w	r3, [sl, #20]
   86fa2:	d018      	beq.n	86fd6 <_realloc_r+0x352>
   86fa4:	3410      	adds	r4, #16
   86fa6:	f10a 0318 	add.w	r3, sl, #24
   86faa:	e770      	b.n	86e8e <_realloc_r+0x20a>
   86fac:	6922      	ldr	r2, [r4, #16]
   86fae:	f100 0318 	add.w	r3, r0, #24
   86fb2:	6102      	str	r2, [r0, #16]
   86fb4:	6961      	ldr	r1, [r4, #20]
   86fb6:	f104 0218 	add.w	r2, r4, #24
   86fba:	6141      	str	r1, [r0, #20]
   86fbc:	e71a      	b.n	86df4 <_realloc_r+0x170>
   86fbe:	68a1      	ldr	r1, [r4, #8]
   86fc0:	2a24      	cmp	r2, #36	; 0x24
   86fc2:	f8ca 1010 	str.w	r1, [sl, #16]
   86fc6:	68e1      	ldr	r1, [r4, #12]
   86fc8:	f8ca 1014 	str.w	r1, [sl, #20]
   86fcc:	d00f      	beq.n	86fee <_realloc_r+0x36a>
   86fce:	3410      	adds	r4, #16
   86fd0:	f10a 0218 	add.w	r2, sl, #24
   86fd4:	e744      	b.n	86e60 <_realloc_r+0x1dc>
   86fd6:	6922      	ldr	r2, [r4, #16]
   86fd8:	f10a 0320 	add.w	r3, sl, #32
   86fdc:	f8ca 2018 	str.w	r2, [sl, #24]
   86fe0:	6962      	ldr	r2, [r4, #20]
   86fe2:	3418      	adds	r4, #24
   86fe4:	f8ca 201c 	str.w	r2, [sl, #28]
   86fe8:	e751      	b.n	86e8e <_realloc_r+0x20a>
   86fea:	463b      	mov	r3, r7
   86fec:	e791      	b.n	86f12 <_realloc_r+0x28e>
   86fee:	6921      	ldr	r1, [r4, #16]
   86ff0:	f10a 0220 	add.w	r2, sl, #32
   86ff4:	f8ca 1018 	str.w	r1, [sl, #24]
   86ff8:	6961      	ldr	r1, [r4, #20]
   86ffa:	3418      	adds	r4, #24
   86ffc:	f8ca 101c 	str.w	r1, [sl, #28]
   87000:	e72e      	b.n	86e60 <_realloc_r+0x1dc>
   87002:	4621      	mov	r1, r4
   87004:	4638      	mov	r0, r7
   87006:	f8cd c004 	str.w	ip, [sp, #4]
   8700a:	f7ff fdd1 	bl	86bb0 <memmove>
   8700e:	f8dd c004 	ldr.w	ip, [sp, #4]
   87012:	e784      	b.n	86f1e <_realloc_r+0x29a>
   87014:	68a3      	ldr	r3, [r4, #8]
   87016:	2a24      	cmp	r2, #36	; 0x24
   87018:	f8ca 3010 	str.w	r3, [sl, #16]
   8701c:	68e3      	ldr	r3, [r4, #12]
   8701e:	f8ca 3014 	str.w	r3, [sl, #20]
   87022:	d003      	beq.n	8702c <_realloc_r+0x3a8>
   87024:	3410      	adds	r4, #16
   87026:	f10a 0318 	add.w	r3, sl, #24
   8702a:	e772      	b.n	86f12 <_realloc_r+0x28e>
   8702c:	6922      	ldr	r2, [r4, #16]
   8702e:	f10a 0320 	add.w	r3, sl, #32
   87032:	f8ca 2018 	str.w	r2, [sl, #24]
   87036:	6962      	ldr	r2, [r4, #20]
   87038:	3418      	adds	r4, #24
   8703a:	f8ca 201c 	str.w	r2, [sl, #28]
   8703e:	e768      	b.n	86f12 <_realloc_r+0x28e>
   87040:	200705e0 	.word	0x200705e0

00087044 <_sbrk_r>:
   87044:	b538      	push	{r3, r4, r5, lr}
   87046:	4c07      	ldr	r4, [pc, #28]	; (87064 <_sbrk_r+0x20>)
   87048:	2300      	movs	r3, #0
   8704a:	4605      	mov	r5, r0
   8704c:	4608      	mov	r0, r1
   8704e:	6023      	str	r3, [r4, #0]
   87050:	f7fc fc84 	bl	8395c <_sbrk>
   87054:	1c43      	adds	r3, r0, #1
   87056:	d000      	beq.n	8705a <_sbrk_r+0x16>
   87058:	bd38      	pop	{r3, r4, r5, pc}
   8705a:	6823      	ldr	r3, [r4, #0]
   8705c:	2b00      	cmp	r3, #0
   8705e:	d0fb      	beq.n	87058 <_sbrk_r+0x14>
   87060:	602b      	str	r3, [r5, #0]
   87062:	bd38      	pop	{r3, r4, r5, pc}
   87064:	20078df8 	.word	0x20078df8

00087068 <__sread>:
   87068:	b510      	push	{r4, lr}
   8706a:	460c      	mov	r4, r1
   8706c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87070:	f000 f9c2 	bl	873f8 <_read_r>
   87074:	2800      	cmp	r0, #0
   87076:	db03      	blt.n	87080 <__sread+0x18>
   87078:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8707a:	4403      	add	r3, r0
   8707c:	6523      	str	r3, [r4, #80]	; 0x50
   8707e:	bd10      	pop	{r4, pc}
   87080:	89a3      	ldrh	r3, [r4, #12]
   87082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   87086:	81a3      	strh	r3, [r4, #12]
   87088:	bd10      	pop	{r4, pc}
   8708a:	bf00      	nop

0008708c <__swrite>:
   8708c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87090:	460c      	mov	r4, r1
   87092:	8989      	ldrh	r1, [r1, #12]
   87094:	461d      	mov	r5, r3
   87096:	05cb      	lsls	r3, r1, #23
   87098:	4616      	mov	r6, r2
   8709a:	4607      	mov	r7, r0
   8709c:	d506      	bpl.n	870ac <__swrite+0x20>
   8709e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   870a2:	2200      	movs	r2, #0
   870a4:	2302      	movs	r3, #2
   870a6:	f000 f993 	bl	873d0 <_lseek_r>
   870aa:	89a1      	ldrh	r1, [r4, #12]
   870ac:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   870b0:	81a1      	strh	r1, [r4, #12]
   870b2:	4638      	mov	r0, r7
   870b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   870b8:	4632      	mov	r2, r6
   870ba:	462b      	mov	r3, r5
   870bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   870c0:	f000 b89e 	b.w	87200 <_write_r>

000870c4 <__sseek>:
   870c4:	b510      	push	{r4, lr}
   870c6:	460c      	mov	r4, r1
   870c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   870cc:	f000 f980 	bl	873d0 <_lseek_r>
   870d0:	89a3      	ldrh	r3, [r4, #12]
   870d2:	1c42      	adds	r2, r0, #1
   870d4:	bf0e      	itee	eq
   870d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   870da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   870de:	6520      	strne	r0, [r4, #80]	; 0x50
   870e0:	81a3      	strh	r3, [r4, #12]
   870e2:	bd10      	pop	{r4, pc}

000870e4 <__sclose>:
   870e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   870e8:	f000 b8f2 	b.w	872d0 <_close_r>

000870ec <__swbuf_r>:
   870ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   870ee:	460d      	mov	r5, r1
   870f0:	4614      	mov	r4, r2
   870f2:	4607      	mov	r7, r0
   870f4:	b110      	cbz	r0, 870fc <__swbuf_r+0x10>
   870f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   870f8:	2b00      	cmp	r3, #0
   870fa:	d048      	beq.n	8718e <__swbuf_r+0xa2>
   870fc:	89a2      	ldrh	r2, [r4, #12]
   870fe:	69a0      	ldr	r0, [r4, #24]
   87100:	b293      	uxth	r3, r2
   87102:	60a0      	str	r0, [r4, #8]
   87104:	0718      	lsls	r0, r3, #28
   87106:	d538      	bpl.n	8717a <__swbuf_r+0x8e>
   87108:	6926      	ldr	r6, [r4, #16]
   8710a:	2e00      	cmp	r6, #0
   8710c:	d035      	beq.n	8717a <__swbuf_r+0x8e>
   8710e:	0499      	lsls	r1, r3, #18
   87110:	b2ed      	uxtb	r5, r5
   87112:	d515      	bpl.n	87140 <__swbuf_r+0x54>
   87114:	6823      	ldr	r3, [r4, #0]
   87116:	6962      	ldr	r2, [r4, #20]
   87118:	1b9e      	subs	r6, r3, r6
   8711a:	4296      	cmp	r6, r2
   8711c:	da1c      	bge.n	87158 <__swbuf_r+0x6c>
   8711e:	3601      	adds	r6, #1
   87120:	68a2      	ldr	r2, [r4, #8]
   87122:	1c59      	adds	r1, r3, #1
   87124:	3a01      	subs	r2, #1
   87126:	60a2      	str	r2, [r4, #8]
   87128:	6021      	str	r1, [r4, #0]
   8712a:	701d      	strb	r5, [r3, #0]
   8712c:	6963      	ldr	r3, [r4, #20]
   8712e:	42b3      	cmp	r3, r6
   87130:	d01a      	beq.n	87168 <__swbuf_r+0x7c>
   87132:	89a3      	ldrh	r3, [r4, #12]
   87134:	07db      	lsls	r3, r3, #31
   87136:	d501      	bpl.n	8713c <__swbuf_r+0x50>
   87138:	2d0a      	cmp	r5, #10
   8713a:	d015      	beq.n	87168 <__swbuf_r+0x7c>
   8713c:	4628      	mov	r0, r5
   8713e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87140:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87142:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   87146:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8714a:	6663      	str	r3, [r4, #100]	; 0x64
   8714c:	6823      	ldr	r3, [r4, #0]
   8714e:	81a2      	strh	r2, [r4, #12]
   87150:	6962      	ldr	r2, [r4, #20]
   87152:	1b9e      	subs	r6, r3, r6
   87154:	4296      	cmp	r6, r2
   87156:	dbe2      	blt.n	8711e <__swbuf_r+0x32>
   87158:	4638      	mov	r0, r7
   8715a:	4621      	mov	r1, r4
   8715c:	f7fe fde4 	bl	85d28 <_fflush_r>
   87160:	b940      	cbnz	r0, 87174 <__swbuf_r+0x88>
   87162:	6823      	ldr	r3, [r4, #0]
   87164:	2601      	movs	r6, #1
   87166:	e7db      	b.n	87120 <__swbuf_r+0x34>
   87168:	4638      	mov	r0, r7
   8716a:	4621      	mov	r1, r4
   8716c:	f7fe fddc 	bl	85d28 <_fflush_r>
   87170:	2800      	cmp	r0, #0
   87172:	d0e3      	beq.n	8713c <__swbuf_r+0x50>
   87174:	f04f 30ff 	mov.w	r0, #4294967295
   87178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8717a:	4638      	mov	r0, r7
   8717c:	4621      	mov	r1, r4
   8717e:	f7fe fcbd 	bl	85afc <__swsetup_r>
   87182:	2800      	cmp	r0, #0
   87184:	d1f6      	bne.n	87174 <__swbuf_r+0x88>
   87186:	89a2      	ldrh	r2, [r4, #12]
   87188:	6926      	ldr	r6, [r4, #16]
   8718a:	b293      	uxth	r3, r2
   8718c:	e7bf      	b.n	8710e <__swbuf_r+0x22>
   8718e:	f7fe fde7 	bl	85d60 <__sinit>
   87192:	e7b3      	b.n	870fc <__swbuf_r+0x10>

00087194 <_wcrtomb_r>:
   87194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87198:	461e      	mov	r6, r3
   8719a:	b086      	sub	sp, #24
   8719c:	460c      	mov	r4, r1
   8719e:	4605      	mov	r5, r0
   871a0:	4617      	mov	r7, r2
   871a2:	4b0f      	ldr	r3, [pc, #60]	; (871e0 <_wcrtomb_r+0x4c>)
   871a4:	b191      	cbz	r1, 871cc <_wcrtomb_r+0x38>
   871a6:	f8d3 8000 	ldr.w	r8, [r3]
   871aa:	f7ff f999 	bl	864e0 <__locale_charset>
   871ae:	9600      	str	r6, [sp, #0]
   871b0:	4603      	mov	r3, r0
   871b2:	4621      	mov	r1, r4
   871b4:	463a      	mov	r2, r7
   871b6:	4628      	mov	r0, r5
   871b8:	47c0      	blx	r8
   871ba:	1c43      	adds	r3, r0, #1
   871bc:	d103      	bne.n	871c6 <_wcrtomb_r+0x32>
   871be:	2200      	movs	r2, #0
   871c0:	238a      	movs	r3, #138	; 0x8a
   871c2:	6032      	str	r2, [r6, #0]
   871c4:	602b      	str	r3, [r5, #0]
   871c6:	b006      	add	sp, #24
   871c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   871cc:	681f      	ldr	r7, [r3, #0]
   871ce:	f7ff f987 	bl	864e0 <__locale_charset>
   871d2:	9600      	str	r6, [sp, #0]
   871d4:	4603      	mov	r3, r0
   871d6:	4622      	mov	r2, r4
   871d8:	4628      	mov	r0, r5
   871da:	a903      	add	r1, sp, #12
   871dc:	47b8      	blx	r7
   871de:	e7ec      	b.n	871ba <_wcrtomb_r+0x26>
   871e0:	200709f0 	.word	0x200709f0

000871e4 <__ascii_wctomb>:
   871e4:	b121      	cbz	r1, 871f0 <__ascii_wctomb+0xc>
   871e6:	2aff      	cmp	r2, #255	; 0xff
   871e8:	d804      	bhi.n	871f4 <__ascii_wctomb+0x10>
   871ea:	700a      	strb	r2, [r1, #0]
   871ec:	2001      	movs	r0, #1
   871ee:	4770      	bx	lr
   871f0:	4608      	mov	r0, r1
   871f2:	4770      	bx	lr
   871f4:	238a      	movs	r3, #138	; 0x8a
   871f6:	6003      	str	r3, [r0, #0]
   871f8:	f04f 30ff 	mov.w	r0, #4294967295
   871fc:	4770      	bx	lr
   871fe:	bf00      	nop

00087200 <_write_r>:
   87200:	b570      	push	{r4, r5, r6, lr}
   87202:	4c08      	ldr	r4, [pc, #32]	; (87224 <_write_r+0x24>)
   87204:	4606      	mov	r6, r0
   87206:	2500      	movs	r5, #0
   87208:	4608      	mov	r0, r1
   8720a:	4611      	mov	r1, r2
   8720c:	461a      	mov	r2, r3
   8720e:	6025      	str	r5, [r4, #0]
   87210:	f7f9 fef8 	bl	81004 <_write>
   87214:	1c43      	adds	r3, r0, #1
   87216:	d000      	beq.n	8721a <_write_r+0x1a>
   87218:	bd70      	pop	{r4, r5, r6, pc}
   8721a:	6823      	ldr	r3, [r4, #0]
   8721c:	2b00      	cmp	r3, #0
   8721e:	d0fb      	beq.n	87218 <_write_r+0x18>
   87220:	6033      	str	r3, [r6, #0]
   87222:	bd70      	pop	{r4, r5, r6, pc}
   87224:	20078df8 	.word	0x20078df8

00087228 <__register_exitproc>:
   87228:	b5f0      	push	{r4, r5, r6, r7, lr}
   8722a:	4c27      	ldr	r4, [pc, #156]	; (872c8 <__register_exitproc+0xa0>)
   8722c:	b085      	sub	sp, #20
   8722e:	6826      	ldr	r6, [r4, #0]
   87230:	4607      	mov	r7, r0
   87232:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   87236:	2c00      	cmp	r4, #0
   87238:	d040      	beq.n	872bc <__register_exitproc+0x94>
   8723a:	6865      	ldr	r5, [r4, #4]
   8723c:	2d1f      	cmp	r5, #31
   8723e:	dd1e      	ble.n	8727e <__register_exitproc+0x56>
   87240:	4822      	ldr	r0, [pc, #136]	; (872cc <__register_exitproc+0xa4>)
   87242:	b918      	cbnz	r0, 8724c <__register_exitproc+0x24>
   87244:	f04f 30ff 	mov.w	r0, #4294967295
   87248:	b005      	add	sp, #20
   8724a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8724c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   87250:	9103      	str	r1, [sp, #12]
   87252:	9202      	str	r2, [sp, #8]
   87254:	9301      	str	r3, [sp, #4]
   87256:	f7ff f9bd 	bl	865d4 <malloc>
   8725a:	9903      	ldr	r1, [sp, #12]
   8725c:	4604      	mov	r4, r0
   8725e:	9a02      	ldr	r2, [sp, #8]
   87260:	9b01      	ldr	r3, [sp, #4]
   87262:	2800      	cmp	r0, #0
   87264:	d0ee      	beq.n	87244 <__register_exitproc+0x1c>
   87266:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8726a:	2000      	movs	r0, #0
   8726c:	6025      	str	r5, [r4, #0]
   8726e:	6060      	str	r0, [r4, #4]
   87270:	4605      	mov	r5, r0
   87272:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   87276:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8727a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8727e:	b93f      	cbnz	r7, 87290 <__register_exitproc+0x68>
   87280:	1c6b      	adds	r3, r5, #1
   87282:	2000      	movs	r0, #0
   87284:	3502      	adds	r5, #2
   87286:	6063      	str	r3, [r4, #4]
   87288:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   8728c:	b005      	add	sp, #20
   8728e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87290:	2601      	movs	r6, #1
   87292:	40ae      	lsls	r6, r5
   87294:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   87298:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   8729c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   872a0:	2f02      	cmp	r7, #2
   872a2:	ea42 0206 	orr.w	r2, r2, r6
   872a6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   872aa:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   872ae:	d1e7      	bne.n	87280 <__register_exitproc+0x58>
   872b0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   872b4:	431e      	orrs	r6, r3
   872b6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   872ba:	e7e1      	b.n	87280 <__register_exitproc+0x58>
   872bc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   872c0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   872c4:	e7b9      	b.n	8723a <__register_exitproc+0x12>
   872c6:	bf00      	nop
   872c8:	00087c0c 	.word	0x00087c0c
   872cc:	000865d5 	.word	0x000865d5

000872d0 <_close_r>:
   872d0:	b538      	push	{r3, r4, r5, lr}
   872d2:	4c07      	ldr	r4, [pc, #28]	; (872f0 <_close_r+0x20>)
   872d4:	2300      	movs	r3, #0
   872d6:	4605      	mov	r5, r0
   872d8:	4608      	mov	r0, r1
   872da:	6023      	str	r3, [r4, #0]
   872dc:	f7fc fb58 	bl	83990 <_close>
   872e0:	1c43      	adds	r3, r0, #1
   872e2:	d000      	beq.n	872e6 <_close_r+0x16>
   872e4:	bd38      	pop	{r3, r4, r5, pc}
   872e6:	6823      	ldr	r3, [r4, #0]
   872e8:	2b00      	cmp	r3, #0
   872ea:	d0fb      	beq.n	872e4 <_close_r+0x14>
   872ec:	602b      	str	r3, [r5, #0]
   872ee:	bd38      	pop	{r3, r4, r5, pc}
   872f0:	20078df8 	.word	0x20078df8

000872f4 <_fclose_r>:
   872f4:	b570      	push	{r4, r5, r6, lr}
   872f6:	460c      	mov	r4, r1
   872f8:	4605      	mov	r5, r0
   872fa:	b131      	cbz	r1, 8730a <_fclose_r+0x16>
   872fc:	b110      	cbz	r0, 87304 <_fclose_r+0x10>
   872fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87300:	2b00      	cmp	r3, #0
   87302:	d02f      	beq.n	87364 <_fclose_r+0x70>
   87304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87308:	b90b      	cbnz	r3, 8730e <_fclose_r+0x1a>
   8730a:	2000      	movs	r0, #0
   8730c:	bd70      	pop	{r4, r5, r6, pc}
   8730e:	4628      	mov	r0, r5
   87310:	4621      	mov	r1, r4
   87312:	f7fe fd09 	bl	85d28 <_fflush_r>
   87316:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   87318:	4606      	mov	r6, r0
   8731a:	b133      	cbz	r3, 8732a <_fclose_r+0x36>
   8731c:	4628      	mov	r0, r5
   8731e:	69e1      	ldr	r1, [r4, #28]
   87320:	4798      	blx	r3
   87322:	2800      	cmp	r0, #0
   87324:	bfb8      	it	lt
   87326:	f04f 36ff 	movlt.w	r6, #4294967295
   8732a:	89a3      	ldrh	r3, [r4, #12]
   8732c:	061b      	lsls	r3, r3, #24
   8732e:	d41c      	bmi.n	8736a <_fclose_r+0x76>
   87330:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87332:	b141      	cbz	r1, 87346 <_fclose_r+0x52>
   87334:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87338:	4299      	cmp	r1, r3
   8733a:	d002      	beq.n	87342 <_fclose_r+0x4e>
   8733c:	4628      	mov	r0, r5
   8733e:	f7fe fe53 	bl	85fe8 <_free_r>
   87342:	2300      	movs	r3, #0
   87344:	6323      	str	r3, [r4, #48]	; 0x30
   87346:	6c61      	ldr	r1, [r4, #68]	; 0x44
   87348:	b121      	cbz	r1, 87354 <_fclose_r+0x60>
   8734a:	4628      	mov	r0, r5
   8734c:	f7fe fe4c 	bl	85fe8 <_free_r>
   87350:	2300      	movs	r3, #0
   87352:	6463      	str	r3, [r4, #68]	; 0x44
   87354:	f7fe fd7e 	bl	85e54 <__sfp_lock_acquire>
   87358:	2300      	movs	r3, #0
   8735a:	81a3      	strh	r3, [r4, #12]
   8735c:	f7fe fd7c 	bl	85e58 <__sfp_lock_release>
   87360:	4630      	mov	r0, r6
   87362:	bd70      	pop	{r4, r5, r6, pc}
   87364:	f7fe fcfc 	bl	85d60 <__sinit>
   87368:	e7cc      	b.n	87304 <_fclose_r+0x10>
   8736a:	4628      	mov	r0, r5
   8736c:	6921      	ldr	r1, [r4, #16]
   8736e:	f7fe fe3b 	bl	85fe8 <_free_r>
   87372:	e7dd      	b.n	87330 <_fclose_r+0x3c>

00087374 <fclose>:
   87374:	4b02      	ldr	r3, [pc, #8]	; (87380 <fclose+0xc>)
   87376:	4601      	mov	r1, r0
   87378:	6818      	ldr	r0, [r3, #0]
   8737a:	f7ff bfbb 	b.w	872f4 <_fclose_r>
   8737e:	bf00      	nop
   87380:	200705b8 	.word	0x200705b8

00087384 <_fstat_r>:
   87384:	b538      	push	{r3, r4, r5, lr}
   87386:	4c08      	ldr	r4, [pc, #32]	; (873a8 <_fstat_r+0x24>)
   87388:	2300      	movs	r3, #0
   8738a:	4605      	mov	r5, r0
   8738c:	4608      	mov	r0, r1
   8738e:	4611      	mov	r1, r2
   87390:	6023      	str	r3, [r4, #0]
   87392:	f7fc fb01 	bl	83998 <_fstat>
   87396:	1c43      	adds	r3, r0, #1
   87398:	d000      	beq.n	8739c <_fstat_r+0x18>
   8739a:	bd38      	pop	{r3, r4, r5, pc}
   8739c:	6823      	ldr	r3, [r4, #0]
   8739e:	2b00      	cmp	r3, #0
   873a0:	d0fb      	beq.n	8739a <_fstat_r+0x16>
   873a2:	602b      	str	r3, [r5, #0]
   873a4:	bd38      	pop	{r3, r4, r5, pc}
   873a6:	bf00      	nop
   873a8:	20078df8 	.word	0x20078df8

000873ac <_isatty_r>:
   873ac:	b538      	push	{r3, r4, r5, lr}
   873ae:	4c07      	ldr	r4, [pc, #28]	; (873cc <_isatty_r+0x20>)
   873b0:	2300      	movs	r3, #0
   873b2:	4605      	mov	r5, r0
   873b4:	4608      	mov	r0, r1
   873b6:	6023      	str	r3, [r4, #0]
   873b8:	f7fc faf4 	bl	839a4 <_isatty>
   873bc:	1c43      	adds	r3, r0, #1
   873be:	d000      	beq.n	873c2 <_isatty_r+0x16>
   873c0:	bd38      	pop	{r3, r4, r5, pc}
   873c2:	6823      	ldr	r3, [r4, #0]
   873c4:	2b00      	cmp	r3, #0
   873c6:	d0fb      	beq.n	873c0 <_isatty_r+0x14>
   873c8:	602b      	str	r3, [r5, #0]
   873ca:	bd38      	pop	{r3, r4, r5, pc}
   873cc:	20078df8 	.word	0x20078df8

000873d0 <_lseek_r>:
   873d0:	b570      	push	{r4, r5, r6, lr}
   873d2:	4c08      	ldr	r4, [pc, #32]	; (873f4 <_lseek_r+0x24>)
   873d4:	4606      	mov	r6, r0
   873d6:	2500      	movs	r5, #0
   873d8:	4608      	mov	r0, r1
   873da:	4611      	mov	r1, r2
   873dc:	461a      	mov	r2, r3
   873de:	6025      	str	r5, [r4, #0]
   873e0:	f7fc fae2 	bl	839a8 <_lseek>
   873e4:	1c43      	adds	r3, r0, #1
   873e6:	d000      	beq.n	873ea <_lseek_r+0x1a>
   873e8:	bd70      	pop	{r4, r5, r6, pc}
   873ea:	6823      	ldr	r3, [r4, #0]
   873ec:	2b00      	cmp	r3, #0
   873ee:	d0fb      	beq.n	873e8 <_lseek_r+0x18>
   873f0:	6033      	str	r3, [r6, #0]
   873f2:	bd70      	pop	{r4, r5, r6, pc}
   873f4:	20078df8 	.word	0x20078df8

000873f8 <_read_r>:
   873f8:	b570      	push	{r4, r5, r6, lr}
   873fa:	4c08      	ldr	r4, [pc, #32]	; (8741c <_read_r+0x24>)
   873fc:	4606      	mov	r6, r0
   873fe:	2500      	movs	r5, #0
   87400:	4608      	mov	r0, r1
   87402:	4611      	mov	r1, r2
   87404:	461a      	mov	r2, r3
   87406:	6025      	str	r5, [r4, #0]
   87408:	f7f8 ff22 	bl	80250 <_read>
   8740c:	1c43      	adds	r3, r0, #1
   8740e:	d000      	beq.n	87412 <_read_r+0x1a>
   87410:	bd70      	pop	{r4, r5, r6, pc}
   87412:	6823      	ldr	r3, [r4, #0]
   87414:	2b00      	cmp	r3, #0
   87416:	d0fb      	beq.n	87410 <_read_r+0x18>
   87418:	6033      	str	r3, [r6, #0]
   8741a:	bd70      	pop	{r4, r5, r6, pc}
   8741c:	20078df8 	.word	0x20078df8

00087420 <__aeabi_uldivmod>:
   87420:	b94b      	cbnz	r3, 87436 <__aeabi_uldivmod+0x16>
   87422:	b942      	cbnz	r2, 87436 <__aeabi_uldivmod+0x16>
   87424:	2900      	cmp	r1, #0
   87426:	bf08      	it	eq
   87428:	2800      	cmpeq	r0, #0
   8742a:	d002      	beq.n	87432 <__aeabi_uldivmod+0x12>
   8742c:	f04f 31ff 	mov.w	r1, #4294967295
   87430:	4608      	mov	r0, r1
   87432:	f000 b83b 	b.w	874ac <__aeabi_idiv0>
   87436:	b082      	sub	sp, #8
   87438:	46ec      	mov	ip, sp
   8743a:	e92d 5000 	stmdb	sp!, {ip, lr}
   8743e:	f000 f81d 	bl	8747c <__gnu_uldivmod_helper>
   87442:	f8dd e004 	ldr.w	lr, [sp, #4]
   87446:	b002      	add	sp, #8
   87448:	bc0c      	pop	{r2, r3}
   8744a:	4770      	bx	lr

0008744c <__gnu_ldivmod_helper>:
   8744c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87450:	9e08      	ldr	r6, [sp, #32]
   87452:	4614      	mov	r4, r2
   87454:	461d      	mov	r5, r3
   87456:	4680      	mov	r8, r0
   87458:	4689      	mov	r9, r1
   8745a:	f000 f829 	bl	874b0 <__divdi3>
   8745e:	fb04 f301 	mul.w	r3, r4, r1
   87462:	fba4 ab00 	umull	sl, fp, r4, r0
   87466:	fb00 3205 	mla	r2, r0, r5, r3
   8746a:	4493      	add	fp, r2
   8746c:	ebb8 080a 	subs.w	r8, r8, sl
   87470:	eb69 090b 	sbc.w	r9, r9, fp
   87474:	e9c6 8900 	strd	r8, r9, [r6]
   87478:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0008747c <__gnu_uldivmod_helper>:
   8747c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87480:	9e08      	ldr	r6, [sp, #32]
   87482:	4614      	mov	r4, r2
   87484:	461d      	mov	r5, r3
   87486:	4680      	mov	r8, r0
   87488:	4689      	mov	r9, r1
   8748a:	f000 f961 	bl	87750 <__udivdi3>
   8748e:	fb00 f505 	mul.w	r5, r0, r5
   87492:	fba0 ab04 	umull	sl, fp, r0, r4
   87496:	fb04 5401 	mla	r4, r4, r1, r5
   8749a:	44a3      	add	fp, r4
   8749c:	ebb8 080a 	subs.w	r8, r8, sl
   874a0:	eb69 090b 	sbc.w	r9, r9, fp
   874a4:	e9c6 8900 	strd	r8, r9, [r6]
   874a8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000874ac <__aeabi_idiv0>:
   874ac:	4770      	bx	lr
   874ae:	bf00      	nop

000874b0 <__divdi3>:
   874b0:	2900      	cmp	r1, #0
   874b2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   874b6:	f2c0 80a1 	blt.w	875fc <__divdi3+0x14c>
   874ba:	2400      	movs	r4, #0
   874bc:	2b00      	cmp	r3, #0
   874be:	f2c0 8098 	blt.w	875f2 <__divdi3+0x142>
   874c2:	4615      	mov	r5, r2
   874c4:	4606      	mov	r6, r0
   874c6:	460f      	mov	r7, r1
   874c8:	2b00      	cmp	r3, #0
   874ca:	d13f      	bne.n	8754c <__divdi3+0x9c>
   874cc:	428a      	cmp	r2, r1
   874ce:	d958      	bls.n	87582 <__divdi3+0xd2>
   874d0:	fab2 f382 	clz	r3, r2
   874d4:	b14b      	cbz	r3, 874ea <__divdi3+0x3a>
   874d6:	f1c3 0220 	rsb	r2, r3, #32
   874da:	fa01 f703 	lsl.w	r7, r1, r3
   874de:	fa20 f202 	lsr.w	r2, r0, r2
   874e2:	409d      	lsls	r5, r3
   874e4:	fa00 f603 	lsl.w	r6, r0, r3
   874e8:	4317      	orrs	r7, r2
   874ea:	0c29      	lsrs	r1, r5, #16
   874ec:	fbb7 f2f1 	udiv	r2, r7, r1
   874f0:	fb01 7712 	mls	r7, r1, r2, r7
   874f4:	b2a8      	uxth	r0, r5
   874f6:	fb00 f302 	mul.w	r3, r0, r2
   874fa:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   874fe:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   87502:	42bb      	cmp	r3, r7
   87504:	d909      	bls.n	8751a <__divdi3+0x6a>
   87506:	197f      	adds	r7, r7, r5
   87508:	f102 3cff 	add.w	ip, r2, #4294967295
   8750c:	f080 8105 	bcs.w	8771a <__divdi3+0x26a>
   87510:	42bb      	cmp	r3, r7
   87512:	f240 8102 	bls.w	8771a <__divdi3+0x26a>
   87516:	3a02      	subs	r2, #2
   87518:	442f      	add	r7, r5
   8751a:	1aff      	subs	r7, r7, r3
   8751c:	fbb7 f3f1 	udiv	r3, r7, r1
   87520:	fb01 7113 	mls	r1, r1, r3, r7
   87524:	fb00 f003 	mul.w	r0, r0, r3
   87528:	b2b6      	uxth	r6, r6
   8752a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8752e:	4288      	cmp	r0, r1
   87530:	d908      	bls.n	87544 <__divdi3+0x94>
   87532:	1949      	adds	r1, r1, r5
   87534:	f103 37ff 	add.w	r7, r3, #4294967295
   87538:	f080 80f1 	bcs.w	8771e <__divdi3+0x26e>
   8753c:	4288      	cmp	r0, r1
   8753e:	f240 80ee 	bls.w	8771e <__divdi3+0x26e>
   87542:	3b02      	subs	r3, #2
   87544:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   87548:	2300      	movs	r3, #0
   8754a:	e003      	b.n	87554 <__divdi3+0xa4>
   8754c:	428b      	cmp	r3, r1
   8754e:	d90a      	bls.n	87566 <__divdi3+0xb6>
   87550:	2300      	movs	r3, #0
   87552:	461a      	mov	r2, r3
   87554:	4610      	mov	r0, r2
   87556:	4619      	mov	r1, r3
   87558:	b114      	cbz	r4, 87560 <__divdi3+0xb0>
   8755a:	4240      	negs	r0, r0
   8755c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87560:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87564:	4770      	bx	lr
   87566:	fab3 f883 	clz	r8, r3
   8756a:	f1b8 0f00 	cmp.w	r8, #0
   8756e:	f040 8088 	bne.w	87682 <__divdi3+0x1d2>
   87572:	428b      	cmp	r3, r1
   87574:	d302      	bcc.n	8757c <__divdi3+0xcc>
   87576:	4282      	cmp	r2, r0
   87578:	f200 80e2 	bhi.w	87740 <__divdi3+0x290>
   8757c:	2300      	movs	r3, #0
   8757e:	2201      	movs	r2, #1
   87580:	e7e8      	b.n	87554 <__divdi3+0xa4>
   87582:	b912      	cbnz	r2, 8758a <__divdi3+0xda>
   87584:	2301      	movs	r3, #1
   87586:	fbb3 f5f2 	udiv	r5, r3, r2
   8758a:	fab5 f285 	clz	r2, r5
   8758e:	2a00      	cmp	r2, #0
   87590:	d13a      	bne.n	87608 <__divdi3+0x158>
   87592:	1b7f      	subs	r7, r7, r5
   87594:	0c28      	lsrs	r0, r5, #16
   87596:	fa1f fc85 	uxth.w	ip, r5
   8759a:	2301      	movs	r3, #1
   8759c:	fbb7 f1f0 	udiv	r1, r7, r0
   875a0:	fb00 7711 	mls	r7, r0, r1, r7
   875a4:	fb0c f201 	mul.w	r2, ip, r1
   875a8:	ea4f 4816 	mov.w	r8, r6, lsr #16
   875ac:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   875b0:	42ba      	cmp	r2, r7
   875b2:	d907      	bls.n	875c4 <__divdi3+0x114>
   875b4:	197f      	adds	r7, r7, r5
   875b6:	f101 38ff 	add.w	r8, r1, #4294967295
   875ba:	d202      	bcs.n	875c2 <__divdi3+0x112>
   875bc:	42ba      	cmp	r2, r7
   875be:	f200 80c4 	bhi.w	8774a <__divdi3+0x29a>
   875c2:	4641      	mov	r1, r8
   875c4:	1abf      	subs	r7, r7, r2
   875c6:	fbb7 f2f0 	udiv	r2, r7, r0
   875ca:	fb00 7012 	mls	r0, r0, r2, r7
   875ce:	fb0c fc02 	mul.w	ip, ip, r2
   875d2:	b2b6      	uxth	r6, r6
   875d4:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   875d8:	4584      	cmp	ip, r0
   875da:	d907      	bls.n	875ec <__divdi3+0x13c>
   875dc:	1940      	adds	r0, r0, r5
   875de:	f102 37ff 	add.w	r7, r2, #4294967295
   875e2:	d202      	bcs.n	875ea <__divdi3+0x13a>
   875e4:	4584      	cmp	ip, r0
   875e6:	f200 80ae 	bhi.w	87746 <__divdi3+0x296>
   875ea:	463a      	mov	r2, r7
   875ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   875f0:	e7b0      	b.n	87554 <__divdi3+0xa4>
   875f2:	43e4      	mvns	r4, r4
   875f4:	4252      	negs	r2, r2
   875f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   875fa:	e762      	b.n	874c2 <__divdi3+0x12>
   875fc:	4240      	negs	r0, r0
   875fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87602:	f04f 34ff 	mov.w	r4, #4294967295
   87606:	e759      	b.n	874bc <__divdi3+0xc>
   87608:	4095      	lsls	r5, r2
   8760a:	f1c2 0920 	rsb	r9, r2, #32
   8760e:	fa27 f109 	lsr.w	r1, r7, r9
   87612:	fa26 f909 	lsr.w	r9, r6, r9
   87616:	4097      	lsls	r7, r2
   87618:	0c28      	lsrs	r0, r5, #16
   8761a:	fbb1 f8f0 	udiv	r8, r1, r0
   8761e:	fb00 1118 	mls	r1, r0, r8, r1
   87622:	fa1f fc85 	uxth.w	ip, r5
   87626:	fb0c f308 	mul.w	r3, ip, r8
   8762a:	ea49 0907 	orr.w	r9, r9, r7
   8762e:	ea4f 4719 	mov.w	r7, r9, lsr #16
   87632:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   87636:	428b      	cmp	r3, r1
   87638:	fa06 f602 	lsl.w	r6, r6, r2
   8763c:	d908      	bls.n	87650 <__divdi3+0x1a0>
   8763e:	1949      	adds	r1, r1, r5
   87640:	f108 32ff 	add.w	r2, r8, #4294967295
   87644:	d27a      	bcs.n	8773c <__divdi3+0x28c>
   87646:	428b      	cmp	r3, r1
   87648:	d978      	bls.n	8773c <__divdi3+0x28c>
   8764a:	f1a8 0802 	sub.w	r8, r8, #2
   8764e:	4429      	add	r1, r5
   87650:	1ac9      	subs	r1, r1, r3
   87652:	fbb1 f3f0 	udiv	r3, r1, r0
   87656:	fb00 1713 	mls	r7, r0, r3, r1
   8765a:	fb0c f203 	mul.w	r2, ip, r3
   8765e:	fa1f f989 	uxth.w	r9, r9
   87662:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   87666:	42ba      	cmp	r2, r7
   87668:	d907      	bls.n	8767a <__divdi3+0x1ca>
   8766a:	197f      	adds	r7, r7, r5
   8766c:	f103 31ff 	add.w	r1, r3, #4294967295
   87670:	d260      	bcs.n	87734 <__divdi3+0x284>
   87672:	42ba      	cmp	r2, r7
   87674:	d95e      	bls.n	87734 <__divdi3+0x284>
   87676:	3b02      	subs	r3, #2
   87678:	442f      	add	r7, r5
   8767a:	1abf      	subs	r7, r7, r2
   8767c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   87680:	e78c      	b.n	8759c <__divdi3+0xec>
   87682:	f1c8 0220 	rsb	r2, r8, #32
   87686:	fa25 f102 	lsr.w	r1, r5, r2
   8768a:	fa03 fc08 	lsl.w	ip, r3, r8
   8768e:	fa27 f302 	lsr.w	r3, r7, r2
   87692:	fa20 f202 	lsr.w	r2, r0, r2
   87696:	fa07 f708 	lsl.w	r7, r7, r8
   8769a:	ea41 0c0c 	orr.w	ip, r1, ip
   8769e:	ea4f 491c 	mov.w	r9, ip, lsr #16
   876a2:	fbb3 f1f9 	udiv	r1, r3, r9
   876a6:	fb09 3311 	mls	r3, r9, r1, r3
   876aa:	fa1f fa8c 	uxth.w	sl, ip
   876ae:	fb0a fb01 	mul.w	fp, sl, r1
   876b2:	4317      	orrs	r7, r2
   876b4:	0c3a      	lsrs	r2, r7, #16
   876b6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   876ba:	459b      	cmp	fp, r3
   876bc:	fa05 f008 	lsl.w	r0, r5, r8
   876c0:	d908      	bls.n	876d4 <__divdi3+0x224>
   876c2:	eb13 030c 	adds.w	r3, r3, ip
   876c6:	f101 32ff 	add.w	r2, r1, #4294967295
   876ca:	d235      	bcs.n	87738 <__divdi3+0x288>
   876cc:	459b      	cmp	fp, r3
   876ce:	d933      	bls.n	87738 <__divdi3+0x288>
   876d0:	3902      	subs	r1, #2
   876d2:	4463      	add	r3, ip
   876d4:	ebcb 0303 	rsb	r3, fp, r3
   876d8:	fbb3 f2f9 	udiv	r2, r3, r9
   876dc:	fb09 3312 	mls	r3, r9, r2, r3
   876e0:	fb0a fa02 	mul.w	sl, sl, r2
   876e4:	b2bf      	uxth	r7, r7
   876e6:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   876ea:	45ba      	cmp	sl, r7
   876ec:	d908      	bls.n	87700 <__divdi3+0x250>
   876ee:	eb17 070c 	adds.w	r7, r7, ip
   876f2:	f102 33ff 	add.w	r3, r2, #4294967295
   876f6:	d21b      	bcs.n	87730 <__divdi3+0x280>
   876f8:	45ba      	cmp	sl, r7
   876fa:	d919      	bls.n	87730 <__divdi3+0x280>
   876fc:	3a02      	subs	r2, #2
   876fe:	4467      	add	r7, ip
   87700:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   87704:	fba5 0100 	umull	r0, r1, r5, r0
   87708:	ebca 0707 	rsb	r7, sl, r7
   8770c:	428f      	cmp	r7, r1
   8770e:	f04f 0300 	mov.w	r3, #0
   87712:	d30a      	bcc.n	8772a <__divdi3+0x27a>
   87714:	d005      	beq.n	87722 <__divdi3+0x272>
   87716:	462a      	mov	r2, r5
   87718:	e71c      	b.n	87554 <__divdi3+0xa4>
   8771a:	4662      	mov	r2, ip
   8771c:	e6fd      	b.n	8751a <__divdi3+0x6a>
   8771e:	463b      	mov	r3, r7
   87720:	e710      	b.n	87544 <__divdi3+0x94>
   87722:	fa06 f608 	lsl.w	r6, r6, r8
   87726:	4286      	cmp	r6, r0
   87728:	d2f5      	bcs.n	87716 <__divdi3+0x266>
   8772a:	1e6a      	subs	r2, r5, #1
   8772c:	2300      	movs	r3, #0
   8772e:	e711      	b.n	87554 <__divdi3+0xa4>
   87730:	461a      	mov	r2, r3
   87732:	e7e5      	b.n	87700 <__divdi3+0x250>
   87734:	460b      	mov	r3, r1
   87736:	e7a0      	b.n	8767a <__divdi3+0x1ca>
   87738:	4611      	mov	r1, r2
   8773a:	e7cb      	b.n	876d4 <__divdi3+0x224>
   8773c:	4690      	mov	r8, r2
   8773e:	e787      	b.n	87650 <__divdi3+0x1a0>
   87740:	4643      	mov	r3, r8
   87742:	4642      	mov	r2, r8
   87744:	e706      	b.n	87554 <__divdi3+0xa4>
   87746:	3a02      	subs	r2, #2
   87748:	e750      	b.n	875ec <__divdi3+0x13c>
   8774a:	3902      	subs	r1, #2
   8774c:	442f      	add	r7, r5
   8774e:	e739      	b.n	875c4 <__divdi3+0x114>

00087750 <__udivdi3>:
   87750:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87754:	4614      	mov	r4, r2
   87756:	4605      	mov	r5, r0
   87758:	460e      	mov	r6, r1
   8775a:	2b00      	cmp	r3, #0
   8775c:	d143      	bne.n	877e6 <__udivdi3+0x96>
   8775e:	428a      	cmp	r2, r1
   87760:	d953      	bls.n	8780a <__udivdi3+0xba>
   87762:	fab2 f782 	clz	r7, r2
   87766:	b157      	cbz	r7, 8777e <__udivdi3+0x2e>
   87768:	f1c7 0620 	rsb	r6, r7, #32
   8776c:	fa20 f606 	lsr.w	r6, r0, r6
   87770:	fa01 f307 	lsl.w	r3, r1, r7
   87774:	fa02 f407 	lsl.w	r4, r2, r7
   87778:	fa00 f507 	lsl.w	r5, r0, r7
   8777c:	431e      	orrs	r6, r3
   8777e:	0c21      	lsrs	r1, r4, #16
   87780:	fbb6 f2f1 	udiv	r2, r6, r1
   87784:	fb01 6612 	mls	r6, r1, r2, r6
   87788:	b2a0      	uxth	r0, r4
   8778a:	fb00 f302 	mul.w	r3, r0, r2
   8778e:	0c2f      	lsrs	r7, r5, #16
   87790:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   87794:	42b3      	cmp	r3, r6
   87796:	d909      	bls.n	877ac <__udivdi3+0x5c>
   87798:	1936      	adds	r6, r6, r4
   8779a:	f102 37ff 	add.w	r7, r2, #4294967295
   8779e:	f080 80fd 	bcs.w	8799c <__udivdi3+0x24c>
   877a2:	42b3      	cmp	r3, r6
   877a4:	f240 80fa 	bls.w	8799c <__udivdi3+0x24c>
   877a8:	3a02      	subs	r2, #2
   877aa:	4426      	add	r6, r4
   877ac:	1af6      	subs	r6, r6, r3
   877ae:	fbb6 f3f1 	udiv	r3, r6, r1
   877b2:	fb01 6113 	mls	r1, r1, r3, r6
   877b6:	fb00 f003 	mul.w	r0, r0, r3
   877ba:	b2ad      	uxth	r5, r5
   877bc:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   877c0:	4288      	cmp	r0, r1
   877c2:	d908      	bls.n	877d6 <__udivdi3+0x86>
   877c4:	1909      	adds	r1, r1, r4
   877c6:	f103 36ff 	add.w	r6, r3, #4294967295
   877ca:	f080 80e9 	bcs.w	879a0 <__udivdi3+0x250>
   877ce:	4288      	cmp	r0, r1
   877d0:	f240 80e6 	bls.w	879a0 <__udivdi3+0x250>
   877d4:	3b02      	subs	r3, #2
   877d6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   877da:	2300      	movs	r3, #0
   877dc:	4610      	mov	r0, r2
   877de:	4619      	mov	r1, r3
   877e0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   877e4:	4770      	bx	lr
   877e6:	428b      	cmp	r3, r1
   877e8:	d84c      	bhi.n	87884 <__udivdi3+0x134>
   877ea:	fab3 f683 	clz	r6, r3
   877ee:	2e00      	cmp	r6, #0
   877f0:	d14f      	bne.n	87892 <__udivdi3+0x142>
   877f2:	428b      	cmp	r3, r1
   877f4:	d302      	bcc.n	877fc <__udivdi3+0xac>
   877f6:	4282      	cmp	r2, r0
   877f8:	f200 80dd 	bhi.w	879b6 <__udivdi3+0x266>
   877fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87800:	2300      	movs	r3, #0
   87802:	2201      	movs	r2, #1
   87804:	4610      	mov	r0, r2
   87806:	4619      	mov	r1, r3
   87808:	4770      	bx	lr
   8780a:	b912      	cbnz	r2, 87812 <__udivdi3+0xc2>
   8780c:	2401      	movs	r4, #1
   8780e:	fbb4 f4f2 	udiv	r4, r4, r2
   87812:	fab4 f284 	clz	r2, r4
   87816:	2a00      	cmp	r2, #0
   87818:	f040 8082 	bne.w	87920 <__udivdi3+0x1d0>
   8781c:	1b09      	subs	r1, r1, r4
   8781e:	0c26      	lsrs	r6, r4, #16
   87820:	b2a7      	uxth	r7, r4
   87822:	2301      	movs	r3, #1
   87824:	fbb1 f0f6 	udiv	r0, r1, r6
   87828:	fb06 1110 	mls	r1, r6, r0, r1
   8782c:	fb07 f200 	mul.w	r2, r7, r0
   87830:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   87834:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   87838:	428a      	cmp	r2, r1
   8783a:	d907      	bls.n	8784c <__udivdi3+0xfc>
   8783c:	1909      	adds	r1, r1, r4
   8783e:	f100 3cff 	add.w	ip, r0, #4294967295
   87842:	d202      	bcs.n	8784a <__udivdi3+0xfa>
   87844:	428a      	cmp	r2, r1
   87846:	f200 80c8 	bhi.w	879da <__udivdi3+0x28a>
   8784a:	4660      	mov	r0, ip
   8784c:	1a89      	subs	r1, r1, r2
   8784e:	fbb1 f2f6 	udiv	r2, r1, r6
   87852:	fb06 1112 	mls	r1, r6, r2, r1
   87856:	fb07 f702 	mul.w	r7, r7, r2
   8785a:	b2ad      	uxth	r5, r5
   8785c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   87860:	42af      	cmp	r7, r5
   87862:	d908      	bls.n	87876 <__udivdi3+0x126>
   87864:	192c      	adds	r4, r5, r4
   87866:	f102 31ff 	add.w	r1, r2, #4294967295
   8786a:	f080 809b 	bcs.w	879a4 <__udivdi3+0x254>
   8786e:	42a7      	cmp	r7, r4
   87870:	f240 8098 	bls.w	879a4 <__udivdi3+0x254>
   87874:	3a02      	subs	r2, #2
   87876:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   8787a:	4610      	mov	r0, r2
   8787c:	4619      	mov	r1, r3
   8787e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87882:	4770      	bx	lr
   87884:	2300      	movs	r3, #0
   87886:	461a      	mov	r2, r3
   87888:	4610      	mov	r0, r2
   8788a:	4619      	mov	r1, r3
   8788c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87890:	4770      	bx	lr
   87892:	f1c6 0520 	rsb	r5, r6, #32
   87896:	fa22 f705 	lsr.w	r7, r2, r5
   8789a:	fa03 f406 	lsl.w	r4, r3, r6
   8789e:	fa21 f305 	lsr.w	r3, r1, r5
   878a2:	fa01 fb06 	lsl.w	fp, r1, r6
   878a6:	fa20 f505 	lsr.w	r5, r0, r5
   878aa:	433c      	orrs	r4, r7
   878ac:	ea4f 4814 	mov.w	r8, r4, lsr #16
   878b0:	fbb3 fcf8 	udiv	ip, r3, r8
   878b4:	fb08 331c 	mls	r3, r8, ip, r3
   878b8:	fa1f f984 	uxth.w	r9, r4
   878bc:	fb09 fa0c 	mul.w	sl, r9, ip
   878c0:	ea45 0b0b 	orr.w	fp, r5, fp
   878c4:	ea4f 451b 	mov.w	r5, fp, lsr #16
   878c8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   878cc:	459a      	cmp	sl, r3
   878ce:	fa02 f206 	lsl.w	r2, r2, r6
   878d2:	d904      	bls.n	878de <__udivdi3+0x18e>
   878d4:	191b      	adds	r3, r3, r4
   878d6:	f10c 35ff 	add.w	r5, ip, #4294967295
   878da:	d36f      	bcc.n	879bc <__udivdi3+0x26c>
   878dc:	46ac      	mov	ip, r5
   878de:	ebca 0303 	rsb	r3, sl, r3
   878e2:	fbb3 f5f8 	udiv	r5, r3, r8
   878e6:	fb08 3315 	mls	r3, r8, r5, r3
   878ea:	fb09 f905 	mul.w	r9, r9, r5
   878ee:	fa1f fb8b 	uxth.w	fp, fp
   878f2:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   878f6:	45b9      	cmp	r9, r7
   878f8:	d904      	bls.n	87904 <__udivdi3+0x1b4>
   878fa:	193f      	adds	r7, r7, r4
   878fc:	f105 33ff 	add.w	r3, r5, #4294967295
   87900:	d362      	bcc.n	879c8 <__udivdi3+0x278>
   87902:	461d      	mov	r5, r3
   87904:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   87908:	fbac 2302 	umull	r2, r3, ip, r2
   8790c:	ebc9 0707 	rsb	r7, r9, r7
   87910:	429f      	cmp	r7, r3
   87912:	f04f 0500 	mov.w	r5, #0
   87916:	d34a      	bcc.n	879ae <__udivdi3+0x25e>
   87918:	d046      	beq.n	879a8 <__udivdi3+0x258>
   8791a:	4662      	mov	r2, ip
   8791c:	462b      	mov	r3, r5
   8791e:	e75d      	b.n	877dc <__udivdi3+0x8c>
   87920:	4094      	lsls	r4, r2
   87922:	f1c2 0920 	rsb	r9, r2, #32
   87926:	fa21 fc09 	lsr.w	ip, r1, r9
   8792a:	4091      	lsls	r1, r2
   8792c:	fa20 f909 	lsr.w	r9, r0, r9
   87930:	0c26      	lsrs	r6, r4, #16
   87932:	fbbc f8f6 	udiv	r8, ip, r6
   87936:	fb06 cc18 	mls	ip, r6, r8, ip
   8793a:	b2a7      	uxth	r7, r4
   8793c:	fb07 f308 	mul.w	r3, r7, r8
   87940:	ea49 0901 	orr.w	r9, r9, r1
   87944:	ea4f 4119 	mov.w	r1, r9, lsr #16
   87948:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   8794c:	4563      	cmp	r3, ip
   8794e:	fa00 f502 	lsl.w	r5, r0, r2
   87952:	d909      	bls.n	87968 <__udivdi3+0x218>
   87954:	eb1c 0c04 	adds.w	ip, ip, r4
   87958:	f108 32ff 	add.w	r2, r8, #4294967295
   8795c:	d23b      	bcs.n	879d6 <__udivdi3+0x286>
   8795e:	4563      	cmp	r3, ip
   87960:	d939      	bls.n	879d6 <__udivdi3+0x286>
   87962:	f1a8 0802 	sub.w	r8, r8, #2
   87966:	44a4      	add	ip, r4
   87968:	ebc3 0c0c 	rsb	ip, r3, ip
   8796c:	fbbc f3f6 	udiv	r3, ip, r6
   87970:	fb06 c113 	mls	r1, r6, r3, ip
   87974:	fb07 f203 	mul.w	r2, r7, r3
   87978:	fa1f f989 	uxth.w	r9, r9
   8797c:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   87980:	428a      	cmp	r2, r1
   87982:	d907      	bls.n	87994 <__udivdi3+0x244>
   87984:	1909      	adds	r1, r1, r4
   87986:	f103 30ff 	add.w	r0, r3, #4294967295
   8798a:	d222      	bcs.n	879d2 <__udivdi3+0x282>
   8798c:	428a      	cmp	r2, r1
   8798e:	d920      	bls.n	879d2 <__udivdi3+0x282>
   87990:	3b02      	subs	r3, #2
   87992:	4421      	add	r1, r4
   87994:	1a89      	subs	r1, r1, r2
   87996:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8799a:	e743      	b.n	87824 <__udivdi3+0xd4>
   8799c:	463a      	mov	r2, r7
   8799e:	e705      	b.n	877ac <__udivdi3+0x5c>
   879a0:	4633      	mov	r3, r6
   879a2:	e718      	b.n	877d6 <__udivdi3+0x86>
   879a4:	460a      	mov	r2, r1
   879a6:	e766      	b.n	87876 <__udivdi3+0x126>
   879a8:	40b0      	lsls	r0, r6
   879aa:	4290      	cmp	r0, r2
   879ac:	d2b5      	bcs.n	8791a <__udivdi3+0x1ca>
   879ae:	f10c 32ff 	add.w	r2, ip, #4294967295
   879b2:	2300      	movs	r3, #0
   879b4:	e712      	b.n	877dc <__udivdi3+0x8c>
   879b6:	4633      	mov	r3, r6
   879b8:	4632      	mov	r2, r6
   879ba:	e70f      	b.n	877dc <__udivdi3+0x8c>
   879bc:	459a      	cmp	sl, r3
   879be:	d98d      	bls.n	878dc <__udivdi3+0x18c>
   879c0:	f1ac 0c02 	sub.w	ip, ip, #2
   879c4:	4423      	add	r3, r4
   879c6:	e78a      	b.n	878de <__udivdi3+0x18e>
   879c8:	45b9      	cmp	r9, r7
   879ca:	d99a      	bls.n	87902 <__udivdi3+0x1b2>
   879cc:	3d02      	subs	r5, #2
   879ce:	4427      	add	r7, r4
   879d0:	e798      	b.n	87904 <__udivdi3+0x1b4>
   879d2:	4603      	mov	r3, r0
   879d4:	e7de      	b.n	87994 <__udivdi3+0x244>
   879d6:	4690      	mov	r8, r2
   879d8:	e7c6      	b.n	87968 <__udivdi3+0x218>
   879da:	3802      	subs	r0, #2
   879dc:	4421      	add	r1, r4
   879de:	e735      	b.n	8784c <__udivdi3+0xfc>
   879e0:	206d7241 	.word	0x206d7241
   879e4:	74696e69 	.word	0x74696e69
   879e8:	696c6169 	.word	0x696c6169
   879ec:	3f64657a 	.word	0x3f64657a
   879f0:	00000a0d 	.word	0x00000a0d
   879f4:	6b636950 	.word	0x6b636950
   879f8:	20707520 	.word	0x20707520
   879fc:	74617473 	.word	0x74617473
   87a00:	203a7375 	.word	0x203a7375
   87a04:	0a0d6425 	.word	0x0a0d6425
   87a08:	00000000 	.word	0x00000000
   87a0c:	00000001 	.word	0x00000001
   87a10:	00000002 	.word	0x00000002
   87a14:	00000004 	.word	0x00000004
   87a18:	00000008 	.word	0x00000008
   87a1c:	00000010 	.word	0x00000010
   87a20:	00000020 	.word	0x00000020
   87a24:	00000040 	.word	0x00000040
   87a28:	00000080 	.word	0x00000080
   87a2c:	00000100 	.word	0x00000100
   87a30:	00000200 	.word	0x00000200
   87a34:	00000400 	.word	0x00000400
   87a38:	7473614d 	.word	0x7473614d
   87a3c:	69207265 	.word	0x69207265
   87a40:	6974696e 	.word	0x6974696e
   87a44:	7a696c61 	.word	0x7a696c61
   87a48:	0a0d6465 	.word	0x0a0d6465
   87a4c:	00000000 	.word	0x00000000
   87a50:	646e6553 	.word	0x646e6553
   87a54:	3a676e69 	.word	0x3a676e69
   87a58:	2c642520 	.word	0x2c642520
   87a5c:	2c642520 	.word	0x2c642520
   87a60:	0d642520 	.word	0x0d642520
   87a64:	0000000a 	.word	0x0000000a
   87a68:	4956414e 	.word	0x4956414e
   87a6c:	00000000 	.word	0x00000000
   87a70:	00006425 	.word	0x00006425
   87a74:	6f632049 	.word	0x6f632049
   87a78:	65746e75 	.word	0x65746e75
   87a7c:	64252072 	.word	0x64252072
   87a80:	000a0d20 	.word	0x000a0d20
   87a84:	6c63200a 	.word	0x6c63200a
   87a88:	2065736f 	.word	0x2065736f
   87a8c:	21776f6e 	.word	0x21776f6e
   87a90:	00000a0d 	.word	0x00000a0d
   87a94:	6a624f0a 	.word	0x6a624f0a
   87a98:	20746365 	.word	0x20746365
   87a9c:	6e756f63 	.word	0x6e756f63
   87aa0:	3a726574 	.word	0x3a726574
   87aa4:	0d642520 	.word	0x0d642520
   87aa8:	0000000a 	.word	0x0000000a
   87aac:	45564f4d 	.word	0x45564f4d
   87ab0:	00000000 	.word	0x00000000
   87ab4:	4f464542 	.word	0x4f464542
   87ab8:	52204552 	.word	0x52204552
   87abc:	5441544f 	.word	0x5441544f
   87ac0:	00000045 	.word	0x00000045
   87ac4:	41544f52 	.word	0x41544f52
   87ac8:	00004554 	.word	0x00004554
   87acc:	7466696c 	.word	0x7466696c
   87ad0:	6e696620 	.word	0x6e696620
   87ad4:	65687369 	.word	0x65687369
   87ad8:	000a0d64 	.word	0x000a0d64
   87adc:	09097325 	.word	0x09097325
   87ae0:	25096325 	.word	0x25096325
   87ae4:	75250975 	.word	0x75250975
   87ae8:	0d752509 	.word	0x0d752509
   87aec:	0000000a 	.word	0x0000000a
   87af0:	454c4449 	.word	0x454c4449
   87af4:	00000000 	.word	0x00000000
   87af8:	20726d54 	.word	0x20726d54
   87afc:	00637653 	.word	0x00637653
   87b00:	25202d2d 	.word	0x25202d2d
   87b04:	000d0a73 	.word	0x000d0a73
   87b08:	75647241 	.word	0x75647241
   87b0c:	206f6e69 	.word	0x206f6e69
   87b10:	2f657544 	.word	0x2f657544
   87b14:	00000058 	.word	0x00000058
   87b18:	43202d2d 	.word	0x43202d2d
   87b1c:	69706d6f 	.word	0x69706d6f
   87b20:	3a64656c 	.word	0x3a64656c
   87b24:	20732520 	.word	0x20732520
   87b28:	2d207325 	.word	0x2d207325
   87b2c:	000d0a2d 	.word	0x000d0a2d
   87b30:	2079614d 	.word	0x2079614d
   87b34:	32203531 	.word	0x32203531
   87b38:	00373130 	.word	0x00373130
   87b3c:	343a3831 	.word	0x343a3831
   87b40:	30333a31 	.word	0x30333a31
   87b44:	00000000 	.word	0x00000000
   87b48:	65766f4d 	.word	0x65766f4d
   87b4c:	00000000 	.word	0x00000000
   87b50:	6c696146 	.word	0x6c696146
   87b54:	74206465 	.word	0x74206465
   87b58:	6574206f 	.word	0x6574206f
   87b5c:	74207473 	.word	0x74207473
   87b60:	5f6b7361 	.word	0x5f6b7361
   87b64:	65766f4d 	.word	0x65766f4d
   87b68:	73617420 	.word	0x73617420
   87b6c:	000a0d6b 	.word	0x000a0d6b
   87b70:	746547a8 	.word	0x746547a8
   87b74:	00000000 	.word	0x00000000
   87b78:	6c696146 	.word	0x6c696146
   87b7c:	74206465 	.word	0x74206465
   87b80:	6574206f 	.word	0x6574206f
   87b84:	47207473 	.word	0x47207473
   87b88:	6f437465 	.word	0x6f437465
   87b8c:	6e696472 	.word	0x6e696472
   87b90:	73657461 	.word	0x73657461
   87b94:	73617420 	.word	0x73617420
   87b98:	000a0d6b 	.word	0x000a0d6b
   87b9c:	004f4e55 	.word	0x004f4e55
   87ba0:	6c696146 	.word	0x6c696146
   87ba4:	74206465 	.word	0x74206465
   87ba8:	6574206f 	.word	0x6574206f
   87bac:	55207473 	.word	0x55207473
   87bb0:	6f436f6e 	.word	0x6f436f6e
   87bb4:	74206d6d 	.word	0x74206d6d
   87bb8:	0d6b7361 	.word	0x0d6b7361
   87bbc:	0000000a 	.word	0x0000000a

00087bc0 <atanlo>:
   87bc0:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   87bd0:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00087be0 <atanhi>:
   87be0:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   87bf0:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   87c00:	74727173 00000000 00000043              sqrt....C...

00087c0c <_global_impure_ptr>:
   87c0c:	20070190 33323130 37363534 42413938     ... 0123456789AB
   87c1c:	46454443 00000000 33323130 37363534     CDEF....01234567
   87c2c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   87c3c:	0000296c                                l)..

00087c40 <zeroes.6721>:
   87c40:	30303030 30303030 30303030 30303030     0000000000000000

00087c50 <blanks.6720>:
   87c50:	20202020 20202020 20202020 20202020                     

00087c60 <_init>:
   87c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87c62:	bf00      	nop
   87c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87c66:	bc08      	pop	{r3}
   87c68:	469e      	mov	lr, r3
   87c6a:	4770      	bx	lr

00087c6c <__init_array_start>:
   87c6c:	00085bc1 	.word	0x00085bc1

00087c70 <__frame_dummy_init_array_entry>:
   87c70:	00080119                                ....

00087c74 <_fini>:
   87c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87c76:	bf00      	nop
   87c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87c7a:	bc08      	pop	{r3}
   87c7c:	469e      	mov	lr, r3
   87c7e:	4770      	bx	lr

00087c80 <__fini_array_start>:
   87c80:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070184 	.word	0x20070184

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <i.8770>:
20070138:	00000001 00000000                       ........

20070140 <Td>:
20070140:	e5604189 3fab22d0                       .A`..".?

20070148 <Ti>:
20070148:	b851eb85 3fcb851e                       ..Q....?

20070150 <object_counter>:
20070150:	00000001                                ....

20070154 <direction>:
20070154:	00000001                                ....

20070158 <rotationSpeed>:
20070158:	0000005a 00000000                       Z.......

20070160 <dT>:
20070160:	9999999a 3fb99999                       .......?

20070168 <speed>:
20070168:	000000c8 00000000                       ........

20070170 <K>:
20070170:	00000000 40040000                       .......@

20070178 <uxCriticalNesting>:
20070178:	aaaaaaaa                                ....

2007017c <xFreeBytesRemaining>:
2007017c:	00008000                                ....

20070180 <xNextTaskUnblockTime>:
20070180:	0000ffff                                ....

20070184 <SystemCoreClock>:
20070184:	003d0900                                ..=.

20070188 <__fdlib_version>:
20070188:	00000001 00000000                       ........

20070190 <impure_data>:
20070190:	00000000 2007047c 200704e4 2007054c     ....|.. ... L.. 
	...
200701c4:	00087c08 00000000 00000000 00000000     .|..............
	...
20070238:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070248:	0005deec 0000000b 00000000 00000000     ................
	...

200705b8 <_impure_ptr>:
200705b8:	20070190                                ... 

200705bc <lc_ctype_charset>:
200705bc:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705dc <__mb_cur_max>:
200705dc:	00000001                                ....

200705e0 <__malloc_av_>:
	...
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 

200709e8 <__malloc_trim_threshold>:
200709e8:	00020000                                ....

200709ec <__malloc_sbrk_base>:
200709ec:	ffffffff                                ....

200709f0 <__wctomb>:
200709f0:	000871e5                                .q..
