<div id="pf257" class="pf w0 h0" data-page-no="257"><div class="pc pc257 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg257.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">34.2.1<span class="_ _b"> </span>RTC Time Seconds Register (RTC_TSR)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_D000h base + 0h offset = 4003_D000h</div><div class="t m0 x2c h1d y1156 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h1d y34e4 ff2 fsd fc0 sc0 ls271">R<span class="fs4 ls0 v17">TSR</span></div><div class="t m0 x89 h1d y11e6 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y34e5 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x28 h9 y20fb ff1 fs2 fc0 sc0 ls0 ws0">RTC_TSR field descriptions</div><div class="t m0 x12c h10 yede ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y11a9 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x12c h7 y11aa ff2 fs4 fc0 sc0 ls0">TSR</div><div class="t m0 x83 h7 y11a9 ff2 fs4 fc0 sc0 ls0 ws0">Time Seconds Register</div><div class="t m0 x83 h7 y20fc ff2 fs4 fc0 sc0 ls0 ws0">When the time counter is enabled, the TSR is read only and increments once a second provided SR[TOF]</div><div class="t m0 x83 h7 y34e6 ff2 fs4 fc0 sc0 ls0 ws0">or SR[TIF] are not set. The time counter will read as zero when SR[TOF] or SR[TIF] are set. When the</div><div class="t m0 x83 h7 y3ea ff2 fs4 fc0 sc0 ls0 ws0">time counter is disabled, the TSR can be read or written. Writing to the TSR when the time counter is</div><div class="t m0 x83 h7 y49e ff2 fs4 fc0 sc0 ls0 ws0">disabled will clear the SR[TOF] and/or the SR[TIF]. Writing to TSR with zero is supported, but not</div><div class="t m0 x83 h7 y34e7 ff2 fs4 fc0 sc0 ls0 ws0">recommended because TSR will read as zero when SR[TIF] or SR[TOF] are set (indicating the time is</div><div class="t m0 x83 h7 y339 ff2 fs4 fc0 sc0 ls0">invalid).</div><div class="t m0 x9 h1b y34e8 ff1 fsc fc0 sc0 ls0 ws0">34.2.2<span class="_ _b"> </span>RTC Time Prescaler Register (RTC_TPR)</div><div class="t m0 x9 h7 y34e9 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_D000h base + 4h offset = 4003_D004h</div><div class="t m0 x2c h1d y34ea ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y34eb ff2 fsd fc0 sc0 ls1bf">R<span class="fs4 ls272 v11">0<span class="ls0 ve">TPR</span></span></div><div class="t m0 x89 h1d y34ec ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y34ed ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x28 h9 y34ee ff1 fs2 fc0 sc0 ls0 ws0">RTC_TPR field descriptions</div><div class="t m0 x12c h10 y12d7 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y253 ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x91 h7 y856 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y253 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y856 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y255 ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x12c h7 y490 ff2 fs4 fc0 sc0 ls0">TPR</div><div class="t m0 x83 h7 y255 ff2 fs4 fc0 sc0 ls0 ws0">Time Prescaler Register</div><div class="t m0 x83 h7 y27f ff2 fs4 fc0 sc0 ls0 ws0">When the time counter is enabled, the TPR is read only and increments every 32.768 kHz clock cycle. The</div><div class="t m0 x83 h7 yec3 ff2 fs4 fc0 sc0 ls0 ws0">time counter will read as zero when SR[TOF] or SR[TIF] are set. When the time counter is disabled, the</div><div class="t m0 x83 h7 y1236 ff2 fs4 fc0 sc0 ls0 ws0">TPR can be read or written. The TSR[TSR] increments when bit 14 of the TPR transitions from a logic one</div><div class="t m0 x83 h7 yed2 ff2 fs4 fc0 sc0 ls0 ws0">to a logic zero.</div><div class="t m0 x137 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 34 Real Time Clock (RTC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>599</div><a class="l" href="#pf257" data-dest-detail='[599,"XYZ",null,558.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:304.636000px;bottom:623.850000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf257" data-dest-detail='[599,"XYZ",null,278.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.952000px;bottom:352.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf257" data-dest-detail='[599,"XYZ",null,252.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:426.818000px;bottom:347.600000px;width:18.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
