Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Apr 17 18:02:41 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       2           
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.388        0.000                      0                  707        0.118        0.000                      0                  707        4.500        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.388        0.000                      0                  707        0.118        0.000                      0                  707        4.500        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 4.980ns (51.668%)  route 4.658ns (48.332%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      3.656    11.882 f  game/alu/adder/s0/P[10]
                         net (fo=1, routed)           0.921    12.803    game/alu/adder/s0_n_95
    SLICE_X54Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.927 f  game/alu/adder/M_st_p1curr_q[0]_i_16/O
                         net (fo=1, routed)           0.286    13.213    game/alu/adder/M_st_p1curr_q[0]_i_16_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.337 f  game/alu/adder/M_st_p1curr_q[0]_i_9/O
                         net (fo=2, routed)           0.650    13.988    game/alu/adder/M_st_p1curr_q[0]_i_9_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.112 r  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=3, routed)           0.547    14.659    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.783 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.783    game/alu_n_0
    SLICE_X59Y16         FDRE                                         r  game/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.511    14.916    game/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.031    15.171    game/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 4.856ns (51.179%)  route 4.632ns (48.821%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    11.882 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           1.161    13.042    game/alu/adder/s0_n_99
    SLICE_X56Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  game/alu/adder/M_st_p1curr_q[0]_i_12/O
                         net (fo=1, routed)           0.286    13.453    game/alu/adder/M_st_p1curr_q[0]_i_12_n_0
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.577 f  game/alu/adder/M_st_p1curr_q[0]_i_5/O
                         net (fo=4, routed)           0.602    14.179    game/alu/adder/M_st_p1curr_q[0]_i_5_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.303 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=2, routed)           0.330    14.633    game/M_alu_out[0]
    SLICE_X57Y19         FDRE                                         r  game/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.442    14.847    game/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)       -0.047    15.024    game/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 4.980ns (52.320%)  route 4.538ns (47.679%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      3.656    11.882 f  game/alu/adder/s0/P[10]
                         net (fo=1, routed)           0.921    12.803    game/alu/adder/s0_n_95
    SLICE_X54Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.927 f  game/alu/adder/M_st_p1curr_q[0]_i_16/O
                         net (fo=1, routed)           0.286    13.213    game/alu/adder/M_st_p1curr_q[0]_i_16_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.337 f  game/alu/adder/M_st_p1curr_q[0]_i_9/O
                         net (fo=2, routed)           0.650    13.988    game/alu/adder/M_st_p1curr_q[0]_i_9_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.112 r  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=3, routed)           0.427    14.539    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.663 r  game/alu/adder/M_st_p1curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.663    game/alu_n_1
    SLICE_X57Y17         FDRE                                         r  game/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.445    14.850    game/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)        0.029    15.103    game/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 4.980ns (52.248%)  route 4.551ns (47.752%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[10])
                                                      3.656    11.882 f  game/alu/adder/s0/P[10]
                         net (fo=1, routed)           0.921    12.803    game/alu/adder/s0_n_95
    SLICE_X54Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.927 f  game/alu/adder/M_st_p1curr_q[0]_i_16/O
                         net (fo=1, routed)           0.286    13.213    game/alu/adder/M_st_p1curr_q[0]_i_16_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.337 f  game/alu/adder/M_st_p1curr_q[0]_i_9/O
                         net (fo=2, routed)           0.650    13.988    game/alu/adder/M_st_p1curr_q[0]_i_9_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.112 r  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=3, routed)           0.440    14.552    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.676 r  game/alu/adder/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.676    game/alu_n_16
    SLICE_X56Y16         FDRE                                         r  game/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.446    14.851    game/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  game/M_st_win_q_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X56Y16         FDRE (Setup_fdre_C_D)        0.077    15.152    game/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 4.856ns (53.022%)  route 4.303ns (46.978%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    11.882 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           1.161    13.042    game/alu/adder/s0_n_99
    SLICE_X56Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  game/alu/adder/M_st_p1curr_q[0]_i_12/O
                         net (fo=1, routed)           0.286    13.453    game/alu/adder/M_st_p1curr_q[0]_i_12_n_0
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.577 f  game/alu/adder/M_st_p1curr_q[0]_i_5/O
                         net (fo=4, routed)           0.602    14.179    game/alu/adder/M_st_p1curr_q[0]_i_5_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I3_O)        0.124    14.303 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=2, routed)           0.000    14.303    game/M_alu_out[0]
    SLICE_X56Y18         FDRE                                         r  game/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.443    14.848    game/clk_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X56Y18         FDRE (Setup_fdre_C_D)        0.081    15.153    game/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 4.964ns (56.367%)  route 3.843ns (43.633%))
  Logic Levels:           4  (DSP48E1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.564     5.148    game/clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  game/FSM_onehot_M_game_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  game/FSM_onehot_M_game_q_reg[12]/Q
                         net (fo=45, routed)          1.229     6.896    game/alu2/adder/Q[5]
    SLICE_X53Y16         LUT4 (Prop_lut4_I3_O)        0.149     7.045 r  game/alu2/adder/s0_i_8/O
                         net (fo=1, routed)           0.783     7.827    game/alu2/adder/M_alu2_a[0]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      4.049    11.876 r  game/alu2/adder/s0/P[6]
                         net (fo=1, routed)           1.149    13.025    game/alu2/adder/s0_n_99
    SLICE_X56Y19         LUT4 (Prop_lut4_I1_O)        0.124    13.149 f  game/alu2/adder/M_st_p1curr_q[6]_i_2/O
                         net (fo=2, routed)           0.682    13.831    game/alu2/adder/M_st_p1curr_q[6]_i_2_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.955 r  game/alu2/adder/M_st_p1curr_q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.955    game/alu2_n_8
    SLICE_X56Y19         FDRE                                         r  game/M_st_p1curr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.442    14.847    game/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  game/M_st_p1curr_q_reg[6]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.081    15.152    game/M_st_p1curr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 4.732ns (54.622%)  route 3.931ns (45.378%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[4])
                                                      3.656    11.882 r  game/alu/adder/s0/P[4]
                         net (fo=2, routed)           0.995    12.876    game/alu/adder/s0_n_101
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.124    13.000 r  game/alu/adder/M_st_p1acc_q[4]_i_1/O
                         net (fo=4, routed)           0.683    13.684    game/alu2/adder/M_st_p1curr_q_reg[7][3]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.124    13.808 r  game/alu2/adder/M_st_p2curr_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.808    game/alu2_n_3
    SLICE_X55Y20         FDRE                                         r  game/M_st_p2curr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.441    14.846    game/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  game/M_st_p2curr_q_reg[4]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X55Y20         FDRE (Setup_fdre_C_D)        0.029    15.113    game/M_st_p2curr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 4.732ns (54.739%)  route 3.913ns (45.261%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    11.882 r  game/alu/adder/s0/P[3]
                         net (fo=2, routed)           1.030    12.912    game/alu/adder/s0_n_102
    SLICE_X53Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.036 r  game/alu/adder/M_st_p1acc_q[3]_i_1/O
                         net (fo=4, routed)           0.629    13.665    game/alu2/adder/M_st_p1curr_q_reg[7][2]
    SLICE_X55Y19         LUT5 (Prop_lut5_I2_O)        0.124    13.789 r  game/alu2/adder/M_st_p2curr_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.789    game/alu2_n_4
    SLICE_X55Y19         FDRE                                         r  game/M_st_p2curr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.441    14.846    game/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  game/M_st_p2curr_q_reg[3]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    15.115    game/M_st_p2curr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 4.608ns (53.754%)  route 3.964ns (46.246%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[7])
                                                      3.656    11.882 r  game/alu/adder/s0/P[7]
                         net (fo=2, routed)           0.910    12.792    game/alu/adder/s0_n_98
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.916 r  game/alu/adder/M_st_p1acc_q[7]_i_1/O
                         net (fo=4, routed)           0.801    13.717    game/alu_n_2
    SLICE_X54Y18         FDRE                                         r  game/M_st_p2acc_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.442    14.847    game/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  game/M_st_p2acc_q_reg[7]/C
                         clock pessimism              0.275    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)       -0.028    15.059    game/M_st_p2acc_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 4.608ns (53.913%)  route 3.939ns (46.087%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.560     5.144    game/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game/FSM_onehot_M_game_q_reg[4]/Q
                         net (fo=27, routed)          0.838     6.439    game/alu/adder/Q[1]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.563 f  game/alu/adder/s0_i_37/O
                         net (fo=1, routed)           0.161     6.724    game/alu/adder/s0_i_37_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.848 r  game/alu/adder/s0_i_26/O
                         net (fo=2, routed)           0.572     7.420    game/alu/adder/M_st_currdice_q_reg[0]
    SLICE_X55Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.544 r  game/alu/adder/s0_i_8__0/O
                         net (fo=1, routed)           0.682     8.226    game/alu/adder/M_alu_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.656    11.882 r  game/alu/adder/s0/P[3]
                         net (fo=2, routed)           1.030    12.912    game/alu/adder/s0_n_102
    SLICE_X53Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.036 r  game/alu/adder/M_st_p1acc_q[3]_i_1/O
                         net (fo=4, routed)           0.656    13.691    game/alu_n_6
    SLICE_X54Y18         FDRE                                         r  game/M_st_p2acc_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.442    14.847    game/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  game/M_st_p2acc_q_reg[3]/C
                         clock pessimism              0.275    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)       -0.045    15.042    game/M_st_p2acc_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  1.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_x_q_reg[4]/Q
                         net (fo=3, routed)           0.066     1.713    game/diceroll/random_number/M_x_q[4]
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.045     1.758 r  game/diceroll/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.758    game/diceroll/random_number/M_w_q[7]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.121     1.640    game/diceroll/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.772%)  route 0.066ns (26.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.066     1.713    game/diceroll/random_number/M_x_q[26]
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.758 r  game/diceroll/random_number/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.758    game/diceroll/random_number/M_w_q[26]_i_1_n_0
    SLICE_X49Y36         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.831     2.021    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y36         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X49Y36         FDSE (Hold_fdse_C_D)         0.092     1.611    game/diceroll/random_number/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.069     1.715    game/diceroll/random_number/M_x_q[27]
    SLICE_X44Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.760 r  game/diceroll/random_number/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.760    game/diceroll/random_number/M_w_q[27]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.092     1.611    game/diceroll/random_number/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.504    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y35         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game/diceroll/random_number/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.070     1.715    game/diceroll/random_number/M_x_q[16]
    SLICE_X44Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.760 r  game/diceroll/random_number/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.760    game/diceroll/random_number/M_w_q[8]_i_1_n_0
    SLICE_X44Y35         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y35         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X44Y35         FDSE (Hold_fdse_C_D)         0.092     1.609    game/diceroll/random_number/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.070     1.716    game/diceroll/random_number/M_x_q[27]
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.761 r  game/diceroll/random_number/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.761    game/diceroll/random_number/M_w_q[19]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[19]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.091     1.610    game/diceroll/random_number/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_x_q_reg[18]/Q
                         net (fo=4, routed)           0.099     1.746    game/diceroll/random_number/M_x_q[18]
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.045     1.791 r  game/diceroll/random_number/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.791    game/diceroll/random_number/M_w_q[18]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.120     1.639    game/diceroll/random_number/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.504    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y35         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game/diceroll/random_number/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.080     1.724    game/diceroll/random_number/M_x_q[5]
    SLICE_X44Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.769 r  game/diceroll/random_number/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    game/diceroll/random_number/M_w_q[5]_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[5]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.092     1.609    game/diceroll/random_number/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.504    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y35         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game/diceroll/random_number/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.081     1.725    game/diceroll/random_number/M_x_q[5]
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.770 r  game/diceroll/random_number/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.770    game/diceroll/random_number/M_w_q[16]_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.091     1.608    game/diceroll/random_number/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_w_q_reg[15]/Q
                         net (fo=2, routed)           0.127     1.774    game/diceroll/random_number/M_w_q_reg_n_0_[15]
    SLICE_X49Y38         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.834     2.024    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[15]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.075     1.599    game/diceroll/random_number/M_z_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.305%)  route 0.151ns (51.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.506    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y36         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  game/diceroll/random_number/M_w_q_reg[4]/Q
                         net (fo=5, routed)           0.151     1.798    game/diceroll/random_number/M_random_number_num[4]
    SLICE_X51Y36         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.832     2.022    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[4]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.078     1.620    game/diceroll/random_number/M_z_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.105ns  (logic 4.924ns (30.572%)  route 11.182ns (69.428%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 f  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.187    12.221    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.345 f  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.255    13.601    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I3_O)        0.152    13.753 r  game/display_p2acc_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.741    17.494    display_p2acc_seg_OBUF[3]
    B2                   OBUF (Prop_obuf_I_O)         3.758    21.252 r  display_p2acc_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.252    display_p2acc_seg[3]
    B2                                                                r  display_p2acc_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.099ns  (logic 4.921ns (30.570%)  route 11.178ns (69.430%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 f  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.206    12.240    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124    12.364 r  game/display_p2acc_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.240    13.605    game/display_p2acc_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.150    13.755 r  game/display_p2acc_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.734    17.488    display_p2acc_seg_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.757    21.246 r  display_p2acc_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.246    display_p2acc_seg[4]
    C2                                                                r  display_p2acc_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.054ns  (logic 4.912ns (30.596%)  route 11.142ns (69.404%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 f  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.557    10.681    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.805 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.144    11.950    game/display_p2curr_seg_OBUF[3]_inst_i_1_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.074 f  game/display_p2curr_seg_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.844    12.918    game/display_p2curr_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.148    13.066 r  game/display_p2curr_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.384    17.450    display_p2curr_seg_OBUF[2]
    B5                   OBUF (Prop_obuf_I_O)         3.750    21.200 r  display_p2curr_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.200    display_p2curr_seg[2]
    B5                                                                r  display_p2curr_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.725ns  (logic 4.930ns (31.349%)  route 10.795ns (68.651%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 f  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.187    12.221    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.256    13.602    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.154    13.756 r  game/display_p2acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.354    17.110    display_p2acc_seg_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         3.762    20.871 r  display_p2acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.871    display_p2acc_seg[6]
    A2                                                                r  display_p2acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.671ns  (logic 4.691ns (29.936%)  route 10.980ns (70.064%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 f  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.187    12.221    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.256    13.602    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.124    13.726 r  game/display_p2acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.538    17.264    display_p2acc_seg_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    20.817 r  display_p2acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.817    display_p2acc_seg[5]
    D1                                                                r  display_p2acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.625ns  (logic 4.685ns (29.984%)  route 10.940ns (70.016%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 f  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.187    12.221    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.345 r  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.256    13.602    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.124    13.726 r  game/display_p2acc_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.498    17.224    display_p2acc_seg_OBUF[0]
    E3                   OBUF (Prop_obuf_I_O)         3.547    20.771 r  display_p2acc_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.771    display_p2acc_seg[0]
    E3                                                                r  display_p2acc_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.544ns  (logic 4.687ns (30.152%)  route 10.857ns (69.848%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 f  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.187    12.221    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.345 f  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.255    13.601    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.124    13.725 r  game/display_p2acc_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.417    17.142    display_p2acc_seg_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         3.549    20.691 r  display_p2acc_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.691    display_p2acc_seg[1]
    C1                                                                r  display_p2acc_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.406ns  (logic 4.686ns (30.418%)  route 10.720ns (69.582%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 f  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.557    10.681    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.805 r  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.144    11.950    game/display_p2curr_seg_OBUF[3]_inst_i_1_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.074 r  game/display_p2curr_seg_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.842    12.916    game/display_p2curr_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I1_O)        0.124    13.040 r  game/display_p2curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.964    17.004    display_p2curr_seg_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         3.548    20.553 r  display_p2curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.553    display_p2curr_seg[4]
    A3                                                                r  display_p2curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.332ns  (logic 4.684ns (30.549%)  route 10.648ns (69.451%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 f  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.557    10.681    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.805 r  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           1.144    11.950    game/display_p2curr_seg_OBUF[3]_inst_i_1_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.074 r  game/display_p2curr_seg_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.844    12.918    game/display_p2curr_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I1_O)        0.124    13.042 r  game/display_p2curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.891    16.933    display_p2curr_seg_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.478 r  display_p2curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.478    display_p2curr_seg[0]
    B6                                                                r  display_p2curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.301ns  (logic 4.689ns (30.642%)  route 10.613ns (69.358%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.562     5.146    game/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  game/FSM_onehot_M_game_q_reg[10]/Q
                         net (fo=24, routed)          1.991     7.655    game/FSM_onehot_M_game_q_reg_n_0_[10]
    SLICE_X56Y20         LUT3 (Prop_lut3_I2_O)        0.124     7.779 f  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=36, routed)          1.222     9.001    game/M_st_p1curr_d
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  game/display_dice_seg_OBUF[6]_inst_i_2/O
                         net (fo=29, routed)          1.786    10.911    display_p2acc/display_p2acc_seg_OBUF[2]_inst_i_2_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.035 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.187    12.221    game/display_p2acc_seg_OBUF[4]_inst_i_1_1
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.345 f  game/display_p2acc_seg_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.856    13.202    game/display_p2acc_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.326 r  game/display_p2acc_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.572    16.897    display_p2acc_seg_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         3.551    20.448 r  display_p2acc_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.448    display_p2acc_seg[2]
    D3                                                                r  display_p2acc_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/M_st_turn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.448ns (56.851%)  route 1.099ns (43.149%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.500    game/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  game/M_st_turn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game/M_st_turn_q_reg[0]/Q
                         net (fo=3, routed)           0.315     1.979    game/M_st_turn_q
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.024 r  game/display_p1turn_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.784     2.808    display_p1turn_led_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.239     4.047 r  display_p1turn_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.047    display_p1turn_led
    M2                                                                r  display_p1turn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_turn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.506ns (56.977%)  route 1.137ns (43.023%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.500    game/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  game/M_st_turn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  game/M_st_turn_q_reg[0]/Q
                         net (fo=3, routed)           0.189     1.852    game/M_st_turn_q
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.043     1.895 r  game/display_p2turn_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.949     2.844    display_p2turn_led_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.299     4.143 r  display_p2turn_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.143    display_p2turn_led
    M1                                                                r  display_p2turn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1curr/seg_display/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.476ns (55.399%)  route 1.188ns (44.601%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.582     1.526    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.148     1.674 f  display_p1curr/seg_display/ctr/M_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.460     2.134    display_p1curr/seg_display/ctr/Q[1]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.098     2.232 r  display_p1curr/seg_display/ctr/display_p1curr_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.728     2.960    display_p1curr_sel_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.190 r  display_p1curr_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.190    display_p1curr_sel[0]
    L3                                                                r  display_p1curr_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.441ns (52.643%)  route 1.296ns (47.357%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.504    game/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  game/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  game/M_st_p1curr_q_reg[7]/Q
                         net (fo=12, routed)          0.406     2.074    game/M_st_p1curr_q[7]
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.119 r  game/display_p1curr_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.890     3.009    display_p1curr_seg_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.241 r  display_p1curr_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.241    display_p1curr_seg[3]
    L2                                                                r  display_p1curr_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.545ns (56.132%)  route 1.208ns (43.868%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.500    game/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  game/M_st_currdice_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game/M_st_currdice_q_reg[2]/Q
                         net (fo=17, routed)          0.185     1.848    game/M_st_currdice_q[2]
    SLICE_X51Y22         LUT4 (Prop_lut4_I2_O)        0.048     1.896 r  game/display_dice_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.023     2.919    display_dice_seg_OBUF[5]
    R12                  OBUF (Prop_obuf_I_O)         1.333     4.253 r  display_dice_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.253    display_dice_seg[5]
    R12                                                               r  display_dice_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.482ns (53.784%)  route 1.273ns (46.216%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.500    game/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  game/M_st_currdice_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  game/M_st_currdice_q_reg[2]/Q
                         net (fo=17, routed)          0.185     1.848    game/M_st_currdice_q[2]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.893 r  game/display_dice_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.089     2.982    display_dice_seg_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         1.273     4.255 r  display_dice_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.255    display_dice_seg[1]
    N12                                                               r  display_dice_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.471ns (53.097%)  route 1.299ns (46.903%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.500    game/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  game/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game/M_st_currdice_q_reg[1]/Q
                         net (fo=17, routed)          0.190     1.853    game/M_st_currdice_q[1]
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  game/display_dice_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.110     3.008    display_dice_seg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         1.262     4.269 r  display_dice_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.269    display_dice_seg[4]
    R13                                                               r  display_dice_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.545ns (56.036%)  route 1.212ns (43.964%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.582     1.526    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.348     2.022    display_p1curr/seg_display/ctr/Q[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.100     2.122 r  display_p1curr/seg_display/ctr/display_p1curr_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.985    display_p1curr_sel_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.297     4.282 r  display_p1curr_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.282    display_p1curr_sel[1]
    K1                                                                r  display_p1curr_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_currdice_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.493ns (52.818%)  route 1.334ns (47.182%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.500    game/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  game/M_st_currdice_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game/M_st_currdice_q_reg[2]/Q
                         net (fo=17, routed)          0.298     1.962    game/M_st_currdice_q[2]
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.007 r  game/display_dice_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.036     3.043    display_dice_seg_OBUF[2]
    P11                  OBUF (Prop_obuf_I_O)         1.284     4.327 r  display_dice_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.327    display_dice_seg[2]
    P11                                                               r  display_dice_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p1acc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.522ns (52.563%)  route 1.374ns (47.437%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.561     1.505    game/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  game/M_st_p1acc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  game/M_st_p1acc_q_reg[7]/Q
                         net (fo=11, routed)          0.227     1.896    game/M_st_p1acc_q[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.941 r  game/display_p1acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.133     2.073    game/display_p1acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.045     2.118 r  game/display_p1acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.014     3.132    display_p1acc_seg_OBUF[6]
    T5                   OBUF (Prop_obuf_I_O)         1.268     4.401 r  display_p1acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.401    display_p1acc_seg[6]
    T5                                                                r  display_p1acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 1.516ns (18.805%)  route 6.547ns (81.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         6.547     8.064    game/resetbutton_IBUF
    SLICE_X56Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.445     4.850    game/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[13]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 1.516ns (18.805%)  route 6.547ns (81.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         6.547     8.064    game/resetbutton_IBUF
    SLICE_X56Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.445     4.850    game/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  game/FSM_onehot_M_game_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 1.516ns (18.805%)  route 6.547ns (81.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         6.547     8.064    game/resetbutton_IBUF
    SLICE_X57Y17         FDRE                                         r  game/M_st_p1curr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.445     4.850    game/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/FSM_onehot_M_game_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.642ns  (logic 1.516ns (19.843%)  route 6.125ns (80.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         6.125     7.642    game/resetbutton_IBUF
    SLICE_X53Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.442     4.847    game/clk_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  game/FSM_onehot_M_game_q_reg[9]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.516ns (20.219%)  route 5.984ns (79.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         5.984     7.500    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510     4.915    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.516ns (20.219%)  route 5.984ns (79.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         5.984     7.500    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510     4.915    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.516ns (20.219%)  route 5.984ns (79.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         5.984     7.500    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510     4.915    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.516ns (20.219%)  route 5.984ns (79.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         5.984     7.500    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510     4.915    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.516ns (20.219%)  route 5.984ns (79.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         5.984     7.500    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510     4.915    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.516ns (20.219%)  route 5.984ns (79.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         5.984     7.500    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510     4.915    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1holdbutton
                            (input port)
  Destination:            game/p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.236ns (31.587%)  route 0.511ns (68.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  p1holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p1holdbutton
    N3                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  p1holdbutton_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.748    game/p1hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y39         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.835     2.025    game/p1hold/sync/clk_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1rollbutton
                            (input port)
  Destination:            game/p1roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.235ns (29.236%)  route 0.569ns (70.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  p1rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p1rollbutton
    N2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  p1rollbutton_IBUF_inst/O
                         net (fo=1, routed)           0.569     0.804    game/p1roll/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y39         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.835     2.025    game/p1roll/sync/clk_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.329ns (25.265%)  route 0.973ns (74.735%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         0.973     1.257    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.302 r  game/diceroll/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.302    game/diceroll/random_number/M_w_q[6]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[6]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.284ns (20.906%)  route 1.074ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.074     1.358    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.284ns (20.906%)  route 1.074ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.074     1.358    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.284ns (20.906%)  route 1.074ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.074     1.358    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y36         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y36         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.284ns (20.906%)  route 1.074ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.074     1.358    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.284ns (20.906%)  route 1.074ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.074     1.358    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.284ns (20.906%)  route 1.074ns (79.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.074     1.358    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[3]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.284ns (20.814%)  route 1.080ns (79.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=281, routed)         1.080     1.364    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X45Y35         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.829     2.019    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X45Y35         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[13]/C





