Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Dec 11 00:38:51 2019
| Host             : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command          : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
| Design           : riscv_top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.283        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.210        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        8 |       --- |             --- |
| Slice Logic              |     0.004 |     7535 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3424 |     20800 |           16.46 |
|   CARRY4                 |    <0.001 |      135 |      8150 |            1.66 |
|   Register               |    <0.001 |     2396 |     41600 |            5.76 |
|   F7/F8 Muxes            |    <0.001 |      738 |     32600 |            2.26 |
|   LUT as Distributed RAM |    <0.001 |      688 |      9600 |            7.17 |
|   Others                 |     0.000 |       39 |       --- |             --- |
| Signals                  |     0.006 |     4891 |       --- |             --- |
| Block RAM                |     0.069 |       32 |        50 |           64.00 |
| PLL                      |     0.105 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        5 |       106 |            4.72 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.283 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.111 |       0.100 |      0.011 |
| Vccaux    |       1.800 |     0.070 |       0.057 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.006 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------------------+-----------------+
| Clock                | Domain                           | Constraint (ns) |
+----------------------+----------------------------------+-----------------+
| EXCLK                | EXCLK                            |            10.0 |
| clk_out6_clk_wiz_0   | clk_inst/inst/clk_out6_clk_wiz_0 |             4.2 |
| clk_out6_clk_wiz_0_1 | clk_inst/inst/clk_out6_clk_wiz_0 |             4.2 |
| clkfbout_clk_wiz_0   | clk_inst/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_inst/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | EXCLK                            |            10.0 |
+----------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| riscv_top          |     0.210 |
|   clk_inst         |     0.106 |
|     inst           |     0.106 |
|   cpu0             |     0.027 |
|     id_ex0         |     0.003 |
|     if_id0         |     0.003 |
|     mem_ctrl0      |     0.011 |
|       cache0       |     0.004 |
|       cache1       |     0.004 |
|     pc_reg0        |     0.001 |
|     register0      |     0.008 |
|   hci0             |     0.007 |
|     io_in_fifo     |     0.002 |
|     uart_blk       |     0.004 |
|       uart_tx_fifo |     0.002 |
|   ram0             |     0.070 |
|     ram_bram       |     0.070 |
+--------------------+-----------+


