
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b868  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001e0  20000000  0000b868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001094  200001e0  0000ba48  000201e0  2**2
                  ALLOC
  3 .stack        00002004  20001274  0000cadc  000201e0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006ff75  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008f14  00000000  00000000  00090209  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ff6f  00000000  00000000  0009911d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d58  00000000  00000000  000a908c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000016c0  00000000  00000000  000a9de4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023af0  00000000  00000000  000ab4a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001fa88  00000000  00000000  000cef94  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008be2f  00000000  00000000  000eea1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000316c  00000000  00000000  0017a84c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 32 00 20 c5 33 00 00 c1 33 00 00 c1 33 00 00     x2. .3...3...3..
	...
      2c:	c1 33 00 00 00 00 00 00 00 00 00 00 c1 33 00 00     .3...........3..
      3c:	c1 33 00 00 c1 33 00 00 c1 33 00 00 c1 33 00 00     .3...3...3...3..
      4c:	c1 33 00 00 05 17 00 00 c1 33 00 00 c1 33 00 00     .3.......3...3..
      5c:	c1 33 00 00 c1 33 00 00 f1 1c 00 00 01 1d 00 00     .3...3..........
      6c:	11 1d 00 00 21 1d 00 00 31 1d 00 00 41 1d 00 00     ....!...1...A...
      7c:	c1 33 00 00 c1 33 00 00 c1 33 00 00 a1 30 00 00     .3...3...3...0..
      8c:	b1 30 00 00 c1 30 00 00 00 00 00 00 00 00 00 00     .0...0..........
      9c:	c1 33 00 00 c1 33 00 00 00 00 00 00 c1 33 00 00     .3...3.......3..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001e0 	.word	0x200001e0
      d4:	00000000 	.word	0x00000000
      d8:	0000b868 	.word	0x0000b868

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001e4 	.word	0x200001e4
     108:	0000b868 	.word	0x0000b868
     10c:	0000b868 	.word	0x0000b868
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
* Created: 4/8/2017 6:38:36 PM
*  Author: credtiger96, Acka, Kyle
*/
#include "Maze.h"
void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2303      	movs	r3, #3
     116:	22a1      	movs	r2, #161	; 0xa1
     118:	4902      	ldr	r1, [pc, #8]	; (124 <artist_init_maze+0x10>)
     11a:	548b      	strb	r3, [r1, r2]
	past_distance.direction = STOP;
     11c:	4a02      	ldr	r2, [pc, #8]	; (128 <artist_init_maze+0x14>)
     11e:	7013      	strb	r3, [r2, #0]
}
     120:	4770      	bx	lr
     122:	46c0      	nop			; (mov r8, r8)
     124:	200008c8 	.word	0x200008c8
     128:	200010e0 	.word	0x200010e0

0000012c <artist_do_maze>:
else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
else printf("%s\n", "BACK\0");s
}
*/
void artist_do_maze (void) {
     12c:	b570      	push	{r4, r5, r6, lr}
	
	static int count = 1;
	if (artist_front.maze_status == LEFT || artist_front.maze_status == RIGHT) {
     12e:	23a1      	movs	r3, #161	; 0xa1
     130:	4a79      	ldr	r2, [pc, #484]	; (318 <artist_do_maze+0x1ec>)
     132:	5cd3      	ldrb	r3, [r2, r3]
     134:	3b01      	subs	r3, #1
     136:	2b01      	cmp	r3, #1
     138:	d92d      	bls.n	196 <artist_do_maze+0x6a>
			count = 1;
			}else {
			return;
		}
	}
	if(past_distance.direction == RIGHT || past_distance.direction == LEFT){
     13a:	4b78      	ldr	r3, [pc, #480]	; (31c <artist_do_maze+0x1f0>)
     13c:	781b      	ldrb	r3, [r3, #0]
     13e:	3b01      	subs	r3, #1
     140:	2b01      	cmp	r3, #1
     142:	d934      	bls.n	1ae <artist_do_maze+0x82>
		artist_front.maze_status = STRAIGHT;
	}
	else if((artist_front.center_distance) < MAZE_FRONT_WALL_LOWERBOUND) {
     144:	2394      	movs	r3, #148	; 0x94
     146:	4a74      	ldr	r2, [pc, #464]	; (318 <artist_do_maze+0x1ec>)
     148:	58d4      	ldr	r4, [r2, r3]
     14a:	4975      	ldr	r1, [pc, #468]	; (320 <artist_do_maze+0x1f4>)
     14c:	1c20      	adds	r0, r4, #0
     14e:	4b75      	ldr	r3, [pc, #468]	; (324 <artist_do_maze+0x1f8>)
     150:	4798      	blx	r3
     152:	2800      	cmp	r0, #0
     154:	d048      	beq.n	1e8 <artist_do_maze+0xbc>
		if (artist_front.right_distance < artist_front.left_distance)
     156:	4b70      	ldr	r3, [pc, #448]	; (318 <artist_do_maze+0x1ec>)
     158:	229c      	movs	r2, #156	; 0x9c
     15a:	589d      	ldr	r5, [r3, r2]
     15c:	3a04      	subs	r2, #4
     15e:	589e      	ldr	r6, [r3, r2]
     160:	1c31      	adds	r1, r6, #0
     162:	1c28      	adds	r0, r5, #0
     164:	4b6f      	ldr	r3, [pc, #444]	; (324 <artist_do_maze+0x1f8>)
     166:	4798      	blx	r3
     168:	2800      	cmp	r0, #0
     16a:	d038      	beq.n	1de <artist_do_maze+0xb2>
		artist_front.maze_status = LEFT;
     16c:	2101      	movs	r1, #1
     16e:	23a1      	movs	r3, #161	; 0xa1
     170:	4a69      	ldr	r2, [pc, #420]	; (318 <artist_do_maze+0x1ec>)
     172:	54d1      	strb	r1, [r2, r3]
		else
		artist_front.maze_status = RIGHT;
		count = 1;
     174:	2201      	movs	r2, #1
     176:	4b6c      	ldr	r3, [pc, #432]	; (328 <artist_do_maze+0x1fc>)
     178:	601a      	str	r2, [r3, #0]
	}*/
	else{
		artist_front.maze_status = STRAIGHT;
	}
	
	past_distance.direction = artist_front.maze_status;
     17a:	23a1      	movs	r3, #161	; 0xa1
     17c:	4a66      	ldr	r2, [pc, #408]	; (318 <artist_do_maze+0x1ec>)
     17e:	5cd3      	ldrb	r3, [r2, r3]
     180:	4a66      	ldr	r2, [pc, #408]	; (31c <artist_do_maze+0x1f0>)
     182:	7013      	strb	r3, [r2, #0]
	past_distance.left_distance = artist_front.left_distance;
     184:	6056      	str	r6, [r2, #4]
	past_distance.center_distance = artist_front.center_distance;
     186:	6094      	str	r4, [r2, #8]
	past_distance.right_distance = artist_front.right_distance;
     188:	60d5      	str	r5, [r2, #12]
	//artist_print_ultrasonic_value();
	//if(artist_front.maze_status == STRAIGHT) printf("%s\n", "STRA\0");
	//if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
	//else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
	//else printf("%s\n", "BACK\0");
	switch (artist_front.maze_status){
     18a:	2b04      	cmp	r3, #4
     18c:	d80a      	bhi.n	1a4 <artist_do_maze+0x78>
     18e:	009b      	lsls	r3, r3, #2
     190:	4a66      	ldr	r2, [pc, #408]	; (32c <artist_do_maze+0x200>)
     192:	58d3      	ldr	r3, [r2, r3]
     194:	469f      	mov	pc, r3
		count --;
     196:	4b64      	ldr	r3, [pc, #400]	; (328 <artist_do_maze+0x1fc>)
     198:	681b      	ldr	r3, [r3, #0]
     19a:	3b01      	subs	r3, #1
		if (count <= 0) {
     19c:	2b00      	cmp	r3, #0
     19e:	dd02      	ble.n	1a6 <artist_do_maze+0x7a>
		count --;
     1a0:	4a61      	ldr	r2, [pc, #388]	; (328 <artist_do_maze+0x1fc>)
     1a2:	6013      	str	r3, [r2, #0]
		break;
		case STOP :
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
	}
}
     1a4:	bd70      	pop	{r4, r5, r6, pc}
			count = 1;
     1a6:	2201      	movs	r2, #1
     1a8:	4b5f      	ldr	r3, [pc, #380]	; (328 <artist_do_maze+0x1fc>)
     1aa:	601a      	str	r2, [r3, #0]
     1ac:	e7c5      	b.n	13a <artist_do_maze+0xe>
		artist_front.maze_status = STRAIGHT;
     1ae:	2100      	movs	r1, #0
     1b0:	23a1      	movs	r3, #161	; 0xa1
     1b2:	4a59      	ldr	r2, [pc, #356]	; (318 <artist_do_maze+0x1ec>)
     1b4:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     1b6:	4b59      	ldr	r3, [pc, #356]	; (31c <artist_do_maze+0x1f0>)
     1b8:	4a57      	ldr	r2, [pc, #348]	; (318 <artist_do_maze+0x1ec>)
     1ba:	21a1      	movs	r1, #161	; 0xa1
     1bc:	5c51      	ldrb	r1, [r2, r1]
     1be:	7019      	strb	r1, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     1c0:	2198      	movs	r1, #152	; 0x98
     1c2:	5851      	ldr	r1, [r2, r1]
     1c4:	6059      	str	r1, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     1c6:	2194      	movs	r1, #148	; 0x94
     1c8:	5851      	ldr	r1, [r2, r1]
     1ca:	6099      	str	r1, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     1cc:	219c      	movs	r1, #156	; 0x9c
     1ce:	5852      	ldr	r2, [r2, r1]
     1d0:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     1d2:	2205      	movs	r2, #5
     1d4:	4956      	ldr	r1, [pc, #344]	; (330 <artist_do_maze+0x204>)
     1d6:	4857      	ldr	r0, [pc, #348]	; (334 <artist_do_maze+0x208>)
     1d8:	4b57      	ldr	r3, [pc, #348]	; (338 <artist_do_maze+0x20c>)
     1da:	4798      	blx	r3
		break;
     1dc:	e7e2      	b.n	1a4 <artist_do_maze+0x78>
		artist_front.maze_status = RIGHT;
     1de:	2102      	movs	r1, #2
     1e0:	23a1      	movs	r3, #161	; 0xa1
     1e2:	4a4d      	ldr	r2, [pc, #308]	; (318 <artist_do_maze+0x1ec>)
     1e4:	54d1      	strb	r1, [r2, r3]
     1e6:	e7c5      	b.n	174 <artist_do_maze+0x48>
	else if(artist_front.center_distance < MAZE_FRONT_WALL_EXIST_DETERMINATE){
     1e8:	2183      	movs	r1, #131	; 0x83
     1ea:	05c9      	lsls	r1, r1, #23
     1ec:	1c20      	adds	r0, r4, #0
     1ee:	4b4d      	ldr	r3, [pc, #308]	; (324 <artist_do_maze+0x1f8>)
     1f0:	4798      	blx	r3
     1f2:	2800      	cmp	r0, #0
     1f4:	d031      	beq.n	25a <artist_do_maze+0x12e>
		if (artist_front.right_distance < artist_front.left_distance)
     1f6:	4b48      	ldr	r3, [pc, #288]	; (318 <artist_do_maze+0x1ec>)
     1f8:	229c      	movs	r2, #156	; 0x9c
     1fa:	589d      	ldr	r5, [r3, r2]
     1fc:	3a04      	subs	r2, #4
     1fe:	589e      	ldr	r6, [r3, r2]
     200:	1c31      	adds	r1, r6, #0
     202:	1c28      	adds	r0, r5, #0
     204:	4b47      	ldr	r3, [pc, #284]	; (324 <artist_do_maze+0x1f8>)
     206:	4798      	blx	r3
     208:	2800      	cmp	r0, #0
     20a:	d00f      	beq.n	22c <artist_do_maze+0x100>
		artist_front.maze_status = LEFT;
     20c:	2201      	movs	r2, #1
     20e:	23a1      	movs	r3, #161	; 0xa1
     210:	4941      	ldr	r1, [pc, #260]	; (318 <artist_do_maze+0x1ec>)
     212:	54ca      	strb	r2, [r1, r3]
	past_distance.direction = artist_front.maze_status;
     214:	4b41      	ldr	r3, [pc, #260]	; (31c <artist_do_maze+0x1f0>)
     216:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     218:	605e      	str	r6, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     21a:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     21c:	60dd      	str	r5, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "ma\0\0\0", MAX_RX_BUFFER_LENGTH);
     21e:	2205      	movs	r2, #5
     220:	4943      	ldr	r1, [pc, #268]	; (330 <artist_do_maze+0x204>)
     222:	3108      	adds	r1, #8
     224:	4843      	ldr	r0, [pc, #268]	; (334 <artist_do_maze+0x208>)
     226:	4b44      	ldr	r3, [pc, #272]	; (338 <artist_do_maze+0x20c>)
     228:	4798      	blx	r3
		break;
     22a:	e7bb      	b.n	1a4 <artist_do_maze+0x78>
		artist_front.maze_status = RIGHT;
     22c:	2102      	movs	r1, #2
     22e:	23a1      	movs	r3, #161	; 0xa1
     230:	4a39      	ldr	r2, [pc, #228]	; (318 <artist_do_maze+0x1ec>)
     232:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     234:	4b39      	ldr	r3, [pc, #228]	; (31c <artist_do_maze+0x1f0>)
     236:	4a38      	ldr	r2, [pc, #224]	; (318 <artist_do_maze+0x1ec>)
     238:	21a1      	movs	r1, #161	; 0xa1
     23a:	5c51      	ldrb	r1, [r2, r1]
     23c:	7019      	strb	r1, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     23e:	2198      	movs	r1, #152	; 0x98
     240:	5851      	ldr	r1, [r2, r1]
     242:	6059      	str	r1, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     244:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     246:	219c      	movs	r1, #156	; 0x9c
     248:	5852      	ldr	r2, [r2, r1]
     24a:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "md\0\0\0", MAX_RX_BUFFER_LENGTH);
     24c:	2205      	movs	r2, #5
     24e:	4938      	ldr	r1, [pc, #224]	; (330 <artist_do_maze+0x204>)
     250:	3110      	adds	r1, #16
     252:	4838      	ldr	r0, [pc, #224]	; (334 <artist_do_maze+0x208>)
     254:	4b38      	ldr	r3, [pc, #224]	; (338 <artist_do_maze+0x20c>)
     256:	4798      	blx	r3
		break;
     258:	e7a4      	b.n	1a4 <artist_do_maze+0x78>
	else if(artist_front.right_distance > MAZE_RIGHT_DISTANCE_UPPERBOUND){
     25a:	239c      	movs	r3, #156	; 0x9c
     25c:	4a2e      	ldr	r2, [pc, #184]	; (318 <artist_do_maze+0x1ec>)
     25e:	58d5      	ldr	r5, [r2, r3]
     260:	4936      	ldr	r1, [pc, #216]	; (33c <artist_do_maze+0x210>)
     262:	1c28      	adds	r0, r5, #0
     264:	4b36      	ldr	r3, [pc, #216]	; (340 <artist_do_maze+0x214>)
     266:	4798      	blx	r3
     268:	2800      	cmp	r0, #0
     26a:	d004      	beq.n	276 <artist_do_maze+0x14a>
		artist_front.maze_status = RIGHT;
     26c:	2102      	movs	r1, #2
     26e:	23a1      	movs	r3, #161	; 0xa1
     270:	4a29      	ldr	r2, [pc, #164]	; (318 <artist_do_maze+0x1ec>)
     272:	54d1      	strb	r1, [r2, r3]
     274:	e7de      	b.n	234 <artist_do_maze+0x108>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND
     276:	2398      	movs	r3, #152	; 0x98
     278:	4a27      	ldr	r2, [pc, #156]	; (318 <artist_do_maze+0x1ec>)
     27a:	58d6      	ldr	r6, [r2, r3]
     27c:	4931      	ldr	r1, [pc, #196]	; (344 <artist_do_maze+0x218>)
     27e:	1c30      	adds	r0, r6, #0
     280:	4b28      	ldr	r3, [pc, #160]	; (324 <artist_do_maze+0x1f8>)
     282:	4798      	blx	r3
     284:	2800      	cmp	r0, #0
     286:	d00a      	beq.n	29e <artist_do_maze+0x172>
	&& artist_front.right_distance < MAZE_RIGHT_DISTANCE_UPPERBOUND){
     288:	492c      	ldr	r1, [pc, #176]	; (33c <artist_do_maze+0x210>)
     28a:	1c28      	adds	r0, r5, #0
     28c:	4b25      	ldr	r3, [pc, #148]	; (324 <artist_do_maze+0x1f8>)
     28e:	4798      	blx	r3
     290:	2800      	cmp	r0, #0
     292:	d02e      	beq.n	2f2 <artist_do_maze+0x1c6>
		artist_front.maze_status = STRAIGHT;
     294:	2100      	movs	r1, #0
     296:	23a1      	movs	r3, #161	; 0xa1
     298:	4a1f      	ldr	r2, [pc, #124]	; (318 <artist_do_maze+0x1ec>)
     29a:	54d1      	strb	r1, [r2, r3]
     29c:	e78b      	b.n	1b6 <artist_do_maze+0x8a>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND
     29e:	492a      	ldr	r1, [pc, #168]	; (348 <artist_do_maze+0x21c>)
     2a0:	1c30      	adds	r0, r6, #0
     2a2:	4b27      	ldr	r3, [pc, #156]	; (340 <artist_do_maze+0x214>)
     2a4:	4798      	blx	r3
     2a6:	2800      	cmp	r0, #0
     2a8:	d00a      	beq.n	2c0 <artist_do_maze+0x194>
	&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     2aa:	4927      	ldr	r1, [pc, #156]	; (348 <artist_do_maze+0x21c>)
     2ac:	1c28      	adds	r0, r5, #0
     2ae:	4b24      	ldr	r3, [pc, #144]	; (340 <artist_do_maze+0x214>)
     2b0:	4798      	blx	r3
     2b2:	2800      	cmp	r0, #0
     2b4:	d004      	beq.n	2c0 <artist_do_maze+0x194>
		artist_front.maze_status = STRAIGHT;
     2b6:	2100      	movs	r1, #0
     2b8:	23a1      	movs	r3, #161	; 0xa1
     2ba:	4a17      	ldr	r2, [pc, #92]	; (318 <artist_do_maze+0x1ec>)
     2bc:	54d1      	strb	r1, [r2, r3]
     2be:	e77a      	b.n	1b6 <artist_do_maze+0x8a>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND){
     2c0:	4920      	ldr	r1, [pc, #128]	; (344 <artist_do_maze+0x218>)
     2c2:	1c30      	adds	r0, r6, #0
     2c4:	4b17      	ldr	r3, [pc, #92]	; (324 <artist_do_maze+0x1f8>)
     2c6:	4798      	blx	r3
     2c8:	2800      	cmp	r0, #0
     2ca:	d118      	bne.n	2fe <artist_do_maze+0x1d2>
		artist_front.maze_status = STRAIGHT;
     2cc:	2100      	movs	r1, #0
     2ce:	23a1      	movs	r3, #161	; 0xa1
     2d0:	4a11      	ldr	r2, [pc, #68]	; (318 <artist_do_maze+0x1ec>)
     2d2:	54d1      	strb	r1, [r2, r3]
     2d4:	e76f      	b.n	1b6 <artist_do_maze+0x8a>
		usart_write_buffer_job(&(artist_front.usart_instance), "ms\0\0\0", MAX_RX_BUFFER_LENGTH);
     2d6:	2205      	movs	r2, #5
     2d8:	4915      	ldr	r1, [pc, #84]	; (330 <artist_do_maze+0x204>)
     2da:	3118      	adds	r1, #24
     2dc:	4815      	ldr	r0, [pc, #84]	; (334 <artist_do_maze+0x208>)
     2de:	4b16      	ldr	r3, [pc, #88]	; (338 <artist_do_maze+0x20c>)
     2e0:	4798      	blx	r3
		break;
     2e2:	e75f      	b.n	1a4 <artist_do_maze+0x78>
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     2e4:	2205      	movs	r2, #5
     2e6:	4912      	ldr	r1, [pc, #72]	; (330 <artist_do_maze+0x204>)
     2e8:	3120      	adds	r1, #32
     2ea:	4812      	ldr	r0, [pc, #72]	; (334 <artist_do_maze+0x208>)
     2ec:	4b12      	ldr	r3, [pc, #72]	; (338 <artist_do_maze+0x20c>)
     2ee:	4798      	blx	r3
		break;
     2f0:	e758      	b.n	1a4 <artist_do_maze+0x78>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND
     2f2:	4915      	ldr	r1, [pc, #84]	; (348 <artist_do_maze+0x21c>)
     2f4:	1c30      	adds	r0, r6, #0
     2f6:	4b12      	ldr	r3, [pc, #72]	; (340 <artist_do_maze+0x214>)
     2f8:	4798      	blx	r3
     2fa:	2800      	cmp	r0, #0
     2fc:	d104      	bne.n	308 <artist_do_maze+0x1dc>
		artist_front.maze_status = RIGHT;
     2fe:	2102      	movs	r1, #2
     300:	23a1      	movs	r3, #161	; 0xa1
     302:	4a05      	ldr	r2, [pc, #20]	; (318 <artist_do_maze+0x1ec>)
     304:	54d1      	strb	r1, [r2, r3]
     306:	e795      	b.n	234 <artist_do_maze+0x108>
	&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     308:	490f      	ldr	r1, [pc, #60]	; (348 <artist_do_maze+0x21c>)
     30a:	1c28      	adds	r0, r5, #0
     30c:	4b0c      	ldr	r3, [pc, #48]	; (340 <artist_do_maze+0x214>)
     30e:	4798      	blx	r3
     310:	2800      	cmp	r0, #0
     312:	d1d0      	bne.n	2b6 <artist_do_maze+0x18a>
     314:	e7f3      	b.n	2fe <artist_do_maze+0x1d2>
     316:	46c0      	nop			; (mov r8, r8)
     318:	200008c8 	.word	0x200008c8
     31c:	200010e0 	.word	0x200010e0
     320:	40b00000 	.word	0x40b00000
     324:	00008a89 	.word	0x00008a89
     328:	20000000 	.word	0x20000000
     32c:	0000b254 	.word	0x0000b254
     330:	0000b268 	.word	0x0000b268
     334:	20000908 	.word	0x20000908
     338:	00002589 	.word	0x00002589
     33c:	40f00000 	.word	0x40f00000
     340:	00008ab1 	.word	0x00008ab1
     344:	40e00000 	.word	0x40e00000
     348:	41a00000 	.word	0x41a00000

0000034c <artist_draw_motor_pwm_configure>:
*/
#include <asf.h>
#include "TheArtist.h"
#include "Motor.h"

void artist_draw_motor_pwm_configure(void){
     34c:	b570      	push	{r4, r5, r6, lr}
     34e:	b0aa      	sub	sp, #168	; 0xa8
	
	struct tcc_config config;
	
	tcc_get_config_defaults(&config, TCC0);
     350:	4d16      	ldr	r5, [pc, #88]	; (3ac <artist_draw_motor_pwm_configure+0x60>)
     352:	ac01      	add	r4, sp, #4
     354:	0029      	movs	r1, r5
     356:	0020      	movs	r0, r4
     358:	4b15      	ldr	r3, [pc, #84]	; (3b0 <artist_draw_motor_pwm_configure+0x64>)
     35a:	4798      	blx	r3

	config.counter.clock_source = GCLK_GENERATOR_0;
     35c:	2200      	movs	r2, #0
     35e:	72a2      	strb	r2, [r4, #10]
	config.counter.period = 0xFFFF; //CLOCK 's period. when up is occur. it's about 65535
     360:	4b14      	ldr	r3, [pc, #80]	; (3b4 <artist_draw_motor_pwm_configure+0x68>)
     362:	6063      	str	r3, [r4, #4]
	config.counter.clock_prescaler = 1; // this time we do not divide
     364:	2301      	movs	r3, #1
     366:	72e3      	strb	r3, [r4, #11]
	config.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM; // compare
     368:	2102      	movs	r1, #2
     36a:	7621      	strb	r1, [r4, #24]

	config.compare.match[CONF_PWM_CHANNEL] = 0x0000;
     36c:	62a2      	str	r2, [r4, #40]	; 0x28
	config.compare.match[CONF_PWM_CHANNEL2] = 0x0000;
     36e:	6262      	str	r2, [r4, #36]	; 0x24
	config.pins.enable_wave_out_pin[CONF_PWM_OUTPUT] = true;
     370:	329b      	adds	r2, #155	; 0x9b
     372:	54a3      	strb	r3, [r4, r2]
	config.pins.enable_wave_out_pin[CONF_PWM_OUTPUT2] = true;
     374:	3a01      	subs	r2, #1
     376:	54a3      	strb	r3, [r4, r2]
	config.pins.wave_out_pin[CONF_PWM_OUTPUT] = PIN_PA18F_TCC0_WO2;//PIN_PA19F_TCC0_WO3; // time clock
     378:	3311      	adds	r3, #17
     37a:	6663      	str	r3, [r4, #100]	; 0x64
	config.pins.wave_out_pin_mux[CONF_PWM_OUTPUT] = MUX_PA18F_TCC0_WO2;//MUX_PA19F_TCC0_WO3;
     37c:	3b0d      	subs	r3, #13
     37e:	3a16      	subs	r2, #22
     380:	50a3      	str	r3, [r4, r2]
	config.pins.wave_out_pin[CONF_PWM_OUTPUT2] = PIN_PA19F_TCC0_WO3;
     382:	3a71      	subs	r2, #113	; 0x71
     384:	6622      	str	r2, [r4, #96]	; 0x60
	config.pins.wave_out_pin_mux[CONF_PWM_OUTPUT2] = MUX_PA19F_TCC0_WO3;
     386:	326d      	adds	r2, #109	; 0x6d
     388:	50a3      	str	r3, [r4, r2]

	tcc_init(&artist_front.tcc_instance, TCC0, &config);
     38a:	4e0b      	ldr	r6, [pc, #44]	; (3b8 <artist_draw_motor_pwm_configure+0x6c>)
     38c:	0022      	movs	r2, r4
     38e:	0029      	movs	r1, r5
     390:	0030      	movs	r0, r6
     392:	4b0a      	ldr	r3, [pc, #40]	; (3bc <artist_draw_motor_pwm_configure+0x70>)
     394:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
     396:	6832      	ldr	r2, [r6, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
     398:	2102      	movs	r1, #2
     39a:	6893      	ldr	r3, [r2, #8]
     39c:	4219      	tst	r1, r3
     39e:	d1fc      	bne.n	39a <artist_draw_motor_pwm_configure+0x4e>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
     3a0:	6813      	ldr	r3, [r2, #0]
     3a2:	2102      	movs	r1, #2
     3a4:	430b      	orrs	r3, r1
     3a6:	6013      	str	r3, [r2, #0]
	tcc_enable(&artist_front.tcc_instance);
}
     3a8:	b02a      	add	sp, #168	; 0xa8
     3aa:	bd70      	pop	{r4, r5, r6, pc}
     3ac:	42002000 	.word	0x42002000
     3b0:	00000be9 	.word	0x00000be9
     3b4:	0000ffff 	.word	0x0000ffff
     3b8:	20000900 	.word	0x20000900
     3bc:	00000d35 	.word	0x00000d35

000003c0 <artist_run_stamp>:

void artist_run_stamp(void) {
     3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (artist_front.draw_sequence_counter == 48) {
     3c2:	23a3      	movs	r3, #163	; 0xa3
     3c4:	4a20      	ldr	r2, [pc, #128]	; (448 <artist_run_stamp+0x88>)
     3c6:	5cd3      	ldrb	r3, [r2, r3]
     3c8:	2b30      	cmp	r3, #48	; 0x30
     3ca:	d012      	beq.n	3f2 <artist_run_stamp+0x32>
		usart_write_buffer_job(
		&(artist_front.usart_instance),
		"m \0\0\0", MAX_RX_BUFFER_LENGTH);
	}
	
	if (real_image_output[artist_front.draw_sequence_counter]) {
     3cc:	23a3      	movs	r3, #163	; 0xa3
     3ce:	4a1e      	ldr	r2, [pc, #120]	; (448 <artist_run_stamp+0x88>)
     3d0:	5cd3      	ldrb	r3, [r2, r3]
     3d2:	4a1e      	ldr	r2, [pc, #120]	; (44c <artist_run_stamp+0x8c>)
     3d4:	5cd3      	ldrb	r3, [r2, r3]
     3d6:	2b00      	cmp	r3, #0
     3d8:	d131      	bne.n	43e <artist_run_stamp+0x7e>
		tcc_set_compare_value(&artist_front.tcc_instance, LED_0_PWM4CTRL_CHANNEL, 0x0000);
		tcc_set_compare_value(&artist_front.tcc_instance, EXT1_PWM4CTRL_0_CHANNEL, 0x0000);*/
		delay_ms(3000); 
	}
	else {
		delay_ms(1300);
     3da:	481d      	ldr	r0, [pc, #116]	; (450 <artist_run_stamp+0x90>)
     3dc:	4b1d      	ldr	r3, [pc, #116]	; (454 <artist_run_stamp+0x94>)
     3de:	4798      	blx	r3
	}
	artist_front.draw_sequence_counter++;
     3e0:	4b19      	ldr	r3, [pc, #100]	; (448 <artist_run_stamp+0x88>)
     3e2:	21a3      	movs	r1, #163	; 0xa3
     3e4:	5c5a      	ldrb	r2, [r3, r1]
     3e6:	3201      	adds	r2, #1
     3e8:	545a      	strb	r2, [r3, r1]
	
	artist_front.running_stamp = false;
     3ea:	2100      	movs	r1, #0
     3ec:	22a2      	movs	r2, #162	; 0xa2
     3ee:	5499      	strb	r1, [r3, r2]
}
     3f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		usart_write_buffer_job(
     3f2:	4c19      	ldr	r4, [pc, #100]	; (458 <artist_run_stamp+0x98>)
     3f4:	4e19      	ldr	r6, [pc, #100]	; (45c <artist_run_stamp+0x9c>)
     3f6:	2205      	movs	r2, #5
     3f8:	0021      	movs	r1, r4
     3fa:	0030      	movs	r0, r6
     3fc:	4d18      	ldr	r5, [pc, #96]	; (460 <artist_run_stamp+0xa0>)
     3fe:	47a8      	blx	r5
		usart_write_buffer_job(
     400:	0021      	movs	r1, r4
     402:	3108      	adds	r1, #8
     404:	2205      	movs	r2, #5
     406:	0030      	movs	r0, r6
     408:	47a8      	blx	r5
		delay_s(2);
     40a:	20fa      	movs	r0, #250	; 0xfa
     40c:	00c0      	lsls	r0, r0, #3
     40e:	4f11      	ldr	r7, [pc, #68]	; (454 <artist_run_stamp+0x94>)
     410:	47b8      	blx	r7
		usart_write_buffer_job(
     412:	0021      	movs	r1, r4
     414:	3110      	adds	r1, #16
     416:	2205      	movs	r2, #5
     418:	0030      	movs	r0, r6
     41a:	47a8      	blx	r5
		delay_s(2);
     41c:	20fa      	movs	r0, #250	; 0xfa
     41e:	00c0      	lsls	r0, r0, #3
     420:	47b8      	blx	r7
		usart_write_buffer_job(
     422:	0021      	movs	r1, r4
     424:	3118      	adds	r1, #24
     426:	2205      	movs	r2, #5
     428:	0030      	movs	r0, r6
     42a:	47a8      	blx	r5
		delay_s(2);
     42c:	20fa      	movs	r0, #250	; 0xfa
     42e:	00c0      	lsls	r0, r0, #3
     430:	47b8      	blx	r7
		usart_write_buffer_job(
     432:	0021      	movs	r1, r4
     434:	3120      	adds	r1, #32
     436:	2205      	movs	r2, #5
     438:	0030      	movs	r0, r6
     43a:	47a8      	blx	r5
     43c:	e7c6      	b.n	3cc <artist_run_stamp+0xc>
		delay_ms(3000); 
     43e:	4809      	ldr	r0, [pc, #36]	; (464 <artist_run_stamp+0xa4>)
     440:	4b04      	ldr	r3, [pc, #16]	; (454 <artist_run_stamp+0x94>)
     442:	4798      	blx	r3
     444:	e7cc      	b.n	3e0 <artist_run_stamp+0x20>
     446:	46c0      	nop			; (mov r8, r8)
     448:	200008c8 	.word	0x200008c8
     44c:	200010a4 	.word	0x200010a4
     450:	00000514 	.word	0x00000514
     454:	00001529 	.word	0x00001529
     458:	0000b290 	.word	0x0000b290
     45c:	20000908 	.word	0x20000908
     460:	00002589 	.word	0x00002589
     464:	00000bb8 	.word	0x00000bb8

00000468 <sendDonePKT>:
	}
	return true;
}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     468:	2200      	movs	r2, #0
     46a:	4b01      	ldr	r3, [pc, #4]	; (470 <sendDonePKT+0x8>)
     46c:	701a      	strb	r2, [r3, #0]
}
     46e:	4770      	bx	lr
     470:	200001fc 	.word	0x200001fc

00000474 <sendLNOK>:

void sendLNOK(void) {
     474:	b510      	push	{r4, lr}
	if(sendBusy)
     476:	4b0b      	ldr	r3, [pc, #44]	; (4a4 <sendLNOK+0x30>)
     478:	781b      	ldrb	r3, [r3, #0]
     47a:	2b00      	cmp	r3, #0
     47c:	d000      	beq.n	480 <sendLNOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     47e:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     480:	4809      	ldr	r0, [pc, #36]	; (4a8 <sendLNOK+0x34>)
     482:	330a      	adds	r3, #10
     484:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     486:	2401      	movs	r4, #1
     488:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     48a:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     48c:	4b07      	ldr	r3, [pc, #28]	; (4ac <sendLNOK+0x38>)
     48e:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     490:	2305      	movs	r3, #5
     492:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     494:	4b06      	ldr	r3, [pc, #24]	; (4b0 <sendLNOK+0x3c>)
     496:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     498:	4b06      	ldr	r3, [pc, #24]	; (4b4 <sendLNOK+0x40>)
     49a:	4798      	blx	r3
	sendBusy = true;
     49c:	4b01      	ldr	r3, [pc, #4]	; (4a4 <sendLNOK+0x30>)
     49e:	701c      	strb	r4, [r3, #0]
     4a0:	e7ed      	b.n	47e <sendLNOK+0xa>
     4a2:	46c0      	nop			; (mov r8, r8)
     4a4:	200001fc 	.word	0x200001fc
     4a8:	2000096c 	.word	0x2000096c
     4ac:	200010d8 	.word	0x200010d8
     4b0:	00000469 	.word	0x00000469
     4b4:	00003671 	.word	0x00003671

000004b8 <sendNACK>:
void sendNACK(void) {
     4b8:	b510      	push	{r4, lr}
	if(sendBusy)
     4ba:	4b0b      	ldr	r3, [pc, #44]	; (4e8 <sendNACK+0x30>)
     4bc:	781b      	ldrb	r3, [r3, #0]
     4be:	2b00      	cmp	r3, #0
     4c0:	d000      	beq.n	4c4 <sendNACK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     4c2:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     4c4:	4809      	ldr	r0, [pc, #36]	; (4ec <sendNACK+0x34>)
     4c6:	330a      	adds	r3, #10
     4c8:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     4ca:	2401      	movs	r4, #1
     4cc:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     4ce:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     4d0:	4b07      	ldr	r3, [pc, #28]	; (4f0 <sendNACK+0x38>)
     4d2:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     4d4:	2305      	movs	r3, #5
     4d6:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     4d8:	4b06      	ldr	r3, [pc, #24]	; (4f4 <sendNACK+0x3c>)
     4da:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     4dc:	4b06      	ldr	r3, [pc, #24]	; (4f8 <sendNACK+0x40>)
     4de:	4798      	blx	r3
	sendBusy = true;
     4e0:	4b01      	ldr	r3, [pc, #4]	; (4e8 <sendNACK+0x30>)
     4e2:	701c      	strb	r4, [r3, #0]
     4e4:	e7ed      	b.n	4c2 <sendNACK+0xa>
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	200001fc 	.word	0x200001fc
     4ec:	2000096c 	.word	0x2000096c
     4f0:	200010f4 	.word	0x200010f4
     4f4:	00000469 	.word	0x00000469
     4f8:	00003671 	.word	0x00003671

000004fc <sendMDOK>:
void sendMDOK(void) {
     4fc:	b510      	push	{r4, lr}
	if(sendBusy)
     4fe:	4b0b      	ldr	r3, [pc, #44]	; (52c <sendMDOK+0x30>)
     500:	781b      	ldrb	r3, [r3, #0]
     502:	2b00      	cmp	r3, #0
     504:	d000      	beq.n	508 <sendMDOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     506:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     508:	4809      	ldr	r0, [pc, #36]	; (530 <sendMDOK+0x34>)
     50a:	330a      	adds	r3, #10
     50c:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     50e:	2401      	movs	r4, #1
     510:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     512:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     514:	4b07      	ldr	r3, [pc, #28]	; (534 <sendMDOK+0x38>)
     516:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     518:	2305      	movs	r3, #5
     51a:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     51c:	4b06      	ldr	r3, [pc, #24]	; (538 <sendMDOK+0x3c>)
     51e:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     520:	4b06      	ldr	r3, [pc, #24]	; (53c <sendMDOK+0x40>)
     522:	4798      	blx	r3
	sendBusy = true;
     524:	4b01      	ldr	r3, [pc, #4]	; (52c <sendMDOK+0x30>)
     526:	701c      	strb	r4, [r3, #0]
     528:	e7ed      	b.n	506 <sendMDOK+0xa>
     52a:	46c0      	nop			; (mov r8, r8)
     52c:	200001fc 	.word	0x200001fc
     530:	2000096c 	.word	0x2000096c
     534:	2000098c 	.word	0x2000098c
     538:	00000469 	.word	0x00000469
     53c:	00003671 	.word	0x00003671

00000540 <artist_radio_configure>:
void artist_radio_configure() {
     540:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     542:	4c0c      	ldr	r4, [pc, #48]	; (574 <artist_radio_configure+0x34>)
     544:	2205      	movs	r2, #5
     546:	0021      	movs	r1, r4
     548:	480b      	ldr	r0, [pc, #44]	; (578 <artist_radio_configure+0x38>)
     54a:	4d0c      	ldr	r5, [pc, #48]	; (57c <artist_radio_configure+0x3c>)
     54c:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     54e:	0021      	movs	r1, r4
     550:	3108      	adds	r1, #8
     552:	2205      	movs	r2, #5
     554:	480a      	ldr	r0, [pc, #40]	; (580 <artist_radio_configure+0x40>)
     556:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     558:	0021      	movs	r1, r4
     55a:	3110      	adds	r1, #16
     55c:	2205      	movs	r2, #5
     55e:	4809      	ldr	r0, [pc, #36]	; (584 <artist_radio_configure+0x44>)
     560:	47a8      	blx	r5
	receivedLine = 0;
     562:	2300      	movs	r3, #0
     564:	4a08      	ldr	r2, [pc, #32]	; (588 <artist_radio_configure+0x48>)
     566:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     568:	4a08      	ldr	r2, [pc, #32]	; (58c <artist_radio_configure+0x4c>)
     56a:	7013      	strb	r3, [r2, #0]
	my_state = RECVMODE;
     56c:	4a08      	ldr	r2, [pc, #32]	; (590 <artist_radio_configure+0x50>)
     56e:	7013      	strb	r3, [r2, #0]
}
     570:	bd70      	pop	{r4, r5, r6, pc}
     572:	46c0      	nop			; (mov r8, r8)
     574:	0000b2d0 	.word	0x0000b2d0
     578:	200010f4 	.word	0x200010f4
     57c:	00005c21 	.word	0x00005c21
     580:	200010d8 	.word	0x200010d8
     584:	2000098c 	.word	0x2000098c
     588:	200010f0 	.word	0x200010f0
     58c:	200001fc 	.word	0x200001fc
     590:	200010d5 	.word	0x200010d5

00000594 <artist_drawing_init>:
void artist_drawing_init(void) {
     594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	artist_front.state = DRAWING;
     596:	2102      	movs	r1, #2
     598:	23a0      	movs	r3, #160	; 0xa0
     59a:	4a08      	ldr	r2, [pc, #32]	; (5bc <artist_drawing_init+0x28>)
     59c:	54d1      	strb	r1, [r2, r3]
     59e:	240a      	movs	r4, #10
	usart_write_buffer_job(
     5a0:	4d07      	ldr	r5, [pc, #28]	; (5c0 <artist_drawing_init+0x2c>)
     5a2:	3518      	adds	r5, #24
     5a4:	4e07      	ldr	r6, [pc, #28]	; (5c4 <artist_drawing_init+0x30>)
     5a6:	4f08      	ldr	r7, [pc, #32]	; (5c8 <artist_drawing_init+0x34>)
     5a8:	2205      	movs	r2, #5
     5aa:	0029      	movs	r1, r5
     5ac:	0030      	movs	r0, r6
     5ae:	47b8      	blx	r7
     5b0:	3c01      	subs	r4, #1
     5b2:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 10; i ++)
     5b4:	2c00      	cmp	r4, #0
     5b6:	d1f7      	bne.n	5a8 <artist_drawing_init+0x14>
}
     5b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5ba:	46c0      	nop			; (mov r8, r8)
     5bc:	200008c8 	.word	0x200008c8
     5c0:	0000b2d0 	.word	0x0000b2d0
     5c4:	20000908 	.word	0x20000908
     5c8:	00002589 	.word	0x00002589

000005cc <handle_recvMode>:
void handle_recvMode(NWK_DataInd_t *ind) {
     5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     5ce:	6883      	ldr	r3, [r0, #8]
     5d0:	781a      	ldrb	r2, [r3, #0]
     5d2:	2a01      	cmp	r2, #1
     5d4:	d000      	beq.n	5d8 <handle_recvMode+0xc>
}
     5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     5d8:	785a      	ldrb	r2, [r3, #1]
     5da:	2a02      	cmp	r2, #2
     5dc:	d1fb      	bne.n	5d6 <handle_recvMode+0xa>
		switch(ind->data[4]) {
     5de:	791a      	ldrb	r2, [r3, #4]
     5e0:	2a05      	cmp	r2, #5
     5e2:	d858      	bhi.n	696 <handle_recvMode+0xca>
     5e4:	0093      	lsls	r3, r2, #2
     5e6:	4a37      	ldr	r2, [pc, #220]	; (6c4 <handle_recvMode+0xf8>)
     5e8:	58d3      	ldr	r3, [r2, r3]
     5ea:	469f      	mov	pc, r3
			if (artist_front.state == DRAWING) {
     5ec:	23a0      	movs	r3, #160	; 0xa0
     5ee:	4a36      	ldr	r2, [pc, #216]	; (6c8 <handle_recvMode+0xfc>)
     5f0:	5cd3      	ldrb	r3, [r2, r3]
     5f2:	2432      	movs	r4, #50	; 0x32
     5f4:	2b02      	cmp	r3, #2
     5f6:	d012      	beq.n	61e <handle_recvMode+0x52>
					usart_write_buffer_job(
     5f8:	4d34      	ldr	r5, [pc, #208]	; (6cc <handle_recvMode+0x100>)
     5fa:	3528      	adds	r5, #40	; 0x28
     5fc:	4f34      	ldr	r7, [pc, #208]	; (6d0 <handle_recvMode+0x104>)
     5fe:	4e35      	ldr	r6, [pc, #212]	; (6d4 <handle_recvMode+0x108>)
     600:	2205      	movs	r2, #5
     602:	0029      	movs	r1, r5
     604:	0038      	movs	r0, r7
     606:	47b0      	blx	r6
     608:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++){
     60a:	2c00      	cmp	r4, #0
     60c:	d1f8      	bne.n	600 <handle_recvMode+0x34>
			artist_front.state = WAIT;
     60e:	2100      	movs	r1, #0
     610:	23a0      	movs	r3, #160	; 0xa0
     612:	4a2d      	ldr	r2, [pc, #180]	; (6c8 <handle_recvMode+0xfc>)
     614:	54d1      	strb	r1, [r2, r3]
			SYS_TimerStart(&sendM);
     616:	4830      	ldr	r0, [pc, #192]	; (6d8 <handle_recvMode+0x10c>)
     618:	4b30      	ldr	r3, [pc, #192]	; (6dc <handle_recvMode+0x110>)
     61a:	4798      	blx	r3
			break;
     61c:	e7db      	b.n	5d6 <handle_recvMode+0xa>
					usart_write_buffer_job(
     61e:	4f2b      	ldr	r7, [pc, #172]	; (6cc <handle_recvMode+0x100>)
     620:	4e2b      	ldr	r6, [pc, #172]	; (6d0 <handle_recvMode+0x104>)
     622:	2205      	movs	r2, #5
     624:	492e      	ldr	r1, [pc, #184]	; (6e0 <handle_recvMode+0x114>)
     626:	0030      	movs	r0, r6
     628:	4d2a      	ldr	r5, [pc, #168]	; (6d4 <handle_recvMode+0x108>)
     62a:	47a8      	blx	r5
					usart_write_buffer_job(
     62c:	0039      	movs	r1, r7
     62e:	3128      	adds	r1, #40	; 0x28
     630:	2205      	movs	r2, #5
     632:	0030      	movs	r0, r6
     634:	47a8      	blx	r5
     636:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++){
     638:	2c00      	cmp	r4, #0
     63a:	d1f2      	bne.n	622 <handle_recvMode+0x56>
     63c:	e7e7      	b.n	60e <handle_recvMode+0x42>
			printf("1\n");
     63e:	4829      	ldr	r0, [pc, #164]	; (6e4 <handle_recvMode+0x118>)
     640:	4b29      	ldr	r3, [pc, #164]	; (6e8 <handle_recvMode+0x11c>)
     642:	4798      	blx	r3
			break;
     644:	e7c7      	b.n	5d6 <handle_recvMode+0xa>
			my_state = RECVFRAME;
     646:	2201      	movs	r2, #1
     648:	4b28      	ldr	r3, [pc, #160]	; (6ec <handle_recvMode+0x120>)
     64a:	701a      	strb	r2, [r3, #0]
			artist_front.state = WAIT;
     64c:	2100      	movs	r1, #0
     64e:	23a0      	movs	r3, #160	; 0xa0
     650:	4a1d      	ldr	r2, [pc, #116]	; (6c8 <handle_recvMode+0xfc>)
     652:	54d1      	strb	r1, [r2, r3]
     654:	240a      	movs	r4, #10
			usart_write_buffer_job(
     656:	4d1d      	ldr	r5, [pc, #116]	; (6cc <handle_recvMode+0x100>)
     658:	3528      	adds	r5, #40	; 0x28
     65a:	4f1d      	ldr	r7, [pc, #116]	; (6d0 <handle_recvMode+0x104>)
     65c:	4e1d      	ldr	r6, [pc, #116]	; (6d4 <handle_recvMode+0x108>)
     65e:	2205      	movs	r2, #5
     660:	0029      	movs	r1, r5
     662:	0038      	movs	r0, r7
     664:	47b0      	blx	r6
     666:	3c01      	subs	r4, #1
			for (int i =0 ; i < 10; i ++)
     668:	2c00      	cmp	r4, #0
     66a:	d1f8      	bne.n	65e <handle_recvMode+0x92>
			SYS_TimerStart(&sendM);
     66c:	481a      	ldr	r0, [pc, #104]	; (6d8 <handle_recvMode+0x10c>)
     66e:	4b1b      	ldr	r3, [pc, #108]	; (6dc <handle_recvMode+0x110>)
     670:	4798      	blx	r3
			break;
     672:	e7b0      	b.n	5d6 <handle_recvMode+0xa>
			printf("MAZE MODE\n");
     674:	481e      	ldr	r0, [pc, #120]	; (6f0 <handle_recvMode+0x124>)
     676:	4b1c      	ldr	r3, [pc, #112]	; (6e8 <handle_recvMode+0x11c>)
     678:	4798      	blx	r3
			artist_front.state = DOING_MAZE;
     67a:	2101      	movs	r1, #1
     67c:	23a0      	movs	r3, #160	; 0xa0
     67e:	4a12      	ldr	r2, [pc, #72]	; (6c8 <handle_recvMode+0xfc>)
     680:	54d1      	strb	r1, [r2, r3]
			SYS_TimerStart(&sendM);
     682:	4815      	ldr	r0, [pc, #84]	; (6d8 <handle_recvMode+0x10c>)
     684:	4b15      	ldr	r3, [pc, #84]	; (6dc <handle_recvMode+0x110>)
     686:	4798      	blx	r3
			break;
     688:	e7a5      	b.n	5d6 <handle_recvMode+0xa>
			artist_drawing_init();
     68a:	4b1a      	ldr	r3, [pc, #104]	; (6f4 <handle_recvMode+0x128>)
     68c:	4798      	blx	r3
			SYS_TimerStart(&sendM);
     68e:	4812      	ldr	r0, [pc, #72]	; (6d8 <handle_recvMode+0x10c>)
     690:	4b12      	ldr	r3, [pc, #72]	; (6dc <handle_recvMode+0x110>)
     692:	4798      	blx	r3
			break;
     694:	e79f      	b.n	5d6 <handle_recvMode+0xa>
			printf("unknowm message (WAIT)");
     696:	4818      	ldr	r0, [pc, #96]	; (6f8 <handle_recvMode+0x12c>)
     698:	4b18      	ldr	r3, [pc, #96]	; (6fc <handle_recvMode+0x130>)
     69a:	4798      	blx	r3
			artist_front.state = WAIT;
     69c:	2100      	movs	r1, #0
     69e:	23a0      	movs	r3, #160	; 0xa0
     6a0:	4a09      	ldr	r2, [pc, #36]	; (6c8 <handle_recvMode+0xfc>)
     6a2:	54d1      	strb	r1, [r2, r3]
     6a4:	2432      	movs	r4, #50	; 0x32
			usart_write_buffer_job(
     6a6:	4d09      	ldr	r5, [pc, #36]	; (6cc <handle_recvMode+0x100>)
     6a8:	3528      	adds	r5, #40	; 0x28
     6aa:	4f09      	ldr	r7, [pc, #36]	; (6d0 <handle_recvMode+0x104>)
     6ac:	4e09      	ldr	r6, [pc, #36]	; (6d4 <handle_recvMode+0x108>)
     6ae:	2205      	movs	r2, #5
     6b0:	0029      	movs	r1, r5
     6b2:	0038      	movs	r0, r7
     6b4:	47b0      	blx	r6
     6b6:	3c01      	subs	r4, #1
			for (int i =0 ; i < 50; i ++)
     6b8:	2c00      	cmp	r4, #0
     6ba:	d1f8      	bne.n	6ae <handle_recvMode+0xe2>
			printf("undefined message\n");
     6bc:	4810      	ldr	r0, [pc, #64]	; (700 <handle_recvMode+0x134>)
     6be:	4b0a      	ldr	r3, [pc, #40]	; (6e8 <handle_recvMode+0x11c>)
     6c0:	4798      	blx	r3
}
     6c2:	e788      	b.n	5d6 <handle_recvMode+0xa>
     6c4:	0000b2b8 	.word	0x0000b2b8
     6c8:	200008c8 	.word	0x200008c8
     6cc:	0000b2d0 	.word	0x0000b2d0
     6d0:	20000908 	.word	0x20000908
     6d4:	00002589 	.word	0x00002589
     6d8:	20000214 	.word	0x20000214
     6dc:	00004b21 	.word	0x00004b21
     6e0:	0000b2f0 	.word	0x0000b2f0
     6e4:	0000b32c 	.word	0x0000b32c
     6e8:	00006641 	.word	0x00006641
     6ec:	200010d5 	.word	0x200010d5
     6f0:	0000b330 	.word	0x0000b330
     6f4:	00000595 	.word	0x00000595
     6f8:	0000b33c 	.word	0x0000b33c
     6fc:	00006525 	.word	0x00006525
     700:	0000b354 	.word	0x0000b354

00000704 <handle_recvFrame>:
void handle_recvFrame(NWK_DataInd_t *ind) {
     704:	b510      	push	{r4, lr}
	image_frame.height = ind->data[0];
     706:	6883      	ldr	r3, [r0, #8]
     708:	7819      	ldrb	r1, [r3, #0]
     70a:	4c0c      	ldr	r4, [pc, #48]	; (73c <handle_recvFrame+0x38>)
     70c:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];
     70e:	785a      	ldrb	r2, [r3, #1]
     710:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     712:	480b      	ldr	r0, [pc, #44]	; (740 <handle_recvFrame+0x3c>)
     714:	4b0b      	ldr	r3, [pc, #44]	; (744 <handle_recvFrame+0x40>)
     716:	4798      	blx	r3
	if(image_frame.height == MAX_FRAME_SIZE || image_frame.width == MAX_FRAME_SIZE) {
     718:	7823      	ldrb	r3, [r4, #0]
     71a:	2b08      	cmp	r3, #8
     71c:	d007      	beq.n	72e <handle_recvFrame+0x2a>
     71e:	4b07      	ldr	r3, [pc, #28]	; (73c <handle_recvFrame+0x38>)
     720:	785b      	ldrb	r3, [r3, #1]
     722:	2b08      	cmp	r3, #8
     724:	d003      	beq.n	72e <handle_recvFrame+0x2a>
	receivedLine = 0;
     726:	2200      	movs	r2, #0
     728:	4b07      	ldr	r3, [pc, #28]	; (748 <handle_recvFrame+0x44>)
     72a:	601a      	str	r2, [r3, #0]
}
     72c:	bd10      	pop	{r4, pc}
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     72e:	4807      	ldr	r0, [pc, #28]	; (74c <handle_recvFrame+0x48>)
     730:	4b07      	ldr	r3, [pc, #28]	; (750 <handle_recvFrame+0x4c>)
     732:	4798      	blx	r3
     734:	2202      	movs	r2, #2
     736:	4b07      	ldr	r3, [pc, #28]	; (754 <handle_recvFrame+0x50>)
     738:	701a      	strb	r2, [r3, #0]
     73a:	e7f4      	b.n	726 <handle_recvFrame+0x22>
     73c:	200008c4 	.word	0x200008c4
     740:	0000b300 	.word	0x0000b300
     744:	00006525 	.word	0x00006525
     748:	200010f0 	.word	0x200010f0
     74c:	20000200 	.word	0x20000200
     750:	00004b21 	.word	0x00004b21
     754:	200010d5 	.word	0x200010d5

00000758 <handle_recvLine>:
void handle_recvLine(NWK_DataInd_t *ind) {
     758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     75a:	46de      	mov	lr, fp
     75c:	4657      	mov	r7, sl
     75e:	464e      	mov	r6, r9
     760:	4645      	mov	r5, r8
     762:	b5e0      	push	{r5, r6, r7, lr}
	int packet_num = ind->data[0];
     764:	6883      	ldr	r3, [r0, #8]
     766:	781c      	ldrb	r4, [r3, #0]
     768:	00e1      	lsls	r1, r4, #3
     76a:	1909      	adds	r1, r1, r4
     76c:	4b47      	ldr	r3, [pc, #284]	; (88c <handle_recvLine+0x134>)
     76e:	18c9      	adds	r1, r1, r3
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     770:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     772:	6882      	ldr	r2, [r0, #8]
     774:	5cd2      	ldrb	r2, [r2, r3]
     776:	54ca      	strb	r2, [r1, r3]
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     778:	3301      	adds	r3, #1
     77a:	2b09      	cmp	r3, #9
     77c:	d1f9      	bne.n	772 <handle_recvLine+0x1a>
	if(packet_num == receivedLine) {
     77e:	4b44      	ldr	r3, [pc, #272]	; (890 <handle_recvLine+0x138>)
     780:	681b      	ldr	r3, [r3, #0]
     782:	429c      	cmp	r4, r3
     784:	d00e      	beq.n	7a4 <handle_recvLine+0x4c>
	else if(packet_num == receivedLine - 1) {
     786:	3b01      	subs	r3, #1
     788:	429c      	cmp	r4, r3
     78a:	d013      	beq.n	7b4 <handle_recvLine+0x5c>
	if(receivedLine == image_frame.height) {
     78c:	4b41      	ldr	r3, [pc, #260]	; (894 <handle_recvLine+0x13c>)
     78e:	781b      	ldrb	r3, [r3, #0]
     790:	4a3f      	ldr	r2, [pc, #252]	; (890 <handle_recvLine+0x138>)
     792:	6812      	ldr	r2, [r2, #0]
     794:	4293      	cmp	r3, r2
     796:	d011      	beq.n	7bc <handle_recvLine+0x64>
}
     798:	bc3c      	pop	{r2, r3, r4, r5}
     79a:	4690      	mov	r8, r2
     79c:	4699      	mov	r9, r3
     79e:	46a2      	mov	sl, r4
     7a0:	46ab      	mov	fp, r5
     7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStart(&sendL);
     7a4:	483c      	ldr	r0, [pc, #240]	; (898 <handle_recvLine+0x140>)
     7a6:	4b3d      	ldr	r3, [pc, #244]	; (89c <handle_recvLine+0x144>)
     7a8:	4798      	blx	r3
		receivedLine++;
     7aa:	4a39      	ldr	r2, [pc, #228]	; (890 <handle_recvLine+0x138>)
     7ac:	6813      	ldr	r3, [r2, #0]
     7ae:	3301      	adds	r3, #1
     7b0:	6013      	str	r3, [r2, #0]
     7b2:	e7eb      	b.n	78c <handle_recvLine+0x34>
		SYS_TimerStart(&sendN);
     7b4:	483a      	ldr	r0, [pc, #232]	; (8a0 <handle_recvLine+0x148>)
     7b6:	4b39      	ldr	r3, [pc, #228]	; (89c <handle_recvLine+0x144>)
     7b8:	4798      	blx	r3
     7ba:	e7e7      	b.n	78c <handle_recvLine+0x34>
		my_state = RECVMODE;
     7bc:	2100      	movs	r1, #0
     7be:	4a39      	ldr	r2, [pc, #228]	; (8a4 <handle_recvLine+0x14c>)
     7c0:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     7c2:	2b00      	cmp	r3, #0
     7c4:	dd15      	ble.n	7f2 <handle_recvLine+0x9a>
     7c6:	4d31      	ldr	r5, [pc, #196]	; (88c <handle_recvLine+0x134>)
     7c8:	2600      	movs	r6, #0
		printf("%2d", r_data[i][j]);
     7ca:	4f37      	ldr	r7, [pc, #220]	; (8a8 <handle_recvLine+0x150>)
		printf("\n");
     7cc:	4b37      	ldr	r3, [pc, #220]	; (8ac <handle_recvLine+0x154>)
     7ce:	4699      	mov	r9, r3
     7d0:	e007      	b.n	7e2 <handle_recvLine+0x8a>
     7d2:	200a      	movs	r0, #10
     7d4:	47c8      	blx	r9
		for(int i = 0; i<image_frame.height; i++) {
     7d6:	3601      	adds	r6, #1
     7d8:	3509      	adds	r5, #9
     7da:	4b2e      	ldr	r3, [pc, #184]	; (894 <handle_recvLine+0x13c>)
     7dc:	781b      	ldrb	r3, [r3, #0]
     7de:	42b3      	cmp	r3, r6
     7e0:	dd07      	ble.n	7f2 <handle_recvLine+0x9a>
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     7e2:	2400      	movs	r4, #0
		printf("%2d", r_data[i][j]);
     7e4:	5d29      	ldrb	r1, [r5, r4]
     7e6:	4832      	ldr	r0, [pc, #200]	; (8b0 <handle_recvLine+0x158>)
     7e8:	47b8      	blx	r7
		for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     7ea:	3401      	adds	r4, #1
     7ec:	2c09      	cmp	r4, #9
     7ee:	d1f9      	bne.n	7e4 <handle_recvLine+0x8c>
     7f0:	e7ef      	b.n	7d2 <handle_recvLine+0x7a>
		printf("///////////////////////////////\n");
     7f2:	4830      	ldr	r0, [pc, #192]	; (8b4 <handle_recvLine+0x15c>)
     7f4:	4b30      	ldr	r3, [pc, #192]	; (8b8 <handle_recvLine+0x160>)
     7f6:	4798      	blx	r3
		for (int i =0; i < image_frame.height; i ++ ) {
     7f8:	4b26      	ldr	r3, [pc, #152]	; (894 <handle_recvLine+0x13c>)
     7fa:	781b      	ldrb	r3, [r3, #0]
     7fc:	469c      	mov	ip, r3
     7fe:	2b00      	cmp	r3, #0
     800:	ddca      	ble.n	798 <handle_recvLine+0x40>
			for (int j =0; j < image_frame.width; j++ ) {
     802:	4b24      	ldr	r3, [pc, #144]	; (894 <handle_recvLine+0x13c>)
     804:	785b      	ldrb	r3, [r3, #1]
     806:	4698      	mov	r8, r3
     808:	469a      	mov	sl, r3
     80a:	4820      	ldr	r0, [pc, #128]	; (88c <handle_recvLine+0x134>)
     80c:	4699      	mov	r9, r3
     80e:	2700      	movs	r7, #0
     810:	2600      	movs	r6, #0
				if (i % 2) {
     812:	2301      	movs	r3, #1
     814:	469b      	mov	fp, r3
     816:	e010      	b.n	83a <handle_recvLine+0xe2>
					real_image_output[i * image_frame.width + j] = r_data[i][j + 1];
     818:	780d      	ldrb	r5, [r1, #0]
     81a:	7015      	strb	r5, [r2, #0]
     81c:	3b01      	subs	r3, #1
     81e:	3101      	adds	r1, #1
     820:	3201      	adds	r2, #1
			for (int j =0; j < image_frame.width; j++ ) {
     822:	4283      	cmp	r3, r0
     824:	d004      	beq.n	830 <handle_recvLine+0xd8>
				if (i % 2) {
     826:	2c00      	cmp	r4, #0
     828:	d0f6      	beq.n	818 <handle_recvLine+0xc0>
					real_image_output[i * image_frame.width + j] = r_data[i][image_frame.width - j];
     82a:	781d      	ldrb	r5, [r3, #0]
     82c:	7015      	strb	r5, [r2, #0]
     82e:	e7f5      	b.n	81c <handle_recvLine+0xc4>
		for (int i =0; i < image_frame.height; i ++ ) {
     830:	3601      	adds	r6, #1
     832:	3009      	adds	r0, #9
     834:	444f      	add	r7, r9
     836:	4566      	cmp	r6, ip
     838:	da23      	bge.n	882 <handle_recvLine+0x12a>
			for (int j =0; j < image_frame.width; j++ ) {
     83a:	4653      	mov	r3, sl
     83c:	2b00      	cmp	r3, #0
     83e:	ddf7      	ble.n	830 <handle_recvLine+0xd8>
     840:	4643      	mov	r3, r8
     842:	181b      	adds	r3, r3, r0
     844:	1c41      	adds	r1, r0, #1
     846:	4a1d      	ldr	r2, [pc, #116]	; (8bc <handle_recvLine+0x164>)
     848:	18ba      	adds	r2, r7, r2
				if (i % 2) {
     84a:	465c      	mov	r4, fp
     84c:	4034      	ands	r4, r6
     84e:	e7ea      	b.n	826 <handle_recvLine+0xce>
				printf("%2d", real_image_output[i * image_frame.width + j]);
     850:	4f15      	ldr	r7, [pc, #84]	; (8a8 <handle_recvLine+0x150>)
     852:	4373      	muls	r3, r6
     854:	192a      	adds	r2, r5, r4
     856:	5cd1      	ldrb	r1, [r2, r3]
     858:	4815      	ldr	r0, [pc, #84]	; (8b0 <handle_recvLine+0x158>)
     85a:	47b8      	blx	r7
			for(int j = 0; j < image_frame.width ; j++) {
     85c:	3401      	adds	r4, #1
     85e:	4b0d      	ldr	r3, [pc, #52]	; (894 <handle_recvLine+0x13c>)
     860:	785b      	ldrb	r3, [r3, #1]
     862:	42a3      	cmp	r3, r4
     864:	dcf5      	bgt.n	852 <handle_recvLine+0xfa>
			printf("\n");
     866:	200a      	movs	r0, #10
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <handle_recvLine+0x154>)
     86a:	4798      	blx	r3
		for(int i = 0; i<image_frame.height; i++) {
     86c:	3601      	adds	r6, #1
     86e:	4b09      	ldr	r3, [pc, #36]	; (894 <handle_recvLine+0x13c>)
     870:	781b      	ldrb	r3, [r3, #0]
     872:	42b3      	cmp	r3, r6
     874:	dd90      	ble.n	798 <handle_recvLine+0x40>
			for(int j = 0; j < image_frame.width ; j++) {
     876:	464b      	mov	r3, r9
     878:	785b      	ldrb	r3, [r3, #1]
     87a:	2400      	movs	r4, #0
     87c:	2b00      	cmp	r3, #0
     87e:	dce7      	bgt.n	850 <handle_recvLine+0xf8>
     880:	e7f1      	b.n	866 <handle_recvLine+0x10e>
     882:	2600      	movs	r6, #0
     884:	4b03      	ldr	r3, [pc, #12]	; (894 <handle_recvLine+0x13c>)
     886:	4699      	mov	r9, r3
				printf("%2d", real_image_output[i * image_frame.width + j]);
     888:	4d0c      	ldr	r5, [pc, #48]	; (8bc <handle_recvLine+0x164>)
     88a:	e7f4      	b.n	876 <handle_recvLine+0x11e>
     88c:	20000994 	.word	0x20000994
     890:	200010f0 	.word	0x200010f0
     894:	200008c4 	.word	0x200008c4
     898:	20000200 	.word	0x20000200
     89c:	00004b21 	.word	0x00004b21
     8a0:	20000228 	.word	0x20000228
     8a4:	200010d5 	.word	0x200010d5
     8a8:	00006525 	.word	0x00006525
     8ac:	00006559 	.word	0x00006559
     8b0:	0000b308 	.word	0x0000b308
     8b4:	0000b30c 	.word	0x0000b30c
     8b8:	00006641 	.word	0x00006641
     8bc:	200010a4 	.word	0x200010a4

000008c0 <receivePKT>:
bool receivePKT(NWK_DataInd_t *ind) {
     8c0:	b510      	push	{r4, lr}
	switch (my_state) {
     8c2:	4b09      	ldr	r3, [pc, #36]	; (8e8 <receivePKT+0x28>)
     8c4:	781b      	ldrb	r3, [r3, #0]
     8c6:	2b01      	cmp	r3, #1
     8c8:	d008      	beq.n	8dc <receivePKT+0x1c>
     8ca:	2b00      	cmp	r3, #0
     8cc:	d003      	beq.n	8d6 <receivePKT+0x16>
     8ce:	2b02      	cmp	r3, #2
     8d0:	d007      	beq.n	8e2 <receivePKT+0x22>
}
     8d2:	2001      	movs	r0, #1
     8d4:	bd10      	pop	{r4, pc}
		handle_recvMode(ind);
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <receivePKT+0x2c>)
     8d8:	4798      	blx	r3
		break;
     8da:	e7fa      	b.n	8d2 <receivePKT+0x12>
		handle_recvFrame(ind);
     8dc:	4b04      	ldr	r3, [pc, #16]	; (8f0 <receivePKT+0x30>)
     8de:	4798      	blx	r3
		break;
     8e0:	e7f7      	b.n	8d2 <receivePKT+0x12>
		handle_recvLine(ind);
     8e2:	4b04      	ldr	r3, [pc, #16]	; (8f4 <receivePKT+0x34>)
     8e4:	4798      	blx	r3
		break;
     8e6:	e7f4      	b.n	8d2 <receivePKT+0x12>
     8e8:	200010d5 	.word	0x200010d5
     8ec:	000005cd 	.word	0x000005cd
     8f0:	00000705 	.word	0x00000705
     8f4:	00000759 	.word	0x00000759

000008f8 <radioInit>:

void radioInit(void) {
     8f8:	b510      	push	{r4, lr}
	artist_radio_configure();
     8fa:	4b12      	ldr	r3, [pc, #72]	; (944 <radioInit+0x4c>)
     8fc:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  // 
     8fe:	200b      	movs	r0, #11
     900:	4b11      	ldr	r3, [pc, #68]	; (948 <radioInit+0x50>)
     902:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     904:	4811      	ldr	r0, [pc, #68]	; (94c <radioInit+0x54>)
     906:	4b12      	ldr	r3, [pc, #72]	; (950 <radioInit+0x58>)
     908:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     90a:	200e      	movs	r0, #14
     90c:	4b11      	ldr	r3, [pc, #68]	; (954 <radioInit+0x5c>)
     90e:	4798      	blx	r3
	PHY_SetRxState(true);
     910:	2001      	movs	r0, #1
     912:	4b11      	ldr	r3, [pc, #68]	; (958 <radioInit+0x60>)
     914:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     916:	4911      	ldr	r1, [pc, #68]	; (95c <radioInit+0x64>)
     918:	2001      	movs	r0, #1
     91a:	4b11      	ldr	r3, [pc, #68]	; (960 <radioInit+0x68>)
     91c:	4798      	blx	r3
	
	sendL.interval = 100;
     91e:	4b11      	ldr	r3, [pc, #68]	; (964 <radioInit+0x6c>)
     920:	2164      	movs	r1, #100	; 0x64
     922:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     924:	2200      	movs	r2, #0
     926:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     928:	480f      	ldr	r0, [pc, #60]	; (968 <radioInit+0x70>)
     92a:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     92c:	4b0f      	ldr	r3, [pc, #60]	; (96c <radioInit+0x74>)
     92e:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     930:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     932:	480f      	ldr	r0, [pc, #60]	; (970 <radioInit+0x78>)
     934:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     936:	4b0f      	ldr	r3, [pc, #60]	; (974 <radioInit+0x7c>)
     938:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     93a:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     93c:	4a0e      	ldr	r2, [pc, #56]	; (978 <radioInit+0x80>)
     93e:	611a      	str	r2, [r3, #16]
}
     940:	bd10      	pop	{r4, pc}
     942:	46c0      	nop			; (mov r8, r8)
     944:	00000541 	.word	0x00000541
     948:	000035cd 	.word	0x000035cd
     94c:	00004567 	.word	0x00004567
     950:	000035e1 	.word	0x000035e1
     954:	00004849 	.word	0x00004849
     958:	00004835 	.word	0x00004835
     95c:	000008c1 	.word	0x000008c1
     960:	000035f5 	.word	0x000035f5
     964:	20000200 	.word	0x20000200
     968:	00000475 	.word	0x00000475
     96c:	20000228 	.word	0x20000228
     970:	000004b9 	.word	0x000004b9
     974:	20000214 	.word	0x20000214
     978:	000004fd 	.word	0x000004fd

0000097c <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     97c:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     97e:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     980:	2300      	movs	r3, #0
     982:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     984:	2300      	movs	r3, #0
     986:	6043      	str	r3, [r0, #4]
}
     988:	4770      	bx	lr
	...

0000098c <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     98c:	b5f0      	push	{r4, r5, r6, r7, lr}
     98e:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     990:	a903      	add	r1, sp, #12
     992:	2201      	movs	r2, #1
     994:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     996:	2300      	movs	r3, #0
     998:	708b      	strb	r3, [r1, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     99a:	ad02      	add	r5, sp, #8
     99c:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     99e:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     9a0:	70ab      	strb	r3, [r5, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     9a2:	4668      	mov	r0, sp
     9a4:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     9a6:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     9a8:	7083      	strb	r3, [r0, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     9aa:	ac01      	add	r4, sp, #4
     9ac:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     9ae:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     9b0:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     9b2:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     9b4:	4f09      	ldr	r7, [pc, #36]	; (9dc <artist_ultrasonic_gpio_init+0x50>)
     9b6:	337d      	adds	r3, #125	; 0x7d
     9b8:	5cf8      	ldrb	r0, [r7, r3]
     9ba:	4e09      	ldr	r6, [pc, #36]	; (9e0 <artist_ultrasonic_gpio_init+0x54>)
     9bc:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     9be:	237c      	movs	r3, #124	; 0x7c
     9c0:	5cf8      	ldrb	r0, [r7, r3]
     9c2:	0029      	movs	r1, r5
     9c4:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     9c6:	2384      	movs	r3, #132	; 0x84
     9c8:	5cf8      	ldrb	r0, [r7, r3]
     9ca:	0021      	movs	r1, r4
     9cc:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     9ce:	238c      	movs	r3, #140	; 0x8c
     9d0:	5cf8      	ldrb	r0, [r7, r3]
     9d2:	4669      	mov	r1, sp
     9d4:	47b0      	blx	r6
}
     9d6:	b005      	add	sp, #20
     9d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9da:	46c0      	nop			; (mov r8, r8)
     9dc:	200008c8 	.word	0x200008c8
     9e0:	00001869 	.word	0x00001869

000009e4 <artist_ultrasonic_get_value>:
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
				artist_front.center_distance, 
				artist_front.right_distance);  
}
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9e6:	b083      	sub	sp, #12
     9e8:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     9ea:	7842      	ldrb	r2, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9ec:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9ee:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     9f0:	2900      	cmp	r1, #0
     9f2:	d104      	bne.n	9fe <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     9f4:	0953      	lsrs	r3, r2, #5
     9f6:	01db      	lsls	r3, r3, #7
     9f8:	495c      	ldr	r1, [pc, #368]	; (b6c <artist_ultrasonic_get_value+0x188>)
     9fa:	468c      	mov	ip, r1
     9fc:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     9fe:	211f      	movs	r1, #31
     a00:	4011      	ands	r1, r2
     a02:	2201      	movs	r2, #1
     a04:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a06:	615a      	str	r2, [r3, #20]
	delay_us(40);
     a08:	2028      	movs	r0, #40	; 0x28
     a0a:	4b59      	ldr	r3, [pc, #356]	; (b70 <artist_ultrasonic_get_value+0x18c>)
     a0c:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     a0e:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     a10:	09d1      	lsrs	r1, r2, #7
		return NULL;
     a12:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     a14:	2900      	cmp	r1, #0
     a16:	d104      	bne.n	a22 <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     a18:	0953      	lsrs	r3, r2, #5
     a1a:	01db      	lsls	r3, r3, #7
     a1c:	4953      	ldr	r1, [pc, #332]	; (b6c <artist_ultrasonic_get_value+0x188>)
     a1e:	468c      	mov	ip, r1
     a20:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a22:	211f      	movs	r1, #31
     a24:	4011      	ands	r1, r2
     a26:	2201      	movs	r2, #1
     a28:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     a2a:	619a      	str	r2, [r3, #24]
	delay_us(10);
     a2c:	200a      	movs	r0, #10
     a2e:	4b50      	ldr	r3, [pc, #320]	; (b70 <artist_ultrasonic_get_value+0x18c>)
     a30:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     a32:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     a34:	09d1      	lsrs	r1, r2, #7
		return NULL;
     a36:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     a38:	2900      	cmp	r1, #0
     a3a:	d104      	bne.n	a46 <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     a3c:	0953      	lsrs	r3, r2, #5
     a3e:	01db      	lsls	r3, r3, #7
     a40:	494a      	ldr	r1, [pc, #296]	; (b6c <artist_ultrasonic_get_value+0x188>)
     a42:	468c      	mov	ip, r1
     a44:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a46:	211f      	movs	r1, #31
     a48:	4011      	ands	r1, r2
     a4a:	2201      	movs	r2, #1
     a4c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     a4e:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a50:	4b48      	ldr	r3, [pc, #288]	; (b74 <artist_ultrasonic_get_value+0x190>)
     a52:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a54:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     a56:	b25b      	sxtb	r3, r3
     a58:	2b00      	cmp	r3, #0
     a5a:	dbfb      	blt.n	a54 <artist_ultrasonic_get_value+0x70>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     a5c:	2300      	movs	r3, #0
     a5e:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a60:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     a62:	b25b      	sxtb	r3, r3
     a64:	2b00      	cmp	r3, #0
     a66:	dbfb      	blt.n	a60 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     a68:	2340      	movs	r3, #64	; 0x40
     a6a:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     a6c:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a6e:	221f      	movs	r2, #31
     a70:	401a      	ands	r2, r3
     a72:	2001      	movs	r0, #1
     a74:	4090      	lsls	r0, r2
     a76:	09da      	lsrs	r2, r3, #7
     a78:	2100      	movs	r1, #0
     a7a:	2a00      	cmp	r2, #0
     a7c:	d104      	bne.n	a88 <artist_ultrasonic_get_value+0xa4>
     a7e:	0959      	lsrs	r1, r3, #5
     a80:	01c9      	lsls	r1, r1, #7
     a82:	4b3a      	ldr	r3, [pc, #232]	; (b6c <artist_ultrasonic_get_value+0x188>)
     a84:	469c      	mov	ip, r3
     a86:	4461      	add	r1, ip
     a88:	4b3b      	ldr	r3, [pc, #236]	; (b78 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     a8a:	6a0a      	ldr	r2, [r1, #32]
     a8c:	4202      	tst	r2, r0
     a8e:	d105      	bne.n	a9c <artist_ultrasonic_get_value+0xb8>
     a90:	3b01      	subs	r3, #1
     a92:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     a94:	2b00      	cmp	r3, #0
     a96:	d1f8      	bne.n	a8a <artist_ultrasonic_get_value+0xa6>
     a98:	6860      	ldr	r0, [r4, #4]
     a9a:	e062      	b.n	b62 <artist_ultrasonic_get_value+0x17e>
	}
	count = 0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     a9c:	4835      	ldr	r0, [pc, #212]	; (b74 <artist_ultrasonic_get_value+0x190>)
     a9e:	4b37      	ldr	r3, [pc, #220]	; (b7c <artist_ultrasonic_get_value+0x198>)
     aa0:	4798      	blx	r3
     aa2:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     aa4:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     aa6:	221f      	movs	r2, #31
     aa8:	401a      	ands	r2, r3
     aaa:	2001      	movs	r0, #1
     aac:	4090      	lsls	r0, r2
     aae:	09da      	lsrs	r2, r3, #7
     ab0:	2100      	movs	r1, #0
     ab2:	2a00      	cmp	r2, #0
     ab4:	d104      	bne.n	ac0 <artist_ultrasonic_get_value+0xdc>
     ab6:	0959      	lsrs	r1, r3, #5
     ab8:	01c9      	lsls	r1, r1, #7
     aba:	4b2c      	ldr	r3, [pc, #176]	; (b6c <artist_ultrasonic_get_value+0x188>)
     abc:	469c      	mov	ip, r3
     abe:	4461      	add	r1, ip
     ac0:	4b2d      	ldr	r3, [pc, #180]	; (b78 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     ac2:	6a0a      	ldr	r2, [r1, #32]
     ac4:	4202      	tst	r2, r0
     ac6:	d005      	beq.n	ad4 <artist_ultrasonic_get_value+0xf0>
     ac8:	3b01      	subs	r3, #1
     aca:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     acc:	2b00      	cmp	r3, #0
     ace:	d1f8      	bne.n	ac2 <artist_ultrasonic_get_value+0xde>
     ad0:	6860      	ldr	r0, [r4, #4]
     ad2:	e046      	b.n	b62 <artist_ultrasonic_get_value+0x17e>
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     ad4:	4e27      	ldr	r6, [pc, #156]	; (b74 <artist_ultrasonic_get_value+0x190>)
     ad6:	0030      	movs	r0, r6
     ad8:	4b28      	ldr	r3, [pc, #160]	; (b7c <artist_ultrasonic_get_value+0x198>)
     ada:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     adc:	6832      	ldr	r2, [r6, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ade:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     ae0:	b25b      	sxtb	r3, r3
     ae2:	2b00      	cmp	r3, #0
     ae4:	dbfb      	blt.n	ade <artist_ultrasonic_get_value+0xfa>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     ae6:	2380      	movs	r3, #128	; 0x80
     ae8:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     aea:	0400      	lsls	r0, r0, #16
     aec:	0c00      	lsrs	r0, r0, #16
     aee:	042d      	lsls	r5, r5, #16
     af0:	0c2d      	lsrs	r5, r5, #16
     af2:	1b40      	subs	r0, r0, r5
     af4:	4f22      	ldr	r7, [pc, #136]	; (b80 <artist_ultrasonic_get_value+0x19c>)
     af6:	47b8      	blx	r7
     af8:	4b22      	ldr	r3, [pc, #136]	; (b84 <artist_ultrasonic_get_value+0x1a0>)
     afa:	4798      	blx	r3
     afc:	4a22      	ldr	r2, [pc, #136]	; (b88 <artist_ultrasonic_get_value+0x1a4>)
     afe:	4b23      	ldr	r3, [pc, #140]	; (b8c <artist_ultrasonic_get_value+0x1a8>)
     b00:	4d23      	ldr	r5, [pc, #140]	; (b90 <artist_ultrasonic_get_value+0x1ac>)
     b02:	47a8      	blx	r5
     b04:	4b23      	ldr	r3, [pc, #140]	; (b94 <artist_ultrasonic_get_value+0x1b0>)
     b06:	4798      	blx	r3
     b08:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     b0a:	6865      	ldr	r5, [r4, #4]
	if (new > old * module->filter_large_change_counts ||
     b0c:	78a6      	ldrb	r6, [r4, #2]
     b0e:	0030      	movs	r0, r6
     b10:	47b8      	blx	r7
     b12:	1c07      	adds	r7, r0, #0
     b14:	1c01      	adds	r1, r0, #0
     b16:	1c28      	adds	r0, r5, #0
     b18:	4b1f      	ldr	r3, [pc, #124]	; (b98 <artist_ultrasonic_get_value+0x1b4>)
     b1a:	4798      	blx	r3
     b1c:	1c01      	adds	r1, r0, #0
     b1e:	9801      	ldr	r0, [sp, #4]
     b20:	4b1e      	ldr	r3, [pc, #120]	; (b9c <artist_ultrasonic_get_value+0x1b8>)
     b22:	4798      	blx	r3
     b24:	2800      	cmp	r0, #0
     b26:	d109      	bne.n	b3c <artist_ultrasonic_get_value+0x158>
	new < old * 1/module->filter_large_change_counts ) {
     b28:	1c39      	adds	r1, r7, #0
     b2a:	1c28      	adds	r0, r5, #0
     b2c:	4b1c      	ldr	r3, [pc, #112]	; (ba0 <artist_ultrasonic_get_value+0x1bc>)
     b2e:	4798      	blx	r3
     b30:	1c01      	adds	r1, r0, #0
	if (new > old * module->filter_large_change_counts ||
     b32:	9801      	ldr	r0, [sp, #4]
     b34:	4b1b      	ldr	r3, [pc, #108]	; (ba4 <artist_ultrasonic_get_value+0x1c0>)
     b36:	4798      	blx	r3
     b38:	2800      	cmp	r0, #0
     b3a:	d005      	beq.n	b48 <artist_ultrasonic_get_value+0x164>
		module->filter_large_change_counts ++;
     b3c:	1c73      	adds	r3, r6, #1
     b3e:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     b40:	2b03      	cmp	r3, #3
     b42:	d810      	bhi.n	b66 <artist_ultrasonic_get_value+0x182>
		module->filter_large_change_counts ++;
     b44:	70a3      	strb	r3, [r4, #2]
			new = old;
     b46:	9501      	str	r5, [sp, #4]
	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     b48:	4f13      	ldr	r7, [pc, #76]	; (b98 <artist_ultrasonic_get_value+0x1b4>)
     b4a:	4917      	ldr	r1, [pc, #92]	; (ba8 <artist_ultrasonic_get_value+0x1c4>)
     b4c:	9801      	ldr	r0, [sp, #4]
     b4e:	47b8      	blx	r7
     b50:	1c06      	adds	r6, r0, #0
     b52:	4916      	ldr	r1, [pc, #88]	; (bac <artist_ultrasonic_get_value+0x1c8>)
     b54:	1c28      	adds	r0, r5, #0
     b56:	47b8      	blx	r7
     b58:	1c01      	adds	r1, r0, #0
     b5a:	1c30      	adds	r0, r6, #0
     b5c:	4b14      	ldr	r3, [pc, #80]	; (bb0 <artist_ultrasonic_get_value+0x1cc>)
     b5e:	4798      	blx	r3
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     b60:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     b62:	b003      	add	sp, #12
     b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
			module->filter_large_change_counts = 0;
     b66:	2300      	movs	r3, #0
     b68:	70a3      	strb	r3, [r4, #2]
     b6a:	e7ed      	b.n	b48 <artist_ultrasonic_get_value+0x164>
     b6c:	41004400 	.word	0x41004400
     b70:	000014fd 	.word	0x000014fd
     b74:	200008c8 	.word	0x200008c8
     b78:	0000ff01 	.word	0x0000ff01
     b7c:	00003345 	.word	0x00003345
     b80:	00009471 	.word	0x00009471
     b84:	0000b061 	.word	0x0000b061
     b88:	b020c49c 	.word	0xb020c49c
     b8c:	3f916872 	.word	0x3f916872
     b90:	0000a399 	.word	0x0000a399
     b94:	0000b105 	.word	0x0000b105
     b98:	00009231 	.word	0x00009231
     b9c:	00008ab1 	.word	0x00008ab1
     ba0:	00008e51 	.word	0x00008e51
     ba4:	00008a89 	.word	0x00008a89
     ba8:	3ecccccc 	.word	0x3ecccccc
     bac:	3f19999a 	.word	0x3f19999a
     bb0:	00008b2d 	.word	0x00008b2d

00000bb4 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
     bb4:	4b09      	ldr	r3, [pc, #36]	; (bdc <_tcc_get_inst_index+0x28>)
     bb6:	4298      	cmp	r0, r3
     bb8:	d00c      	beq.n	bd4 <_tcc_get_inst_index+0x20>
     bba:	4b09      	ldr	r3, [pc, #36]	; (be0 <_tcc_get_inst_index+0x2c>)
     bbc:	4298      	cmp	r0, r3
     bbe:	d007      	beq.n	bd0 <_tcc_get_inst_index+0x1c>
     bc0:	4a08      	ldr	r2, [pc, #32]	; (be4 <_tcc_get_inst_index+0x30>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     bc2:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
     bc4:	4290      	cmp	r0, r2
     bc6:	d001      	beq.n	bcc <_tcc_get_inst_index+0x18>
}
     bc8:	0018      	movs	r0, r3
     bca:	4770      	bx	lr
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
     bcc:	3302      	adds	r3, #2
     bce:	e002      	b.n	bd6 <_tcc_get_inst_index+0x22>
     bd0:	2301      	movs	r3, #1
     bd2:	e000      	b.n	bd6 <_tcc_get_inst_index+0x22>
     bd4:	2300      	movs	r3, #0
			return i;
     bd6:	b2db      	uxtb	r3, r3
     bd8:	e7f6      	b.n	bc8 <_tcc_get_inst_index+0x14>
     bda:	46c0      	nop			; (mov r8, r8)
     bdc:	42002000 	.word	0x42002000
     be0:	42002400 	.word	0x42002400
     be4:	42002800 	.word	0x42002800

00000be8 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
     be8:	b510      	push	{r4, lr}
     bea:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
     bec:	0008      	movs	r0, r1
     bee:	4b4f      	ldr	r3, [pc, #316]	; (d2c <tcc_get_config_defaults+0x144>)
     bf0:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
     bf2:	2300      	movs	r3, #0
     bf4:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
     bf6:	0080      	lsls	r0, r0, #2
     bf8:	4a4d      	ldr	r2, [pc, #308]	; (d30 <tcc_get_config_defaults+0x148>)
     bfa:	5882      	ldr	r2, [r0, r2]
     bfc:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
     bfe:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
     c00:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
     c02:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
     c04:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
     c06:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     c08:	61e3      	str	r3, [r4, #28]
     c0a:	6223      	str	r3, [r4, #32]
     c0c:	6263      	str	r3, [r4, #36]	; 0x24
     c0e:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     c10:	7523      	strb	r3, [r4, #20]
     c12:	7563      	strb	r3, [r4, #21]
     c14:	75a3      	strb	r3, [r4, #22]
     c16:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
     c18:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
     c1a:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     c1c:	7423      	strb	r3, [r4, #16]
     c1e:	7463      	strb	r3, [r4, #17]
     c20:	74a3      	strb	r3, [r4, #18]
     c22:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
     c24:	222c      	movs	r2, #44	; 0x2c
     c26:	54a3      	strb	r3, [r4, r2]
     c28:	3201      	adds	r2, #1
     c2a:	54a3      	strb	r3, [r4, r2]
     c2c:	3201      	adds	r2, #1
     c2e:	54a3      	strb	r3, [r4, r2]
     c30:	3201      	adds	r2, #1
     c32:	54a3      	strb	r3, [r4, r2]
     c34:	3201      	adds	r2, #1
     c36:	54a3      	strb	r3, [r4, r2]
     c38:	3201      	adds	r2, #1
     c3a:	54a3      	strb	r3, [r4, r2]
     c3c:	3201      	adds	r2, #1
     c3e:	54a3      	strb	r3, [r4, r2]
     c40:	3201      	adds	r2, #1
     c42:	54a3      	strb	r3, [r4, r2]
     c44:	3201      	adds	r2, #1
     c46:	54a3      	strb	r3, [r4, r2]
     c48:	3201      	adds	r2, #1
     c4a:	54a3      	strb	r3, [r4, r2]
     c4c:	3201      	adds	r2, #1
     c4e:	54a3      	strb	r3, [r4, r2]
     c50:	3201      	adds	r2, #1
     c52:	54a3      	strb	r3, [r4, r2]
     c54:	3201      	adds	r2, #1
     c56:	54a3      	strb	r3, [r4, r2]
     c58:	3201      	adds	r2, #1
     c5a:	54a3      	strb	r3, [r4, r2]
     c5c:	3201      	adds	r2, #1
     c5e:	54a3      	strb	r3, [r4, r2]
     c60:	3201      	adds	r2, #1
     c62:	54a3      	strb	r3, [r4, r2]
     c64:	3201      	adds	r2, #1
     c66:	54a3      	strb	r3, [r4, r2]
     c68:	3201      	adds	r2, #1
     c6a:	54a3      	strb	r3, [r4, r2]
     c6c:	3201      	adds	r2, #1
     c6e:	54a3      	strb	r3, [r4, r2]
     c70:	3201      	adds	r2, #1
     c72:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
     c74:	3201      	adds	r2, #1
     c76:	54a3      	strb	r3, [r4, r2]
     c78:	3201      	adds	r2, #1
     c7a:	54a3      	strb	r3, [r4, r2]
     c7c:	3201      	adds	r2, #1
     c7e:	54a3      	strb	r3, [r4, r2]
     c80:	3201      	adds	r2, #1
     c82:	54a3      	strb	r3, [r4, r2]
     c84:	3201      	adds	r2, #1
     c86:	54a3      	strb	r3, [r4, r2]
     c88:	3201      	adds	r2, #1
     c8a:	54a3      	strb	r3, [r4, r2]
     c8c:	3201      	adds	r2, #1
     c8e:	54a3      	strb	r3, [r4, r2]
     c90:	3201      	adds	r2, #1
     c92:	54a3      	strb	r3, [r4, r2]
     c94:	3201      	adds	r2, #1
     c96:	54a3      	strb	r3, [r4, r2]
     c98:	3201      	adds	r2, #1
     c9a:	54a3      	strb	r3, [r4, r2]
     c9c:	3201      	adds	r2, #1
     c9e:	54a3      	strb	r3, [r4, r2]
     ca0:	3201      	adds	r2, #1
     ca2:	54a3      	strb	r3, [r4, r2]
     ca4:	3201      	adds	r2, #1
     ca6:	54a3      	strb	r3, [r4, r2]
     ca8:	3201      	adds	r2, #1
     caa:	54a3      	strb	r3, [r4, r2]
     cac:	3201      	adds	r2, #1
     cae:	54a3      	strb	r3, [r4, r2]
     cb0:	3201      	adds	r2, #1
     cb2:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
     cb4:	3201      	adds	r2, #1
     cb6:	54a3      	strb	r3, [r4, r2]
     cb8:	3201      	adds	r2, #1
     cba:	54a3      	strb	r3, [r4, r2]
     cbc:	3201      	adds	r2, #1
     cbe:	54a3      	strb	r3, [r4, r2]
     cc0:	3201      	adds	r2, #1
     cc2:	54a3      	strb	r3, [r4, r2]
     cc4:	3201      	adds	r2, #1
     cc6:	54a3      	strb	r3, [r4, r2]
     cc8:	3201      	adds	r2, #1
     cca:	54a3      	strb	r3, [r4, r2]
     ccc:	3201      	adds	r2, #1
     cce:	54a3      	strb	r3, [r4, r2]
     cd0:	3201      	adds	r2, #1
     cd2:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
     cd4:	3241      	adds	r2, #65	; 0x41
     cd6:	54a3      	strb	r3, [r4, r2]
     cd8:	65a3      	str	r3, [r4, #88]	; 0x58
     cda:	67a3      	str	r3, [r4, #120]	; 0x78
     cdc:	3201      	adds	r2, #1
     cde:	54a3      	strb	r3, [r4, r2]
     ce0:	65e3      	str	r3, [r4, #92]	; 0x5c
     ce2:	67e3      	str	r3, [r4, #124]	; 0x7c
     ce4:	3201      	adds	r2, #1
     ce6:	54a3      	strb	r3, [r4, r2]
     ce8:	6623      	str	r3, [r4, #96]	; 0x60
     cea:	3a1a      	subs	r2, #26
     cec:	50a3      	str	r3, [r4, r2]
     cee:	321b      	adds	r2, #27
     cf0:	54a3      	strb	r3, [r4, r2]
     cf2:	6663      	str	r3, [r4, #100]	; 0x64
     cf4:	3a17      	subs	r2, #23
     cf6:	50a3      	str	r3, [r4, r2]
     cf8:	3218      	adds	r2, #24
     cfa:	54a3      	strb	r3, [r4, r2]
     cfc:	66a3      	str	r3, [r4, #104]	; 0x68
     cfe:	3a14      	subs	r2, #20
     d00:	50a3      	str	r3, [r4, r2]
     d02:	3215      	adds	r2, #21
     d04:	54a3      	strb	r3, [r4, r2]
     d06:	66e3      	str	r3, [r4, #108]	; 0x6c
     d08:	3a11      	subs	r2, #17
     d0a:	50a3      	str	r3, [r4, r2]
     d0c:	3212      	adds	r2, #18
     d0e:	54a3      	strb	r3, [r4, r2]
     d10:	6723      	str	r3, [r4, #112]	; 0x70
     d12:	3a0e      	subs	r2, #14
     d14:	50a3      	str	r3, [r4, r2]
     d16:	320f      	adds	r2, #15
     d18:	54a3      	strb	r3, [r4, r2]
     d1a:	6763      	str	r3, [r4, #116]	; 0x74
     d1c:	3a0b      	subs	r2, #11
     d1e:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
     d20:	2101      	movs	r1, #1
     d22:	320c      	adds	r2, #12
     d24:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
     d26:	3201      	adds	r2, #1
     d28:	54a3      	strb	r3, [r4, r2]
}
     d2a:	bd10      	pop	{r4, pc}
     d2c:	00000bb5 	.word	0x00000bb5
     d30:	0000b37c 	.word	0x0000b37c

00000d34 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
     d34:	b5f0      	push	{r4, r5, r6, r7, lr}
     d36:	46de      	mov	lr, fp
     d38:	4657      	mov	r7, sl
     d3a:	464e      	mov	r6, r9
     d3c:	4645      	mov	r5, r8
     d3e:	b5e0      	push	{r5, r6, r7, lr}
     d40:	b091      	sub	sp, #68	; 0x44
     d42:	9001      	str	r0, [sp, #4]
     d44:	000c      	movs	r4, r1
     d46:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
     d48:	0008      	movs	r0, r1
     d4a:	4bac      	ldr	r3, [pc, #688]	; (ffc <tcc_init+0x2c8>)
     d4c:	4798      	blx	r3
     d4e:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     d50:	0001      	movs	r1, r0
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     d52:	48ab      	ldr	r0, [pc, #684]	; (1000 <tcc_init+0x2cc>)
     d54:	6a02      	ldr	r2, [r0, #32]
     d56:	009e      	lsls	r6, r3, #2
     d58:	4faa      	ldr	r7, [pc, #680]	; (1004 <tcc_init+0x2d0>)
     d5a:	59f7      	ldr	r7, [r6, r7]
     d5c:	433a      	orrs	r2, r7
     d5e:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     d60:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     d62:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     d64:	0792      	lsls	r2, r2, #30
     d66:	d506      	bpl.n	d76 <tcc_init+0x42>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
     d68:	b011      	add	sp, #68	; 0x44
     d6a:	bc3c      	pop	{r2, r3, r4, r5}
     d6c:	4690      	mov	r8, r2
     d6e:	4699      	mov	r9, r3
     d70:	46a2      	mov	sl, r4
     d72:	46ab      	mov	fp, r5
     d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
     d76:	6822      	ldr	r2, [r4, #0]
     d78:	2701      	movs	r7, #1
     d7a:	4017      	ands	r7, r2
     d7c:	d1f4      	bne.n	d68 <tcc_init+0x34>
	uint32_t count_max  = _tcc_maxs[module_index];
     d7e:	48a2      	ldr	r0, [pc, #648]	; (1008 <tcc_init+0x2d4>)
     d80:	5832      	ldr	r2, [r6, r0]
		return STATUS_ERR_INVALID_ARG;
     d82:	2017      	movs	r0, #23
	if ((config->counter.count > count_max)
     d84:	682e      	ldr	r6, [r5, #0]
     d86:	42b2      	cmp	r2, r6
     d88:	d3ee      	bcc.n	d68 <tcc_init+0x34>
		|| (config->counter.period > count_max)
     d8a:	686e      	ldr	r6, [r5, #4]
     d8c:	42b2      	cmp	r2, r6
     d8e:	d3eb      	bcc.n	d68 <tcc_init+0x34>
		if ((config->compare.match[i] > count_max)
     d90:	69e8      	ldr	r0, [r5, #28]
     d92:	4282      	cmp	r2, r0
     d94:	d200      	bcs.n	d98 <tcc_init+0x64>
     d96:	e183      	b.n	10a0 <tcc_init+0x36c>
     d98:	6a28      	ldr	r0, [r5, #32]
     d9a:	4282      	cmp	r2, r0
     d9c:	d200      	bcs.n	da0 <tcc_init+0x6c>
     d9e:	e181      	b.n	10a4 <tcc_init+0x370>
     da0:	6a68      	ldr	r0, [r5, #36]	; 0x24
     da2:	4282      	cmp	r2, r0
     da4:	d200      	bcs.n	da8 <tcc_init+0x74>
     da6:	e17f      	b.n	10a8 <tcc_init+0x374>
     da8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
     daa:	4282      	cmp	r2, r0
     dac:	d200      	bcs.n	db0 <tcc_init+0x7c>
     dae:	e17d      	b.n	10ac <tcc_init+0x378>
     db0:	2298      	movs	r2, #152	; 0x98
     db2:	4694      	mov	ip, r2
     db4:	44ac      	add	ip, r5
     db6:	4662      	mov	r2, ip
     db8:	9208      	str	r2, [sp, #32]
     dba:	2000      	movs	r0, #0
     dbc:	e003      	b.n	dc6 <tcc_init+0x92>
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     dbe:	3001      	adds	r0, #1
     dc0:	3201      	adds	r2, #1
     dc2:	2808      	cmp	r0, #8
     dc4:	d008      	beq.n	dd8 <tcc_init+0xa4>
		if (!config->pins.enable_wave_out_pin[i]) {
     dc6:	7816      	ldrb	r6, [r2, #0]
     dc8:	2e00      	cmp	r6, #0
     dca:	d0f8      	beq.n	dbe <tcc_init+0x8a>
		if (i >= _tcc_ow_nums[module_index]) {
     dcc:	4e8f      	ldr	r6, [pc, #572]	; (100c <tcc_init+0x2d8>)
     dce:	5c76      	ldrb	r6, [r6, r1]
     dd0:	4286      	cmp	r6, r0
     dd2:	dcf4      	bgt.n	dbe <tcc_init+0x8a>
			return STATUS_ERR_INVALID_ARG;
     dd4:	2017      	movs	r0, #23
     dd6:	e7c7      	b.n	d68 <tcc_init+0x34>
     dd8:	2200      	movs	r2, #0
     dda:	9202      	str	r2, [sp, #8]
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     ddc:	2080      	movs	r0, #128	; 0x80
     dde:	0440      	lsls	r0, r0, #17
     de0:	4684      	mov	ip, r0
     de2:	e002      	b.n	dea <tcc_init+0xb6>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
     de4:	3201      	adds	r2, #1
     de6:	2a04      	cmp	r2, #4
     de8:	d00e      	beq.n	e08 <tcc_init+0xd4>
		if (config->capture.channel_function[i] ==
     dea:	18a8      	adds	r0, r5, r2
     dec:	7c00      	ldrb	r0, [r0, #16]
     dee:	2801      	cmp	r0, #1
     df0:	d1f8      	bne.n	de4 <tcc_init+0xb0>
			if (i > _tcc_cc_nums[module_index]) {
     df2:	4887      	ldr	r0, [pc, #540]	; (1010 <tcc_init+0x2dc>)
     df4:	5c40      	ldrb	r0, [r0, r1]
     df6:	4290      	cmp	r0, r2
     df8:	da00      	bge.n	dfc <tcc_init+0xc8>
     dfa:	e159      	b.n	10b0 <tcc_init+0x37c>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     dfc:	4660      	mov	r0, ip
     dfe:	4090      	lsls	r0, r2
     e00:	9e02      	ldr	r6, [sp, #8]
     e02:	4306      	orrs	r6, r0
     e04:	9602      	str	r6, [sp, #8]
     e06:	e7ed      	b.n	de4 <tcc_init+0xb0>
	if (config->run_in_standby) {
     e08:	329d      	adds	r2, #157	; 0x9d
     e0a:	5caa      	ldrb	r2, [r5, r2]
     e0c:	2a00      	cmp	r2, #0
     e0e:	d004      	beq.n	e1a <tcc_init+0xe6>
		ctrla |= TCC_CTRLA_RUNSTDBY;
     e10:	2280      	movs	r2, #128	; 0x80
     e12:	0112      	lsls	r2, r2, #4
     e14:	9902      	ldr	r1, [sp, #8]
     e16:	4311      	orrs	r1, r2
     e18:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
     e1a:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
     e1c:	1e51      	subs	r1, r2, #1
     e1e:	418a      	sbcs	r2, r1
     e20:	0092      	lsls	r2, r2, #2
     e22:	9206      	str	r2, [sp, #24]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
     e24:	7a6a      	ldrb	r2, [r5, #9]
     e26:	2a01      	cmp	r2, #1
     e28:	d022      	beq.n	e70 <tcc_init+0x13c>
	uint8_t cc_num = _tcc_cc_nums[module_index];
     e2a:	4a79      	ldr	r2, [pc, #484]	; (1010 <tcc_init+0x2dc>)
     e2c:	5cd2      	ldrb	r2, [r2, r3]
     e2e:	0011      	movs	r1, r2
     e30:	9205      	str	r2, [sp, #20]
		if (cfg->capture_channel >= cc_num) {
     e32:	2235      	movs	r2, #53	; 0x35
     e34:	5caa      	ldrb	r2, [r5, r2]
     e36:	4291      	cmp	r1, r2
     e38:	d800      	bhi.n	e3c <tcc_init+0x108>
     e3a:	e143      	b.n	10c4 <tcc_init+0x390>
		if (cfg->filter_value > 0xF) {
     e3c:	212c      	movs	r1, #44	; 0x2c
     e3e:	5c69      	ldrb	r1, [r5, r1]
     e40:	290f      	cmp	r1, #15
     e42:	d900      	bls.n	e46 <tcc_init+0x112>
     e44:	e13e      	b.n	10c4 <tcc_init+0x390>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     e46:	7b28      	ldrb	r0, [r5, #12]
     e48:	900a      	str	r0, [sp, #40]	; 0x28
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     e4a:	7ae8      	ldrb	r0, [r5, #11]
     e4c:	900b      	str	r0, [sp, #44]	; 0x2c
     e4e:	202d      	movs	r0, #45	; 0x2d
     e50:	4682      	mov	sl, r0
     e52:	44aa      	add	sl, r5
     e54:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     e56:	9704      	str	r7, [sp, #16]
		value_buffer[i] = fault;
     e58:	ae0e      	add	r6, sp, #56	; 0x38
     e5a:	9607      	str	r6, [sp, #28]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     e5c:	26c0      	movs	r6, #192	; 0xc0
     e5e:	0136      	lsls	r6, r6, #4
     e60:	46b1      	mov	r9, r6
     e62:	4684      	mov	ip, r0
     e64:	46a0      	mov	r8, r4
     e66:	0028      	movs	r0, r5
     e68:	4655      	mov	r5, sl
     e6a:	9309      	str	r3, [sp, #36]	; 0x24
     e6c:	4682      	mov	sl, r0
     e6e:	e035      	b.n	edc <tcc_init+0x1a8>
		ctrlb |= TCC_CTRLBSET_DIR;
     e70:	9906      	ldr	r1, [sp, #24]
     e72:	4311      	orrs	r1, r2
     e74:	9106      	str	r1, [sp, #24]
     e76:	e7d8      	b.n	e2a <tcc_init+0xf6>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     e78:	0292      	lsls	r2, r2, #10
     e7a:	464f      	mov	r7, r9
     e7c:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e7e:	430a      	orrs	r2, r1
				| TCC_FCTRLA_SRC(cfg->source)
     e80:	7919      	ldrb	r1, [r3, #4]
     e82:	468b      	mov	fp, r1
     e84:	2103      	movs	r1, #3
     e86:	465f      	mov	r7, fp
     e88:	4039      	ands	r1, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e8a:	430a      	orrs	r2, r1
     e8c:	4316      	orrs	r6, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
     e8e:	795a      	ldrb	r2, [r3, #5]
     e90:	0152      	lsls	r2, r2, #5
     e92:	2160      	movs	r1, #96	; 0x60
     e94:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e96:	4332      	orrs	r2, r6
				| TCC_FCTRLA_HALT(cfg->halt_action)
     e98:	7999      	ldrb	r1, [r3, #6]
     e9a:	0209      	lsls	r1, r1, #8
     e9c:	26c0      	movs	r6, #192	; 0xc0
     e9e:	00b6      	lsls	r6, r6, #2
     ea0:	400e      	ands	r6, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     ea2:	4316      	orrs	r6, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
     ea4:	79da      	ldrb	r2, [r3, #7]
     ea6:	0312      	lsls	r2, r2, #12
     ea8:	21e0      	movs	r1, #224	; 0xe0
     eaa:	01c9      	lsls	r1, r1, #7
     eac:	400a      	ands	r2, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     eae:	4316      	orrs	r6, r2
     eb0:	4334      	orrs	r4, r6
     eb2:	9a03      	ldr	r2, [sp, #12]
     eb4:	4314      	orrs	r4, r2
     eb6:	4320      	orrs	r0, r4
		value_buffer[i] = fault;
     eb8:	4662      	mov	r2, ip
     eba:	9907      	ldr	r1, [sp, #28]
     ebc:	5050      	str	r0, [r2, r1]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     ebe:	2a04      	cmp	r2, #4
     ec0:	d02a      	beq.n	f18 <tcc_init+0x1e4>
		if (cfg->capture_channel >= cc_num) {
     ec2:	7c9a      	ldrb	r2, [r3, #18]
     ec4:	9905      	ldr	r1, [sp, #20]
     ec6:	4291      	cmp	r1, r2
     ec8:	d800      	bhi.n	ecc <tcc_init+0x198>
     eca:	e0fb      	b.n	10c4 <tcc_init+0x390>
		if (cfg->filter_value > 0xF) {
     ecc:	7a59      	ldrb	r1, [r3, #9]
     ece:	350a      	adds	r5, #10
     ed0:	2304      	movs	r3, #4
     ed2:	469b      	mov	fp, r3
     ed4:	44dc      	add	ip, fp
     ed6:	290f      	cmp	r1, #15
     ed8:	d900      	bls.n	edc <tcc_init+0x1a8>
     eda:	e0f3      	b.n	10c4 <tcc_init+0x390>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     edc:	0609      	lsls	r1, r1, #24
     ede:	23f0      	movs	r3, #240	; 0xf0
     ee0:	051b      	lsls	r3, r3, #20
     ee2:	4019      	ands	r1, r3
     ee4:	002b      	movs	r3, r5
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
     ee6:	782e      	ldrb	r6, [r5, #0]
     ee8:	0436      	lsls	r6, r6, #16
     eea:	20ff      	movs	r0, #255	; 0xff
     eec:	0400      	lsls	r0, r0, #16
     eee:	4006      	ands	r6, r0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     ef0:	7868      	ldrb	r0, [r5, #1]
     ef2:	2480      	movs	r4, #128	; 0x80
     ef4:	2800      	cmp	r0, #0
     ef6:	d100      	bne.n	efa <tcc_init+0x1c6>
     ef8:	9c04      	ldr	r4, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
     efa:	7898      	ldrb	r0, [r3, #2]
     efc:	2708      	movs	r7, #8
     efe:	9703      	str	r7, [sp, #12]
     f00:	2800      	cmp	r0, #0
     f02:	d101      	bne.n	f08 <tcc_init+0x1d4>
     f04:	9804      	ldr	r0, [sp, #16]
     f06:	9003      	str	r0, [sp, #12]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
     f08:	78d8      	ldrb	r0, [r3, #3]
     f0a:	4683      	mov	fp, r0
     f0c:	2010      	movs	r0, #16
     f0e:	465f      	mov	r7, fp
     f10:	2f00      	cmp	r7, #0
     f12:	d1b1      	bne.n	e78 <tcc_init+0x144>
     f14:	9804      	ldr	r0, [sp, #16]
     f16:	e7af      	b.n	e78 <tcc_init+0x144>
     f18:	4644      	mov	r4, r8
     f1a:	4655      	mov	r5, sl
     f1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
	uint8_t ow_num = _tcc_ow_nums[module_index];
     f1e:	4a3b      	ldr	r2, [pc, #236]	; (100c <tcc_init+0x2d8>)
     f20:	5cd2      	ldrb	r2, [r2, r3]
     f22:	4691      	mov	r9, r2
     f24:	4651      	mov	r1, sl
     f26:	3150      	adds	r1, #80	; 0x50
     f28:	4650      	mov	r0, sl
     f2a:	3041      	adds	r0, #65	; 0x41
	drvctrl = 0;
     f2c:	2700      	movs	r7, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     f2e:	2200      	movs	r2, #0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     f30:	2601      	movs	r6, #1
     f32:	46b2      	mov	sl, r6
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     f34:	2602      	movs	r6, #2
     f36:	36ff      	adds	r6, #255	; 0xff
     f38:	46b3      	mov	fp, r6
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     f3a:	2680      	movs	r6, #128	; 0x80
     f3c:	0276      	lsls	r6, r6, #9
     f3e:	46b0      	mov	r8, r6
     f40:	46a4      	mov	ip, r4
     f42:	001c      	movs	r4, r3
     f44:	464b      	mov	r3, r9
     f46:	e00f      	b.n	f68 <tcc_init+0x234>
		if (config->wave_ext.non_recoverable_fault[i].output !=
     f48:	7806      	ldrb	r6, [r0, #0]
     f4a:	2e00      	cmp	r6, #0
     f4c:	d007      	beq.n	f5e <tcc_init+0x22a>
			if (i >= ow_num) {
     f4e:	4293      	cmp	r3, r2
     f50:	d800      	bhi.n	f54 <tcc_init+0x220>
     f52:	e0b1      	b.n	10b8 <tcc_init+0x384>
			if (config->wave_ext.non_recoverable_fault[i].output ==
     f54:	2e02      	cmp	r6, #2
     f56:	d014      	beq.n	f82 <tcc_init+0x24e>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     f58:	4656      	mov	r6, sl
     f5a:	4096      	lsls	r6, r2
     f5c:	4337      	orrs	r7, r6
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     f5e:	3201      	adds	r2, #1
     f60:	3101      	adds	r1, #1
     f62:	3002      	adds	r0, #2
     f64:	2a08      	cmp	r2, #8
     f66:	d010      	beq.n	f8a <tcc_init+0x256>
		if (config->wave_ext.invert[i]) {
     f68:	780e      	ldrb	r6, [r1, #0]
     f6a:	2e00      	cmp	r6, #0
     f6c:	d0ec      	beq.n	f48 <tcc_init+0x214>
			if (i >= ow_num) {
     f6e:	4293      	cmp	r3, r2
     f70:	d800      	bhi.n	f74 <tcc_init+0x240>
     f72:	e09f      	b.n	10b4 <tcc_init+0x380>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     f74:	4646      	mov	r6, r8
     f76:	4096      	lsls	r6, r2
     f78:	4337      	orrs	r7, r6
		if (config->wave_ext.non_recoverable_fault[i].output !=
     f7a:	7806      	ldrb	r6, [r0, #0]
     f7c:	2e00      	cmp	r6, #0
     f7e:	d1e9      	bne.n	f54 <tcc_init+0x220>
     f80:	e7ed      	b.n	f5e <tcc_init+0x22a>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     f82:	465e      	mov	r6, fp
     f84:	4096      	lsls	r6, r2
     f86:	4337      	orrs	r7, r6
     f88:	e7e9      	b.n	f5e <tcc_init+0x22a>
     f8a:	4699      	mov	r9, r3
     f8c:	0023      	movs	r3, r4
     f8e:	4664      	mov	r4, ip
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     f90:	7e6a      	ldrb	r2, [r5, #25]
     f92:	0112      	lsls	r2, r2, #4
     f94:	2130      	movs	r1, #48	; 0x30
     f96:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
     f98:	7e28      	ldrb	r0, [r5, #24]
     f9a:	2207      	movs	r2, #7
     f9c:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     f9e:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     fa0:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
     fa2:	2080      	movs	r0, #128	; 0x80
     fa4:	0240      	lsls	r0, r0, #9
     fa6:	000e      	movs	r6, r1
     fa8:	e003      	b.n	fb2 <tcc_init+0x27e>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     faa:	3201      	adds	r2, #1
     fac:	2a04      	cmp	r2, #4
     fae:	d100      	bne.n	fb2 <tcc_init+0x27e>
     fb0:	e08a      	b.n	10c8 <tcc_init+0x394>
		if (wav_cfg->wave_polarity[n]) {
     fb2:	18a9      	adds	r1, r5, r2
     fb4:	7d09      	ldrb	r1, [r1, #20]
     fb6:	2900      	cmp	r1, #0
     fb8:	d0f7      	beq.n	faa <tcc_init+0x276>
			if (n >= cc_num) {
     fba:	9905      	ldr	r1, [sp, #20]
     fbc:	4291      	cmp	r1, r2
     fbe:	dc00      	bgt.n	fc2 <tcc_init+0x28e>
     fc0:	e07c      	b.n	10bc <tcc_init+0x388>
			wave |= (TCC_WAVE_POL0 << n);
     fc2:	0001      	movs	r1, r0
     fc4:	4091      	lsls	r1, r2
     fc6:	430e      	orrs	r6, r1
     fc8:	e7ef      	b.n	faa <tcc_init+0x276>
     fca:	3401      	adds	r4, #1
     fcc:	3504      	adds	r5, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     fce:	42b4      	cmp	r4, r6
     fd0:	d022      	beq.n	1018 <tcc_init+0x2e4>
		if (!config->pins.enable_wave_out_pin[i]) {
     fd2:	7823      	ldrb	r3, [r4, #0]
     fd4:	2b00      	cmp	r3, #0
     fd6:	d0f8      	beq.n	fca <tcc_init+0x296>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     fd8:	ab0c      	add	r3, sp, #48	; 0x30
     fda:	464a      	mov	r2, r9
     fdc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     fde:	2300      	movs	r3, #0
     fe0:	aa0c      	add	r2, sp, #48	; 0x30
     fe2:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
     fe4:	0013      	movs	r3, r2
     fe6:	2220      	movs	r2, #32
     fe8:	18aa      	adds	r2, r5, r2
     fea:	7812      	ldrb	r2, [r2, #0]
     fec:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     fee:	464a      	mov	r2, r9
     ff0:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
     ff2:	7828      	ldrb	r0, [r5, #0]
     ff4:	0019      	movs	r1, r3
     ff6:	4b07      	ldr	r3, [pc, #28]	; (1014 <tcc_init+0x2e0>)
     ff8:	4798      	blx	r3
     ffa:	e7e6      	b.n	fca <tcc_init+0x296>
     ffc:	00000bb5 	.word	0x00000bb5
    1000:	40000400 	.word	0x40000400
    1004:	0000b368 	.word	0x0000b368
    1008:	0000b37c 	.word	0x0000b37c
    100c:	0000b388 	.word	0x0000b388
    1010:	0000b374 	.word	0x0000b374
    1014:	00002fa9 	.word	0x00002fa9
    1018:	4644      	mov	r4, r8
    101a:	465d      	mov	r5, fp
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    101c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    101e:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1020:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    1022:	0212      	lsls	r2, r2, #8
    1024:	4313      	orrs	r3, r2
    1026:	9a02      	ldr	r2, [sp, #8]
    1028:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    102a:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    102c:	2204      	movs	r2, #4
    102e:	68a3      	ldr	r3, [r4, #8]
    1030:	421a      	tst	r2, r3
    1032:	d1fc      	bne.n	102e <tcc_init+0x2fa>
	hw->CTRLBCLR.reg = 0xFF;
    1034:	23ff      	movs	r3, #255	; 0xff
    1036:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1038:	2204      	movs	r2, #4
    103a:	68a3      	ldr	r3, [r4, #8]
    103c:	421a      	tst	r2, r3
    103e:	d1fc      	bne.n	103a <tcc_init+0x306>
	hw->CTRLBSET.reg = ctrlb;
    1040:	466b      	mov	r3, sp
    1042:	7e1b      	ldrb	r3, [r3, #24]
    1044:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
    1046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1048:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    104a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    104c:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
    104e:	61a7      	str	r7, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    1050:	4a2e      	ldr	r2, [pc, #184]	; (110c <tcc_init+0x3d8>)
    1052:	68a3      	ldr	r3, [r4, #8]
    1054:	4213      	tst	r3, r2
    1056:	d1fc      	bne.n	1052 <tcc_init+0x31e>
	hw->WAVE.reg = waves[0];
    1058:	4653      	mov	r3, sl
    105a:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    105c:	2210      	movs	r2, #16
    105e:	68a3      	ldr	r3, [r4, #8]
    1060:	421a      	tst	r2, r3
    1062:	d1fc      	bne.n	105e <tcc_init+0x32a>
	hw->COUNT.reg = config->counter.count;
    1064:	682b      	ldr	r3, [r5, #0]
    1066:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    1068:	4a29      	ldr	r2, [pc, #164]	; (1110 <tcc_init+0x3dc>)
    106a:	68a3      	ldr	r3, [r4, #8]
    106c:	4213      	tst	r3, r2
    106e:	d1fc      	bne.n	106a <tcc_init+0x336>
	hw->PER.reg = (config->counter.period);
    1070:	686b      	ldr	r3, [r5, #4]
    1072:	6423      	str	r3, [r4, #64]	; 0x40
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1074:	9805      	ldr	r0, [sp, #20]
    1076:	2800      	cmp	r0, #0
    1078:	dd22      	ble.n	10c0 <tcc_init+0x38c>
    107a:	351c      	adds	r5, #28
    107c:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    107e:	4e25      	ldr	r6, [pc, #148]	; (1114 <tcc_init+0x3e0>)
    1080:	0032      	movs	r2, r6
    1082:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
    1084:	68a3      	ldr	r3, [r4, #8]
    1086:	421a      	tst	r2, r3
    1088:	d1fc      	bne.n	1084 <tcc_init+0x350>
		hw->CC[i].reg = (config->compare.match[i]);
    108a:	cd04      	ldmia	r5!, {r2}
    108c:	000b      	movs	r3, r1
    108e:	3310      	adds	r3, #16
    1090:	009b      	lsls	r3, r3, #2
    1092:	18e3      	adds	r3, r4, r3
    1094:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1096:	3101      	adds	r1, #1
    1098:	4281      	cmp	r1, r0
    109a:	dbf1      	blt.n	1080 <tcc_init+0x34c>
	return STATUS_OK;
    109c:	2000      	movs	r0, #0
    109e:	e663      	b.n	d68 <tcc_init+0x34>
			return STATUS_ERR_INVALID_ARG;
    10a0:	2017      	movs	r0, #23
    10a2:	e661      	b.n	d68 <tcc_init+0x34>
    10a4:	2017      	movs	r0, #23
    10a6:	e65f      	b.n	d68 <tcc_init+0x34>
    10a8:	2017      	movs	r0, #23
    10aa:	e65d      	b.n	d68 <tcc_init+0x34>
    10ac:	2017      	movs	r0, #23
    10ae:	e65b      	b.n	d68 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    10b0:	2017      	movs	r0, #23
    10b2:	e659      	b.n	d68 <tcc_init+0x34>
			if (i >= ow_num) {
    10b4:	2017      	movs	r0, #23
    10b6:	e657      	b.n	d68 <tcc_init+0x34>
			if (i >= ow_num) {
    10b8:	2017      	movs	r0, #23
    10ba:	e655      	b.n	d68 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    10bc:	2017      	movs	r0, #23
    10be:	e653      	b.n	d68 <tcc_init+0x34>
	return STATUS_OK;
    10c0:	2000      	movs	r0, #0
    10c2:	e651      	b.n	d68 <tcc_init+0x34>
				return STATUS_ERR_INVALID_ARG;
    10c4:	2017      	movs	r0, #23
    10c6:	e64f      	b.n	d68 <tcc_init+0x34>
    10c8:	46b2      	mov	sl, r6
	module_inst->hw = hw;
    10ca:	9901      	ldr	r1, [sp, #4]
    10cc:	600c      	str	r4, [r1, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    10ce:	22a0      	movs	r2, #160	; 0xa0
    10d0:	5caa      	ldrb	r2, [r5, r2]
    10d2:	710a      	strb	r2, [r1, #4]
	gclk_chan_config.source_generator = config->counter.clock_source;
    10d4:	a90d      	add	r1, sp, #52	; 0x34
    10d6:	7aaa      	ldrb	r2, [r5, #10]
    10d8:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    10da:	4a0f      	ldr	r2, [pc, #60]	; (1118 <tcc_init+0x3e4>)
    10dc:	5cd6      	ldrb	r6, [r2, r3]
    10de:	0030      	movs	r0, r6
    10e0:	4b0e      	ldr	r3, [pc, #56]	; (111c <tcc_init+0x3e8>)
    10e2:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    10e4:	0030      	movs	r0, r6
    10e6:	4b0e      	ldr	r3, [pc, #56]	; (1120 <tcc_init+0x3ec>)
    10e8:	4798      	blx	r3
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    10ea:	464b      	mov	r3, r9
    10ec:	2b00      	cmp	r3, #0
    10ee:	dd95      	ble.n	101c <tcc_init+0x2e8>
    10f0:	2358      	movs	r3, #88	; 0x58
    10f2:	4698      	mov	r8, r3
    10f4:	44a8      	add	r8, r5
    10f6:	464e      	mov	r6, r9
    10f8:	3698      	adds	r6, #152	; 0x98
    10fa:	19ae      	adds	r6, r5, r6
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    10fc:	3b57      	subs	r3, #87	; 0x57
    10fe:	4699      	mov	r9, r3
    1100:	46ab      	mov	fp, r5
    1102:	4645      	mov	r5, r8
    1104:	46a0      	mov	r8, r4
    1106:	9c08      	ldr	r4, [sp, #32]
    1108:	e763      	b.n	fd2 <tcc_init+0x29e>
    110a:	46c0      	nop			; (mov r8, r8)
    110c:	00020040 	.word	0x00020040
    1110:	00040080 	.word	0x00040080
    1114:	00080100 	.word	0x00080100
    1118:	0000b378 	.word	0x0000b378
    111c:	00002eb1 	.word	0x00002eb1
    1120:	00002e25 	.word	0x00002e25

00001124 <usart_write_callback>:
	usart_handle_drawing(); 
	
	usart_read_buffer_job( usart_instance,
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
}
void usart_write_callback(struct usart_module *const usart_module){}
    1124:	4770      	bx	lr
	...

00001128 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1128:	b570      	push	{r4, r5, r6, lr}
    112a:	b082      	sub	sp, #8
    112c:	0005      	movs	r5, r0
    112e:	000e      	movs	r6, r1
	uint16_t temp = 0;
    1130:	2200      	movs	r2, #0
    1132:	466b      	mov	r3, sp
    1134:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    1136:	4c06      	ldr	r4, [pc, #24]	; (1150 <usart_serial_getchar+0x28>)
    1138:	466b      	mov	r3, sp
    113a:	1d99      	adds	r1, r3, #6
    113c:	0028      	movs	r0, r5
    113e:	47a0      	blx	r4
    1140:	2800      	cmp	r0, #0
    1142:	d1f9      	bne.n	1138 <usart_serial_getchar+0x10>

	*c = temp;
    1144:	466b      	mov	r3, sp
    1146:	3306      	adds	r3, #6
    1148:	881b      	ldrh	r3, [r3, #0]
    114a:	7033      	strb	r3, [r6, #0]
}
    114c:	b002      	add	sp, #8
    114e:	bd70      	pop	{r4, r5, r6, pc}
    1150:	00002475 	.word	0x00002475

00001154 <usart_serial_putchar>:
{
    1154:	b570      	push	{r4, r5, r6, lr}
    1156:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    1158:	b28c      	uxth	r4, r1
    115a:	4e03      	ldr	r6, [pc, #12]	; (1168 <usart_serial_putchar+0x14>)
    115c:	0021      	movs	r1, r4
    115e:	0028      	movs	r0, r5
    1160:	47b0      	blx	r6
    1162:	2800      	cmp	r0, #0
    1164:	d1fa      	bne.n	115c <usart_serial_putchar+0x8>
}
    1166:	bd70      	pop	{r4, r5, r6, pc}
    1168:	00002449 	.word	0x00002449

0000116c <artist_ultrasonic_tc_configure>:
void artist_ultrasonic_tc_configure() {
    116c:	b510      	push	{r4, lr}
    116e:	b08e      	sub	sp, #56	; 0x38
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1170:	aa01      	add	r2, sp, #4
    1172:	2300      	movs	r3, #0
    1174:	2100      	movs	r1, #0
    1176:	7093      	strb	r3, [r2, #2]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1178:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    117a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    117c:	2000      	movs	r0, #0
    117e:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1180:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1182:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1184:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1186:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1188:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    118a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    118c:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    118e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1190:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1192:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    1194:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1196:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1198:	8593      	strh	r3, [r2, #44]	; 0x2c
	config.clock_source = GCLK_GENERATOR_3;
    119a:	3303      	adds	r3, #3
    119c:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    119e:	23c0      	movs	r3, #192	; 0xc0
    11a0:	009b      	lsls	r3, r3, #2
    11a2:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
    11a4:	2301      	movs	r3, #1
    11a6:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
    11a8:	4c07      	ldr	r4, [pc, #28]	; (11c8 <artist_ultrasonic_tc_configure+0x5c>)
    11aa:	4908      	ldr	r1, [pc, #32]	; (11cc <artist_ultrasonic_tc_configure+0x60>)
    11ac:	0020      	movs	r0, r4
    11ae:	4b08      	ldr	r3, [pc, #32]	; (11d0 <artist_ultrasonic_tc_configure+0x64>)
    11b0:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11b2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11b4:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11b6:	b25b      	sxtb	r3, r3
    11b8:	2b00      	cmp	r3, #0
    11ba:	dbfb      	blt.n	11b4 <artist_ultrasonic_tc_configure+0x48>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    11bc:	8813      	ldrh	r3, [r2, #0]
    11be:	2102      	movs	r1, #2
    11c0:	430b      	orrs	r3, r1
    11c2:	8013      	strh	r3, [r2, #0]
}
    11c4:	b00e      	add	sp, #56	; 0x38
    11c6:	bd10      	pop	{r4, pc}
    11c8:	200008c8 	.word	0x200008c8
    11cc:	42003000 	.word	0x42003000
    11d0:	00003109 	.word	0x00003109

000011d4 <usart_handle_drawing>:
		switch(rx_buffer[0]) {
    11d4:	4b06      	ldr	r3, [pc, #24]	; (11f0 <usart_handle_drawing+0x1c>)
    11d6:	781b      	ldrb	r3, [r3, #0]
    11d8:	2b6c      	cmp	r3, #108	; 0x6c
    11da:	d107      	bne.n	11ec <usart_handle_drawing+0x18>
			switch (rx_buffer[1]) {
    11dc:	4b04      	ldr	r3, [pc, #16]	; (11f0 <usart_handle_drawing+0x1c>)
    11de:	785b      	ldrb	r3, [r3, #1]
    11e0:	2b70      	cmp	r3, #112	; 0x70
    11e2:	d103      	bne.n	11ec <usart_handle_drawing+0x18>
					artist_front.running_stamp = true;
    11e4:	2101      	movs	r1, #1
    11e6:	3332      	adds	r3, #50	; 0x32
    11e8:	4a02      	ldr	r2, [pc, #8]	; (11f4 <usart_handle_drawing+0x20>)
    11ea:	54d1      	strb	r1, [r2, r3]
}
    11ec:	4770      	bx	lr
    11ee:	46c0      	nop			; (mov r8, r8)
    11f0:	2000109c 	.word	0x2000109c
    11f4:	200008c8 	.word	0x200008c8

000011f8 <usart_read_callback>:
{
    11f8:	b510      	push	{r4, lr}
    11fa:	0004      	movs	r4, r0
	usart_handle_drawing(); 
    11fc:	4b03      	ldr	r3, [pc, #12]	; (120c <usart_read_callback+0x14>)
    11fe:	4798      	blx	r3
	usart_read_buffer_job( usart_instance,
    1200:	2205      	movs	r2, #5
    1202:	4903      	ldr	r1, [pc, #12]	; (1210 <usart_read_callback+0x18>)
    1204:	0020      	movs	r0, r4
    1206:	4b03      	ldr	r3, [pc, #12]	; (1214 <usart_read_callback+0x1c>)
    1208:	4798      	blx	r3
}
    120a:	bd10      	pop	{r4, pc}
    120c:	000011d5 	.word	0x000011d5
    1210:	2000109c 	.word	0x2000109c
    1214:	000025a9 	.word	0x000025a9

00001218 <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
    1218:	b570      	push	{r4, r5, r6, lr}
    121a:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
    121c:	2200      	movs	r2, #0
    121e:	4906      	ldr	r1, [pc, #24]	; (1238 <configure_usart_callbacks+0x20>)
    1220:	4d06      	ldr	r5, [pc, #24]	; (123c <configure_usart_callbacks+0x24>)
    1222:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
    1224:	2201      	movs	r2, #1
    1226:	4906      	ldr	r1, [pc, #24]	; (1240 <configure_usart_callbacks+0x28>)
    1228:	0020      	movs	r0, r4
    122a:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    122c:	2231      	movs	r2, #49	; 0x31
    122e:	5ca3      	ldrb	r3, [r4, r2]
    1230:	2103      	movs	r1, #3
    1232:	430b      	orrs	r3, r1
    1234:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
    1236:	bd70      	pop	{r4, r5, r6, pc}
    1238:	00001125 	.word	0x00001125
    123c:	00002571 	.word	0x00002571
    1240:	000011f9 	.word	0x000011f9

00001244 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
    1244:	b570      	push	{r4, r5, r6, lr}
    1246:	b090      	sub	sp, #64	; 0x40
    1248:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    124a:	2380      	movs	r3, #128	; 0x80
    124c:	05db      	lsls	r3, r3, #23
    124e:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1250:	2300      	movs	r3, #0
    1252:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1254:	22ff      	movs	r2, #255	; 0xff
    1256:	4669      	mov	r1, sp
    1258:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    125a:	2200      	movs	r2, #0
    125c:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    125e:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1260:	2196      	movs	r1, #150	; 0x96
    1262:	0189      	lsls	r1, r1, #6
    1264:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1266:	2101      	movs	r1, #1
    1268:	2024      	movs	r0, #36	; 0x24
    126a:	466d      	mov	r5, sp
    126c:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
    126e:	3001      	adds	r0, #1
    1270:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
    1272:	3125      	adds	r1, #37	; 0x25
    1274:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
    1276:	3101      	adds	r1, #1
    1278:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
    127a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    127c:	3105      	adds	r1, #5
    127e:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1280:	3101      	adds	r1, #1
    1282:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1284:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1286:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1288:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    128a:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    128c:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    128e:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
    1290:	2313      	movs	r3, #19
    1292:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1294:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
    1296:	2380      	movs	r3, #128	; 0x80
    1298:	035b      	lsls	r3, r3, #13
    129a:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
    129c:	4b1e      	ldr	r3, [pc, #120]	; (1318 <artist_usart_configure+0xd4>)
    129e:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
    12a0:	4b1e      	ldr	r3, [pc, #120]	; (131c <artist_usart_configure+0xd8>)
    12a2:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
    12a4:	2301      	movs	r3, #1
    12a6:	425b      	negs	r3, r3
    12a8:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
    12aa:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
    12ac:	4e1c      	ldr	r6, [pc, #112]	; (1320 <artist_usart_configure+0xdc>)
    12ae:	4d1d      	ldr	r5, [pc, #116]	; (1324 <artist_usart_configure+0xe0>)
    12b0:	466a      	mov	r2, sp
    12b2:	0031      	movs	r1, r6
    12b4:	0020      	movs	r0, r4
    12b6:	47a8      	blx	r5
    12b8:	2800      	cmp	r0, #0
    12ba:	d1f9      	bne.n	12b0 <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    12bc:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    12be:	0028      	movs	r0, r5
    12c0:	4b19      	ldr	r3, [pc, #100]	; (1328 <artist_usart_configure+0xe4>)
    12c2:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    12c4:	231f      	movs	r3, #31
    12c6:	4018      	ands	r0, r3
    12c8:	3b1e      	subs	r3, #30
    12ca:	4083      	lsls	r3, r0
    12cc:	4a17      	ldr	r2, [pc, #92]	; (132c <artist_usart_configure+0xe8>)
    12ce:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    12d0:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    12d2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    12d4:	2b00      	cmp	r3, #0
    12d6:	d1fc      	bne.n	12d2 <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    12d8:	682b      	ldr	r3, [r5, #0]
    12da:	2202      	movs	r2, #2
    12dc:	4313      	orrs	r3, r2
    12de:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
    12e0:	0020      	movs	r0, r4
    12e2:	4b13      	ldr	r3, [pc, #76]	; (1330 <artist_usart_configure+0xec>)
    12e4:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    12e6:	4b13      	ldr	r3, [pc, #76]	; (1334 <artist_usart_configure+0xf0>)
    12e8:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    12ea:	4a13      	ldr	r2, [pc, #76]	; (1338 <artist_usart_configure+0xf4>)
    12ec:	4b13      	ldr	r3, [pc, #76]	; (133c <artist_usart_configure+0xf8>)
    12ee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    12f0:	4a13      	ldr	r2, [pc, #76]	; (1340 <artist_usart_configure+0xfc>)
    12f2:	4b14      	ldr	r3, [pc, #80]	; (1344 <artist_usart_configure+0x100>)
    12f4:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    12f6:	466a      	mov	r2, sp
    12f8:	4909      	ldr	r1, [pc, #36]	; (1320 <artist_usart_configure+0xdc>)
    12fa:	0020      	movs	r0, r4
    12fc:	4b09      	ldr	r3, [pc, #36]	; (1324 <artist_usart_configure+0xe0>)
    12fe:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1300:	4d11      	ldr	r5, [pc, #68]	; (1348 <artist_usart_configure+0x104>)
    1302:	682b      	ldr	r3, [r5, #0]
    1304:	6898      	ldr	r0, [r3, #8]
    1306:	2100      	movs	r1, #0
    1308:	4c10      	ldr	r4, [pc, #64]	; (134c <artist_usart_configure+0x108>)
    130a:	47a0      	blx	r4
	setbuf(stdin, NULL);
    130c:	682b      	ldr	r3, [r5, #0]
    130e:	6858      	ldr	r0, [r3, #4]
    1310:	2100      	movs	r1, #0
    1312:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
    1314:	b010      	add	sp, #64	; 0x40
    1316:	bd70      	pop	{r4, r5, r6, pc}
    1318:	00040003 	.word	0x00040003
    131c:	00050003 	.word	0x00050003
    1320:	42000800 	.word	0x42000800
    1324:	00002109 	.word	0x00002109
    1328:	00001cc1 	.word	0x00001cc1
    132c:	e000e100 	.word	0xe000e100
    1330:	00001219 	.word	0x00001219
    1334:	20001168 	.word	0x20001168
    1338:	00001155 	.word	0x00001155
    133c:	20001164 	.word	0x20001164
    1340:	00001129 	.word	0x00001129
    1344:	20001160 	.word	0x20001160
    1348:	20000010 	.word	0x20000010
    134c:	000066cd 	.word	0x000066cd

00001350 <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
    1350:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
    1352:	4e09      	ldr	r6, [pc, #36]	; (1378 <artist_ultrasonic_update+0x28>)
    1354:	0030      	movs	r0, r6
    1356:	4d09      	ldr	r5, [pc, #36]	; (137c <artist_ultrasonic_update+0x2c>)
    1358:	47a8      	blx	r5
    135a:	0034      	movs	r4, r6
    135c:	3c7c      	subs	r4, #124	; 0x7c
    135e:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
    1360:	0020      	movs	r0, r4
    1362:	308c      	adds	r0, #140	; 0x8c
    1364:	47a8      	blx	r5
    1366:	239c      	movs	r3, #156	; 0x9c
    1368:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
    136a:	0020      	movs	r0, r4
    136c:	3084      	adds	r0, #132	; 0x84
    136e:	47a8      	blx	r5
    1370:	2398      	movs	r3, #152	; 0x98
    1372:	50e0      	str	r0, [r4, r3]
}
    1374:	bd70      	pop	{r4, r5, r6, pc}
    1376:	46c0      	nop			; (mov r8, r8)
    1378:	20000944 	.word	0x20000944
    137c:	000009e5 	.word	0x000009e5

00001380 <artist_scheduler_tc_configure>:

void artist_scheduler_tc_configure() {
    1380:	b510      	push	{r4, lr}
    1382:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1384:	aa01      	add	r2, sp, #4
    1386:	2300      	movs	r3, #0
    1388:	2100      	movs	r1, #0
    138a:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    138c:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    138e:	2000      	movs	r0, #0
    1390:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1392:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1394:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1396:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1398:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    139a:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    139c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    139e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    13a0:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    13a2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    13a4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    13a6:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    13a8:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    13aa:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    13ac:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    13ae:	3304      	adds	r3, #4
    13b0:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
    13b2:	3b01      	subs	r3, #1
    13b4:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
    13b6:	23e0      	movs	r3, #224	; 0xe0
    13b8:	00db      	lsls	r3, r3, #3
    13ba:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
    13bc:	2132      	movs	r1, #50	; 0x32
    13be:	2329      	movs	r3, #41	; 0x29
    13c0:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
    13c2:	4c08      	ldr	r4, [pc, #32]	; (13e4 <artist_scheduler_tc_configure+0x64>)
    13c4:	4908      	ldr	r1, [pc, #32]	; (13e8 <artist_scheduler_tc_configure+0x68>)
    13c6:	0020      	movs	r0, r4
    13c8:	4b08      	ldr	r3, [pc, #32]	; (13ec <artist_scheduler_tc_configure+0x6c>)
    13ca:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    13cc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    13ce:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    13d0:	b25b      	sxtb	r3, r3
    13d2:	2b00      	cmp	r3, #0
    13d4:	dbfb      	blt.n	13ce <artist_scheduler_tc_configure+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    13d6:	8813      	ldrh	r3, [r2, #0]
    13d8:	2102      	movs	r1, #2
    13da:	430b      	orrs	r3, r1
    13dc:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
    13de:	b00e      	add	sp, #56	; 0x38
    13e0:	bd10      	pop	{r4, pc}
    13e2:	46c0      	nop			; (mov r8, r8)
    13e4:	200008e4 	.word	0x200008e4
    13e8:	42003400 	.word	0x42003400
    13ec:	00003109 	.word	0x00003109

000013f0 <do_state_maze>:


enum artist_state do_state_maze() {
    13f0:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	ultrasonic_counter ++;
    13f2:	4a0e      	ldr	r2, [pc, #56]	; (142c <do_state_maze+0x3c>)
    13f4:	8813      	ldrh	r3, [r2, #0]
    13f6:	3301      	adds	r3, #1
    13f8:	b29b      	uxth	r3, r3
    13fa:	8013      	strh	r3, [r2, #0]
	if (ultrasonic_counter > 5) {
    13fc:	2b05      	cmp	r3, #5
    13fe:	d808      	bhi.n	1412 <do_state_maze+0x22>
	}
	
	
	
	static uint16_t maze_counter = 0;
	maze_counter ++;
<<<<<<< HEAD
     d3c:	4a0b      	ldr	r2, [pc, #44]	; (d6c <do_state_maze+0x40>)
     d3e:	8813      	ldrh	r3, [r2, #0]
     d40:	3301      	adds	r3, #1
     d42:	b29b      	uxth	r3, r3
     d44:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 30) {
     d46:	2b1e      	cmp	r3, #30
     d48:	d807      	bhi.n	d5a <do_state_maze+0x2e>
=======
    1400:	4a0b      	ldr	r2, [pc, #44]	; (1430 <do_state_maze+0x40>)
    1402:	8813      	ldrh	r3, [r2, #0]
    1404:	3301      	adds	r3, #1
    1406:	b29b      	uxth	r3, r3
    1408:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 25) {
    140a:	2b19      	cmp	r3, #25
    140c:	d807      	bhi.n	141e <do_state_maze+0x2e>
	
>>>>>>> e775544c2452a354df486a9bd095a4ceadd0bb51
	#endif
	
	// ! [ultra sonic]
	return DOING_MAZE;
}
    140e:	2001      	movs	r0, #1
    1410:	bd10      	pop	{r4, pc}
		artist_ultrasonic_update();
    1412:	4b08      	ldr	r3, [pc, #32]	; (1434 <do_state_maze+0x44>)
    1414:	4798      	blx	r3
		ultrasonic_counter = 0;
    1416:	2200      	movs	r2, #0
    1418:	4b04      	ldr	r3, [pc, #16]	; (142c <do_state_maze+0x3c>)
    141a:	801a      	strh	r2, [r3, #0]
    141c:	e7f0      	b.n	1400 <do_state_maze+0x10>
		artist_do_maze();
    141e:	4b06      	ldr	r3, [pc, #24]	; (1438 <do_state_maze+0x48>)
    1420:	4798      	blx	r3
		maze_counter = 0;
    1422:	2200      	movs	r2, #0
    1424:	4b02      	ldr	r3, [pc, #8]	; (1430 <do_state_maze+0x40>)
    1426:	801a      	strh	r2, [r3, #0]
    1428:	e7f1      	b.n	140e <do_state_maze+0x1e>
    142a:	46c0      	nop			; (mov r8, r8)
    142c:	2000023e 	.word	0x2000023e
    1430:	2000023c 	.word	0x2000023c
    1434:	00001351 	.word	0x00001351
    1438:	0000012d 	.word	0x0000012d

0000143c <callbacks>:
	//usart_write_buffer_job(artist_front.usart_instance, "lg\0\0\0", MAX_RX_BUFFER_LENGTH);
	return DRAWING;
}
enum artist_state do_state_wait() {return WAIT; }

void callbacks (void) {
    143c:	b510      	push	{r4, lr}
	
	
	switch (artist_front.state) {
    143e:	23a0      	movs	r3, #160	; 0xa0
    1440:	4a08      	ldr	r2, [pc, #32]	; (1464 <callbacks+0x28>)
    1442:	5cd3      	ldrb	r3, [r2, r3]
    1444:	2b01      	cmp	r3, #1
    1446:	d006      	beq.n	1456 <callbacks+0x1a>
    1448:	2b02      	cmp	r3, #2
    144a:	d009      	beq.n	1460 <callbacks+0x24>
		artist_front.state = do_state_drawing();
		break;
		
		case WAIT:
		default :
		artist_front.state = do_state_wait();
    144c:	2100      	movs	r1, #0
    144e:	23a0      	movs	r3, #160	; 0xa0
    1450:	4a04      	ldr	r2, [pc, #16]	; (1464 <callbacks+0x28>)
    1452:	54d1      	strb	r1, [r2, r3]
	}
}
    1454:	e004      	b.n	1460 <callbacks+0x24>
		artist_front.state = do_state_maze();
    1456:	4b04      	ldr	r3, [pc, #16]	; (1468 <callbacks+0x2c>)
    1458:	4798      	blx	r3
    145a:	23a0      	movs	r3, #160	; 0xa0
    145c:	4a01      	ldr	r2, [pc, #4]	; (1464 <callbacks+0x28>)
    145e:	54d0      	strb	r0, [r2, r3]
}
    1460:	bd10      	pop	{r4, pc}
    1462:	46c0      	nop			; (mov r8, r8)
    1464:	200008c8 	.word	0x200008c8
    1468:	000013f1 	.word	0x000013f1

0000146c <artist_configure_tc_callbacks>:

void artist_configure_tc_callbacks(void)
{
    146c:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
    146e:	4c0d      	ldr	r4, [pc, #52]	; (14a4 <artist_configure_tc_callbacks+0x38>)
    1470:	2200      	movs	r2, #0
    1472:	490d      	ldr	r1, [pc, #52]	; (14a8 <artist_configure_tc_callbacks+0x3c>)
    1474:	0020      	movs	r0, r4
    1476:	4b0d      	ldr	r3, [pc, #52]	; (14ac <artist_configure_tc_callbacks+0x40>)
    1478:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    147a:	6820      	ldr	r0, [r4, #0]
    147c:	3c1c      	subs	r4, #28
    147e:	4b0c      	ldr	r3, [pc, #48]	; (14b0 <artist_configure_tc_callbacks+0x44>)
    1480:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1482:	4b0c      	ldr	r3, [pc, #48]	; (14b4 <artist_configure_tc_callbacks+0x48>)
    1484:	5c1a      	ldrb	r2, [r3, r0]
    1486:	231f      	movs	r3, #31
    1488:	4013      	ands	r3, r2
    148a:	2201      	movs	r2, #1
    148c:	0011      	movs	r1, r2
    148e:	4099      	lsls	r1, r3
    1490:	4b09      	ldr	r3, [pc, #36]	; (14b8 <artist_configure_tc_callbacks+0x4c>)
    1492:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1494:	2135      	movs	r1, #53	; 0x35
    1496:	5c63      	ldrb	r3, [r4, r1]
    1498:	2001      	movs	r0, #1
    149a:	4303      	orrs	r3, r0
    149c:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    149e:	69e3      	ldr	r3, [r4, #28]
    14a0:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
}
    14a2:	bd10      	pop	{r4, pc}
    14a4:	200008e4 	.word	0x200008e4
    14a8:	0000143d 	.word	0x0000143d
    14ac:	00003009 	.word	0x00003009
    14b0:	000030d1 	.word	0x000030d1
    14b4:	0000b38c 	.word	0x0000b38c
    14b8:	e000e100 	.word	0xe000e100

000014bc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    14bc:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    14be:	2000      	movs	r0, #0
    14c0:	4b08      	ldr	r3, [pc, #32]	; (14e4 <delay_init+0x28>)
    14c2:	4798      	blx	r3
    14c4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    14c6:	4c08      	ldr	r4, [pc, #32]	; (14e8 <delay_init+0x2c>)
    14c8:	21fa      	movs	r1, #250	; 0xfa
    14ca:	0089      	lsls	r1, r1, #2
    14cc:	47a0      	blx	r4
    14ce:	4b07      	ldr	r3, [pc, #28]	; (14ec <delay_init+0x30>)
    14d0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    14d2:	4907      	ldr	r1, [pc, #28]	; (14f0 <delay_init+0x34>)
    14d4:	0028      	movs	r0, r5
    14d6:	47a0      	blx	r4
    14d8:	4b06      	ldr	r3, [pc, #24]	; (14f4 <delay_init+0x38>)
    14da:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    14dc:	2205      	movs	r2, #5
    14de:	4b06      	ldr	r3, [pc, #24]	; (14f8 <delay_init+0x3c>)
    14e0:	601a      	str	r2, [r3, #0]
}
    14e2:	bd70      	pop	{r4, r5, r6, pc}
    14e4:	00002d99 	.word	0x00002d99
    14e8:	000086fd 	.word	0x000086fd
    14ec:	20000004 	.word	0x20000004
    14f0:	000f4240 	.word	0x000f4240
    14f4:	20000008 	.word	0x20000008
    14f8:	e000e010 	.word	0xe000e010

000014fc <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    14fc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    14fe:	4b08      	ldr	r3, [pc, #32]	; (1520 <delay_cycles_us+0x24>)
    1500:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1502:	4a08      	ldr	r2, [pc, #32]	; (1524 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    1504:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1506:	2180      	movs	r1, #128	; 0x80
    1508:	0249      	lsls	r1, r1, #9
	while (n--) {
    150a:	3801      	subs	r0, #1
    150c:	d307      	bcc.n	151e <delay_cycles_us+0x22>
	if (n > 0) {
    150e:	2c00      	cmp	r4, #0
    1510:	d0fb      	beq.n	150a <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    1512:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1514:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1516:	6813      	ldr	r3, [r2, #0]
    1518:	420b      	tst	r3, r1
    151a:	d0fc      	beq.n	1516 <delay_cycles_us+0x1a>
    151c:	e7f5      	b.n	150a <delay_cycles_us+0xe>
	}
}
    151e:	bd30      	pop	{r4, r5, pc}
    1520:	20000008 	.word	0x20000008
    1524:	e000e010 	.word	0xe000e010

00001528 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1528:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    152a:	4b08      	ldr	r3, [pc, #32]	; (154c <delay_cycles_ms+0x24>)
    152c:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
    152e:	4a08      	ldr	r2, [pc, #32]	; (1550 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1530:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1532:	2180      	movs	r1, #128	; 0x80
    1534:	0249      	lsls	r1, r1, #9
	while (n--) {
    1536:	3801      	subs	r0, #1
    1538:	d307      	bcc.n	154a <delay_cycles_ms+0x22>
	if (n > 0) {
    153a:	2c00      	cmp	r4, #0
    153c:	d0fb      	beq.n	1536 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    153e:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1540:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1542:	6813      	ldr	r3, [r2, #0]
    1544:	420b      	tst	r3, r1
    1546:	d0fc      	beq.n	1542 <delay_cycles_ms+0x1a>
    1548:	e7f5      	b.n	1536 <delay_cycles_ms+0xe>
	}
}
    154a:	bd30      	pop	{r4, r5, pc}
    154c:	20000004 	.word	0x20000004
    1550:	e000e010 	.word	0xe000e010

00001554 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1554:	4b0c      	ldr	r3, [pc, #48]	; (1588 <cpu_irq_enter_critical+0x34>)
    1556:	681b      	ldr	r3, [r3, #0]
    1558:	2b00      	cmp	r3, #0
    155a:	d106      	bne.n	156a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    155c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1560:	2b00      	cmp	r3, #0
    1562:	d007      	beq.n	1574 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1564:	2200      	movs	r2, #0
    1566:	4b09      	ldr	r3, [pc, #36]	; (158c <cpu_irq_enter_critical+0x38>)
    1568:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    156a:	4a07      	ldr	r2, [pc, #28]	; (1588 <cpu_irq_enter_critical+0x34>)
    156c:	6813      	ldr	r3, [r2, #0]
    156e:	3301      	adds	r3, #1
    1570:	6013      	str	r3, [r2, #0]
}
    1572:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1574:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1576:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    157a:	2200      	movs	r2, #0
    157c:	4b04      	ldr	r3, [pc, #16]	; (1590 <cpu_irq_enter_critical+0x3c>)
    157e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1580:	3201      	adds	r2, #1
    1582:	4b02      	ldr	r3, [pc, #8]	; (158c <cpu_irq_enter_critical+0x38>)
    1584:	701a      	strb	r2, [r3, #0]
    1586:	e7f0      	b.n	156a <cpu_irq_enter_critical+0x16>
    1588:	20000240 	.word	0x20000240
    158c:	20000244 	.word	0x20000244
    1590:	2000000c 	.word	0x2000000c

00001594 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1594:	4b08      	ldr	r3, [pc, #32]	; (15b8 <cpu_irq_leave_critical+0x24>)
    1596:	681a      	ldr	r2, [r3, #0]
    1598:	3a01      	subs	r2, #1
    159a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    159c:	681b      	ldr	r3, [r3, #0]
    159e:	2b00      	cmp	r3, #0
    15a0:	d109      	bne.n	15b6 <cpu_irq_leave_critical+0x22>
    15a2:	4b06      	ldr	r3, [pc, #24]	; (15bc <cpu_irq_leave_critical+0x28>)
    15a4:	781b      	ldrb	r3, [r3, #0]
    15a6:	2b00      	cmp	r3, #0
    15a8:	d005      	beq.n	15b6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    15aa:	2201      	movs	r2, #1
    15ac:	4b04      	ldr	r3, [pc, #16]	; (15c0 <cpu_irq_leave_critical+0x2c>)
    15ae:	701a      	strb	r2, [r3, #0]
    15b0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    15b4:	b662      	cpsie	i
	}
}
    15b6:	4770      	bx	lr
    15b8:	20000240 	.word	0x20000240
    15bc:	20000244 	.word	0x20000244
    15c0:	2000000c 	.word	0x2000000c

000015c4 <system_board_init>:




void system_board_init(void)
{
    15c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    15c6:	46c6      	mov	lr, r8
    15c8:	b500      	push	{lr}
    15ca:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    15cc:	ac01      	add	r4, sp, #4
    15ce:	2601      	movs	r6, #1
    15d0:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    15d2:	2700      	movs	r7, #0
    15d4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    15d6:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    15d8:	0021      	movs	r1, r4
    15da:	2013      	movs	r0, #19
    15dc:	4d27      	ldr	r5, [pc, #156]	; (167c <system_board_init+0xb8>)
    15de:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    15e0:	4b27      	ldr	r3, [pc, #156]	; (1680 <system_board_init+0xbc>)
    15e2:	4698      	mov	r8, r3
    15e4:	2380      	movs	r3, #128	; 0x80
    15e6:	031b      	lsls	r3, r3, #12
    15e8:	4642      	mov	r2, r8
    15ea:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    15ec:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    15ee:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    15f0:	0021      	movs	r1, r4
    15f2:	201c      	movs	r0, #28
    15f4:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    15f6:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    15f8:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    15fa:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    15fc:	0021      	movs	r1, r4
    15fe:	2052      	movs	r0, #82	; 0x52
    1600:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    1602:	0021      	movs	r1, r4
    1604:	203e      	movs	r0, #62	; 0x3e
    1606:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    1608:	0021      	movs	r1, r4
    160a:	203f      	movs	r0, #63	; 0x3f
    160c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    160e:	0021      	movs	r1, r4
    1610:	202f      	movs	r0, #47	; 0x2f
    1612:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    1614:	0021      	movs	r1, r4
    1616:	2014      	movs	r0, #20
    1618:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    161a:	2280      	movs	r2, #128	; 0x80
    161c:	02d2      	lsls	r2, r2, #11
    161e:	4b19      	ldr	r3, [pc, #100]	; (1684 <system_board_init+0xc0>)
    1620:	619a      	str	r2, [r3, #24]
    1622:	4b19      	ldr	r3, [pc, #100]	; (1688 <system_board_init+0xc4>)
    1624:	2280      	movs	r2, #128	; 0x80
    1626:	05d2      	lsls	r2, r2, #23
    1628:	619a      	str	r2, [r3, #24]
    162a:	2280      	movs	r2, #128	; 0x80
    162c:	0612      	lsls	r2, r2, #24
    162e:	619a      	str	r2, [r3, #24]
    1630:	2280      	movs	r2, #128	; 0x80
    1632:	0212      	lsls	r2, r2, #8
    1634:	619a      	str	r2, [r3, #24]
    1636:	2380      	movs	r3, #128	; 0x80
    1638:	035b      	lsls	r3, r3, #13
    163a:	4642      	mov	r2, r8
    163c:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    163e:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    1640:	0021      	movs	r1, r4
    1642:	2053      	movs	r0, #83	; 0x53
    1644:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    1646:	4a11      	ldr	r2, [pc, #68]	; (168c <system_board_init+0xc8>)
    1648:	6a11      	ldr	r1, [r2, #32]
    164a:	2380      	movs	r3, #128	; 0x80
    164c:	039b      	lsls	r3, r3, #14
    164e:	430b      	orrs	r3, r1
    1650:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    1652:	2204      	movs	r2, #4
    1654:	4b0e      	ldr	r3, [pc, #56]	; (1690 <system_board_init+0xcc>)
    1656:	801a      	strh	r2, [r3, #0]
    1658:	466b      	mov	r3, sp
    165a:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    165c:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    165e:	2305      	movs	r3, #5
    1660:	466a      	mov	r2, sp
    1662:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    1664:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    1666:	4669      	mov	r1, sp
    1668:	2009      	movs	r0, #9
    166a:	4c0a      	ldr	r4, [pc, #40]	; (1694 <system_board_init+0xd0>)
    166c:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    166e:	4669      	mov	r1, sp
    1670:	200c      	movs	r0, #12
    1672:	47a0      	blx	r4
#endif

}
    1674:	b002      	add	sp, #8
    1676:	bc04      	pop	{r2}
    1678:	4690      	mov	r8, r2
    167a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    167c:	00001869 	.word	0x00001869
    1680:	41004400 	.word	0x41004400
    1684:	41004500 	.word	0x41004500
    1688:	41004480 	.word	0x41004480
    168c:	40000400 	.word	0x40000400
    1690:	42005400 	.word	0x42005400
    1694:	00002fa9 	.word	0x00002fa9

00001698 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1698:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    169a:	2a00      	cmp	r2, #0
    169c:	d001      	beq.n	16a2 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    169e:	0018      	movs	r0, r3
    16a0:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    16a2:	008b      	lsls	r3, r1, #2
    16a4:	4a06      	ldr	r2, [pc, #24]	; (16c0 <extint_register_callback+0x28>)
    16a6:	589b      	ldr	r3, [r3, r2]
    16a8:	2b00      	cmp	r3, #0
    16aa:	d003      	beq.n	16b4 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    16ac:	4283      	cmp	r3, r0
    16ae:	d005      	beq.n	16bc <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    16b0:	231d      	movs	r3, #29
    16b2:	e7f4      	b.n	169e <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    16b4:	0089      	lsls	r1, r1, #2
    16b6:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    16b8:	2300      	movs	r3, #0
    16ba:	e7f0      	b.n	169e <extint_register_callback+0x6>
		return STATUS_OK;
    16bc:	2300      	movs	r3, #0
    16be:	e7ee      	b.n	169e <extint_register_callback+0x6>
    16c0:	200010fc 	.word	0x200010fc

000016c4 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    16c4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    16c6:	2900      	cmp	r1, #0
    16c8:	d001      	beq.n	16ce <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    16ca:	0018      	movs	r0, r3
    16cc:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    16ce:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    16d0:	281f      	cmp	r0, #31
    16d2:	d800      	bhi.n	16d6 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    16d4:	4a02      	ldr	r2, [pc, #8]	; (16e0 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    16d6:	2301      	movs	r3, #1
    16d8:	4083      	lsls	r3, r0
    16da:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    16dc:	2300      	movs	r3, #0
    16de:	e7f4      	b.n	16ca <extint_chan_enable_callback+0x6>
    16e0:	40001800 	.word	0x40001800

000016e4 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    16e4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    16e6:	2900      	cmp	r1, #0
    16e8:	d001      	beq.n	16ee <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    16ea:	0018      	movs	r0, r3
    16ec:	4770      	bx	lr
		return NULL;
    16ee:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    16f0:	281f      	cmp	r0, #31
    16f2:	d800      	bhi.n	16f6 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    16f4:	4a02      	ldr	r2, [pc, #8]	; (1700 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    16f6:	2301      	movs	r3, #1
    16f8:	4083      	lsls	r3, r0
    16fa:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    16fc:	2300      	movs	r3, #0
    16fe:	e7f4      	b.n	16ea <extint_chan_disable_callback+0x6>
    1700:	40001800 	.word	0x40001800

00001704 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1704:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1706:	2200      	movs	r2, #0
    1708:	4b10      	ldr	r3, [pc, #64]	; (174c <EIC_Handler+0x48>)
    170a:	701a      	strb	r2, [r3, #0]
    170c:	2300      	movs	r3, #0
    170e:	4910      	ldr	r1, [pc, #64]	; (1750 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1710:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1712:	4e10      	ldr	r6, [pc, #64]	; (1754 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1714:	4c0d      	ldr	r4, [pc, #52]	; (174c <EIC_Handler+0x48>)
    1716:	e00a      	b.n	172e <EIC_Handler+0x2a>
		return eics[eic_index];
    1718:	490d      	ldr	r1, [pc, #52]	; (1750 <EIC_Handler+0x4c>)
    171a:	e008      	b.n	172e <EIC_Handler+0x2a>
    171c:	7823      	ldrb	r3, [r4, #0]
    171e:	3301      	adds	r3, #1
    1720:	b2db      	uxtb	r3, r3
    1722:	7023      	strb	r3, [r4, #0]
    1724:	2b0f      	cmp	r3, #15
    1726:	d810      	bhi.n	174a <EIC_Handler+0x46>
		return NULL;
    1728:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    172a:	2b1f      	cmp	r3, #31
    172c:	d9f4      	bls.n	1718 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    172e:	0028      	movs	r0, r5
    1730:	4018      	ands	r0, r3
    1732:	2201      	movs	r2, #1
    1734:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    1736:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    1738:	4210      	tst	r0, r2
    173a:	d0ef      	beq.n	171c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    173c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    173e:	009b      	lsls	r3, r3, #2
    1740:	599b      	ldr	r3, [r3, r6]
    1742:	2b00      	cmp	r3, #0
    1744:	d0ea      	beq.n	171c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1746:	4798      	blx	r3
    1748:	e7e8      	b.n	171c <EIC_Handler+0x18>
			}
		}
	}
}
    174a:	bd70      	pop	{r4, r5, r6, pc}
    174c:	200010f9 	.word	0x200010f9
    1750:	40001800 	.word	0x40001800
    1754:	200010fc 	.word	0x200010fc

00001758 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    1758:	4a04      	ldr	r2, [pc, #16]	; (176c <_extint_enable+0x14>)
    175a:	7813      	ldrb	r3, [r2, #0]
    175c:	2102      	movs	r1, #2
    175e:	430b      	orrs	r3, r1
    1760:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    1762:	7853      	ldrb	r3, [r2, #1]
    1764:	b25b      	sxtb	r3, r3
    1766:	2b00      	cmp	r3, #0
    1768:	dbfb      	blt.n	1762 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    176a:	4770      	bx	lr
    176c:	40001800 	.word	0x40001800

00001770 <_system_extint_init>:
{
    1770:	b500      	push	{lr}
    1772:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
    1774:	4a12      	ldr	r2, [pc, #72]	; (17c0 <_system_extint_init+0x50>)
    1776:	6993      	ldr	r3, [r2, #24]
    1778:	2140      	movs	r1, #64	; 0x40
    177a:	430b      	orrs	r3, r1
    177c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    177e:	a901      	add	r1, sp, #4
    1780:	2300      	movs	r3, #0
    1782:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1784:	2005      	movs	r0, #5
    1786:	4b0f      	ldr	r3, [pc, #60]	; (17c4 <_system_extint_init+0x54>)
    1788:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    178a:	2005      	movs	r0, #5
    178c:	4b0e      	ldr	r3, [pc, #56]	; (17c8 <_system_extint_init+0x58>)
    178e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    1790:	4a0e      	ldr	r2, [pc, #56]	; (17cc <_system_extint_init+0x5c>)
    1792:	7813      	ldrb	r3, [r2, #0]
    1794:	2101      	movs	r1, #1
    1796:	430b      	orrs	r3, r1
    1798:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    179a:	7853      	ldrb	r3, [r2, #1]
    179c:	b25b      	sxtb	r3, r3
    179e:	2b00      	cmp	r3, #0
    17a0:	dbfb      	blt.n	179a <_system_extint_init+0x2a>
    17a2:	4b0b      	ldr	r3, [pc, #44]	; (17d0 <_system_extint_init+0x60>)
    17a4:	0019      	movs	r1, r3
    17a6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    17a8:	2200      	movs	r2, #0
    17aa:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    17ac:	4299      	cmp	r1, r3
    17ae:	d1fc      	bne.n	17aa <_system_extint_init+0x3a>
    17b0:	2210      	movs	r2, #16
    17b2:	4b08      	ldr	r3, [pc, #32]	; (17d4 <_system_extint_init+0x64>)
    17b4:	601a      	str	r2, [r3, #0]
	_extint_enable();
    17b6:	4b08      	ldr	r3, [pc, #32]	; (17d8 <_system_extint_init+0x68>)
    17b8:	4798      	blx	r3
}
    17ba:	b003      	add	sp, #12
    17bc:	bd00      	pop	{pc}
    17be:	46c0      	nop			; (mov r8, r8)
    17c0:	40000400 	.word	0x40000400
    17c4:	00002eb1 	.word	0x00002eb1
    17c8:	00002e25 	.word	0x00002e25
    17cc:	40001800 	.word	0x40001800
    17d0:	200010fc 	.word	0x200010fc
    17d4:	e000e100 	.word	0xe000e100
    17d8:	00001759 	.word	0x00001759

000017dc <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    17dc:	2300      	movs	r3, #0
    17de:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    17e0:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    17e2:	2201      	movs	r2, #1
    17e4:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    17e6:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    17e8:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    17ea:	3302      	adds	r3, #2
    17ec:	72c3      	strb	r3, [r0, #11]
}
    17ee:	4770      	bx	lr

000017f0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    17f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17f2:	b083      	sub	sp, #12
    17f4:	0005      	movs	r5, r0
    17f6:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    17f8:	a901      	add	r1, sp, #4
    17fa:	2300      	movs	r3, #0
    17fc:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    17fe:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    1800:	7923      	ldrb	r3, [r4, #4]
    1802:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    1804:	7a23      	ldrb	r3, [r4, #8]
    1806:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    1808:	7820      	ldrb	r0, [r4, #0]
    180a:	4b15      	ldr	r3, [pc, #84]	; (1860 <extint_chan_set_config+0x70>)
    180c:	4798      	blx	r3
		return NULL;
    180e:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    1810:	2d1f      	cmp	r5, #31
    1812:	d800      	bhi.n	1816 <extint_chan_set_config+0x26>
		return eics[eic_index];
    1814:	4813      	ldr	r0, [pc, #76]	; (1864 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    1816:	2207      	movs	r2, #7
    1818:	402a      	ands	r2, r5
    181a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    181c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    181e:	7aa3      	ldrb	r3, [r4, #10]
    1820:	2b00      	cmp	r3, #0
    1822:	d001      	beq.n	1828 <extint_chan_set_config+0x38>
    1824:	2308      	movs	r3, #8
    1826:	431f      	orrs	r7, r3
    1828:	08eb      	lsrs	r3, r5, #3
    182a:	009b      	lsls	r3, r3, #2
    182c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    182e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1830:	260f      	movs	r6, #15
    1832:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1834:	43b1      	bics	r1, r6
			(new_config << config_pos);
    1836:	4097      	lsls	r7, r2
    1838:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    183a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    183c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    183e:	7a63      	ldrb	r3, [r4, #9]
    1840:	2b00      	cmp	r3, #0
    1842:	d106      	bne.n	1852 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    1844:	6943      	ldr	r3, [r0, #20]
    1846:	2201      	movs	r2, #1
    1848:	40aa      	lsls	r2, r5
    184a:	4393      	bics	r3, r2
    184c:	6143      	str	r3, [r0, #20]
	}
}
    184e:	b003      	add	sp, #12
    1850:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    1852:	6942      	ldr	r2, [r0, #20]
    1854:	2301      	movs	r3, #1
    1856:	40ab      	lsls	r3, r5
    1858:	4313      	orrs	r3, r2
    185a:	6143      	str	r3, [r0, #20]
    185c:	e7f7      	b.n	184e <extint_chan_set_config+0x5e>
    185e:	46c0      	nop			; (mov r8, r8)
    1860:	00002fa9 	.word	0x00002fa9
    1864:	40001800 	.word	0x40001800

00001868 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1868:	b500      	push	{lr}
    186a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    186c:	ab01      	add	r3, sp, #4
    186e:	2280      	movs	r2, #128	; 0x80
    1870:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1872:	780a      	ldrb	r2, [r1, #0]
    1874:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1876:	784a      	ldrb	r2, [r1, #1]
    1878:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    187a:	788a      	ldrb	r2, [r1, #2]
    187c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    187e:	0019      	movs	r1, r3
    1880:	4b01      	ldr	r3, [pc, #4]	; (1888 <port_pin_set_config+0x20>)
    1882:	4798      	blx	r3
}
    1884:	b003      	add	sp, #12
    1886:	bd00      	pop	{pc}
    1888:	00002fa9 	.word	0x00002fa9

0000188c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    188c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    188e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1890:	2340      	movs	r3, #64	; 0x40
    1892:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1894:	4281      	cmp	r1, r0
    1896:	d202      	bcs.n	189e <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1898:	0018      	movs	r0, r3
    189a:	bd10      	pop	{r4, pc}
		baud_calculated++;
    189c:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    189e:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    18a0:	1c63      	adds	r3, r4, #1
    18a2:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    18a4:	4288      	cmp	r0, r1
    18a6:	d9f9      	bls.n	189c <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    18a8:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    18aa:	2cff      	cmp	r4, #255	; 0xff
    18ac:	d8f4      	bhi.n	1898 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    18ae:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    18b0:	2300      	movs	r3, #0
    18b2:	e7f1      	b.n	1898 <_sercom_get_sync_baud_val+0xc>

000018b4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    18b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    18b6:	46de      	mov	lr, fp
    18b8:	4657      	mov	r7, sl
    18ba:	464e      	mov	r6, r9
    18bc:	4645      	mov	r5, r8
    18be:	b5e0      	push	{r5, r6, r7, lr}
    18c0:	b089      	sub	sp, #36	; 0x24
    18c2:	000c      	movs	r4, r1
    18c4:	9205      	str	r2, [sp, #20]
    18c6:	aa12      	add	r2, sp, #72	; 0x48
    18c8:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    18ca:	0005      	movs	r5, r0
    18cc:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    18ce:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    18d0:	42a5      	cmp	r5, r4
    18d2:	d907      	bls.n	18e4 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    18d4:	0010      	movs	r0, r2
    18d6:	b009      	add	sp, #36	; 0x24
    18d8:	bc3c      	pop	{r2, r3, r4, r5}
    18da:	4690      	mov	r8, r2
    18dc:	4699      	mov	r9, r3
    18de:	46a2      	mov	sl, r4
    18e0:	46ab      	mov	fp, r5
    18e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    18e4:	2b00      	cmp	r3, #0
    18e6:	d155      	bne.n	1994 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    18e8:	0002      	movs	r2, r0
    18ea:	0008      	movs	r0, r1
    18ec:	2100      	movs	r1, #0
    18ee:	4d63      	ldr	r5, [pc, #396]	; (1a7c <_sercom_get_async_baud_val+0x1c8>)
    18f0:	47a8      	blx	r5
    18f2:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    18f4:	0026      	movs	r6, r4
    18f6:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    18f8:	2300      	movs	r3, #0
    18fa:	2400      	movs	r4, #0
    18fc:	9300      	str	r3, [sp, #0]
    18fe:	9401      	str	r4, [sp, #4]
    1900:	2200      	movs	r2, #0
    1902:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1904:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1906:	2120      	movs	r1, #32
    1908:	468c      	mov	ip, r1
    190a:	391f      	subs	r1, #31
    190c:	9602      	str	r6, [sp, #8]
    190e:	9703      	str	r7, [sp, #12]
    1910:	e014      	b.n	193c <_sercom_get_async_baud_val+0x88>
    1912:	4664      	mov	r4, ip
    1914:	1a24      	subs	r4, r4, r0
    1916:	000d      	movs	r5, r1
    1918:	40e5      	lsrs	r5, r4
    191a:	46a8      	mov	r8, r5
    191c:	e015      	b.n	194a <_sercom_get_async_baud_val+0x96>
			r = r - d;
    191e:	9c02      	ldr	r4, [sp, #8]
    1920:	9d03      	ldr	r5, [sp, #12]
    1922:	1b12      	subs	r2, r2, r4
    1924:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1926:	464d      	mov	r5, r9
    1928:	9e00      	ldr	r6, [sp, #0]
    192a:	9f01      	ldr	r7, [sp, #4]
    192c:	4335      	orrs	r5, r6
    192e:	003c      	movs	r4, r7
    1930:	4646      	mov	r6, r8
    1932:	4334      	orrs	r4, r6
    1934:	9500      	str	r5, [sp, #0]
    1936:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    1938:	3801      	subs	r0, #1
    193a:	d31d      	bcc.n	1978 <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    193c:	2420      	movs	r4, #32
    193e:	4264      	negs	r4, r4
    1940:	1904      	adds	r4, r0, r4
    1942:	d4e6      	bmi.n	1912 <_sercom_get_async_baud_val+0x5e>
    1944:	000d      	movs	r5, r1
    1946:	40a5      	lsls	r5, r4
    1948:	46a8      	mov	r8, r5
    194a:	000c      	movs	r4, r1
    194c:	4084      	lsls	r4, r0
    194e:	46a1      	mov	r9, r4
		r = r << 1;
    1950:	1892      	adds	r2, r2, r2
    1952:	415b      	adcs	r3, r3
    1954:	0014      	movs	r4, r2
    1956:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1958:	4646      	mov	r6, r8
    195a:	465f      	mov	r7, fp
    195c:	423e      	tst	r6, r7
    195e:	d003      	beq.n	1968 <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    1960:	000e      	movs	r6, r1
    1962:	4326      	orrs	r6, r4
    1964:	0032      	movs	r2, r6
    1966:	002b      	movs	r3, r5
		if (r >= d) {
    1968:	9c02      	ldr	r4, [sp, #8]
    196a:	9d03      	ldr	r5, [sp, #12]
    196c:	429d      	cmp	r5, r3
    196e:	d8e3      	bhi.n	1938 <_sercom_get_async_baud_val+0x84>
    1970:	d1d5      	bne.n	191e <_sercom_get_async_baud_val+0x6a>
    1972:	4294      	cmp	r4, r2
    1974:	d8e0      	bhi.n	1938 <_sercom_get_async_baud_val+0x84>
    1976:	e7d2      	b.n	191e <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1978:	2200      	movs	r2, #0
    197a:	2301      	movs	r3, #1
    197c:	9800      	ldr	r0, [sp, #0]
    197e:	9901      	ldr	r1, [sp, #4]
    1980:	1a12      	subs	r2, r2, r0
    1982:	418b      	sbcs	r3, r1
    1984:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    1986:	0c13      	lsrs	r3, r2, #16
    1988:	040a      	lsls	r2, r1, #16
    198a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    198c:	9b05      	ldr	r3, [sp, #20]
    198e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1990:	2200      	movs	r2, #0
    1992:	e79f      	b.n	18d4 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    1994:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1996:	2b01      	cmp	r3, #1
    1998:	d1f8      	bne.n	198c <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    199a:	0f63      	lsrs	r3, r4, #29
    199c:	9304      	str	r3, [sp, #16]
    199e:	00e3      	lsls	r3, r4, #3
    19a0:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    19a2:	000a      	movs	r2, r1
    19a4:	2300      	movs	r3, #0
    19a6:	2100      	movs	r1, #0
    19a8:	4c34      	ldr	r4, [pc, #208]	; (1a7c <_sercom_get_async_baud_val+0x1c8>)
    19aa:	47a0      	blx	r4
    19ac:	0004      	movs	r4, r0
    19ae:	000d      	movs	r5, r1
    19b0:	2300      	movs	r3, #0
    19b2:	469c      	mov	ip, r3
    19b4:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    19b6:	3320      	adds	r3, #32
    19b8:	469b      	mov	fp, r3
    19ba:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    19bc:	4663      	mov	r3, ip
    19be:	9307      	str	r3, [sp, #28]
    19c0:	e048      	b.n	1a54 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    19c2:	4659      	mov	r1, fp
    19c4:	1bc9      	subs	r1, r1, r7
    19c6:	0030      	movs	r0, r6
    19c8:	40c8      	lsrs	r0, r1
    19ca:	4682      	mov	sl, r0
    19cc:	e010      	b.n	19f0 <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    19ce:	9800      	ldr	r0, [sp, #0]
    19d0:	9901      	ldr	r1, [sp, #4]
    19d2:	1a12      	subs	r2, r2, r0
    19d4:	418b      	sbcs	r3, r1
			q |= bit_shift;
    19d6:	9902      	ldr	r1, [sp, #8]
    19d8:	4648      	mov	r0, r9
    19da:	4301      	orrs	r1, r0
    19dc:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    19de:	3f01      	subs	r7, #1
    19e0:	d325      	bcc.n	1a2e <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    19e2:	2120      	movs	r1, #32
    19e4:	4249      	negs	r1, r1
    19e6:	1879      	adds	r1, r7, r1
    19e8:	d4eb      	bmi.n	19c2 <_sercom_get_async_baud_val+0x10e>
    19ea:	0030      	movs	r0, r6
    19ec:	4088      	lsls	r0, r1
    19ee:	4682      	mov	sl, r0
    19f0:	0031      	movs	r1, r6
    19f2:	40b9      	lsls	r1, r7
    19f4:	4689      	mov	r9, r1
		r = r << 1;
    19f6:	1892      	adds	r2, r2, r2
    19f8:	415b      	adcs	r3, r3
    19fa:	0010      	movs	r0, r2
    19fc:	0019      	movs	r1, r3
		if (n & bit_shift) {
    19fe:	4644      	mov	r4, r8
    1a00:	464d      	mov	r5, r9
    1a02:	402c      	ands	r4, r5
    1a04:	46a4      	mov	ip, r4
    1a06:	4654      	mov	r4, sl
    1a08:	9d04      	ldr	r5, [sp, #16]
    1a0a:	402c      	ands	r4, r5
    1a0c:	46a2      	mov	sl, r4
    1a0e:	4664      	mov	r4, ip
    1a10:	4655      	mov	r5, sl
    1a12:	432c      	orrs	r4, r5
    1a14:	d003      	beq.n	1a1e <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    1a16:	0034      	movs	r4, r6
    1a18:	4304      	orrs	r4, r0
    1a1a:	0022      	movs	r2, r4
    1a1c:	000b      	movs	r3, r1
		if (r >= d) {
    1a1e:	9800      	ldr	r0, [sp, #0]
    1a20:	9901      	ldr	r1, [sp, #4]
    1a22:	4299      	cmp	r1, r3
    1a24:	d8db      	bhi.n	19de <_sercom_get_async_baud_val+0x12a>
    1a26:	d1d2      	bne.n	19ce <_sercom_get_async_baud_val+0x11a>
    1a28:	4290      	cmp	r0, r2
    1a2a:	d8d8      	bhi.n	19de <_sercom_get_async_baud_val+0x12a>
    1a2c:	e7cf      	b.n	19ce <_sercom_get_async_baud_val+0x11a>
    1a2e:	9c00      	ldr	r4, [sp, #0]
    1a30:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    1a32:	9902      	ldr	r1, [sp, #8]
    1a34:	9a07      	ldr	r2, [sp, #28]
    1a36:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1a38:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1a3a:	4911      	ldr	r1, [pc, #68]	; (1a80 <_sercom_get_async_baud_val+0x1cc>)
    1a3c:	428b      	cmp	r3, r1
    1a3e:	d914      	bls.n	1a6a <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1a40:	9b06      	ldr	r3, [sp, #24]
    1a42:	3301      	adds	r3, #1
    1a44:	b2db      	uxtb	r3, r3
    1a46:	0019      	movs	r1, r3
    1a48:	9306      	str	r3, [sp, #24]
    1a4a:	0013      	movs	r3, r2
    1a4c:	3301      	adds	r3, #1
    1a4e:	9307      	str	r3, [sp, #28]
    1a50:	2908      	cmp	r1, #8
    1a52:	d008      	beq.n	1a66 <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1a54:	2300      	movs	r3, #0
    1a56:	9302      	str	r3, [sp, #8]
    1a58:	2200      	movs	r2, #0
    1a5a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1a5c:	213f      	movs	r1, #63	; 0x3f
    1a5e:	9400      	str	r4, [sp, #0]
    1a60:	9501      	str	r5, [sp, #4]
    1a62:	000f      	movs	r7, r1
    1a64:	e7bd      	b.n	19e2 <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1a66:	2240      	movs	r2, #64	; 0x40
    1a68:	e734      	b.n	18d4 <_sercom_get_async_baud_val+0x20>
    1a6a:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    1a6c:	9906      	ldr	r1, [sp, #24]
    1a6e:	2908      	cmp	r1, #8
    1a70:	d100      	bne.n	1a74 <_sercom_get_async_baud_val+0x1c0>
    1a72:	e72f      	b.n	18d4 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    1a74:	034a      	lsls	r2, r1, #13
    1a76:	431a      	orrs	r2, r3
    1a78:	e788      	b.n	198c <_sercom_get_async_baud_val+0xd8>
    1a7a:	46c0      	nop			; (mov r8, r8)
    1a7c:	00008ad9 	.word	0x00008ad9
    1a80:	00001fff 	.word	0x00001fff

00001a84 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1a84:	b510      	push	{r4, lr}
    1a86:	b082      	sub	sp, #8
    1a88:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1a8a:	4b0e      	ldr	r3, [pc, #56]	; (1ac4 <sercom_set_gclk_generator+0x40>)
    1a8c:	781b      	ldrb	r3, [r3, #0]
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d007      	beq.n	1aa2 <sercom_set_gclk_generator+0x1e>
    1a92:	2900      	cmp	r1, #0
    1a94:	d105      	bne.n	1aa2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1a96:	4b0b      	ldr	r3, [pc, #44]	; (1ac4 <sercom_set_gclk_generator+0x40>)
    1a98:	785b      	ldrb	r3, [r3, #1]
    1a9a:	4283      	cmp	r3, r0
    1a9c:	d010      	beq.n	1ac0 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1a9e:	201d      	movs	r0, #29
    1aa0:	e00c      	b.n	1abc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1aa2:	a901      	add	r1, sp, #4
    1aa4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1aa6:	2013      	movs	r0, #19
    1aa8:	4b07      	ldr	r3, [pc, #28]	; (1ac8 <sercom_set_gclk_generator+0x44>)
    1aaa:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1aac:	2013      	movs	r0, #19
    1aae:	4b07      	ldr	r3, [pc, #28]	; (1acc <sercom_set_gclk_generator+0x48>)
    1ab0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1ab2:	4b04      	ldr	r3, [pc, #16]	; (1ac4 <sercom_set_gclk_generator+0x40>)
    1ab4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1ab6:	2201      	movs	r2, #1
    1ab8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1aba:	2000      	movs	r0, #0
}
    1abc:	b002      	add	sp, #8
    1abe:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1ac0:	2000      	movs	r0, #0
    1ac2:	e7fb      	b.n	1abc <sercom_set_gclk_generator+0x38>
    1ac4:	20000248 	.word	0x20000248
    1ac8:	00002eb1 	.word	0x00002eb1
    1acc:	00002e25 	.word	0x00002e25

00001ad0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1ad0:	4b40      	ldr	r3, [pc, #256]	; (1bd4 <_sercom_get_default_pad+0x104>)
    1ad2:	4298      	cmp	r0, r3
    1ad4:	d031      	beq.n	1b3a <_sercom_get_default_pad+0x6a>
    1ad6:	d90a      	bls.n	1aee <_sercom_get_default_pad+0x1e>
    1ad8:	4b3f      	ldr	r3, [pc, #252]	; (1bd8 <_sercom_get_default_pad+0x108>)
    1ada:	4298      	cmp	r0, r3
    1adc:	d04d      	beq.n	1b7a <_sercom_get_default_pad+0xaa>
    1ade:	4b3f      	ldr	r3, [pc, #252]	; (1bdc <_sercom_get_default_pad+0x10c>)
    1ae0:	4298      	cmp	r0, r3
    1ae2:	d05a      	beq.n	1b9a <_sercom_get_default_pad+0xca>
    1ae4:	4b3e      	ldr	r3, [pc, #248]	; (1be0 <_sercom_get_default_pad+0x110>)
    1ae6:	4298      	cmp	r0, r3
    1ae8:	d037      	beq.n	1b5a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1aea:	2000      	movs	r0, #0
}
    1aec:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1aee:	4b3d      	ldr	r3, [pc, #244]	; (1be4 <_sercom_get_default_pad+0x114>)
    1af0:	4298      	cmp	r0, r3
    1af2:	d00c      	beq.n	1b0e <_sercom_get_default_pad+0x3e>
    1af4:	4b3c      	ldr	r3, [pc, #240]	; (1be8 <_sercom_get_default_pad+0x118>)
    1af6:	4298      	cmp	r0, r3
    1af8:	d1f7      	bne.n	1aea <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1afa:	2901      	cmp	r1, #1
    1afc:	d017      	beq.n	1b2e <_sercom_get_default_pad+0x5e>
    1afe:	2900      	cmp	r1, #0
    1b00:	d05d      	beq.n	1bbe <_sercom_get_default_pad+0xee>
    1b02:	2902      	cmp	r1, #2
    1b04:	d015      	beq.n	1b32 <_sercom_get_default_pad+0x62>
    1b06:	2903      	cmp	r1, #3
    1b08:	d015      	beq.n	1b36 <_sercom_get_default_pad+0x66>
	return 0;
    1b0a:	2000      	movs	r0, #0
    1b0c:	e7ee      	b.n	1aec <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b0e:	2901      	cmp	r1, #1
    1b10:	d007      	beq.n	1b22 <_sercom_get_default_pad+0x52>
    1b12:	2900      	cmp	r1, #0
    1b14:	d051      	beq.n	1bba <_sercom_get_default_pad+0xea>
    1b16:	2902      	cmp	r1, #2
    1b18:	d005      	beq.n	1b26 <_sercom_get_default_pad+0x56>
    1b1a:	2903      	cmp	r1, #3
    1b1c:	d005      	beq.n	1b2a <_sercom_get_default_pad+0x5a>
	return 0;
    1b1e:	2000      	movs	r0, #0
    1b20:	e7e4      	b.n	1aec <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b22:	4832      	ldr	r0, [pc, #200]	; (1bec <_sercom_get_default_pad+0x11c>)
    1b24:	e7e2      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b26:	4832      	ldr	r0, [pc, #200]	; (1bf0 <_sercom_get_default_pad+0x120>)
    1b28:	e7e0      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b2a:	4832      	ldr	r0, [pc, #200]	; (1bf4 <_sercom_get_default_pad+0x124>)
    1b2c:	e7de      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b2e:	4832      	ldr	r0, [pc, #200]	; (1bf8 <_sercom_get_default_pad+0x128>)
    1b30:	e7dc      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b32:	4832      	ldr	r0, [pc, #200]	; (1bfc <_sercom_get_default_pad+0x12c>)
    1b34:	e7da      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b36:	4832      	ldr	r0, [pc, #200]	; (1c00 <_sercom_get_default_pad+0x130>)
    1b38:	e7d8      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b3a:	2901      	cmp	r1, #1
    1b3c:	d007      	beq.n	1b4e <_sercom_get_default_pad+0x7e>
    1b3e:	2900      	cmp	r1, #0
    1b40:	d03f      	beq.n	1bc2 <_sercom_get_default_pad+0xf2>
    1b42:	2902      	cmp	r1, #2
    1b44:	d005      	beq.n	1b52 <_sercom_get_default_pad+0x82>
    1b46:	2903      	cmp	r1, #3
    1b48:	d005      	beq.n	1b56 <_sercom_get_default_pad+0x86>
	return 0;
    1b4a:	2000      	movs	r0, #0
    1b4c:	e7ce      	b.n	1aec <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b4e:	482d      	ldr	r0, [pc, #180]	; (1c04 <_sercom_get_default_pad+0x134>)
    1b50:	e7cc      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b52:	482d      	ldr	r0, [pc, #180]	; (1c08 <_sercom_get_default_pad+0x138>)
    1b54:	e7ca      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b56:	482d      	ldr	r0, [pc, #180]	; (1c0c <_sercom_get_default_pad+0x13c>)
    1b58:	e7c8      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b5a:	2901      	cmp	r1, #1
    1b5c:	d007      	beq.n	1b6e <_sercom_get_default_pad+0x9e>
    1b5e:	2900      	cmp	r1, #0
    1b60:	d031      	beq.n	1bc6 <_sercom_get_default_pad+0xf6>
    1b62:	2902      	cmp	r1, #2
    1b64:	d005      	beq.n	1b72 <_sercom_get_default_pad+0xa2>
    1b66:	2903      	cmp	r1, #3
    1b68:	d005      	beq.n	1b76 <_sercom_get_default_pad+0xa6>
	return 0;
    1b6a:	2000      	movs	r0, #0
    1b6c:	e7be      	b.n	1aec <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b6e:	4828      	ldr	r0, [pc, #160]	; (1c10 <_sercom_get_default_pad+0x140>)
    1b70:	e7bc      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b72:	4828      	ldr	r0, [pc, #160]	; (1c14 <_sercom_get_default_pad+0x144>)
    1b74:	e7ba      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b76:	4828      	ldr	r0, [pc, #160]	; (1c18 <_sercom_get_default_pad+0x148>)
    1b78:	e7b8      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b7a:	2901      	cmp	r1, #1
    1b7c:	d007      	beq.n	1b8e <_sercom_get_default_pad+0xbe>
    1b7e:	2900      	cmp	r1, #0
    1b80:	d023      	beq.n	1bca <_sercom_get_default_pad+0xfa>
    1b82:	2902      	cmp	r1, #2
    1b84:	d005      	beq.n	1b92 <_sercom_get_default_pad+0xc2>
    1b86:	2903      	cmp	r1, #3
    1b88:	d005      	beq.n	1b96 <_sercom_get_default_pad+0xc6>
	return 0;
    1b8a:	2000      	movs	r0, #0
    1b8c:	e7ae      	b.n	1aec <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b8e:	4823      	ldr	r0, [pc, #140]	; (1c1c <_sercom_get_default_pad+0x14c>)
    1b90:	e7ac      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b92:	4823      	ldr	r0, [pc, #140]	; (1c20 <_sercom_get_default_pad+0x150>)
    1b94:	e7aa      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b96:	4823      	ldr	r0, [pc, #140]	; (1c24 <_sercom_get_default_pad+0x154>)
    1b98:	e7a8      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1b9a:	2901      	cmp	r1, #1
    1b9c:	d007      	beq.n	1bae <_sercom_get_default_pad+0xde>
    1b9e:	2900      	cmp	r1, #0
    1ba0:	d015      	beq.n	1bce <_sercom_get_default_pad+0xfe>
    1ba2:	2902      	cmp	r1, #2
    1ba4:	d005      	beq.n	1bb2 <_sercom_get_default_pad+0xe2>
    1ba6:	2903      	cmp	r1, #3
    1ba8:	d005      	beq.n	1bb6 <_sercom_get_default_pad+0xe6>
	return 0;
    1baa:	2000      	movs	r0, #0
    1bac:	e79e      	b.n	1aec <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bae:	481e      	ldr	r0, [pc, #120]	; (1c28 <_sercom_get_default_pad+0x158>)
    1bb0:	e79c      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bb2:	481e      	ldr	r0, [pc, #120]	; (1c2c <_sercom_get_default_pad+0x15c>)
    1bb4:	e79a      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bb6:	481e      	ldr	r0, [pc, #120]	; (1c30 <_sercom_get_default_pad+0x160>)
    1bb8:	e798      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bba:	481e      	ldr	r0, [pc, #120]	; (1c34 <_sercom_get_default_pad+0x164>)
    1bbc:	e796      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bbe:	2003      	movs	r0, #3
    1bc0:	e794      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bc2:	481d      	ldr	r0, [pc, #116]	; (1c38 <_sercom_get_default_pad+0x168>)
    1bc4:	e792      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bc6:	481d      	ldr	r0, [pc, #116]	; (1c3c <_sercom_get_default_pad+0x16c>)
    1bc8:	e790      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bca:	481d      	ldr	r0, [pc, #116]	; (1c40 <_sercom_get_default_pad+0x170>)
    1bcc:	e78e      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bce:	481d      	ldr	r0, [pc, #116]	; (1c44 <_sercom_get_default_pad+0x174>)
    1bd0:	e78c      	b.n	1aec <_sercom_get_default_pad+0x1c>
    1bd2:	46c0      	nop			; (mov r8, r8)
    1bd4:	42001000 	.word	0x42001000
    1bd8:	42001800 	.word	0x42001800
    1bdc:	42001c00 	.word	0x42001c00
    1be0:	42001400 	.word	0x42001400
    1be4:	42000800 	.word	0x42000800
    1be8:	42000c00 	.word	0x42000c00
    1bec:	00050003 	.word	0x00050003
    1bf0:	00060003 	.word	0x00060003
    1bf4:	00070003 	.word	0x00070003
    1bf8:	00010003 	.word	0x00010003
    1bfc:	001e0003 	.word	0x001e0003
    1c00:	001f0003 	.word	0x001f0003
    1c04:	000d0002 	.word	0x000d0002
    1c08:	000e0002 	.word	0x000e0002
    1c0c:	000f0002 	.word	0x000f0002
    1c10:	00110003 	.word	0x00110003
    1c14:	00120003 	.word	0x00120003
    1c18:	00130003 	.word	0x00130003
    1c1c:	003f0005 	.word	0x003f0005
    1c20:	003e0005 	.word	0x003e0005
    1c24:	00520005 	.word	0x00520005
    1c28:	00170003 	.word	0x00170003
    1c2c:	00180003 	.word	0x00180003
    1c30:	00190003 	.word	0x00190003
    1c34:	00040003 	.word	0x00040003
    1c38:	000c0002 	.word	0x000c0002
    1c3c:	00100003 	.word	0x00100003
    1c40:	00530005 	.word	0x00530005
    1c44:	00160003 	.word	0x00160003

00001c48 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1c48:	b530      	push	{r4, r5, lr}
    1c4a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1c4c:	4b0b      	ldr	r3, [pc, #44]	; (1c7c <_sercom_get_sercom_inst_index+0x34>)
    1c4e:	466a      	mov	r2, sp
    1c50:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c52:	c232      	stmia	r2!, {r1, r4, r5}
    1c54:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c56:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c58:	9b00      	ldr	r3, [sp, #0]
    1c5a:	4283      	cmp	r3, r0
    1c5c:	d00b      	beq.n	1c76 <_sercom_get_sercom_inst_index+0x2e>
    1c5e:	2301      	movs	r3, #1
    1c60:	009a      	lsls	r2, r3, #2
    1c62:	4669      	mov	r1, sp
    1c64:	5852      	ldr	r2, [r2, r1]
    1c66:	4282      	cmp	r2, r0
    1c68:	d006      	beq.n	1c78 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c6a:	3301      	adds	r3, #1
    1c6c:	2b06      	cmp	r3, #6
    1c6e:	d1f7      	bne.n	1c60 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1c70:	2000      	movs	r0, #0
}
    1c72:	b007      	add	sp, #28
    1c74:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c76:	2300      	movs	r3, #0
			return i;
    1c78:	b2d8      	uxtb	r0, r3
    1c7a:	e7fa      	b.n	1c72 <_sercom_get_sercom_inst_index+0x2a>
    1c7c:	0000b390 	.word	0x0000b390

00001c80 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1c80:	4770      	bx	lr
	...

00001c84 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1c84:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1c86:	4b0a      	ldr	r3, [pc, #40]	; (1cb0 <_sercom_set_handler+0x2c>)
    1c88:	781b      	ldrb	r3, [r3, #0]
    1c8a:	2b00      	cmp	r3, #0
    1c8c:	d10c      	bne.n	1ca8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1c8e:	4f09      	ldr	r7, [pc, #36]	; (1cb4 <_sercom_set_handler+0x30>)
    1c90:	4e09      	ldr	r6, [pc, #36]	; (1cb8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1c92:	4d0a      	ldr	r5, [pc, #40]	; (1cbc <_sercom_set_handler+0x38>)
    1c94:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1c96:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1c98:	195a      	adds	r2, r3, r5
    1c9a:	6014      	str	r4, [r2, #0]
    1c9c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c9e:	2b18      	cmp	r3, #24
    1ca0:	d1f9      	bne.n	1c96 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1ca2:	2201      	movs	r2, #1
    1ca4:	4b02      	ldr	r3, [pc, #8]	; (1cb0 <_sercom_set_handler+0x2c>)
    1ca6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1ca8:	0080      	lsls	r0, r0, #2
    1caa:	4b02      	ldr	r3, [pc, #8]	; (1cb4 <_sercom_set_handler+0x30>)
    1cac:	50c1      	str	r1, [r0, r3]
}
    1cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cb0:	2000024a 	.word	0x2000024a
    1cb4:	2000024c 	.word	0x2000024c
    1cb8:	00001c81 	.word	0x00001c81
    1cbc:	2000113c 	.word	0x2000113c

00001cc0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1cc0:	b500      	push	{lr}
    1cc2:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1cc4:	2309      	movs	r3, #9
    1cc6:	466a      	mov	r2, sp
    1cc8:	7013      	strb	r3, [r2, #0]
    1cca:	3301      	adds	r3, #1
    1ccc:	7053      	strb	r3, [r2, #1]
    1cce:	3301      	adds	r3, #1
    1cd0:	7093      	strb	r3, [r2, #2]
    1cd2:	3301      	adds	r3, #1
    1cd4:	70d3      	strb	r3, [r2, #3]
    1cd6:	3301      	adds	r3, #1
    1cd8:	7113      	strb	r3, [r2, #4]
    1cda:	3301      	adds	r3, #1
    1cdc:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1cde:	4b03      	ldr	r3, [pc, #12]	; (1cec <_sercom_get_interrupt_vector+0x2c>)
    1ce0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1ce2:	466b      	mov	r3, sp
    1ce4:	5618      	ldrsb	r0, [r3, r0]
}
    1ce6:	b003      	add	sp, #12
    1ce8:	bd00      	pop	{pc}
    1cea:	46c0      	nop			; (mov r8, r8)
    1cec:	00001c49 	.word	0x00001c49

00001cf0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1cf0:	b510      	push	{r4, lr}
    1cf2:	4b02      	ldr	r3, [pc, #8]	; (1cfc <SERCOM0_Handler+0xc>)
    1cf4:	681b      	ldr	r3, [r3, #0]
    1cf6:	2000      	movs	r0, #0
    1cf8:	4798      	blx	r3
    1cfa:	bd10      	pop	{r4, pc}
    1cfc:	2000024c 	.word	0x2000024c

00001d00 <SERCOM1_Handler>:
    1d00:	b510      	push	{r4, lr}
    1d02:	4b02      	ldr	r3, [pc, #8]	; (1d0c <SERCOM1_Handler+0xc>)
    1d04:	685b      	ldr	r3, [r3, #4]
    1d06:	2001      	movs	r0, #1
    1d08:	4798      	blx	r3
    1d0a:	bd10      	pop	{r4, pc}
    1d0c:	2000024c 	.word	0x2000024c

00001d10 <SERCOM2_Handler>:
    1d10:	b510      	push	{r4, lr}
    1d12:	4b02      	ldr	r3, [pc, #8]	; (1d1c <SERCOM2_Handler+0xc>)
    1d14:	689b      	ldr	r3, [r3, #8]
    1d16:	2002      	movs	r0, #2
    1d18:	4798      	blx	r3
    1d1a:	bd10      	pop	{r4, pc}
    1d1c:	2000024c 	.word	0x2000024c

00001d20 <SERCOM3_Handler>:
    1d20:	b510      	push	{r4, lr}
    1d22:	4b02      	ldr	r3, [pc, #8]	; (1d2c <SERCOM3_Handler+0xc>)
    1d24:	68db      	ldr	r3, [r3, #12]
    1d26:	2003      	movs	r0, #3
    1d28:	4798      	blx	r3
    1d2a:	bd10      	pop	{r4, pc}
    1d2c:	2000024c 	.word	0x2000024c

00001d30 <SERCOM4_Handler>:
    1d30:	b510      	push	{r4, lr}
    1d32:	4b02      	ldr	r3, [pc, #8]	; (1d3c <SERCOM4_Handler+0xc>)
    1d34:	691b      	ldr	r3, [r3, #16]
    1d36:	2004      	movs	r0, #4
    1d38:	4798      	blx	r3
    1d3a:	bd10      	pop	{r4, pc}
    1d3c:	2000024c 	.word	0x2000024c

00001d40 <SERCOM5_Handler>:
    1d40:	b510      	push	{r4, lr}
    1d42:	4b02      	ldr	r3, [pc, #8]	; (1d4c <SERCOM5_Handler+0xc>)
    1d44:	695b      	ldr	r3, [r3, #20]
    1d46:	2005      	movs	r0, #5
    1d48:	4798      	blx	r3
    1d4a:	bd10      	pop	{r4, pc}
    1d4c:	2000024c 	.word	0x2000024c

00001d50 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1d50:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d52:	46d6      	mov	lr, sl
    1d54:	464f      	mov	r7, r9
    1d56:	b580      	push	{r7, lr}
    1d58:	b08b      	sub	sp, #44	; 0x2c
    1d5a:	4681      	mov	r9, r0
    1d5c:	000f      	movs	r7, r1
    1d5e:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1d60:	0003      	movs	r3, r0
    1d62:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1d64:	680b      	ldr	r3, [r1, #0]
    1d66:	079b      	lsls	r3, r3, #30
    1d68:	d409      	bmi.n	1d7e <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1d6a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1d6c:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1d6e:	07db      	lsls	r3, r3, #31
    1d70:	d400      	bmi.n	1d74 <spi_init+0x24>
    1d72:	e098      	b.n	1ea6 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1d74:	b00b      	add	sp, #44	; 0x2c
    1d76:	bc0c      	pop	{r2, r3}
    1d78:	4691      	mov	r9, r2
    1d7a:	469a      	mov	sl, r3
    1d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    1d7e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1d80:	9305      	str	r3, [sp, #20]
    1d82:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1d84:	9306      	str	r3, [sp, #24]
    1d86:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1d88:	9307      	str	r3, [sp, #28]
    1d8a:	6b53      	ldr	r3, [r2, #52]	; 0x34
    1d8c:	9308      	str	r3, [sp, #32]
    1d8e:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1d90:	ab05      	add	r3, sp, #20
    1d92:	9301      	str	r3, [sp, #4]
    1d94:	e00a      	b.n	1dac <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1d96:	0038      	movs	r0, r7
    1d98:	4b93      	ldr	r3, [pc, #588]	; (1fe8 <spi_init+0x298>)
    1d9a:	4798      	blx	r3
    1d9c:	e00c      	b.n	1db8 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    1d9e:	230f      	movs	r3, #15
    1da0:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    1da2:	4281      	cmp	r1, r0
    1da4:	d12d      	bne.n	1e02 <spi_init+0xb2>
    1da6:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1da8:	2e04      	cmp	r6, #4
    1daa:	d02f      	beq.n	1e0c <spi_init+0xbc>
    1dac:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1dae:	00b3      	lsls	r3, r6, #2
    1db0:	9a01      	ldr	r2, [sp, #4]
    1db2:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    1db4:	2800      	cmp	r0, #0
    1db6:	d0ee      	beq.n	1d96 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    1db8:	1c43      	adds	r3, r0, #1
    1dba:	d0f4      	beq.n	1da6 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    1dbc:	0401      	lsls	r1, r0, #16
    1dbe:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    1dc0:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    1dc2:	b2c3      	uxtb	r3, r0
    1dc4:	469c      	mov	ip, r3
		return NULL;
    1dc6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1dc8:	0602      	lsls	r2, r0, #24
    1dca:	d405      	bmi.n	1dd8 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    1dcc:	4663      	mov	r3, ip
    1dce:	095b      	lsrs	r3, r3, #5
    1dd0:	01db      	lsls	r3, r3, #7
    1dd2:	4a86      	ldr	r2, [pc, #536]	; (1fec <spi_init+0x29c>)
    1dd4:	4692      	mov	sl, r2
    1dd6:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    1dd8:	221f      	movs	r2, #31
    1dda:	4660      	mov	r0, ip
    1ddc:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1dde:	1898      	adds	r0, r3, r2
    1de0:	3040      	adds	r0, #64	; 0x40
    1de2:	7800      	ldrb	r0, [r0, #0]
    1de4:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    1de6:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1de8:	4655      	mov	r5, sl
    1dea:	07ed      	lsls	r5, r5, #31
    1dec:	d5d9      	bpl.n	1da2 <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    1dee:	0852      	lsrs	r2, r2, #1
    1df0:	189b      	adds	r3, r3, r2
    1df2:	3330      	adds	r3, #48	; 0x30
    1df4:	7818      	ldrb	r0, [r3, #0]
    1df6:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    1df8:	4663      	mov	r3, ip
    1dfa:	07db      	lsls	r3, r3, #31
    1dfc:	d5cf      	bpl.n	1d9e <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    1dfe:	0900      	lsrs	r0, r0, #4
    1e00:	e7cf      	b.n	1da2 <spi_init+0x52>
			module->hw = NULL;
    1e02:	2300      	movs	r3, #0
    1e04:	464a      	mov	r2, r9
    1e06:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    1e08:	201c      	movs	r0, #28
    1e0a:	e7b3      	b.n	1d74 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    1e0c:	2013      	movs	r0, #19
    1e0e:	4b78      	ldr	r3, [pc, #480]	; (1ff0 <spi_init+0x2a0>)
    1e10:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1e12:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    1e14:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    1e16:	2a01      	cmp	r2, #1
    1e18:	d027      	beq.n	1e6a <spi_init+0x11a>
	ctrla |= config->mux_setting;
    1e1a:	6863      	ldr	r3, [r4, #4]
    1e1c:	68a2      	ldr	r2, [r4, #8]
    1e1e:	4313      	orrs	r3, r2
    1e20:	68e2      	ldr	r2, [r4, #12]
    1e22:	4313      	orrs	r3, r2
    1e24:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    1e26:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    1e28:	7c61      	ldrb	r1, [r4, #17]
    1e2a:	2900      	cmp	r1, #0
    1e2c:	d001      	beq.n	1e32 <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1e2e:	2180      	movs	r1, #128	; 0x80
    1e30:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1e32:	7ca1      	ldrb	r1, [r4, #18]
    1e34:	2900      	cmp	r1, #0
    1e36:	d002      	beq.n	1e3e <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1e38:	2180      	movs	r1, #128	; 0x80
    1e3a:	0289      	lsls	r1, r1, #10
    1e3c:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    1e3e:	7ce1      	ldrb	r1, [r4, #19]
    1e40:	2900      	cmp	r1, #0
    1e42:	d002      	beq.n	1e4a <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1e44:	2180      	movs	r1, #128	; 0x80
    1e46:	0089      	lsls	r1, r1, #2
    1e48:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    1e4a:	7d21      	ldrb	r1, [r4, #20]
    1e4c:	2900      	cmp	r1, #0
    1e4e:	d002      	beq.n	1e56 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1e50:	2180      	movs	r1, #128	; 0x80
    1e52:	0189      	lsls	r1, r1, #6
    1e54:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    1e56:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    1e58:	2002      	movs	r0, #2
    1e5a:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    1e5c:	428b      	cmp	r3, r1
    1e5e:	d018      	beq.n	1e92 <spi_init+0x142>
	module->hw = NULL;
    1e60:	2300      	movs	r3, #0
    1e62:	464a      	mov	r2, r9
    1e64:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    1e66:	201c      	movs	r0, #28
    1e68:	e784      	b.n	1d74 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    1e6a:	aa04      	add	r2, sp, #16
    1e6c:	0001      	movs	r1, r0
    1e6e:	69a0      	ldr	r0, [r4, #24]
    1e70:	4b60      	ldr	r3, [pc, #384]	; (1ff4 <spi_init+0x2a4>)
    1e72:	4798      	blx	r3
    1e74:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1e76:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1e78:	2b00      	cmp	r3, #0
    1e7a:	d000      	beq.n	1e7e <spi_init+0x12e>
    1e7c:	e77a      	b.n	1d74 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1e7e:	7b3b      	ldrb	r3, [r7, #12]
    1e80:	b2db      	uxtb	r3, r3
    1e82:	aa04      	add	r2, sp, #16
    1e84:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    1e86:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1e88:	429a      	cmp	r2, r3
    1e8a:	d000      	beq.n	1e8e <spi_init+0x13e>
    1e8c:	e772      	b.n	1d74 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    1e8e:	350c      	adds	r5, #12
    1e90:	e7c3      	b.n	1e1a <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    1e92:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    1e94:	4293      	cmp	r3, r2
    1e96:	d1e3      	bne.n	1e60 <spi_init+0x110>
		module->mode           = config->mode;
    1e98:	7823      	ldrb	r3, [r4, #0]
    1e9a:	464a      	mov	r2, r9
    1e9c:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    1e9e:	7c23      	ldrb	r3, [r4, #16]
    1ea0:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    1ea2:	2000      	movs	r0, #0
    1ea4:	e766      	b.n	1d74 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ea6:	0008      	movs	r0, r1
    1ea8:	4b53      	ldr	r3, [pc, #332]	; (1ff8 <spi_init+0x2a8>)
    1eaa:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
    1eac:	4a53      	ldr	r2, [pc, #332]	; (1ffc <spi_init+0x2ac>)
    1eae:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1eb0:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1eb2:	2301      	movs	r3, #1
    1eb4:	40ab      	lsls	r3, r5
    1eb6:	430b      	orrs	r3, r1
    1eb8:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1eba:	a909      	add	r1, sp, #36	; 0x24
    1ebc:	2624      	movs	r6, #36	; 0x24
    1ebe:	5da3      	ldrb	r3, [r4, r6]
    1ec0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ec2:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1ec4:	b2c5      	uxtb	r5, r0
    1ec6:	0028      	movs	r0, r5
    1ec8:	4b4d      	ldr	r3, [pc, #308]	; (2000 <STACK_SIZE>)
    1eca:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1ecc:	0028      	movs	r0, r5
    1ece:	4b4d      	ldr	r3, [pc, #308]	; (2004 <STACK_SIZE+0x4>)
    1ed0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1ed2:	5da0      	ldrb	r0, [r4, r6]
    1ed4:	2100      	movs	r1, #0
    1ed6:	4b4c      	ldr	r3, [pc, #304]	; (2008 <STACK_SIZE+0x8>)
    1ed8:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1eda:	7823      	ldrb	r3, [r4, #0]
    1edc:	2b01      	cmp	r3, #1
    1ede:	d019      	beq.n	1f14 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1ee0:	464b      	mov	r3, r9
    1ee2:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1ee4:	ab04      	add	r3, sp, #16
    1ee6:	2280      	movs	r2, #128	; 0x80
    1ee8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1eea:	2200      	movs	r2, #0
    1eec:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1eee:	2101      	movs	r1, #1
    1ef0:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    1ef2:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1ef4:	7823      	ldrb	r3, [r4, #0]
    1ef6:	2b00      	cmp	r3, #0
    1ef8:	d101      	bne.n	1efe <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1efa:	ab04      	add	r3, sp, #16
    1efc:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1efe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1f00:	9305      	str	r3, [sp, #20]
    1f02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f04:	9306      	str	r3, [sp, #24]
    1f06:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1f08:	9307      	str	r3, [sp, #28]
    1f0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1f0c:	9308      	str	r3, [sp, #32]
    1f0e:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1f10:	ad05      	add	r5, sp, #20
    1f12:	e011      	b.n	1f38 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1f14:	683b      	ldr	r3, [r7, #0]
    1f16:	220c      	movs	r2, #12
    1f18:	4313      	orrs	r3, r2
    1f1a:	603b      	str	r3, [r7, #0]
    1f1c:	e7e0      	b.n	1ee0 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1f1e:	0030      	movs	r0, r6
    1f20:	4b31      	ldr	r3, [pc, #196]	; (1fe8 <spi_init+0x298>)
    1f22:	4798      	blx	r3
    1f24:	e00d      	b.n	1f42 <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1f26:	a904      	add	r1, sp, #16
    1f28:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1f2a:	0c00      	lsrs	r0, r0, #16
    1f2c:	b2c0      	uxtb	r0, r0
    1f2e:	4b37      	ldr	r3, [pc, #220]	; (200c <STACK_SIZE+0xc>)
    1f30:	4798      	blx	r3
    1f32:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1f34:	2f04      	cmp	r7, #4
    1f36:	d007      	beq.n	1f48 <spi_init+0x1f8>
    1f38:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1f3a:	00bb      	lsls	r3, r7, #2
    1f3c:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    1f3e:	2800      	cmp	r0, #0
    1f40:	d0ed      	beq.n	1f1e <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    1f42:	1c43      	adds	r3, r0, #1
    1f44:	d1ef      	bne.n	1f26 <spi_init+0x1d6>
    1f46:	e7f4      	b.n	1f32 <spi_init+0x1e2>
	module->mode             = config->mode;
    1f48:	7823      	ldrb	r3, [r4, #0]
    1f4a:	464a      	mov	r2, r9
    1f4c:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    1f4e:	7c23      	ldrb	r3, [r4, #16]
    1f50:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    1f52:	7ca3      	ldrb	r3, [r4, #18]
    1f54:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    1f56:	7d23      	ldrb	r3, [r4, #20]
    1f58:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    1f5a:	2200      	movs	r2, #0
    1f5c:	ab02      	add	r3, sp, #8
    1f5e:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1f60:	7823      	ldrb	r3, [r4, #0]
    1f62:	2b01      	cmp	r3, #1
    1f64:	d028      	beq.n	1fb8 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    1f66:	6863      	ldr	r3, [r4, #4]
    1f68:	68a2      	ldr	r2, [r4, #8]
    1f6a:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1f6c:	68e2      	ldr	r2, [r4, #12]
    1f6e:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    1f70:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    1f72:	7c62      	ldrb	r2, [r4, #17]
    1f74:	2a00      	cmp	r2, #0
    1f76:	d103      	bne.n	1f80 <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1f78:	4a25      	ldr	r2, [pc, #148]	; (2010 <STACK_SIZE+0x10>)
    1f7a:	7892      	ldrb	r2, [r2, #2]
    1f7c:	0792      	lsls	r2, r2, #30
    1f7e:	d501      	bpl.n	1f84 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1f80:	2280      	movs	r2, #128	; 0x80
    1f82:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    1f84:	7ca2      	ldrb	r2, [r4, #18]
    1f86:	2a00      	cmp	r2, #0
    1f88:	d002      	beq.n	1f90 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1f8a:	2280      	movs	r2, #128	; 0x80
    1f8c:	0292      	lsls	r2, r2, #10
    1f8e:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    1f90:	7ce2      	ldrb	r2, [r4, #19]
    1f92:	2a00      	cmp	r2, #0
    1f94:	d002      	beq.n	1f9c <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1f96:	2280      	movs	r2, #128	; 0x80
    1f98:	0092      	lsls	r2, r2, #2
    1f9a:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1f9c:	7d22      	ldrb	r2, [r4, #20]
    1f9e:	2a00      	cmp	r2, #0
    1fa0:	d002      	beq.n	1fa8 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1fa2:	2280      	movs	r2, #128	; 0x80
    1fa4:	0192      	lsls	r2, r2, #6
    1fa6:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    1fa8:	6832      	ldr	r2, [r6, #0]
    1faa:	4313      	orrs	r3, r2
    1fac:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    1fae:	6873      	ldr	r3, [r6, #4]
    1fb0:	430b      	orrs	r3, r1
    1fb2:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    1fb4:	2000      	movs	r0, #0
    1fb6:	e6dd      	b.n	1d74 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1fb8:	464b      	mov	r3, r9
    1fba:	6818      	ldr	r0, [r3, #0]
    1fbc:	4b0e      	ldr	r3, [pc, #56]	; (1ff8 <spi_init+0x2a8>)
    1fbe:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1fc0:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1fc2:	b2c0      	uxtb	r0, r0
    1fc4:	4b0a      	ldr	r3, [pc, #40]	; (1ff0 <spi_init+0x2a0>)
    1fc6:	4798      	blx	r3
    1fc8:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    1fca:	ab02      	add	r3, sp, #8
    1fcc:	1d9a      	adds	r2, r3, #6
    1fce:	69a0      	ldr	r0, [r4, #24]
    1fd0:	4b08      	ldr	r3, [pc, #32]	; (1ff4 <spi_init+0x2a4>)
    1fd2:	4798      	blx	r3
    1fd4:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1fd6:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1fd8:	2b00      	cmp	r3, #0
    1fda:	d000      	beq.n	1fde <spi_init+0x28e>
    1fdc:	e6ca      	b.n	1d74 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    1fde:	ab02      	add	r3, sp, #8
    1fe0:	3306      	adds	r3, #6
    1fe2:	781b      	ldrb	r3, [r3, #0]
    1fe4:	7333      	strb	r3, [r6, #12]
    1fe6:	e7be      	b.n	1f66 <spi_init+0x216>
    1fe8:	00001ad1 	.word	0x00001ad1
    1fec:	41004400 	.word	0x41004400
    1ff0:	00002ecd 	.word	0x00002ecd
    1ff4:	0000188d 	.word	0x0000188d
    1ff8:	00001c49 	.word	0x00001c49
    1ffc:	40000400 	.word	0x40000400
    2000:	00002eb1 	.word	0x00002eb1
    2004:	00002e25 	.word	0x00002e25
    2008:	00001a85 	.word	0x00001a85
    200c:	00002fa9 	.word	0x00002fa9
    2010:	41002000 	.word	0x41002000

00002014 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2014:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2016:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2018:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    201a:	2c01      	cmp	r4, #1
    201c:	d001      	beq.n	2022 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    201e:	0018      	movs	r0, r3
    2020:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    2022:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    2024:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    2026:	2c00      	cmp	r4, #0
    2028:	d1f9      	bne.n	201e <spi_select_slave+0xa>
		if (select) {
    202a:	2a00      	cmp	r2, #0
    202c:	d058      	beq.n	20e0 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    202e:	784b      	ldrb	r3, [r1, #1]
    2030:	2b00      	cmp	r3, #0
    2032:	d044      	beq.n	20be <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2034:	6803      	ldr	r3, [r0, #0]
    2036:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    2038:	07db      	lsls	r3, r3, #31
    203a:	d410      	bmi.n	205e <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    203c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    203e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2040:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2042:	2900      	cmp	r1, #0
    2044:	d104      	bne.n	2050 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    2046:	0953      	lsrs	r3, r2, #5
    2048:	01db      	lsls	r3, r3, #7
    204a:	492e      	ldr	r1, [pc, #184]	; (2104 <spi_select_slave+0xf0>)
    204c:	468c      	mov	ip, r1
    204e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2050:	211f      	movs	r1, #31
    2052:	4011      	ands	r1, r2
    2054:	2201      	movs	r2, #1
    2056:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    2058:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    205a:	2305      	movs	r3, #5
    205c:	e7df      	b.n	201e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    205e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2060:	09d4      	lsrs	r4, r2, #7
		return NULL;
    2062:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2064:	2c00      	cmp	r4, #0
    2066:	d104      	bne.n	2072 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    2068:	0953      	lsrs	r3, r2, #5
    206a:	01db      	lsls	r3, r3, #7
    206c:	4c25      	ldr	r4, [pc, #148]	; (2104 <spi_select_slave+0xf0>)
    206e:	46a4      	mov	ip, r4
    2070:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2072:	241f      	movs	r4, #31
    2074:	4014      	ands	r4, r2
    2076:	2201      	movs	r2, #1
    2078:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    207a:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    207c:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    207e:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2080:	07d2      	lsls	r2, r2, #31
    2082:	d501      	bpl.n	2088 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2084:	788a      	ldrb	r2, [r1, #2]
    2086:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    2088:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    208a:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    208c:	2a00      	cmp	r2, #0
    208e:	d1c6      	bne.n	201e <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2090:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    2092:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2094:	7e13      	ldrb	r3, [r2, #24]
    2096:	420b      	tst	r3, r1
    2098:	d0fc      	beq.n	2094 <spi_select_slave+0x80>
    209a:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    209c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    209e:	0749      	lsls	r1, r1, #29
    20a0:	d5bd      	bpl.n	201e <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    20a2:	8b53      	ldrh	r3, [r2, #26]
    20a4:	075b      	lsls	r3, r3, #29
    20a6:	d501      	bpl.n	20ac <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    20a8:	2304      	movs	r3, #4
    20aa:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    20ac:	7983      	ldrb	r3, [r0, #6]
    20ae:	2b01      	cmp	r3, #1
    20b0:	d002      	beq.n	20b8 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    20b2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    20b4:	2300      	movs	r3, #0
    20b6:	e7b2      	b.n	201e <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    20b8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    20ba:	2300      	movs	r3, #0
    20bc:	e7af      	b.n	201e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    20be:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    20c0:	09d1      	lsrs	r1, r2, #7
		return NULL;
    20c2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    20c4:	2900      	cmp	r1, #0
    20c6:	d104      	bne.n	20d2 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    20c8:	0953      	lsrs	r3, r2, #5
    20ca:	01db      	lsls	r3, r3, #7
    20cc:	490d      	ldr	r1, [pc, #52]	; (2104 <spi_select_slave+0xf0>)
    20ce:	468c      	mov	ip, r1
    20d0:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    20d2:	211f      	movs	r1, #31
    20d4:	4011      	ands	r1, r2
    20d6:	2201      	movs	r2, #1
    20d8:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    20da:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    20dc:	2300      	movs	r3, #0
    20de:	e79e      	b.n	201e <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    20e0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    20e2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    20e4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    20e6:	2900      	cmp	r1, #0
    20e8:	d104      	bne.n	20f4 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    20ea:	0953      	lsrs	r3, r2, #5
    20ec:	01db      	lsls	r3, r3, #7
    20ee:	4905      	ldr	r1, [pc, #20]	; (2104 <spi_select_slave+0xf0>)
    20f0:	468c      	mov	ip, r1
    20f2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    20f4:	211f      	movs	r1, #31
    20f6:	4011      	ands	r1, r2
    20f8:	2201      	movs	r2, #1
    20fa:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    20fc:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    20fe:	2300      	movs	r3, #0
    2100:	e78d      	b.n	201e <spi_select_slave+0xa>
    2102:	46c0      	nop			; (mov r8, r8)
    2104:	41004400 	.word	0x41004400

00002108 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2108:	b5f0      	push	{r4, r5, r6, r7, lr}
    210a:	46de      	mov	lr, fp
    210c:	4657      	mov	r7, sl
    210e:	464e      	mov	r6, r9
    2110:	4645      	mov	r5, r8
    2112:	b5e0      	push	{r5, r6, r7, lr}
    2114:	b091      	sub	sp, #68	; 0x44
    2116:	0005      	movs	r5, r0
    2118:	000c      	movs	r4, r1
    211a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    211c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    211e:	0008      	movs	r0, r1
    2120:	4bbb      	ldr	r3, [pc, #748]	; (2410 <usart_init+0x308>)
    2122:	4798      	blx	r3
    2124:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2126:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2128:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    212a:	07db      	lsls	r3, r3, #31
    212c:	d506      	bpl.n	213c <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    212e:	b011      	add	sp, #68	; 0x44
    2130:	bc3c      	pop	{r2, r3, r4, r5}
    2132:	4690      	mov	r8, r2
    2134:	4699      	mov	r9, r3
    2136:	46a2      	mov	sl, r4
    2138:	46ab      	mov	fp, r5
    213a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    213c:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    213e:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2140:	079b      	lsls	r3, r3, #30
    2142:	d4f4      	bmi.n	212e <usart_init+0x26>
    2144:	49b3      	ldr	r1, [pc, #716]	; (2414 <usart_init+0x30c>)
    2146:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2148:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    214a:	2301      	movs	r3, #1
    214c:	40bb      	lsls	r3, r7
    214e:	4303      	orrs	r3, r0
    2150:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    2152:	a90f      	add	r1, sp, #60	; 0x3c
    2154:	272d      	movs	r7, #45	; 0x2d
    2156:	5df3      	ldrb	r3, [r6, r7]
    2158:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    215a:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    215c:	b2d3      	uxtb	r3, r2
    215e:	9302      	str	r3, [sp, #8]
    2160:	0018      	movs	r0, r3
    2162:	4bad      	ldr	r3, [pc, #692]	; (2418 <usart_init+0x310>)
    2164:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2166:	9802      	ldr	r0, [sp, #8]
    2168:	4bac      	ldr	r3, [pc, #688]	; (241c <usart_init+0x314>)
    216a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    216c:	5df0      	ldrb	r0, [r6, r7]
    216e:	2100      	movs	r1, #0
    2170:	4bab      	ldr	r3, [pc, #684]	; (2420 <usart_init+0x318>)
    2172:	4798      	blx	r3
	module->character_size = config->character_size;
    2174:	7af3      	ldrb	r3, [r6, #11]
    2176:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    2178:	2324      	movs	r3, #36	; 0x24
    217a:	5cf3      	ldrb	r3, [r6, r3]
    217c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    217e:	2325      	movs	r3, #37	; 0x25
    2180:	5cf3      	ldrb	r3, [r6, r3]
    2182:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    2184:	7ef3      	ldrb	r3, [r6, #27]
    2186:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2188:	7f33      	ldrb	r3, [r6, #28]
    218a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    218c:	682b      	ldr	r3, [r5, #0]
    218e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2190:	0018      	movs	r0, r3
    2192:	4b9f      	ldr	r3, [pc, #636]	; (2410 <usart_init+0x308>)
    2194:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2196:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    2198:	2200      	movs	r2, #0
    219a:	230e      	movs	r3, #14
    219c:	a906      	add	r1, sp, #24
    219e:	468c      	mov	ip, r1
    21a0:	4463      	add	r3, ip
    21a2:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    21a4:	8a32      	ldrh	r2, [r6, #16]
    21a6:	9202      	str	r2, [sp, #8]
    21a8:	2380      	movs	r3, #128	; 0x80
    21aa:	01db      	lsls	r3, r3, #7
    21ac:	429a      	cmp	r2, r3
    21ae:	d100      	bne.n	21b2 <usart_init+0xaa>
    21b0:	e09c      	b.n	22ec <usart_init+0x1e4>
    21b2:	d90f      	bls.n	21d4 <usart_init+0xcc>
    21b4:	23c0      	movs	r3, #192	; 0xc0
    21b6:	01db      	lsls	r3, r3, #7
    21b8:	9a02      	ldr	r2, [sp, #8]
    21ba:	429a      	cmp	r2, r3
    21bc:	d100      	bne.n	21c0 <usart_init+0xb8>
    21be:	e090      	b.n	22e2 <usart_init+0x1da>
    21c0:	2380      	movs	r3, #128	; 0x80
    21c2:	021b      	lsls	r3, r3, #8
    21c4:	429a      	cmp	r2, r3
    21c6:	d000      	beq.n	21ca <usart_init+0xc2>
    21c8:	e11d      	b.n	2406 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    21ca:	2303      	movs	r3, #3
    21cc:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    21ce:	2300      	movs	r3, #0
    21d0:	9307      	str	r3, [sp, #28]
    21d2:	e008      	b.n	21e6 <usart_init+0xde>
	switch (config->sample_rate) {
    21d4:	2380      	movs	r3, #128	; 0x80
    21d6:	019b      	lsls	r3, r3, #6
    21d8:	429a      	cmp	r2, r3
    21da:	d000      	beq.n	21de <usart_init+0xd6>
    21dc:	e113      	b.n	2406 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    21de:	2310      	movs	r3, #16
    21e0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    21e2:	3b0f      	subs	r3, #15
    21e4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    21e6:	6833      	ldr	r3, [r6, #0]
    21e8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    21ea:	68f3      	ldr	r3, [r6, #12]
    21ec:	469b      	mov	fp, r3
		config->sample_adjustment |
    21ee:	6973      	ldr	r3, [r6, #20]
    21f0:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    21f2:	7e33      	ldrb	r3, [r6, #24]
    21f4:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    21f6:	2326      	movs	r3, #38	; 0x26
    21f8:	5cf3      	ldrb	r3, [r6, r3]
    21fa:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    21fc:	6873      	ldr	r3, [r6, #4]
    21fe:	4699      	mov	r9, r3
	switch (transfer_mode)
    2200:	2b00      	cmp	r3, #0
    2202:	d100      	bne.n	2206 <usart_init+0xfe>
    2204:	e09e      	b.n	2344 <usart_init+0x23c>
    2206:	2380      	movs	r3, #128	; 0x80
    2208:	055b      	lsls	r3, r3, #21
    220a:	4599      	cmp	r9, r3
    220c:	d100      	bne.n	2210 <usart_init+0x108>
    220e:	e082      	b.n	2316 <usart_init+0x20e>
	if(config->encoding_format_enable) {
    2210:	7e73      	ldrb	r3, [r6, #25]
    2212:	2b00      	cmp	r3, #0
    2214:	d002      	beq.n	221c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    2216:	7eb3      	ldrb	r3, [r6, #26]
    2218:	4642      	mov	r2, r8
    221a:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
    221c:	682a      	ldr	r2, [r5, #0]
    221e:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
    2220:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2222:	2b00      	cmp	r3, #0
    2224:	d1fc      	bne.n	2220 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    2226:	330e      	adds	r3, #14
    2228:	aa06      	add	r2, sp, #24
    222a:	4694      	mov	ip, r2
    222c:	4463      	add	r3, ip
    222e:	881b      	ldrh	r3, [r3, #0]
    2230:	4642      	mov	r2, r8
    2232:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    2234:	9b05      	ldr	r3, [sp, #20]
    2236:	465a      	mov	r2, fp
    2238:	4313      	orrs	r3, r2
    223a:	9a03      	ldr	r2, [sp, #12]
    223c:	4313      	orrs	r3, r2
    223e:	464a      	mov	r2, r9
    2240:	4313      	orrs	r3, r2
    2242:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2244:	9b04      	ldr	r3, [sp, #16]
    2246:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    2248:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    224a:	4653      	mov	r3, sl
    224c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    224e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    2250:	2327      	movs	r3, #39	; 0x27
    2252:	5cf3      	ldrb	r3, [r6, r3]
    2254:	2b00      	cmp	r3, #0
    2256:	d101      	bne.n	225c <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2258:	3304      	adds	r3, #4
    225a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    225c:	7e73      	ldrb	r3, [r6, #25]
    225e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2260:	7f32      	ldrb	r2, [r6, #28]
    2262:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2264:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2266:	7f72      	ldrb	r2, [r6, #29]
    2268:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    226a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    226c:	2224      	movs	r2, #36	; 0x24
    226e:	5cb2      	ldrb	r2, [r6, r2]
    2270:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2272:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2274:	2225      	movs	r2, #37	; 0x25
    2276:	5cb2      	ldrb	r2, [r6, r2]
    2278:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    227a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    227c:	7af1      	ldrb	r1, [r6, #11]
    227e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2280:	8933      	ldrh	r3, [r6, #8]
    2282:	2bff      	cmp	r3, #255	; 0xff
    2284:	d100      	bne.n	2288 <usart_init+0x180>
    2286:	e081      	b.n	238c <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2288:	2280      	movs	r2, #128	; 0x80
    228a:	0452      	lsls	r2, r2, #17
    228c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    228e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    2290:	232c      	movs	r3, #44	; 0x2c
    2292:	5cf3      	ldrb	r3, [r6, r3]
    2294:	2b00      	cmp	r3, #0
    2296:	d103      	bne.n	22a0 <usart_init+0x198>
    2298:	4b62      	ldr	r3, [pc, #392]	; (2424 <usart_init+0x31c>)
    229a:	789b      	ldrb	r3, [r3, #2]
    229c:	079b      	lsls	r3, r3, #30
    229e:	d501      	bpl.n	22a4 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    22a0:	2380      	movs	r3, #128	; 0x80
    22a2:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    22a4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    22a6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    22a8:	2b00      	cmp	r3, #0
    22aa:	d1fc      	bne.n	22a6 <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    22ac:	4643      	mov	r3, r8
    22ae:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    22b0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    22b2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    22b4:	2b00      	cmp	r3, #0
    22b6:	d1fc      	bne.n	22b2 <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    22b8:	4643      	mov	r3, r8
    22ba:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    22bc:	ab0e      	add	r3, sp, #56	; 0x38
    22be:	2280      	movs	r2, #128	; 0x80
    22c0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    22c2:	2200      	movs	r2, #0
    22c4:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    22c6:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    22c8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    22ca:	6b33      	ldr	r3, [r6, #48]	; 0x30
    22cc:	930a      	str	r3, [sp, #40]	; 0x28
    22ce:	6b73      	ldr	r3, [r6, #52]	; 0x34
    22d0:	930b      	str	r3, [sp, #44]	; 0x2c
    22d2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    22d4:	930c      	str	r3, [sp, #48]	; 0x30
    22d6:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    22d8:	9302      	str	r3, [sp, #8]
    22da:	930d      	str	r3, [sp, #52]	; 0x34
    22dc:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    22de:	ae0a      	add	r6, sp, #40	; 0x28
    22e0:	e063      	b.n	23aa <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    22e2:	2308      	movs	r3, #8
    22e4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    22e6:	3b07      	subs	r3, #7
    22e8:	9307      	str	r3, [sp, #28]
    22ea:	e77c      	b.n	21e6 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    22ec:	6833      	ldr	r3, [r6, #0]
    22ee:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    22f0:	68f3      	ldr	r3, [r6, #12]
    22f2:	469b      	mov	fp, r3
		config->sample_adjustment |
    22f4:	6973      	ldr	r3, [r6, #20]
    22f6:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    22f8:	7e33      	ldrb	r3, [r6, #24]
    22fa:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    22fc:	2326      	movs	r3, #38	; 0x26
    22fe:	5cf3      	ldrb	r3, [r6, r3]
    2300:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    2302:	6873      	ldr	r3, [r6, #4]
    2304:	4699      	mov	r9, r3
	switch (transfer_mode)
    2306:	2b00      	cmp	r3, #0
    2308:	d018      	beq.n	233c <usart_init+0x234>
    230a:	2380      	movs	r3, #128	; 0x80
    230c:	055b      	lsls	r3, r3, #21
    230e:	4599      	cmp	r9, r3
    2310:	d001      	beq.n	2316 <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    2312:	2000      	movs	r0, #0
    2314:	e025      	b.n	2362 <usart_init+0x25a>
			if (!config->use_external_clock) {
    2316:	2327      	movs	r3, #39	; 0x27
    2318:	5cf3      	ldrb	r3, [r6, r3]
    231a:	2b00      	cmp	r3, #0
    231c:	d000      	beq.n	2320 <usart_init+0x218>
    231e:	e777      	b.n	2210 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    2320:	6a33      	ldr	r3, [r6, #32]
    2322:	001f      	movs	r7, r3
    2324:	b2c0      	uxtb	r0, r0
    2326:	4b40      	ldr	r3, [pc, #256]	; (2428 <usart_init+0x320>)
    2328:	4798      	blx	r3
    232a:	0001      	movs	r1, r0
    232c:	220e      	movs	r2, #14
    232e:	ab06      	add	r3, sp, #24
    2330:	469c      	mov	ip, r3
    2332:	4462      	add	r2, ip
    2334:	0038      	movs	r0, r7
    2336:	4b3d      	ldr	r3, [pc, #244]	; (242c <usart_init+0x324>)
    2338:	4798      	blx	r3
    233a:	e012      	b.n	2362 <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    233c:	2308      	movs	r3, #8
    233e:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2340:	2300      	movs	r3, #0
    2342:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    2344:	2327      	movs	r3, #39	; 0x27
    2346:	5cf3      	ldrb	r3, [r6, r3]
    2348:	2b00      	cmp	r3, #0
    234a:	d00e      	beq.n	236a <usart_init+0x262>
				status_code =
    234c:	9b06      	ldr	r3, [sp, #24]
    234e:	9300      	str	r3, [sp, #0]
    2350:	9b07      	ldr	r3, [sp, #28]
    2352:	220e      	movs	r2, #14
    2354:	a906      	add	r1, sp, #24
    2356:	468c      	mov	ip, r1
    2358:	4462      	add	r2, ip
    235a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    235c:	6a30      	ldr	r0, [r6, #32]
    235e:	4f34      	ldr	r7, [pc, #208]	; (2430 <usart_init+0x328>)
    2360:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    2362:	2800      	cmp	r0, #0
    2364:	d000      	beq.n	2368 <usart_init+0x260>
    2366:	e6e2      	b.n	212e <usart_init+0x26>
    2368:	e752      	b.n	2210 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    236a:	6a33      	ldr	r3, [r6, #32]
    236c:	001f      	movs	r7, r3
    236e:	b2c0      	uxtb	r0, r0
    2370:	4b2d      	ldr	r3, [pc, #180]	; (2428 <usart_init+0x320>)
    2372:	4798      	blx	r3
    2374:	0001      	movs	r1, r0
				status_code =
    2376:	9b06      	ldr	r3, [sp, #24]
    2378:	9300      	str	r3, [sp, #0]
    237a:	9b07      	ldr	r3, [sp, #28]
    237c:	220e      	movs	r2, #14
    237e:	a806      	add	r0, sp, #24
    2380:	4684      	mov	ip, r0
    2382:	4462      	add	r2, ip
    2384:	0038      	movs	r0, r7
    2386:	4f2a      	ldr	r7, [pc, #168]	; (2430 <usart_init+0x328>)
    2388:	47b8      	blx	r7
    238a:	e7ea      	b.n	2362 <usart_init+0x25a>
		if(config->lin_slave_enable) {
    238c:	7ef3      	ldrb	r3, [r6, #27]
    238e:	2b00      	cmp	r3, #0
    2390:	d100      	bne.n	2394 <usart_init+0x28c>
    2392:	e77d      	b.n	2290 <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2394:	2380      	movs	r3, #128	; 0x80
    2396:	04db      	lsls	r3, r3, #19
    2398:	431f      	orrs	r7, r3
    239a:	e779      	b.n	2290 <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    239c:	0020      	movs	r0, r4
    239e:	4b25      	ldr	r3, [pc, #148]	; (2434 <usart_init+0x32c>)
    23a0:	4798      	blx	r3
    23a2:	e007      	b.n	23b4 <usart_init+0x2ac>
    23a4:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    23a6:	2f04      	cmp	r7, #4
    23a8:	d00d      	beq.n	23c6 <usart_init+0x2be>
    23aa:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    23ac:	00bb      	lsls	r3, r7, #2
    23ae:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    23b0:	2800      	cmp	r0, #0
    23b2:	d0f3      	beq.n	239c <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    23b4:	1c43      	adds	r3, r0, #1
    23b6:	d0f5      	beq.n	23a4 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    23b8:	a90e      	add	r1, sp, #56	; 0x38
    23ba:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    23bc:	0c00      	lsrs	r0, r0, #16
    23be:	b2c0      	uxtb	r0, r0
    23c0:	4b1d      	ldr	r3, [pc, #116]	; (2438 <usart_init+0x330>)
    23c2:	4798      	blx	r3
    23c4:	e7ee      	b.n	23a4 <usart_init+0x29c>
		module->callback[i]            = NULL;
    23c6:	2300      	movs	r3, #0
    23c8:	60eb      	str	r3, [r5, #12]
    23ca:	612b      	str	r3, [r5, #16]
    23cc:	616b      	str	r3, [r5, #20]
    23ce:	61ab      	str	r3, [r5, #24]
    23d0:	61eb      	str	r3, [r5, #28]
    23d2:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    23d4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    23d6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    23d8:	2200      	movs	r2, #0
    23da:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    23dc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    23de:	3330      	adds	r3, #48	; 0x30
    23e0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    23e2:	3301      	adds	r3, #1
    23e4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    23e6:	3301      	adds	r3, #1
    23e8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    23ea:	3301      	adds	r3, #1
    23ec:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    23ee:	6828      	ldr	r0, [r5, #0]
    23f0:	4b07      	ldr	r3, [pc, #28]	; (2410 <usart_init+0x308>)
    23f2:	4798      	blx	r3
    23f4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    23f6:	4911      	ldr	r1, [pc, #68]	; (243c <usart_init+0x334>)
    23f8:	4b11      	ldr	r3, [pc, #68]	; (2440 <usart_init+0x338>)
    23fa:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    23fc:	00a4      	lsls	r4, r4, #2
    23fe:	4b11      	ldr	r3, [pc, #68]	; (2444 <usart_init+0x33c>)
    2400:	50e5      	str	r5, [r4, r3]
	return status_code;
    2402:	2000      	movs	r0, #0
    2404:	e693      	b.n	212e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2406:	2310      	movs	r3, #16
    2408:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    240a:	2300      	movs	r3, #0
    240c:	9307      	str	r3, [sp, #28]
    240e:	e6ea      	b.n	21e6 <usart_init+0xde>
    2410:	00001c49 	.word	0x00001c49
    2414:	40000400 	.word	0x40000400
    2418:	00002eb1 	.word	0x00002eb1
    241c:	00002e25 	.word	0x00002e25
    2420:	00001a85 	.word	0x00001a85
    2424:	41002000 	.word	0x41002000
    2428:	00002ecd 	.word	0x00002ecd
    242c:	0000188d 	.word	0x0000188d
    2430:	000018b5 	.word	0x000018b5
    2434:	00001ad1 	.word	0x00001ad1
    2438:	00002fa9 	.word	0x00002fa9
    243c:	000025c9 	.word	0x000025c9
    2440:	00001c85 	.word	0x00001c85
    2444:	2000113c 	.word	0x2000113c

00002448 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2448:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    244a:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    244c:	2a00      	cmp	r2, #0
    244e:	d101      	bne.n	2454 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    2450:	0018      	movs	r0, r3
    2452:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    2454:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    2456:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2458:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    245a:	2a00      	cmp	r2, #0
    245c:	d1f8      	bne.n	2450 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    245e:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    2460:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2462:	2a00      	cmp	r2, #0
    2464:	d1fc      	bne.n	2460 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    2466:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2468:	2102      	movs	r1, #2
    246a:	7e1a      	ldrb	r2, [r3, #24]
    246c:	420a      	tst	r2, r1
    246e:	d0fc      	beq.n	246a <usart_write_wait+0x22>
	return STATUS_OK;
    2470:	2300      	movs	r3, #0
    2472:	e7ed      	b.n	2450 <usart_write_wait+0x8>

00002474 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2474:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2476:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    2478:	2a00      	cmp	r2, #0
    247a:	d101      	bne.n	2480 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    247c:	0018      	movs	r0, r3
    247e:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    2480:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2482:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2484:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    2486:	2a00      	cmp	r2, #0
    2488:	d1f8      	bne.n	247c <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    248a:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    248c:	7e10      	ldrb	r0, [r2, #24]
    248e:	0740      	lsls	r0, r0, #29
    2490:	d5f4      	bpl.n	247c <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    2492:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2494:	2b00      	cmp	r3, #0
    2496:	d1fc      	bne.n	2492 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2498:	8b53      	ldrh	r3, [r2, #26]
    249a:	b2db      	uxtb	r3, r3
	if (error_code) {
    249c:	0698      	lsls	r0, r3, #26
    249e:	d01d      	beq.n	24dc <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    24a0:	0798      	lsls	r0, r3, #30
    24a2:	d503      	bpl.n	24ac <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    24a4:	2302      	movs	r3, #2
    24a6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    24a8:	3318      	adds	r3, #24
    24aa:	e7e7      	b.n	247c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    24ac:	0758      	lsls	r0, r3, #29
    24ae:	d503      	bpl.n	24b8 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    24b0:	2304      	movs	r3, #4
    24b2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    24b4:	331a      	adds	r3, #26
    24b6:	e7e1      	b.n	247c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    24b8:	07d8      	lsls	r0, r3, #31
    24ba:	d503      	bpl.n	24c4 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    24bc:	2301      	movs	r3, #1
    24be:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    24c0:	3312      	adds	r3, #18
    24c2:	e7db      	b.n	247c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    24c4:	06d8      	lsls	r0, r3, #27
    24c6:	d503      	bpl.n	24d0 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    24c8:	2310      	movs	r3, #16
    24ca:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    24cc:	3332      	adds	r3, #50	; 0x32
    24ce:	e7d5      	b.n	247c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    24d0:	069b      	lsls	r3, r3, #26
    24d2:	d503      	bpl.n	24dc <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    24d4:	2320      	movs	r3, #32
    24d6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    24d8:	3321      	adds	r3, #33	; 0x21
    24da:	e7cf      	b.n	247c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    24dc:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    24de:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    24e0:	2300      	movs	r3, #0
    24e2:	e7cb      	b.n	247c <usart_read_wait+0x8>

000024e4 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    24e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24e6:	0006      	movs	r6, r0
    24e8:	000c      	movs	r4, r1
    24ea:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    24ec:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    24ee:	4b0a      	ldr	r3, [pc, #40]	; (2518 <_usart_write_buffer+0x34>)
    24f0:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    24f2:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    24f4:	b29b      	uxth	r3, r3
    24f6:	2b00      	cmp	r3, #0
    24f8:	d003      	beq.n	2502 <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    24fa:	4b08      	ldr	r3, [pc, #32]	; (251c <_usart_write_buffer+0x38>)
    24fc:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    24fe:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    2500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    2502:	85f5      	strh	r5, [r6, #46]	; 0x2e
    2504:	4b05      	ldr	r3, [pc, #20]	; (251c <_usart_write_buffer+0x38>)
    2506:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    2508:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    250a:	2205      	movs	r2, #5
    250c:	2333      	movs	r3, #51	; 0x33
    250e:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    2510:	3b32      	subs	r3, #50	; 0x32
    2512:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    2514:	2000      	movs	r0, #0
    2516:	e7f3      	b.n	2500 <_usart_write_buffer+0x1c>
    2518:	00001555 	.word	0x00001555
    251c:	00001595 	.word	0x00001595

00002520 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2522:	0004      	movs	r4, r0
    2524:	000d      	movs	r5, r1
    2526:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2528:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    252a:	4b0f      	ldr	r3, [pc, #60]	; (2568 <_usart_read_buffer+0x48>)
    252c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    252e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    2530:	b29b      	uxth	r3, r3
    2532:	2b00      	cmp	r3, #0
    2534:	d003      	beq.n	253e <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    2536:	4b0d      	ldr	r3, [pc, #52]	; (256c <_usart_read_buffer+0x4c>)
    2538:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    253a:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    253c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    253e:	85a6      	strh	r6, [r4, #44]	; 0x2c
    2540:	4b0a      	ldr	r3, [pc, #40]	; (256c <_usart_read_buffer+0x4c>)
    2542:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    2544:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2546:	2205      	movs	r2, #5
    2548:	2332      	movs	r3, #50	; 0x32
    254a:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    254c:	3b2e      	subs	r3, #46	; 0x2e
    254e:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    2550:	7a23      	ldrb	r3, [r4, #8]
    2552:	2b00      	cmp	r3, #0
    2554:	d001      	beq.n	255a <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2556:	2320      	movs	r3, #32
    2558:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    255a:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    255c:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    255e:	2b00      	cmp	r3, #0
    2560:	d0ec      	beq.n	253c <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    2562:	2308      	movs	r3, #8
    2564:	75bb      	strb	r3, [r7, #22]
    2566:	e7e9      	b.n	253c <_usart_read_buffer+0x1c>
    2568:	00001555 	.word	0x00001555
    256c:	00001595 	.word	0x00001595

00002570 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2570:	1c93      	adds	r3, r2, #2
    2572:	009b      	lsls	r3, r3, #2
    2574:	18c3      	adds	r3, r0, r3
    2576:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2578:	2130      	movs	r1, #48	; 0x30
    257a:	2301      	movs	r3, #1
    257c:	4093      	lsls	r3, r2
    257e:	001a      	movs	r2, r3
    2580:	5c43      	ldrb	r3, [r0, r1]
    2582:	4313      	orrs	r3, r2
    2584:	5443      	strb	r3, [r0, r1]
}
    2586:	4770      	bx	lr

00002588 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2588:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    258a:	2317      	movs	r3, #23
	if (length == 0) {
    258c:	2a00      	cmp	r2, #0
    258e:	d101      	bne.n	2594 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    2590:	0018      	movs	r0, r3
    2592:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    2594:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    2596:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    2598:	2c00      	cmp	r4, #0
    259a:	d0f9      	beq.n	2590 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    259c:	4b01      	ldr	r3, [pc, #4]	; (25a4 <usart_write_buffer_job+0x1c>)
    259e:	4798      	blx	r3
    25a0:	0003      	movs	r3, r0
    25a2:	e7f5      	b.n	2590 <usart_write_buffer_job+0x8>
    25a4:	000024e5 	.word	0x000024e5

000025a8 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    25a8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    25aa:	2317      	movs	r3, #23
	if (length == 0) {
    25ac:	2a00      	cmp	r2, #0
    25ae:	d101      	bne.n	25b4 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    25b0:	0018      	movs	r0, r3
    25b2:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    25b4:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    25b6:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    25b8:	2c00      	cmp	r4, #0
    25ba:	d0f9      	beq.n	25b0 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    25bc:	4b01      	ldr	r3, [pc, #4]	; (25c4 <usart_read_buffer_job+0x1c>)
    25be:	4798      	blx	r3
    25c0:	0003      	movs	r3, r0
    25c2:	e7f5      	b.n	25b0 <usart_read_buffer_job+0x8>
    25c4:	00002521 	.word	0x00002521

000025c8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    25c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    25ca:	0080      	lsls	r0, r0, #2
    25cc:	4b62      	ldr	r3, [pc, #392]	; (2758 <_usart_interrupt_handler+0x190>)
    25ce:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    25d0:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    25d2:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    25d4:	2b00      	cmp	r3, #0
    25d6:	d1fc      	bne.n	25d2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    25d8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    25da:	7da6      	ldrb	r6, [r4, #22]
    25dc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    25de:	2330      	movs	r3, #48	; 0x30
    25e0:	5ceb      	ldrb	r3, [r5, r3]
    25e2:	2231      	movs	r2, #49	; 0x31
    25e4:	5caf      	ldrb	r7, [r5, r2]
    25e6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    25e8:	07f3      	lsls	r3, r6, #31
    25ea:	d522      	bpl.n	2632 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    25ec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    25ee:	b29b      	uxth	r3, r3
    25f0:	2b00      	cmp	r3, #0
    25f2:	d01c      	beq.n	262e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    25f4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    25f6:	7813      	ldrb	r3, [r2, #0]
    25f8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    25fa:	1c51      	adds	r1, r2, #1
    25fc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    25fe:	7969      	ldrb	r1, [r5, #5]
    2600:	2901      	cmp	r1, #1
    2602:	d00e      	beq.n	2622 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2604:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2606:	05db      	lsls	r3, r3, #23
    2608:	0ddb      	lsrs	r3, r3, #23
    260a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    260c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    260e:	3b01      	subs	r3, #1
    2610:	b29b      	uxth	r3, r3
    2612:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2614:	2b00      	cmp	r3, #0
    2616:	d10c      	bne.n	2632 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2618:	3301      	adds	r3, #1
    261a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    261c:	3301      	adds	r3, #1
    261e:	75a3      	strb	r3, [r4, #22]
    2620:	e007      	b.n	2632 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2622:	7851      	ldrb	r1, [r2, #1]
    2624:	0209      	lsls	r1, r1, #8
    2626:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    2628:	3202      	adds	r2, #2
    262a:	62aa      	str	r2, [r5, #40]	; 0x28
    262c:	e7eb      	b.n	2606 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    262e:	2301      	movs	r3, #1
    2630:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2632:	07b3      	lsls	r3, r6, #30
    2634:	d506      	bpl.n	2644 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2636:	2302      	movs	r3, #2
    2638:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    263a:	2200      	movs	r2, #0
    263c:	3331      	adds	r3, #49	; 0x31
    263e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2640:	07fb      	lsls	r3, r7, #31
    2642:	d41a      	bmi.n	267a <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2644:	0773      	lsls	r3, r6, #29
    2646:	d565      	bpl.n	2714 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    2648:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    264a:	b29b      	uxth	r3, r3
    264c:	2b00      	cmp	r3, #0
    264e:	d05f      	beq.n	2710 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2650:	8b63      	ldrh	r3, [r4, #26]
    2652:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2654:	071a      	lsls	r2, r3, #28
    2656:	d414      	bmi.n	2682 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2658:	223f      	movs	r2, #63	; 0x3f
    265a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    265c:	2b00      	cmp	r3, #0
    265e:	d034      	beq.n	26ca <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2660:	079a      	lsls	r2, r3, #30
    2662:	d511      	bpl.n	2688 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2664:	221a      	movs	r2, #26
    2666:	2332      	movs	r3, #50	; 0x32
    2668:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    266a:	3b30      	subs	r3, #48	; 0x30
    266c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    266e:	077b      	lsls	r3, r7, #29
    2670:	d550      	bpl.n	2714 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2672:	0028      	movs	r0, r5
    2674:	696b      	ldr	r3, [r5, #20]
    2676:	4798      	blx	r3
    2678:	e04c      	b.n	2714 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    267a:	0028      	movs	r0, r5
    267c:	68eb      	ldr	r3, [r5, #12]
    267e:	4798      	blx	r3
    2680:	e7e0      	b.n	2644 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2682:	2237      	movs	r2, #55	; 0x37
    2684:	4013      	ands	r3, r2
    2686:	e7e9      	b.n	265c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2688:	075a      	lsls	r2, r3, #29
    268a:	d505      	bpl.n	2698 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    268c:	221e      	movs	r2, #30
    268e:	2332      	movs	r3, #50	; 0x32
    2690:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2692:	3b2e      	subs	r3, #46	; 0x2e
    2694:	8363      	strh	r3, [r4, #26]
    2696:	e7ea      	b.n	266e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2698:	07da      	lsls	r2, r3, #31
    269a:	d505      	bpl.n	26a8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    269c:	2213      	movs	r2, #19
    269e:	2332      	movs	r3, #50	; 0x32
    26a0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    26a2:	3b31      	subs	r3, #49	; 0x31
    26a4:	8363      	strh	r3, [r4, #26]
    26a6:	e7e2      	b.n	266e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    26a8:	06da      	lsls	r2, r3, #27
    26aa:	d505      	bpl.n	26b8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    26ac:	2242      	movs	r2, #66	; 0x42
    26ae:	2332      	movs	r3, #50	; 0x32
    26b0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    26b2:	3b22      	subs	r3, #34	; 0x22
    26b4:	8363      	strh	r3, [r4, #26]
    26b6:	e7da      	b.n	266e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    26b8:	2220      	movs	r2, #32
    26ba:	421a      	tst	r2, r3
    26bc:	d0d7      	beq.n	266e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    26be:	3221      	adds	r2, #33	; 0x21
    26c0:	2332      	movs	r3, #50	; 0x32
    26c2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    26c4:	3b12      	subs	r3, #18
    26c6:	8363      	strh	r3, [r4, #26]
    26c8:	e7d1      	b.n	266e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    26ca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    26cc:	05db      	lsls	r3, r3, #23
    26ce:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    26d0:	b2da      	uxtb	r2, r3
    26d2:	6a69      	ldr	r1, [r5, #36]	; 0x24
    26d4:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    26d6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    26d8:	1c51      	adds	r1, r2, #1
    26da:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    26dc:	7969      	ldrb	r1, [r5, #5]
    26de:	2901      	cmp	r1, #1
    26e0:	d010      	beq.n	2704 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    26e2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    26e4:	3b01      	subs	r3, #1
    26e6:	b29b      	uxth	r3, r3
    26e8:	85ab      	strh	r3, [r5, #44]	; 0x2c
    26ea:	2b00      	cmp	r3, #0
    26ec:	d112      	bne.n	2714 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26ee:	3304      	adds	r3, #4
    26f0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    26f2:	2200      	movs	r2, #0
    26f4:	332e      	adds	r3, #46	; 0x2e
    26f6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    26f8:	07bb      	lsls	r3, r7, #30
    26fa:	d50b      	bpl.n	2714 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    26fc:	0028      	movs	r0, r5
    26fe:	692b      	ldr	r3, [r5, #16]
    2700:	4798      	blx	r3
    2702:	e007      	b.n	2714 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2704:	0a1b      	lsrs	r3, r3, #8
    2706:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2708:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    270a:	3301      	adds	r3, #1
    270c:	626b      	str	r3, [r5, #36]	; 0x24
    270e:	e7e8      	b.n	26e2 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2710:	2304      	movs	r3, #4
    2712:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2714:	06f3      	lsls	r3, r6, #27
    2716:	d504      	bpl.n	2722 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2718:	2310      	movs	r3, #16
    271a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    271c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    271e:	06fb      	lsls	r3, r7, #27
    2720:	d40e      	bmi.n	2740 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2722:	06b3      	lsls	r3, r6, #26
    2724:	d504      	bpl.n	2730 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2726:	2320      	movs	r3, #32
    2728:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    272a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    272c:	073b      	lsls	r3, r7, #28
    272e:	d40b      	bmi.n	2748 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2730:	0733      	lsls	r3, r6, #28
    2732:	d504      	bpl.n	273e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2734:	2308      	movs	r3, #8
    2736:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2738:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    273a:	06bb      	lsls	r3, r7, #26
    273c:	d408      	bmi.n	2750 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    273e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2740:	0028      	movs	r0, r5
    2742:	69eb      	ldr	r3, [r5, #28]
    2744:	4798      	blx	r3
    2746:	e7ec      	b.n	2722 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2748:	0028      	movs	r0, r5
    274a:	69ab      	ldr	r3, [r5, #24]
    274c:	4798      	blx	r3
    274e:	e7ef      	b.n	2730 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2750:	6a2b      	ldr	r3, [r5, #32]
    2752:	0028      	movs	r0, r5
    2754:	4798      	blx	r3
}
    2756:	e7f2      	b.n	273e <_usart_interrupt_handler+0x176>
    2758:	2000113c 	.word	0x2000113c

0000275c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    275c:	b510      	push	{r4, lr}
	switch (clock_source) {
    275e:	2808      	cmp	r0, #8
    2760:	d803      	bhi.n	276a <system_clock_source_get_hz+0xe>
    2762:	0080      	lsls	r0, r0, #2
    2764:	4b1b      	ldr	r3, [pc, #108]	; (27d4 <system_clock_source_get_hz+0x78>)
    2766:	581b      	ldr	r3, [r3, r0]
    2768:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    276a:	2000      	movs	r0, #0
    276c:	e030      	b.n	27d0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    276e:	4b1a      	ldr	r3, [pc, #104]	; (27d8 <system_clock_source_get_hz+0x7c>)
    2770:	6918      	ldr	r0, [r3, #16]
    2772:	e02d      	b.n	27d0 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2774:	4b19      	ldr	r3, [pc, #100]	; (27dc <system_clock_source_get_hz+0x80>)
    2776:	6a1b      	ldr	r3, [r3, #32]
    2778:	059b      	lsls	r3, r3, #22
    277a:	0f9b      	lsrs	r3, r3, #30
    277c:	4818      	ldr	r0, [pc, #96]	; (27e0 <system_clock_source_get_hz+0x84>)
    277e:	40d8      	lsrs	r0, r3
    2780:	e026      	b.n	27d0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2782:	4b15      	ldr	r3, [pc, #84]	; (27d8 <system_clock_source_get_hz+0x7c>)
    2784:	6958      	ldr	r0, [r3, #20]
    2786:	e023      	b.n	27d0 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2788:	4b13      	ldr	r3, [pc, #76]	; (27d8 <system_clock_source_get_hz+0x7c>)
    278a:	681b      	ldr	r3, [r3, #0]
			return 0;
    278c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    278e:	079b      	lsls	r3, r3, #30
    2790:	d51e      	bpl.n	27d0 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2792:	4912      	ldr	r1, [pc, #72]	; (27dc <system_clock_source_get_hz+0x80>)
    2794:	2210      	movs	r2, #16
    2796:	68cb      	ldr	r3, [r1, #12]
    2798:	421a      	tst	r2, r3
    279a:	d0fc      	beq.n	2796 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    279c:	4b0e      	ldr	r3, [pc, #56]	; (27d8 <system_clock_source_get_hz+0x7c>)
    279e:	681b      	ldr	r3, [r3, #0]
    27a0:	075b      	lsls	r3, r3, #29
    27a2:	d401      	bmi.n	27a8 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    27a4:	480f      	ldr	r0, [pc, #60]	; (27e4 <system_clock_source_get_hz+0x88>)
    27a6:	e013      	b.n	27d0 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    27a8:	2000      	movs	r0, #0
    27aa:	4b0f      	ldr	r3, [pc, #60]	; (27e8 <system_clock_source_get_hz+0x8c>)
    27ac:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    27ae:	4b0a      	ldr	r3, [pc, #40]	; (27d8 <system_clock_source_get_hz+0x7c>)
    27b0:	689b      	ldr	r3, [r3, #8]
    27b2:	041b      	lsls	r3, r3, #16
    27b4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    27b6:	4358      	muls	r0, r3
    27b8:	e00a      	b.n	27d0 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    27ba:	2350      	movs	r3, #80	; 0x50
    27bc:	4a07      	ldr	r2, [pc, #28]	; (27dc <system_clock_source_get_hz+0x80>)
    27be:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    27c0:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    27c2:	075b      	lsls	r3, r3, #29
    27c4:	d504      	bpl.n	27d0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    27c6:	4b04      	ldr	r3, [pc, #16]	; (27d8 <system_clock_source_get_hz+0x7c>)
    27c8:	68d8      	ldr	r0, [r3, #12]
    27ca:	e001      	b.n	27d0 <system_clock_source_get_hz+0x74>
		return 32768UL;
    27cc:	2080      	movs	r0, #128	; 0x80
    27ce:	0200      	lsls	r0, r0, #8
	}
}
    27d0:	bd10      	pop	{r4, pc}
    27d2:	46c0      	nop			; (mov r8, r8)
    27d4:	0000b3a8 	.word	0x0000b3a8
    27d8:	20000264 	.word	0x20000264
    27dc:	40000800 	.word	0x40000800
    27e0:	007a1200 	.word	0x007a1200
    27e4:	02dc6c00 	.word	0x02dc6c00
    27e8:	00002ecd 	.word	0x00002ecd

000027ec <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    27ec:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    27ee:	490c      	ldr	r1, [pc, #48]	; (2820 <system_clock_source_osc8m_set_config+0x34>)
    27f0:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    27f2:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    27f4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    27f6:	7840      	ldrb	r0, [r0, #1]
    27f8:	2201      	movs	r2, #1
    27fa:	4010      	ands	r0, r2
    27fc:	0180      	lsls	r0, r0, #6
    27fe:	2640      	movs	r6, #64	; 0x40
    2800:	43b3      	bics	r3, r6
    2802:	4303      	orrs	r3, r0
    2804:	402a      	ands	r2, r5
    2806:	01d2      	lsls	r2, r2, #7
    2808:	2080      	movs	r0, #128	; 0x80
    280a:	4383      	bics	r3, r0
    280c:	4313      	orrs	r3, r2
    280e:	2203      	movs	r2, #3
    2810:	4022      	ands	r2, r4
    2812:	0212      	lsls	r2, r2, #8
    2814:	4803      	ldr	r0, [pc, #12]	; (2824 <system_clock_source_osc8m_set_config+0x38>)
    2816:	4003      	ands	r3, r0
    2818:	4313      	orrs	r3, r2
    281a:	620b      	str	r3, [r1, #32]
}
    281c:	bd70      	pop	{r4, r5, r6, pc}
    281e:	46c0      	nop			; (mov r8, r8)
    2820:	40000800 	.word	0x40000800
    2824:	fffffcff 	.word	0xfffffcff

00002828 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2828:	b5f0      	push	{r4, r5, r6, r7, lr}
    282a:	46ce      	mov	lr, r9
    282c:	4647      	mov	r7, r8
    282e:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    2830:	4b19      	ldr	r3, [pc, #100]	; (2898 <system_clock_source_osc32k_set_config+0x70>)
    2832:	4699      	mov	r9, r3
    2834:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2836:	7841      	ldrb	r1, [r0, #1]
    2838:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    283a:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    283c:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    283e:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    2840:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    2842:	7880      	ldrb	r0, [r0, #2]
    2844:	2101      	movs	r1, #1
    2846:	4008      	ands	r0, r1
    2848:	0080      	lsls	r0, r0, #2
    284a:	2204      	movs	r2, #4
    284c:	4393      	bics	r3, r2
    284e:	4303      	orrs	r3, r0
    2850:	4660      	mov	r0, ip
    2852:	4008      	ands	r0, r1
    2854:	00c0      	lsls	r0, r0, #3
    2856:	3204      	adds	r2, #4
    2858:	4393      	bics	r3, r2
    285a:	4303      	orrs	r3, r0
    285c:	0038      	movs	r0, r7
    285e:	4008      	ands	r0, r1
    2860:	0180      	lsls	r0, r0, #6
    2862:	2740      	movs	r7, #64	; 0x40
    2864:	43bb      	bics	r3, r7
    2866:	4303      	orrs	r3, r0
    2868:	0030      	movs	r0, r6
    286a:	4008      	ands	r0, r1
    286c:	01c0      	lsls	r0, r0, #7
    286e:	2680      	movs	r6, #128	; 0x80
    2870:	43b3      	bics	r3, r6
    2872:	4303      	orrs	r3, r0
    2874:	2007      	movs	r0, #7
    2876:	4005      	ands	r5, r0
    2878:	022d      	lsls	r5, r5, #8
    287a:	4808      	ldr	r0, [pc, #32]	; (289c <system_clock_source_osc32k_set_config+0x74>)
    287c:	4003      	ands	r3, r0
    287e:	432b      	orrs	r3, r5
    2880:	4021      	ands	r1, r4
    2882:	0309      	lsls	r1, r1, #12
    2884:	4806      	ldr	r0, [pc, #24]	; (28a0 <system_clock_source_osc32k_set_config+0x78>)
    2886:	4003      	ands	r3, r0
    2888:	430b      	orrs	r3, r1
    288a:	464a      	mov	r2, r9
    288c:	6193      	str	r3, [r2, #24]
}
    288e:	bc0c      	pop	{r2, r3}
    2890:	4690      	mov	r8, r2
    2892:	4699      	mov	r9, r3
    2894:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2896:	46c0      	nop			; (mov r8, r8)
    2898:	40000800 	.word	0x40000800
    289c:	fffff8ff 	.word	0xfffff8ff
    28a0:	ffffefff 	.word	0xffffefff

000028a4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    28a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28a6:	46de      	mov	lr, fp
    28a8:	4657      	mov	r7, sl
    28aa:	464e      	mov	r6, r9
    28ac:	4645      	mov	r5, r8
    28ae:	b5e0      	push	{r5, r6, r7, lr}
    28b0:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    28b2:	4b26      	ldr	r3, [pc, #152]	; (294c <system_clock_source_xosc32k_set_config+0xa8>)
    28b4:	469b      	mov	fp, r3
    28b6:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    28b8:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    28ba:	7800      	ldrb	r0, [r0, #0]
    28bc:	4242      	negs	r2, r0
    28be:	4142      	adcs	r2, r0
    28c0:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    28c2:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    28c4:	78ca      	ldrb	r2, [r1, #3]
    28c6:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    28c8:	790a      	ldrb	r2, [r1, #4]
    28ca:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    28cc:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    28ce:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    28d0:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    28d2:	688a      	ldr	r2, [r1, #8]
    28d4:	491e      	ldr	r1, [pc, #120]	; (2950 <system_clock_source_xosc32k_set_config+0xac>)
    28d6:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    28d8:	2101      	movs	r1, #1
    28da:	464a      	mov	r2, r9
    28dc:	0092      	lsls	r2, r2, #2
    28de:	4691      	mov	r9, r2
    28e0:	2204      	movs	r2, #4
    28e2:	4393      	bics	r3, r2
    28e4:	464a      	mov	r2, r9
    28e6:	4313      	orrs	r3, r2
    28e8:	4642      	mov	r2, r8
    28ea:	400a      	ands	r2, r1
    28ec:	00d2      	lsls	r2, r2, #3
    28ee:	4690      	mov	r8, r2
    28f0:	2208      	movs	r2, #8
    28f2:	4393      	bics	r3, r2
    28f4:	4642      	mov	r2, r8
    28f6:	4313      	orrs	r3, r2
    28f8:	4662      	mov	r2, ip
    28fa:	400a      	ands	r2, r1
    28fc:	0112      	lsls	r2, r2, #4
    28fe:	4694      	mov	ip, r2
    2900:	2210      	movs	r2, #16
    2902:	4393      	bics	r3, r2
    2904:	4662      	mov	r2, ip
    2906:	4313      	orrs	r3, r2
    2908:	4008      	ands	r0, r1
    290a:	0140      	lsls	r0, r0, #5
    290c:	2220      	movs	r2, #32
    290e:	4393      	bics	r3, r2
    2910:	4303      	orrs	r3, r0
    2912:	400f      	ands	r7, r1
    2914:	01bf      	lsls	r7, r7, #6
    2916:	2040      	movs	r0, #64	; 0x40
    2918:	4383      	bics	r3, r0
    291a:	433b      	orrs	r3, r7
    291c:	400e      	ands	r6, r1
    291e:	01f6      	lsls	r6, r6, #7
    2920:	3040      	adds	r0, #64	; 0x40
    2922:	4383      	bics	r3, r0
    2924:	4333      	orrs	r3, r6
    2926:	3879      	subs	r0, #121	; 0x79
    2928:	4005      	ands	r5, r0
    292a:	022d      	lsls	r5, r5, #8
    292c:	4809      	ldr	r0, [pc, #36]	; (2954 <system_clock_source_xosc32k_set_config+0xb0>)
    292e:	4003      	ands	r3, r0
    2930:	432b      	orrs	r3, r5
    2932:	4021      	ands	r1, r4
    2934:	0309      	lsls	r1, r1, #12
    2936:	4808      	ldr	r0, [pc, #32]	; (2958 <system_clock_source_xosc32k_set_config+0xb4>)
    2938:	4003      	ands	r3, r0
    293a:	430b      	orrs	r3, r1
    293c:	465a      	mov	r2, fp
    293e:	8293      	strh	r3, [r2, #20]
}
    2940:	bc3c      	pop	{r2, r3, r4, r5}
    2942:	4690      	mov	r8, r2
    2944:	4699      	mov	r9, r3
    2946:	46a2      	mov	sl, r4
    2948:	46ab      	mov	fp, r5
    294a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    294c:	40000800 	.word	0x40000800
    2950:	20000264 	.word	0x20000264
    2954:	fffff8ff 	.word	0xfffff8ff
    2958:	ffffefff 	.word	0xffffefff

0000295c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    295c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    295e:	7a03      	ldrb	r3, [r0, #8]
    2960:	069b      	lsls	r3, r3, #26
    2962:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2964:	8942      	ldrh	r2, [r0, #10]
    2966:	0592      	lsls	r2, r2, #22
    2968:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    296a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    296c:	4918      	ldr	r1, [pc, #96]	; (29d0 <system_clock_source_dfll_set_config+0x74>)
    296e:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2970:	7983      	ldrb	r3, [r0, #6]
    2972:	79c2      	ldrb	r2, [r0, #7]
    2974:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2976:	8842      	ldrh	r2, [r0, #2]
    2978:	8884      	ldrh	r4, [r0, #4]
    297a:	4322      	orrs	r2, r4
    297c:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    297e:	7842      	ldrb	r2, [r0, #1]
    2980:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2982:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2984:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2986:	7803      	ldrb	r3, [r0, #0]
    2988:	2b04      	cmp	r3, #4
    298a:	d011      	beq.n	29b0 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    298c:	2b20      	cmp	r3, #32
    298e:	d10e      	bne.n	29ae <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2990:	7b03      	ldrb	r3, [r0, #12]
    2992:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2994:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2996:	4313      	orrs	r3, r2
    2998:	89c2      	ldrh	r2, [r0, #14]
    299a:	0412      	lsls	r2, r2, #16
    299c:	490d      	ldr	r1, [pc, #52]	; (29d4 <system_clock_source_dfll_set_config+0x78>)
    299e:	400a      	ands	r2, r1
    29a0:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    29a2:	4a0b      	ldr	r2, [pc, #44]	; (29d0 <system_clock_source_dfll_set_config+0x74>)
    29a4:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    29a6:	6811      	ldr	r1, [r2, #0]
    29a8:	4b0b      	ldr	r3, [pc, #44]	; (29d8 <system_clock_source_dfll_set_config+0x7c>)
    29aa:	430b      	orrs	r3, r1
    29ac:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    29ae:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    29b0:	7b03      	ldrb	r3, [r0, #12]
    29b2:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    29b4:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    29b6:	4313      	orrs	r3, r2
    29b8:	89c2      	ldrh	r2, [r0, #14]
    29ba:	0412      	lsls	r2, r2, #16
    29bc:	4905      	ldr	r1, [pc, #20]	; (29d4 <system_clock_source_dfll_set_config+0x78>)
    29be:	400a      	ands	r2, r1
    29c0:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    29c2:	4a03      	ldr	r2, [pc, #12]	; (29d0 <system_clock_source_dfll_set_config+0x74>)
    29c4:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    29c6:	6813      	ldr	r3, [r2, #0]
    29c8:	2104      	movs	r1, #4
    29ca:	430b      	orrs	r3, r1
    29cc:	6013      	str	r3, [r2, #0]
    29ce:	e7ee      	b.n	29ae <system_clock_source_dfll_set_config+0x52>
    29d0:	20000264 	.word	0x20000264
    29d4:	03ff0000 	.word	0x03ff0000
    29d8:	00000424 	.word	0x00000424

000029dc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    29dc:	2808      	cmp	r0, #8
    29de:	d803      	bhi.n	29e8 <system_clock_source_enable+0xc>
    29e0:	0080      	lsls	r0, r0, #2
    29e2:	4b25      	ldr	r3, [pc, #148]	; (2a78 <system_clock_source_enable+0x9c>)
    29e4:	581b      	ldr	r3, [r3, r0]
    29e6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    29e8:	2017      	movs	r0, #23
    29ea:	e044      	b.n	2a76 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    29ec:	4a23      	ldr	r2, [pc, #140]	; (2a7c <system_clock_source_enable+0xa0>)
    29ee:	6a13      	ldr	r3, [r2, #32]
    29f0:	2102      	movs	r1, #2
    29f2:	430b      	orrs	r3, r1
    29f4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    29f6:	2000      	movs	r0, #0
    29f8:	e03d      	b.n	2a76 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    29fa:	4a20      	ldr	r2, [pc, #128]	; (2a7c <system_clock_source_enable+0xa0>)
    29fc:	6993      	ldr	r3, [r2, #24]
    29fe:	2102      	movs	r1, #2
    2a00:	430b      	orrs	r3, r1
    2a02:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2a04:	2000      	movs	r0, #0
		break;
    2a06:	e036      	b.n	2a76 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2a08:	4a1c      	ldr	r2, [pc, #112]	; (2a7c <system_clock_source_enable+0xa0>)
    2a0a:	8a13      	ldrh	r3, [r2, #16]
    2a0c:	2102      	movs	r1, #2
    2a0e:	430b      	orrs	r3, r1
    2a10:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2a12:	2000      	movs	r0, #0
		break;
    2a14:	e02f      	b.n	2a76 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2a16:	4a19      	ldr	r2, [pc, #100]	; (2a7c <system_clock_source_enable+0xa0>)
    2a18:	8a93      	ldrh	r3, [r2, #20]
    2a1a:	2102      	movs	r1, #2
    2a1c:	430b      	orrs	r3, r1
    2a1e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2a20:	2000      	movs	r0, #0
		break;
    2a22:	e028      	b.n	2a76 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2a24:	4916      	ldr	r1, [pc, #88]	; (2a80 <system_clock_source_enable+0xa4>)
    2a26:	680b      	ldr	r3, [r1, #0]
    2a28:	2202      	movs	r2, #2
    2a2a:	4313      	orrs	r3, r2
    2a2c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2a2e:	4b13      	ldr	r3, [pc, #76]	; (2a7c <system_clock_source_enable+0xa0>)
    2a30:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a32:	0019      	movs	r1, r3
    2a34:	320e      	adds	r2, #14
    2a36:	68cb      	ldr	r3, [r1, #12]
    2a38:	421a      	tst	r2, r3
    2a3a:	d0fc      	beq.n	2a36 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2a3c:	4a10      	ldr	r2, [pc, #64]	; (2a80 <system_clock_source_enable+0xa4>)
    2a3e:	6891      	ldr	r1, [r2, #8]
    2a40:	4b0e      	ldr	r3, [pc, #56]	; (2a7c <system_clock_source_enable+0xa0>)
    2a42:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2a44:	6852      	ldr	r2, [r2, #4]
    2a46:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2a48:	2200      	movs	r2, #0
    2a4a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a4c:	0019      	movs	r1, r3
    2a4e:	3210      	adds	r2, #16
    2a50:	68cb      	ldr	r3, [r1, #12]
    2a52:	421a      	tst	r2, r3
    2a54:	d0fc      	beq.n	2a50 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2a56:	4b0a      	ldr	r3, [pc, #40]	; (2a80 <system_clock_source_enable+0xa4>)
    2a58:	681b      	ldr	r3, [r3, #0]
    2a5a:	b29b      	uxth	r3, r3
    2a5c:	4a07      	ldr	r2, [pc, #28]	; (2a7c <system_clock_source_enable+0xa0>)
    2a5e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2a60:	2000      	movs	r0, #0
    2a62:	e008      	b.n	2a76 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2a64:	4905      	ldr	r1, [pc, #20]	; (2a7c <system_clock_source_enable+0xa0>)
    2a66:	2244      	movs	r2, #68	; 0x44
    2a68:	5c8b      	ldrb	r3, [r1, r2]
    2a6a:	2002      	movs	r0, #2
    2a6c:	4303      	orrs	r3, r0
    2a6e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2a70:	2000      	movs	r0, #0
		break;
    2a72:	e000      	b.n	2a76 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2a74:	2000      	movs	r0, #0
}
    2a76:	4770      	bx	lr
    2a78:	0000b3cc 	.word	0x0000b3cc
    2a7c:	40000800 	.word	0x40000800
    2a80:	20000264 	.word	0x20000264

00002a84 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a86:	46d6      	mov	lr, sl
    2a88:	464f      	mov	r7, r9
    2a8a:	4646      	mov	r6, r8
    2a8c:	b5c0      	push	{r6, r7, lr}
    2a8e:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2a90:	22c2      	movs	r2, #194	; 0xc2
    2a92:	00d2      	lsls	r2, r2, #3
    2a94:	4b69      	ldr	r3, [pc, #420]	; (2c3c <system_clock_init+0x1b8>)
    2a96:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2a98:	4a69      	ldr	r2, [pc, #420]	; (2c40 <system_clock_init+0x1bc>)
    2a9a:	6853      	ldr	r3, [r2, #4]
    2a9c:	211e      	movs	r1, #30
    2a9e:	438b      	bics	r3, r1
    2aa0:	391a      	subs	r1, #26
    2aa2:	430b      	orrs	r3, r1
    2aa4:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    2aa6:	2205      	movs	r2, #5
    2aa8:	ab01      	add	r3, sp, #4
    2aaa:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2aac:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2aae:	4d65      	ldr	r5, [pc, #404]	; (2c44 <system_clock_init+0x1c0>)
    2ab0:	b2e0      	uxtb	r0, r4
    2ab2:	a901      	add	r1, sp, #4
    2ab4:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2ab6:	3401      	adds	r4, #1
    2ab8:	2c25      	cmp	r4, #37	; 0x25
    2aba:	d1f9      	bne.n	2ab0 <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2abc:	a80c      	add	r0, sp, #48	; 0x30
    2abe:	2300      	movs	r3, #0
    2ac0:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    2ac2:	2280      	movs	r2, #128	; 0x80
    2ac4:	0212      	lsls	r2, r2, #8
    2ac6:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    2ac8:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    2aca:	2201      	movs	r2, #1
    2acc:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    2ace:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    2ad0:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2ad2:	2106      	movs	r1, #6
    2ad4:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    2ad6:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2ad8:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2ada:	4b5b      	ldr	r3, [pc, #364]	; (2c48 <system_clock_init+0x1c4>)
    2adc:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2ade:	2005      	movs	r0, #5
    2ae0:	4b5a      	ldr	r3, [pc, #360]	; (2c4c <system_clock_init+0x1c8>)
    2ae2:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2ae4:	4955      	ldr	r1, [pc, #340]	; (2c3c <system_clock_init+0x1b8>)
    2ae6:	2202      	movs	r2, #2
    2ae8:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2aea:	421a      	tst	r2, r3
    2aec:	d0fc      	beq.n	2ae8 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    2aee:	4953      	ldr	r1, [pc, #332]	; (2c3c <system_clock_init+0x1b8>)
    2af0:	8a8b      	ldrh	r3, [r1, #20]
    2af2:	2280      	movs	r2, #128	; 0x80
    2af4:	4313      	orrs	r3, r2
    2af6:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    2af8:	4c55      	ldr	r4, [pc, #340]	; (2c50 <system_clock_init+0x1cc>)
	SYSCTRL->OSC32K.bit.CALIB =
    2afa:	6823      	ldr	r3, [r4, #0]
    2afc:	04db      	lsls	r3, r3, #19
    2afe:	698a      	ldr	r2, [r1, #24]
    2b00:	0e5b      	lsrs	r3, r3, #25
    2b02:	041b      	lsls	r3, r3, #16
    2b04:	4853      	ldr	r0, [pc, #332]	; (2c54 <system_clock_init+0x1d0>)
    2b06:	4002      	ands	r2, r0
    2b08:	4313      	orrs	r3, r2
    2b0a:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    2b0c:	a80a      	add	r0, sp, #40	; 0x28
    2b0e:	2301      	movs	r3, #1
    2b10:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    2b12:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    2b14:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2b16:	2207      	movs	r2, #7
    2b18:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    2b1a:	2500      	movs	r5, #0
    2b1c:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    2b1e:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2b20:	4b4d      	ldr	r3, [pc, #308]	; (2c58 <system_clock_init+0x1d4>)
    2b22:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2b24:	2004      	movs	r0, #4
    2b26:	4b49      	ldr	r3, [pc, #292]	; (2c4c <system_clock_init+0x1c8>)
    2b28:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2b2a:	ab05      	add	r3, sp, #20
    2b2c:	2200      	movs	r2, #0
    2b2e:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2b30:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2b32:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2b34:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2b36:	213f      	movs	r1, #63	; 0x3f
    2b38:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2b3a:	393b      	subs	r1, #59	; 0x3b
    2b3c:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2b3e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2b40:	6823      	ldr	r3, [r4, #0]
    2b42:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2b44:	2b3f      	cmp	r3, #63	; 0x3f
    2b46:	d100      	bne.n	2b4a <system_clock_init+0xc6>
    2b48:	e075      	b.n	2c36 <system_clock_init+0x1b2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    2b4a:	a805      	add	r0, sp, #20
    2b4c:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2b4e:	23b7      	movs	r3, #183	; 0xb7
    2b50:	00db      	lsls	r3, r3, #3
    2b52:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2b54:	2307      	movs	r3, #7
    2b56:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2b58:	3338      	adds	r3, #56	; 0x38
    2b5a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2b5c:	4b3f      	ldr	r3, [pc, #252]	; (2c5c <system_clock_init+0x1d8>)
    2b5e:	4798      	blx	r3
	config->run_in_standby  = false;
    2b60:	a804      	add	r0, sp, #16
    2b62:	2500      	movs	r5, #0
    2b64:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2b66:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    2b68:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2b6a:	4b3d      	ldr	r3, [pc, #244]	; (2c60 <system_clock_init+0x1dc>)
    2b6c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2b6e:	2006      	movs	r0, #6
    2b70:	4b36      	ldr	r3, [pc, #216]	; (2c4c <system_clock_init+0x1c8>)
    2b72:	4699      	mov	r9, r3
    2b74:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2b76:	4b3b      	ldr	r3, [pc, #236]	; (2c64 <system_clock_init+0x1e0>)
    2b78:	4798      	blx	r3
	config->division_factor    = 1;
    2b7a:	ac01      	add	r4, sp, #4
    2b7c:	2601      	movs	r6, #1
    2b7e:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2b80:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2b82:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2b84:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2b86:	2305      	movs	r3, #5
    2b88:	7023      	strb	r3, [r4, #0]
    2b8a:	0021      	movs	r1, r4
    2b8c:	2001      	movs	r0, #1
    2b8e:	4b36      	ldr	r3, [pc, #216]	; (2c68 <system_clock_init+0x1e4>)
    2b90:	4698      	mov	r8, r3
    2b92:	4798      	blx	r3
    2b94:	2001      	movs	r0, #1
    2b96:	4f35      	ldr	r7, [pc, #212]	; (2c6c <system_clock_init+0x1e8>)
    2b98:	47b8      	blx	r7
	config->high_when_disabled = false;
    2b9a:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2b9c:	7265      	strb	r5, [r4, #9]
    2b9e:	2304      	movs	r3, #4
    2ba0:	7023      	strb	r3, [r4, #0]
    2ba2:	331c      	adds	r3, #28
    2ba4:	469a      	mov	sl, r3
    2ba6:	6063      	str	r3, [r4, #4]
    2ba8:	7226      	strb	r6, [r4, #8]
    2baa:	0021      	movs	r1, r4
    2bac:	2002      	movs	r0, #2
    2bae:	47c0      	blx	r8
    2bb0:	2002      	movs	r0, #2
    2bb2:	47b8      	blx	r7
	config->division_factor    = 1;
    2bb4:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2bb6:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2bb8:	2306      	movs	r3, #6
    2bba:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2bbc:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2bbe:	7265      	strb	r5, [r4, #9]
    2bc0:	0021      	movs	r1, r4
    2bc2:	2003      	movs	r0, #3
    2bc4:	47c0      	blx	r8
    2bc6:	2003      	movs	r0, #3
    2bc8:	47b8      	blx	r7
	config->high_when_disabled = false;
    2bca:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2bcc:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2bce:	7265      	strb	r5, [r4, #9]
    2bd0:	2303      	movs	r3, #3
    2bd2:	7023      	strb	r3, [r4, #0]
    2bd4:	4653      	mov	r3, sl
    2bd6:	6063      	str	r3, [r4, #4]
    2bd8:	0021      	movs	r1, r4
    2bda:	2004      	movs	r0, #4
    2bdc:	47c0      	blx	r8
    2bde:	2004      	movs	r0, #4
    2be0:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    2be2:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    2be4:	0021      	movs	r1, r4
    2be6:	2000      	movs	r0, #0
    2be8:	4b16      	ldr	r3, [pc, #88]	; (2c44 <system_clock_init+0x1c0>)
    2bea:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    2bec:	2000      	movs	r0, #0
    2bee:	4b20      	ldr	r3, [pc, #128]	; (2c70 <system_clock_init+0x1ec>)
    2bf0:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2bf2:	2007      	movs	r0, #7
    2bf4:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2bf6:	4911      	ldr	r1, [pc, #68]	; (2c3c <system_clock_init+0x1b8>)
    2bf8:	22d0      	movs	r2, #208	; 0xd0
    2bfa:	68cb      	ldr	r3, [r1, #12]
    2bfc:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2bfe:	2bd0      	cmp	r3, #208	; 0xd0
    2c00:	d1fb      	bne.n	2bfa <system_clock_init+0x176>
	PM->CPUSEL.reg = (uint32_t)divider;
    2c02:	4a1c      	ldr	r2, [pc, #112]	; (2c74 <system_clock_init+0x1f0>)
    2c04:	2300      	movs	r3, #0
    2c06:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2c08:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2c0a:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2c0c:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    2c0e:	a901      	add	r1, sp, #4
    2c10:	2201      	movs	r2, #1
    2c12:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2c14:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2c16:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2c18:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2c1a:	3307      	adds	r3, #7
    2c1c:	700b      	strb	r3, [r1, #0]
    2c1e:	2000      	movs	r0, #0
    2c20:	4b11      	ldr	r3, [pc, #68]	; (2c68 <system_clock_init+0x1e4>)
    2c22:	4798      	blx	r3
    2c24:	2000      	movs	r0, #0
    2c26:	4b11      	ldr	r3, [pc, #68]	; (2c6c <system_clock_init+0x1e8>)
    2c28:	4798      	blx	r3
#endif
}
    2c2a:	b010      	add	sp, #64	; 0x40
    2c2c:	bc1c      	pop	{r2, r3, r4}
    2c2e:	4690      	mov	r8, r2
    2c30:	4699      	mov	r9, r3
    2c32:	46a2      	mov	sl, r4
    2c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2c36:	3b20      	subs	r3, #32
    2c38:	e787      	b.n	2b4a <system_clock_init+0xc6>
    2c3a:	46c0      	nop			; (mov r8, r8)
    2c3c:	40000800 	.word	0x40000800
    2c40:	41004000 	.word	0x41004000
    2c44:	00002eb1 	.word	0x00002eb1
    2c48:	000028a5 	.word	0x000028a5
    2c4c:	000029dd 	.word	0x000029dd
    2c50:	00806024 	.word	0x00806024
    2c54:	ff80ffff 	.word	0xff80ffff
    2c58:	00002829 	.word	0x00002829
    2c5c:	0000295d 	.word	0x0000295d
    2c60:	000027ed 	.word	0x000027ed
    2c64:	00002c79 	.word	0x00002c79
    2c68:	00002c9d 	.word	0x00002c9d
    2c6c:	00002d55 	.word	0x00002d55
    2c70:	00002e25 	.word	0x00002e25
    2c74:	40000400 	.word	0x40000400

00002c78 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2c78:	4a06      	ldr	r2, [pc, #24]	; (2c94 <system_gclk_init+0x1c>)
    2c7a:	6993      	ldr	r3, [r2, #24]
    2c7c:	2108      	movs	r1, #8
    2c7e:	430b      	orrs	r3, r1
    2c80:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2c82:	2201      	movs	r2, #1
    2c84:	4b04      	ldr	r3, [pc, #16]	; (2c98 <system_gclk_init+0x20>)
    2c86:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2c88:	0019      	movs	r1, r3
    2c8a:	780b      	ldrb	r3, [r1, #0]
    2c8c:	4213      	tst	r3, r2
    2c8e:	d1fc      	bne.n	2c8a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2c90:	4770      	bx	lr
    2c92:	46c0      	nop			; (mov r8, r8)
    2c94:	40000400 	.word	0x40000400
    2c98:	40000c00 	.word	0x40000c00

00002c9c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2c9c:	b570      	push	{r4, r5, r6, lr}
    2c9e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2ca0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2ca2:	780d      	ldrb	r5, [r1, #0]
    2ca4:	022d      	lsls	r5, r5, #8
    2ca6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2ca8:	784b      	ldrb	r3, [r1, #1]
    2caa:	2b00      	cmp	r3, #0
    2cac:	d002      	beq.n	2cb4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2cae:	2380      	movs	r3, #128	; 0x80
    2cb0:	02db      	lsls	r3, r3, #11
    2cb2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2cb4:	7a4b      	ldrb	r3, [r1, #9]
    2cb6:	2b00      	cmp	r3, #0
    2cb8:	d002      	beq.n	2cc0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2cba:	2380      	movs	r3, #128	; 0x80
    2cbc:	031b      	lsls	r3, r3, #12
    2cbe:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2cc0:	6848      	ldr	r0, [r1, #4]
    2cc2:	2801      	cmp	r0, #1
    2cc4:	d910      	bls.n	2ce8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2cc6:	1e43      	subs	r3, r0, #1
    2cc8:	4218      	tst	r0, r3
    2cca:	d134      	bne.n	2d36 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2ccc:	2802      	cmp	r0, #2
    2cce:	d930      	bls.n	2d32 <system_gclk_gen_set_config+0x96>
    2cd0:	2302      	movs	r3, #2
    2cd2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2cd4:	3201      	adds	r2, #1
						mask <<= 1) {
    2cd6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2cd8:	4298      	cmp	r0, r3
    2cda:	d8fb      	bhi.n	2cd4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2cdc:	0212      	lsls	r2, r2, #8
    2cde:	4332      	orrs	r2, r6
    2ce0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2ce2:	2380      	movs	r3, #128	; 0x80
    2ce4:	035b      	lsls	r3, r3, #13
    2ce6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2ce8:	7a0b      	ldrb	r3, [r1, #8]
    2cea:	2b00      	cmp	r3, #0
    2cec:	d002      	beq.n	2cf4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2cee:	2380      	movs	r3, #128	; 0x80
    2cf0:	039b      	lsls	r3, r3, #14
    2cf2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cf4:	4a13      	ldr	r2, [pc, #76]	; (2d44 <system_gclk_gen_set_config+0xa8>)
    2cf6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2cf8:	b25b      	sxtb	r3, r3
    2cfa:	2b00      	cmp	r3, #0
    2cfc:	dbfb      	blt.n	2cf6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2cfe:	4b12      	ldr	r3, [pc, #72]	; (2d48 <system_gclk_gen_set_config+0xac>)
    2d00:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2d02:	4b12      	ldr	r3, [pc, #72]	; (2d4c <system_gclk_gen_set_config+0xb0>)
    2d04:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d06:	4a0f      	ldr	r2, [pc, #60]	; (2d44 <system_gclk_gen_set_config+0xa8>)
    2d08:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2d0a:	b25b      	sxtb	r3, r3
    2d0c:	2b00      	cmp	r3, #0
    2d0e:	dbfb      	blt.n	2d08 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2d10:	4b0c      	ldr	r3, [pc, #48]	; (2d44 <system_gclk_gen_set_config+0xa8>)
    2d12:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d14:	001a      	movs	r2, r3
    2d16:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2d18:	b25b      	sxtb	r3, r3
    2d1a:	2b00      	cmp	r3, #0
    2d1c:	dbfb      	blt.n	2d16 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2d1e:	4a09      	ldr	r2, [pc, #36]	; (2d44 <system_gclk_gen_set_config+0xa8>)
    2d20:	6853      	ldr	r3, [r2, #4]
    2d22:	2180      	movs	r1, #128	; 0x80
    2d24:	0249      	lsls	r1, r1, #9
    2d26:	400b      	ands	r3, r1
    2d28:	431d      	orrs	r5, r3
    2d2a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2d2c:	4b08      	ldr	r3, [pc, #32]	; (2d50 <system_gclk_gen_set_config+0xb4>)
    2d2e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d30:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2d32:	2200      	movs	r2, #0
    2d34:	e7d2      	b.n	2cdc <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2d36:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2d38:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2d3a:	2380      	movs	r3, #128	; 0x80
    2d3c:	029b      	lsls	r3, r3, #10
    2d3e:	431d      	orrs	r5, r3
    2d40:	e7d2      	b.n	2ce8 <system_gclk_gen_set_config+0x4c>
    2d42:	46c0      	nop			; (mov r8, r8)
    2d44:	40000c00 	.word	0x40000c00
    2d48:	00001555 	.word	0x00001555
    2d4c:	40000c08 	.word	0x40000c08
    2d50:	00001595 	.word	0x00001595

00002d54 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2d54:	b510      	push	{r4, lr}
    2d56:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d58:	4a0b      	ldr	r2, [pc, #44]	; (2d88 <system_gclk_gen_enable+0x34>)
    2d5a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d5c:	b25b      	sxtb	r3, r3
    2d5e:	2b00      	cmp	r3, #0
    2d60:	dbfb      	blt.n	2d5a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2d62:	4b0a      	ldr	r3, [pc, #40]	; (2d8c <system_gclk_gen_enable+0x38>)
    2d64:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d66:	4b0a      	ldr	r3, [pc, #40]	; (2d90 <system_gclk_gen_enable+0x3c>)
    2d68:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d6a:	4a07      	ldr	r2, [pc, #28]	; (2d88 <system_gclk_gen_enable+0x34>)
    2d6c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d6e:	b25b      	sxtb	r3, r3
    2d70:	2b00      	cmp	r3, #0
    2d72:	dbfb      	blt.n	2d6c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2d74:	4a04      	ldr	r2, [pc, #16]	; (2d88 <system_gclk_gen_enable+0x34>)
    2d76:	6851      	ldr	r1, [r2, #4]
    2d78:	2380      	movs	r3, #128	; 0x80
    2d7a:	025b      	lsls	r3, r3, #9
    2d7c:	430b      	orrs	r3, r1
    2d7e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2d80:	4b04      	ldr	r3, [pc, #16]	; (2d94 <system_gclk_gen_enable+0x40>)
    2d82:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d84:	bd10      	pop	{r4, pc}
    2d86:	46c0      	nop			; (mov r8, r8)
    2d88:	40000c00 	.word	0x40000c00
    2d8c:	00001555 	.word	0x00001555
    2d90:	40000c04 	.word	0x40000c04
    2d94:	00001595 	.word	0x00001595

00002d98 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2d98:	b570      	push	{r4, r5, r6, lr}
    2d9a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d9c:	4a1a      	ldr	r2, [pc, #104]	; (2e08 <system_gclk_gen_get_hz+0x70>)
    2d9e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2da0:	b25b      	sxtb	r3, r3
    2da2:	2b00      	cmp	r3, #0
    2da4:	dbfb      	blt.n	2d9e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2da6:	4b19      	ldr	r3, [pc, #100]	; (2e0c <system_gclk_gen_get_hz+0x74>)
    2da8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2daa:	4b19      	ldr	r3, [pc, #100]	; (2e10 <system_gclk_gen_get_hz+0x78>)
    2dac:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2dae:	4a16      	ldr	r2, [pc, #88]	; (2e08 <system_gclk_gen_get_hz+0x70>)
    2db0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2db2:	b25b      	sxtb	r3, r3
    2db4:	2b00      	cmp	r3, #0
    2db6:	dbfb      	blt.n	2db0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2db8:	4e13      	ldr	r6, [pc, #76]	; (2e08 <system_gclk_gen_get_hz+0x70>)
    2dba:	6870      	ldr	r0, [r6, #4]
    2dbc:	04c0      	lsls	r0, r0, #19
    2dbe:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2dc0:	4b14      	ldr	r3, [pc, #80]	; (2e14 <system_gclk_gen_get_hz+0x7c>)
    2dc2:	4798      	blx	r3
    2dc4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2dc6:	4b12      	ldr	r3, [pc, #72]	; (2e10 <system_gclk_gen_get_hz+0x78>)
    2dc8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2dca:	6876      	ldr	r6, [r6, #4]
    2dcc:	02f6      	lsls	r6, r6, #11
    2dce:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2dd0:	4b11      	ldr	r3, [pc, #68]	; (2e18 <system_gclk_gen_get_hz+0x80>)
    2dd2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2dd4:	4a0c      	ldr	r2, [pc, #48]	; (2e08 <system_gclk_gen_get_hz+0x70>)
    2dd6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2dd8:	b25b      	sxtb	r3, r3
    2dda:	2b00      	cmp	r3, #0
    2ddc:	dbfb      	blt.n	2dd6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2dde:	4b0a      	ldr	r3, [pc, #40]	; (2e08 <system_gclk_gen_get_hz+0x70>)
    2de0:	689c      	ldr	r4, [r3, #8]
    2de2:	0224      	lsls	r4, r4, #8
    2de4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2de6:	4b0d      	ldr	r3, [pc, #52]	; (2e1c <system_gclk_gen_get_hz+0x84>)
    2de8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2dea:	2e00      	cmp	r6, #0
    2dec:	d107      	bne.n	2dfe <system_gclk_gen_get_hz+0x66>
    2dee:	2c01      	cmp	r4, #1
    2df0:	d907      	bls.n	2e02 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2df2:	0021      	movs	r1, r4
    2df4:	0028      	movs	r0, r5
    2df6:	4b0a      	ldr	r3, [pc, #40]	; (2e20 <system_gclk_gen_get_hz+0x88>)
    2df8:	4798      	blx	r3
    2dfa:	0005      	movs	r5, r0
    2dfc:	e001      	b.n	2e02 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2dfe:	3401      	adds	r4, #1
    2e00:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2e02:	0028      	movs	r0, r5
    2e04:	bd70      	pop	{r4, r5, r6, pc}
    2e06:	46c0      	nop			; (mov r8, r8)
    2e08:	40000c00 	.word	0x40000c00
    2e0c:	00001555 	.word	0x00001555
    2e10:	40000c04 	.word	0x40000c04
    2e14:	0000275d 	.word	0x0000275d
    2e18:	40000c08 	.word	0x40000c08
    2e1c:	00001595 	.word	0x00001595
    2e20:	000086fd 	.word	0x000086fd

00002e24 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2e24:	b510      	push	{r4, lr}
    2e26:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2e28:	4b06      	ldr	r3, [pc, #24]	; (2e44 <system_gclk_chan_enable+0x20>)
    2e2a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e2c:	4b06      	ldr	r3, [pc, #24]	; (2e48 <system_gclk_chan_enable+0x24>)
    2e2e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2e30:	4a06      	ldr	r2, [pc, #24]	; (2e4c <system_gclk_chan_enable+0x28>)
    2e32:	8853      	ldrh	r3, [r2, #2]
    2e34:	2180      	movs	r1, #128	; 0x80
    2e36:	01c9      	lsls	r1, r1, #7
    2e38:	430b      	orrs	r3, r1
    2e3a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2e3c:	4b04      	ldr	r3, [pc, #16]	; (2e50 <system_gclk_chan_enable+0x2c>)
    2e3e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2e40:	bd10      	pop	{r4, pc}
    2e42:	46c0      	nop			; (mov r8, r8)
    2e44:	00001555 	.word	0x00001555
    2e48:	40000c02 	.word	0x40000c02
    2e4c:	40000c00 	.word	0x40000c00
    2e50:	00001595 	.word	0x00001595

00002e54 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2e54:	b510      	push	{r4, lr}
    2e56:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2e58:	4b0f      	ldr	r3, [pc, #60]	; (2e98 <system_gclk_chan_disable+0x44>)
    2e5a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e5c:	4b0f      	ldr	r3, [pc, #60]	; (2e9c <system_gclk_chan_disable+0x48>)
    2e5e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2e60:	4a0f      	ldr	r2, [pc, #60]	; (2ea0 <system_gclk_chan_disable+0x4c>)
    2e62:	8853      	ldrh	r3, [r2, #2]
    2e64:	051b      	lsls	r3, r3, #20
    2e66:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2e68:	8853      	ldrh	r3, [r2, #2]
    2e6a:	490e      	ldr	r1, [pc, #56]	; (2ea4 <system_gclk_chan_disable+0x50>)
    2e6c:	400b      	ands	r3, r1
    2e6e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2e70:	8853      	ldrh	r3, [r2, #2]
    2e72:	490d      	ldr	r1, [pc, #52]	; (2ea8 <system_gclk_chan_disable+0x54>)
    2e74:	400b      	ands	r3, r1
    2e76:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2e78:	0011      	movs	r1, r2
    2e7a:	2280      	movs	r2, #128	; 0x80
    2e7c:	01d2      	lsls	r2, r2, #7
    2e7e:	884b      	ldrh	r3, [r1, #2]
    2e80:	4213      	tst	r3, r2
    2e82:	d1fc      	bne.n	2e7e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2e84:	4906      	ldr	r1, [pc, #24]	; (2ea0 <system_gclk_chan_disable+0x4c>)
    2e86:	884a      	ldrh	r2, [r1, #2]
    2e88:	0203      	lsls	r3, r0, #8
    2e8a:	4806      	ldr	r0, [pc, #24]	; (2ea4 <system_gclk_chan_disable+0x50>)
    2e8c:	4002      	ands	r2, r0
    2e8e:	4313      	orrs	r3, r2
    2e90:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2e92:	4b06      	ldr	r3, [pc, #24]	; (2eac <system_gclk_chan_disable+0x58>)
    2e94:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2e96:	bd10      	pop	{r4, pc}
    2e98:	00001555 	.word	0x00001555
    2e9c:	40000c02 	.word	0x40000c02
    2ea0:	40000c00 	.word	0x40000c00
    2ea4:	fffff0ff 	.word	0xfffff0ff
    2ea8:	ffffbfff 	.word	0xffffbfff
    2eac:	00001595 	.word	0x00001595

00002eb0 <system_gclk_chan_set_config>:
{
    2eb0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2eb2:	780c      	ldrb	r4, [r1, #0]
    2eb4:	0224      	lsls	r4, r4, #8
    2eb6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2eb8:	4b02      	ldr	r3, [pc, #8]	; (2ec4 <system_gclk_chan_set_config+0x14>)
    2eba:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2ebc:	b2a4      	uxth	r4, r4
    2ebe:	4b02      	ldr	r3, [pc, #8]	; (2ec8 <system_gclk_chan_set_config+0x18>)
    2ec0:	805c      	strh	r4, [r3, #2]
}
    2ec2:	bd10      	pop	{r4, pc}
    2ec4:	00002e55 	.word	0x00002e55
    2ec8:	40000c00 	.word	0x40000c00

00002ecc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2ecc:	b510      	push	{r4, lr}
    2ece:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2ed0:	4b06      	ldr	r3, [pc, #24]	; (2eec <system_gclk_chan_get_hz+0x20>)
    2ed2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2ed4:	4b06      	ldr	r3, [pc, #24]	; (2ef0 <system_gclk_chan_get_hz+0x24>)
    2ed6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2ed8:	4b06      	ldr	r3, [pc, #24]	; (2ef4 <system_gclk_chan_get_hz+0x28>)
    2eda:	885c      	ldrh	r4, [r3, #2]
    2edc:	0524      	lsls	r4, r4, #20
    2ede:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2ee0:	4b05      	ldr	r3, [pc, #20]	; (2ef8 <system_gclk_chan_get_hz+0x2c>)
    2ee2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2ee4:	0020      	movs	r0, r4
    2ee6:	4b05      	ldr	r3, [pc, #20]	; (2efc <system_gclk_chan_get_hz+0x30>)
    2ee8:	4798      	blx	r3
}
    2eea:	bd10      	pop	{r4, pc}
    2eec:	00001555 	.word	0x00001555
    2ef0:	40000c02 	.word	0x40000c02
    2ef4:	40000c00 	.word	0x40000c00
    2ef8:	00001595 	.word	0x00001595
    2efc:	00002d99 	.word	0x00002d99

00002f00 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2f00:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2f02:	78d3      	ldrb	r3, [r2, #3]
    2f04:	2b00      	cmp	r3, #0
    2f06:	d135      	bne.n	2f74 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2f08:	7813      	ldrb	r3, [r2, #0]
    2f0a:	2b80      	cmp	r3, #128	; 0x80
    2f0c:	d029      	beq.n	2f62 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2f0e:	061b      	lsls	r3, r3, #24
    2f10:	2480      	movs	r4, #128	; 0x80
    2f12:	0264      	lsls	r4, r4, #9
    2f14:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2f16:	7854      	ldrb	r4, [r2, #1]
    2f18:	2502      	movs	r5, #2
    2f1a:	43ac      	bics	r4, r5
    2f1c:	d106      	bne.n	2f2c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2f1e:	7894      	ldrb	r4, [r2, #2]
    2f20:	2c00      	cmp	r4, #0
    2f22:	d120      	bne.n	2f66 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2f24:	2480      	movs	r4, #128	; 0x80
    2f26:	02a4      	lsls	r4, r4, #10
    2f28:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2f2a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f2c:	7854      	ldrb	r4, [r2, #1]
    2f2e:	3c01      	subs	r4, #1
    2f30:	2c01      	cmp	r4, #1
    2f32:	d91c      	bls.n	2f6e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2f34:	040d      	lsls	r5, r1, #16
    2f36:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2f38:	24a0      	movs	r4, #160	; 0xa0
    2f3a:	05e4      	lsls	r4, r4, #23
    2f3c:	432c      	orrs	r4, r5
    2f3e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f40:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2f42:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2f44:	24d0      	movs	r4, #208	; 0xd0
    2f46:	0624      	lsls	r4, r4, #24
    2f48:	432c      	orrs	r4, r5
    2f4a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f4c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2f4e:	78d4      	ldrb	r4, [r2, #3]
    2f50:	2c00      	cmp	r4, #0
    2f52:	d122      	bne.n	2f9a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2f54:	035b      	lsls	r3, r3, #13
    2f56:	d51c      	bpl.n	2f92 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2f58:	7893      	ldrb	r3, [r2, #2]
    2f5a:	2b01      	cmp	r3, #1
    2f5c:	d01e      	beq.n	2f9c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2f5e:	6141      	str	r1, [r0, #20]
    2f60:	e017      	b.n	2f92 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2f62:	2300      	movs	r3, #0
    2f64:	e7d7      	b.n	2f16 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2f66:	24c0      	movs	r4, #192	; 0xc0
    2f68:	02e4      	lsls	r4, r4, #11
    2f6a:	4323      	orrs	r3, r4
    2f6c:	e7dd      	b.n	2f2a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2f6e:	4c0d      	ldr	r4, [pc, #52]	; (2fa4 <_system_pinmux_config+0xa4>)
    2f70:	4023      	ands	r3, r4
    2f72:	e7df      	b.n	2f34 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2f74:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2f76:	040c      	lsls	r4, r1, #16
    2f78:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2f7a:	23a0      	movs	r3, #160	; 0xa0
    2f7c:	05db      	lsls	r3, r3, #23
    2f7e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f80:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2f82:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2f84:	23d0      	movs	r3, #208	; 0xd0
    2f86:	061b      	lsls	r3, r3, #24
    2f88:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f8a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2f8c:	78d3      	ldrb	r3, [r2, #3]
    2f8e:	2b00      	cmp	r3, #0
    2f90:	d103      	bne.n	2f9a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f92:	7853      	ldrb	r3, [r2, #1]
    2f94:	3b01      	subs	r3, #1
    2f96:	2b01      	cmp	r3, #1
    2f98:	d902      	bls.n	2fa0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2f9a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2f9c:	6181      	str	r1, [r0, #24]
    2f9e:	e7f8      	b.n	2f92 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2fa0:	6081      	str	r1, [r0, #8]
}
    2fa2:	e7fa      	b.n	2f9a <_system_pinmux_config+0x9a>
    2fa4:	fffbffff 	.word	0xfffbffff

00002fa8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2fa8:	b510      	push	{r4, lr}
    2faa:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2fac:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2fae:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2fb0:	2900      	cmp	r1, #0
    2fb2:	d104      	bne.n	2fbe <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2fb4:	0943      	lsrs	r3, r0, #5
    2fb6:	01db      	lsls	r3, r3, #7
    2fb8:	4905      	ldr	r1, [pc, #20]	; (2fd0 <system_pinmux_pin_set_config+0x28>)
    2fba:	468c      	mov	ip, r1
    2fbc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2fbe:	241f      	movs	r4, #31
    2fc0:	4020      	ands	r0, r4
    2fc2:	2101      	movs	r1, #1
    2fc4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2fc6:	0018      	movs	r0, r3
    2fc8:	4b02      	ldr	r3, [pc, #8]	; (2fd4 <system_pinmux_pin_set_config+0x2c>)
    2fca:	4798      	blx	r3
}
    2fcc:	bd10      	pop	{r4, pc}
    2fce:	46c0      	nop			; (mov r8, r8)
    2fd0:	41004400 	.word	0x41004400
    2fd4:	00002f01 	.word	0x00002f01

00002fd8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2fd8:	4770      	bx	lr
	...

00002fdc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2fdc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2fde:	4b05      	ldr	r3, [pc, #20]	; (2ff4 <system_init+0x18>)
    2fe0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2fe2:	4b05      	ldr	r3, [pc, #20]	; (2ff8 <system_init+0x1c>)
    2fe4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2fe6:	4b05      	ldr	r3, [pc, #20]	; (2ffc <system_init+0x20>)
    2fe8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2fea:	4b05      	ldr	r3, [pc, #20]	; (3000 <system_init+0x24>)
    2fec:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2fee:	4b05      	ldr	r3, [pc, #20]	; (3004 <system_init+0x28>)
    2ff0:	4798      	blx	r3
}
    2ff2:	bd10      	pop	{r4, pc}
    2ff4:	00002a85 	.word	0x00002a85
    2ff8:	000015c5 	.word	0x000015c5
    2ffc:	00002fd9 	.word	0x00002fd9
    3000:	00001771 	.word	0x00001771
    3004:	00002fd9 	.word	0x00002fd9

00003008 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3008:	1c93      	adds	r3, r2, #2
    300a:	009b      	lsls	r3, r3, #2
    300c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    300e:	2a02      	cmp	r2, #2
    3010:	d009      	beq.n	3026 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    3012:	2a03      	cmp	r2, #3
    3014:	d00c      	beq.n	3030 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    3016:	2301      	movs	r3, #1
    3018:	4093      	lsls	r3, r2
    301a:	001a      	movs	r2, r3
    301c:	7e03      	ldrb	r3, [r0, #24]
    301e:	4313      	orrs	r3, r2
    3020:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    3022:	2000      	movs	r0, #0
    3024:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    3026:	7e03      	ldrb	r3, [r0, #24]
    3028:	2210      	movs	r2, #16
    302a:	4313      	orrs	r3, r2
    302c:	7603      	strb	r3, [r0, #24]
    302e:	e7f8      	b.n	3022 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    3030:	7e03      	ldrb	r3, [r0, #24]
    3032:	2220      	movs	r2, #32
    3034:	4313      	orrs	r3, r2
    3036:	7603      	strb	r3, [r0, #24]
    3038:	e7f3      	b.n	3022 <tc_register_callback+0x1a>
	...

0000303c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    303c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    303e:	0080      	lsls	r0, r0, #2
    3040:	4b16      	ldr	r3, [pc, #88]	; (309c <_tc_interrupt_handler+0x60>)
    3042:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3044:	6823      	ldr	r3, [r4, #0]
    3046:	7b9d      	ldrb	r5, [r3, #14]
    3048:	7e22      	ldrb	r2, [r4, #24]
    304a:	7e63      	ldrb	r3, [r4, #25]
    304c:	4013      	ands	r3, r2
    304e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3050:	07eb      	lsls	r3, r5, #31
    3052:	d406      	bmi.n	3062 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    3054:	07ab      	lsls	r3, r5, #30
    3056:	d40b      	bmi.n	3070 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    3058:	06eb      	lsls	r3, r5, #27
    305a:	d410      	bmi.n	307e <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    305c:	06ab      	lsls	r3, r5, #26
    305e:	d415      	bmi.n	308c <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    3060:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3062:	0020      	movs	r0, r4
    3064:	68a3      	ldr	r3, [r4, #8]
    3066:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    3068:	2301      	movs	r3, #1
    306a:	6822      	ldr	r2, [r4, #0]
    306c:	7393      	strb	r3, [r2, #14]
    306e:	e7f1      	b.n	3054 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    3070:	0020      	movs	r0, r4
    3072:	68e3      	ldr	r3, [r4, #12]
    3074:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    3076:	2302      	movs	r3, #2
    3078:	6822      	ldr	r2, [r4, #0]
    307a:	7393      	strb	r3, [r2, #14]
    307c:	e7ec      	b.n	3058 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    307e:	0020      	movs	r0, r4
    3080:	6923      	ldr	r3, [r4, #16]
    3082:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    3084:	2310      	movs	r3, #16
    3086:	6822      	ldr	r2, [r4, #0]
    3088:	7393      	strb	r3, [r2, #14]
    308a:	e7e7      	b.n	305c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    308c:	0020      	movs	r0, r4
    308e:	6963      	ldr	r3, [r4, #20]
    3090:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    3092:	6823      	ldr	r3, [r4, #0]
    3094:	2220      	movs	r2, #32
    3096:	739a      	strb	r2, [r3, #14]
}
    3098:	e7e2      	b.n	3060 <_tc_interrupt_handler+0x24>
    309a:	46c0      	nop			; (mov r8, r8)
    309c:	20001154 	.word	0x20001154

000030a0 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    30a0:	b510      	push	{r4, lr}
    30a2:	2000      	movs	r0, #0
    30a4:	4b01      	ldr	r3, [pc, #4]	; (30ac <TC3_Handler+0xc>)
    30a6:	4798      	blx	r3
    30a8:	bd10      	pop	{r4, pc}
    30aa:	46c0      	nop			; (mov r8, r8)
    30ac:	0000303d 	.word	0x0000303d

000030b0 <TC4_Handler>:
    30b0:	b510      	push	{r4, lr}
    30b2:	2001      	movs	r0, #1
    30b4:	4b01      	ldr	r3, [pc, #4]	; (30bc <TC4_Handler+0xc>)
    30b6:	4798      	blx	r3
    30b8:	bd10      	pop	{r4, pc}
    30ba:	46c0      	nop			; (mov r8, r8)
    30bc:	0000303d 	.word	0x0000303d

000030c0 <TC5_Handler>:
    30c0:	b510      	push	{r4, lr}
    30c2:	2002      	movs	r0, #2
    30c4:	4b01      	ldr	r3, [pc, #4]	; (30cc <TC5_Handler+0xc>)
    30c6:	4798      	blx	r3
    30c8:	bd10      	pop	{r4, pc}
    30ca:	46c0      	nop			; (mov r8, r8)
    30cc:	0000303d 	.word	0x0000303d

000030d0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    30d0:	b530      	push	{r4, r5, lr}
    30d2:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    30d4:	aa01      	add	r2, sp, #4
    30d6:	4b0b      	ldr	r3, [pc, #44]	; (3104 <_tc_get_inst_index+0x34>)
    30d8:	cb32      	ldmia	r3!, {r1, r4, r5}
    30da:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    30dc:	9b01      	ldr	r3, [sp, #4]
    30de:	4298      	cmp	r0, r3
    30e0:	d00d      	beq.n	30fe <_tc_get_inst_index+0x2e>
    30e2:	9b02      	ldr	r3, [sp, #8]
    30e4:	4298      	cmp	r0, r3
    30e6:	d008      	beq.n	30fa <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    30e8:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    30ea:	9a03      	ldr	r2, [sp, #12]
    30ec:	4282      	cmp	r2, r0
    30ee:	d002      	beq.n	30f6 <_tc_get_inst_index+0x26>
}
    30f0:	0018      	movs	r0, r3
    30f2:	b005      	add	sp, #20
    30f4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    30f6:	3302      	adds	r3, #2
    30f8:	e002      	b.n	3100 <_tc_get_inst_index+0x30>
    30fa:	2301      	movs	r3, #1
    30fc:	e000      	b.n	3100 <_tc_get_inst_index+0x30>
    30fe:	2300      	movs	r3, #0
			return i;
    3100:	b2db      	uxtb	r3, r3
    3102:	e7f5      	b.n	30f0 <_tc_get_inst_index+0x20>
    3104:	0000b3f0 	.word	0x0000b3f0

00003108 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    3108:	b5f0      	push	{r4, r5, r6, r7, lr}
    310a:	b087      	sub	sp, #28
    310c:	0004      	movs	r4, r0
    310e:	000d      	movs	r5, r1
    3110:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    3112:	0008      	movs	r0, r1
    3114:	4b85      	ldr	r3, [pc, #532]	; (332c <tc_init+0x224>)
    3116:	4798      	blx	r3
    3118:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    311a:	ab05      	add	r3, sp, #20
    311c:	221b      	movs	r2, #27
    311e:	701a      	strb	r2, [r3, #0]
    3120:	3201      	adds	r2, #1
    3122:	705a      	strb	r2, [r3, #1]
    3124:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3126:	ab03      	add	r3, sp, #12
    3128:	2280      	movs	r2, #128	; 0x80
    312a:	0112      	lsls	r2, r2, #4
    312c:	801a      	strh	r2, [r3, #0]
    312e:	2280      	movs	r2, #128	; 0x80
    3130:	0152      	lsls	r2, r2, #5
    3132:	805a      	strh	r2, [r3, #2]
    3134:	2280      	movs	r2, #128	; 0x80
    3136:	0192      	lsls	r2, r2, #6
    3138:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    313a:	2300      	movs	r3, #0
    313c:	60a3      	str	r3, [r4, #8]
    313e:	60e3      	str	r3, [r4, #12]
    3140:	6123      	str	r3, [r4, #16]
    3142:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3144:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3146:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    3148:	0082      	lsls	r2, r0, #2
    314a:	4b79      	ldr	r3, [pc, #484]	; (3330 <tc_init+0x228>)
    314c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    314e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3150:	78b3      	ldrb	r3, [r6, #2]
    3152:	2b08      	cmp	r3, #8
    3154:	d006      	beq.n	3164 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3156:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3158:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    315a:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    315c:	07db      	lsls	r3, r3, #31
    315e:	d505      	bpl.n	316c <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3160:	b007      	add	sp, #28
    3162:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    3164:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3166:	07fa      	lsls	r2, r7, #31
    3168:	d5fa      	bpl.n	3160 <tc_init+0x58>
    316a:	e7f4      	b.n	3156 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    316c:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    316e:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3170:	06db      	lsls	r3, r3, #27
    3172:	d4f5      	bmi.n	3160 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    3174:	882b      	ldrh	r3, [r5, #0]
    3176:	079b      	lsls	r3, r3, #30
    3178:	d4f2      	bmi.n	3160 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    317a:	7c33      	ldrb	r3, [r6, #16]
    317c:	2b00      	cmp	r3, #0
    317e:	d179      	bne.n	3274 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    3180:	7f33      	ldrb	r3, [r6, #28]
    3182:	2b00      	cmp	r3, #0
    3184:	d000      	beq.n	3188 <tc_init+0x80>
    3186:	e081      	b.n	328c <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    3188:	496a      	ldr	r1, [pc, #424]	; (3334 <tc_init+0x22c>)
    318a:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    318c:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    318e:	ab03      	add	r3, sp, #12
    3190:	5ad3      	ldrh	r3, [r2, r3]
    3192:	4303      	orrs	r3, r0
    3194:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3196:	78b3      	ldrb	r3, [r6, #2]
    3198:	2b08      	cmp	r3, #8
    319a:	d100      	bne.n	319e <tc_init+0x96>
    319c:	e086      	b.n	32ac <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    319e:	a901      	add	r1, sp, #4
    31a0:	7833      	ldrb	r3, [r6, #0]
    31a2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    31a4:	ab05      	add	r3, sp, #20
    31a6:	5ddf      	ldrb	r7, [r3, r7]
    31a8:	0038      	movs	r0, r7
    31aa:	4b63      	ldr	r3, [pc, #396]	; (3338 <tc_init+0x230>)
    31ac:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    31ae:	0038      	movs	r0, r7
    31b0:	4b62      	ldr	r3, [pc, #392]	; (333c <tc_init+0x234>)
    31b2:	4798      	blx	r3
	ctrla_tmp =
    31b4:	8931      	ldrh	r1, [r6, #8]
    31b6:	88b3      	ldrh	r3, [r6, #4]
    31b8:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    31ba:	78b1      	ldrb	r1, [r6, #2]
    31bc:	79b2      	ldrb	r2, [r6, #6]
    31be:	4311      	orrs	r1, r2
	ctrla_tmp =
    31c0:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    31c2:	7873      	ldrb	r3, [r6, #1]
    31c4:	2b00      	cmp	r3, #0
    31c6:	d002      	beq.n	31ce <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    31c8:	2380      	movs	r3, #128	; 0x80
    31ca:	011b      	lsls	r3, r3, #4
    31cc:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    31ce:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    31d0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    31d2:	b25b      	sxtb	r3, r3
    31d4:	2b00      	cmp	r3, #0
    31d6:	dbfb      	blt.n	31d0 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    31d8:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    31da:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    31dc:	1e4b      	subs	r3, r1, #1
    31de:	4199      	sbcs	r1, r3
    31e0:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    31e2:	7bb3      	ldrb	r3, [r6, #14]
    31e4:	2b00      	cmp	r3, #0
    31e6:	d001      	beq.n	31ec <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    31e8:	2301      	movs	r3, #1
    31ea:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    31ec:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    31ee:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    31f0:	b25b      	sxtb	r3, r3
    31f2:	2b00      	cmp	r3, #0
    31f4:	dbfb      	blt.n	31ee <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    31f6:	23ff      	movs	r3, #255	; 0xff
    31f8:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    31fa:	2900      	cmp	r1, #0
    31fc:	d005      	beq.n	320a <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    31fe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3200:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    3202:	b25b      	sxtb	r3, r3
    3204:	2b00      	cmp	r3, #0
    3206:	dbfb      	blt.n	3200 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3208:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    320a:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    320c:	7af3      	ldrb	r3, [r6, #11]
    320e:	2b00      	cmp	r3, #0
    3210:	d001      	beq.n	3216 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3212:	2310      	movs	r3, #16
    3214:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    3216:	7b33      	ldrb	r3, [r6, #12]
    3218:	2b00      	cmp	r3, #0
    321a:	d001      	beq.n	3220 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    321c:	2320      	movs	r3, #32
    321e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3220:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3222:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    3224:	b25b      	sxtb	r3, r3
    3226:	2b00      	cmp	r3, #0
    3228:	dbfb      	blt.n	3222 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    322a:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    322c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    322e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    3230:	b25b      	sxtb	r3, r3
    3232:	2b00      	cmp	r3, #0
    3234:	dbfb      	blt.n	322e <tc_init+0x126>
	switch (module_inst->counter_size) {
    3236:	7923      	ldrb	r3, [r4, #4]
    3238:	2b04      	cmp	r3, #4
    323a:	d03f      	beq.n	32bc <tc_init+0x1b4>
    323c:	2b08      	cmp	r3, #8
    323e:	d05e      	beq.n	32fe <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    3240:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    3242:	2b00      	cmp	r3, #0
    3244:	d000      	beq.n	3248 <tc_init+0x140>
    3246:	e78b      	b.n	3160 <tc_init+0x58>
    3248:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    324a:	b25b      	sxtb	r3, r3
    324c:	2b00      	cmp	r3, #0
    324e:	dbfb      	blt.n	3248 <tc_init+0x140>
				= config->counter_16_bit.value;
    3250:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    3252:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3254:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3256:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    3258:	b25b      	sxtb	r3, r3
    325a:	2b00      	cmp	r3, #0
    325c:	dbfb      	blt.n	3256 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    325e:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    3260:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3262:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3264:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    3266:	b25b      	sxtb	r3, r3
    3268:	2b00      	cmp	r3, #0
    326a:	dbfb      	blt.n	3264 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    326c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    326e:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    3270:	2000      	movs	r0, #0
    3272:	e775      	b.n	3160 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3274:	a902      	add	r1, sp, #8
    3276:	2301      	movs	r3, #1
    3278:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    327a:	2200      	movs	r2, #0
    327c:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    327e:	7e32      	ldrb	r2, [r6, #24]
    3280:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3282:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3284:	7d30      	ldrb	r0, [r6, #20]
    3286:	4b2e      	ldr	r3, [pc, #184]	; (3340 <tc_init+0x238>)
    3288:	4798      	blx	r3
    328a:	e779      	b.n	3180 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    328c:	a902      	add	r1, sp, #8
    328e:	2301      	movs	r3, #1
    3290:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3292:	2200      	movs	r2, #0
    3294:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3296:	3224      	adds	r2, #36	; 0x24
    3298:	18b2      	adds	r2, r6, r2
    329a:	7812      	ldrb	r2, [r2, #0]
    329c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    329e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    32a0:	331f      	adds	r3, #31
    32a2:	18f3      	adds	r3, r6, r3
    32a4:	7818      	ldrb	r0, [r3, #0]
    32a6:	4b26      	ldr	r3, [pc, #152]	; (3340 <tc_init+0x238>)
    32a8:	4798      	blx	r3
    32aa:	e76d      	b.n	3188 <tc_init+0x80>
    32ac:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    32ae:	1c7a      	adds	r2, r7, #1
    32b0:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    32b2:	ab03      	add	r3, sp, #12
    32b4:	5ad3      	ldrh	r3, [r2, r3]
    32b6:	4303      	orrs	r3, r0
    32b8:	620b      	str	r3, [r1, #32]
    32ba:	e770      	b.n	319e <tc_init+0x96>
    32bc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    32be:	b25b      	sxtb	r3, r3
    32c0:	2b00      	cmp	r3, #0
    32c2:	dbfb      	blt.n	32bc <tc_init+0x1b4>
					config->counter_8_bit.value;
    32c4:	2328      	movs	r3, #40	; 0x28
    32c6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    32c8:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    32ca:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    32cc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    32ce:	b25b      	sxtb	r3, r3
    32d0:	2b00      	cmp	r3, #0
    32d2:	dbfb      	blt.n	32cc <tc_init+0x1c4>
					config->counter_8_bit.period;
    32d4:	2329      	movs	r3, #41	; 0x29
    32d6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    32d8:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    32da:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    32dc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    32de:	b25b      	sxtb	r3, r3
    32e0:	2b00      	cmp	r3, #0
    32e2:	dbfb      	blt.n	32dc <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    32e4:	232a      	movs	r3, #42	; 0x2a
    32e6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    32e8:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    32ea:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    32ec:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    32ee:	b25b      	sxtb	r3, r3
    32f0:	2b00      	cmp	r3, #0
    32f2:	dbfb      	blt.n	32ec <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    32f4:	232b      	movs	r3, #43	; 0x2b
    32f6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    32f8:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    32fa:	2000      	movs	r0, #0
    32fc:	e730      	b.n	3160 <tc_init+0x58>
    32fe:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    3300:	b25b      	sxtb	r3, r3
    3302:	2b00      	cmp	r3, #0
    3304:	dbfb      	blt.n	32fe <tc_init+0x1f6>
				= config->counter_32_bit.value;
    3306:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3308:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    330a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    330c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    330e:	b25b      	sxtb	r3, r3
    3310:	2b00      	cmp	r3, #0
    3312:	dbfb      	blt.n	330c <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    3314:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    3316:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3318:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    331a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    331c:	b25b      	sxtb	r3, r3
    331e:	2b00      	cmp	r3, #0
    3320:	dbfb      	blt.n	331a <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    3322:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    3324:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    3326:	2000      	movs	r0, #0
    3328:	e71a      	b.n	3160 <tc_init+0x58>
    332a:	46c0      	nop			; (mov r8, r8)
    332c:	000030d1 	.word	0x000030d1
    3330:	20001154 	.word	0x20001154
    3334:	40000400 	.word	0x40000400
    3338:	00002eb1 	.word	0x00002eb1
    333c:	00002e25 	.word	0x00002e25
    3340:	00002fa9 	.word	0x00002fa9

00003344 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3344:	6802      	ldr	r2, [r0, #0]
    3346:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    3348:	b25b      	sxtb	r3, r3
    334a:	2b00      	cmp	r3, #0
    334c:	dbfb      	blt.n	3346 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    334e:	7903      	ldrb	r3, [r0, #4]
    3350:	2b04      	cmp	r3, #4
    3352:	d005      	beq.n	3360 <tc_get_count_value+0x1c>
    3354:	2b08      	cmp	r3, #8
    3356:	d009      	beq.n	336c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    3358:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    335a:	2b00      	cmp	r3, #0
    335c:	d003      	beq.n	3366 <tc_get_count_value+0x22>
}
    335e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    3360:	7c10      	ldrb	r0, [r2, #16]
    3362:	b2c0      	uxtb	r0, r0
    3364:	e7fb      	b.n	335e <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    3366:	8a10      	ldrh	r0, [r2, #16]
    3368:	b280      	uxth	r0, r0
    336a:	e7f8      	b.n	335e <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    336c:	6910      	ldr	r0, [r2, #16]
    336e:	e7f6      	b.n	335e <tc_get_count_value+0x1a>

00003370 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    3370:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3372:	6804      	ldr	r4, [r0, #0]
    3374:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    3376:	b25b      	sxtb	r3, r3
    3378:	2b00      	cmp	r3, #0
    337a:	dbfb      	blt.n	3374 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    337c:	7903      	ldrb	r3, [r0, #4]
    337e:	2b04      	cmp	r3, #4
    3380:	d005      	beq.n	338e <tc_set_compare_value+0x1e>
    3382:	2b08      	cmp	r3, #8
    3384:	d014      	beq.n	33b0 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    3386:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    3388:	2b00      	cmp	r3, #0
    338a:	d008      	beq.n	339e <tc_set_compare_value+0x2e>
}
    338c:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    338e:	2017      	movs	r0, #23
			if (channel_index <
    3390:	2901      	cmp	r1, #1
    3392:	d8fb      	bhi.n	338c <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    3394:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    3396:	1861      	adds	r1, r4, r1
    3398:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    339a:	2000      	movs	r0, #0
    339c:	e7f6      	b.n	338c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    339e:	2017      	movs	r0, #23
			if (channel_index <
    33a0:	2901      	cmp	r1, #1
    33a2:	d8f3      	bhi.n	338c <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    33a4:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    33a6:	310c      	adds	r1, #12
    33a8:	0049      	lsls	r1, r1, #1
    33aa:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    33ac:	2000      	movs	r0, #0
    33ae:	e7ed      	b.n	338c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    33b0:	2017      	movs	r0, #23
			if (channel_index <
    33b2:	2901      	cmp	r1, #1
    33b4:	d8ea      	bhi.n	338c <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    33b6:	3106      	adds	r1, #6
    33b8:	0089      	lsls	r1, r1, #2
    33ba:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    33bc:	2000      	movs	r0, #0
    33be:	e7e5      	b.n	338c <tc_set_compare_value+0x1c>

000033c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    33c0:	e7fe      	b.n	33c0 <Dummy_Handler>
	...

000033c4 <Reset_Handler>:
{
    33c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    33c6:	4a2a      	ldr	r2, [pc, #168]	; (3470 <Reset_Handler+0xac>)
    33c8:	4b2a      	ldr	r3, [pc, #168]	; (3474 <Reset_Handler+0xb0>)
    33ca:	429a      	cmp	r2, r3
    33cc:	d011      	beq.n	33f2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    33ce:	001a      	movs	r2, r3
    33d0:	4b29      	ldr	r3, [pc, #164]	; (3478 <Reset_Handler+0xb4>)
    33d2:	429a      	cmp	r2, r3
    33d4:	d20d      	bcs.n	33f2 <Reset_Handler+0x2e>
    33d6:	4a29      	ldr	r2, [pc, #164]	; (347c <Reset_Handler+0xb8>)
    33d8:	3303      	adds	r3, #3
    33da:	1a9b      	subs	r3, r3, r2
    33dc:	089b      	lsrs	r3, r3, #2
    33de:	3301      	adds	r3, #1
    33e0:	009b      	lsls	r3, r3, #2
    33e2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    33e4:	4823      	ldr	r0, [pc, #140]	; (3474 <Reset_Handler+0xb0>)
    33e6:	4922      	ldr	r1, [pc, #136]	; (3470 <Reset_Handler+0xac>)
    33e8:	588c      	ldr	r4, [r1, r2]
    33ea:	5084      	str	r4, [r0, r2]
    33ec:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    33ee:	429a      	cmp	r2, r3
    33f0:	d1fa      	bne.n	33e8 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    33f2:	4a23      	ldr	r2, [pc, #140]	; (3480 <Reset_Handler+0xbc>)
    33f4:	4b23      	ldr	r3, [pc, #140]	; (3484 <Reset_Handler+0xc0>)
    33f6:	429a      	cmp	r2, r3
    33f8:	d20a      	bcs.n	3410 <Reset_Handler+0x4c>
    33fa:	43d3      	mvns	r3, r2
    33fc:	4921      	ldr	r1, [pc, #132]	; (3484 <Reset_Handler+0xc0>)
    33fe:	185b      	adds	r3, r3, r1
    3400:	2103      	movs	r1, #3
    3402:	438b      	bics	r3, r1
    3404:	3304      	adds	r3, #4
    3406:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    3408:	2100      	movs	r1, #0
    340a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    340c:	4293      	cmp	r3, r2
    340e:	d1fc      	bne.n	340a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3410:	4a1d      	ldr	r2, [pc, #116]	; (3488 <Reset_Handler+0xc4>)
    3412:	21ff      	movs	r1, #255	; 0xff
    3414:	4b1d      	ldr	r3, [pc, #116]	; (348c <Reset_Handler+0xc8>)
    3416:	438b      	bics	r3, r1
    3418:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    341a:	39fd      	subs	r1, #253	; 0xfd
    341c:	2390      	movs	r3, #144	; 0x90
    341e:	005b      	lsls	r3, r3, #1
    3420:	4a1b      	ldr	r2, [pc, #108]	; (3490 <Reset_Handler+0xcc>)
    3422:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3424:	4a1b      	ldr	r2, [pc, #108]	; (3494 <Reset_Handler+0xd0>)
    3426:	78d3      	ldrb	r3, [r2, #3]
    3428:	2503      	movs	r5, #3
    342a:	43ab      	bics	r3, r5
    342c:	2402      	movs	r4, #2
    342e:	4323      	orrs	r3, r4
    3430:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3432:	78d3      	ldrb	r3, [r2, #3]
    3434:	270c      	movs	r7, #12
    3436:	43bb      	bics	r3, r7
    3438:	2608      	movs	r6, #8
    343a:	4333      	orrs	r3, r6
    343c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    343e:	4b16      	ldr	r3, [pc, #88]	; (3498 <Reset_Handler+0xd4>)
    3440:	7b98      	ldrb	r0, [r3, #14]
    3442:	2230      	movs	r2, #48	; 0x30
    3444:	4390      	bics	r0, r2
    3446:	2220      	movs	r2, #32
    3448:	4310      	orrs	r0, r2
    344a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    344c:	7b99      	ldrb	r1, [r3, #14]
    344e:	43b9      	bics	r1, r7
    3450:	4331      	orrs	r1, r6
    3452:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3454:	7b9a      	ldrb	r2, [r3, #14]
    3456:	43aa      	bics	r2, r5
    3458:	4322      	orrs	r2, r4
    345a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    345c:	4a0f      	ldr	r2, [pc, #60]	; (349c <Reset_Handler+0xd8>)
    345e:	6853      	ldr	r3, [r2, #4]
    3460:	2180      	movs	r1, #128	; 0x80
    3462:	430b      	orrs	r3, r1
    3464:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    3466:	4b0e      	ldr	r3, [pc, #56]	; (34a0 <Reset_Handler+0xdc>)
    3468:	4798      	blx	r3
        main();
    346a:	4b0e      	ldr	r3, [pc, #56]	; (34a4 <Reset_Handler+0xe0>)
    346c:	4798      	blx	r3
    346e:	e7fe      	b.n	346e <Reset_Handler+0xaa>
    3470:	0000b868 	.word	0x0000b868
    3474:	20000000 	.word	0x20000000
    3478:	200001e0 	.word	0x200001e0
    347c:	20000004 	.word	0x20000004
    3480:	200001e0 	.word	0x200001e0
    3484:	20001274 	.word	0x20001274
    3488:	e000ed00 	.word	0xe000ed00
    348c:	00000000 	.word	0x00000000
    3490:	41007000 	.word	0x41007000
    3494:	41005000 	.word	0x41005000
    3498:	41004800 	.word	0x41004800
    349c:	41004000 	.word	0x41004000
    34a0:	00005bd9 	.word	0x00005bd9
    34a4:	00005ac9 	.word	0x00005ac9

000034a8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    34a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34aa:	46c6      	mov	lr, r8
    34ac:	b500      	push	{lr}
    34ae:	000c      	movs	r4, r1
    34b0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    34b2:	2800      	cmp	r0, #0
    34b4:	d10f      	bne.n	34d6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    34b6:	2a00      	cmp	r2, #0
    34b8:	dd11      	ble.n	34de <_read+0x36>
    34ba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    34bc:	4e09      	ldr	r6, [pc, #36]	; (34e4 <_read+0x3c>)
    34be:	4d0a      	ldr	r5, [pc, #40]	; (34e8 <_read+0x40>)
    34c0:	6830      	ldr	r0, [r6, #0]
    34c2:	0021      	movs	r1, r4
    34c4:	682b      	ldr	r3, [r5, #0]
    34c6:	4798      	blx	r3
		ptr++;
    34c8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    34ca:	42bc      	cmp	r4, r7
    34cc:	d1f8      	bne.n	34c0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    34ce:	4640      	mov	r0, r8
    34d0:	bc04      	pop	{r2}
    34d2:	4690      	mov	r8, r2
    34d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    34d6:	2301      	movs	r3, #1
    34d8:	425b      	negs	r3, r3
    34da:	4698      	mov	r8, r3
    34dc:	e7f7      	b.n	34ce <_read+0x26>
	for (; len > 0; --len) {
    34de:	4680      	mov	r8, r0
    34e0:	e7f5      	b.n	34ce <_read+0x26>
    34e2:	46c0      	nop			; (mov r8, r8)
    34e4:	20001168 	.word	0x20001168
    34e8:	20001160 	.word	0x20001160

000034ec <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    34ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    34ee:	46c6      	mov	lr, r8
    34f0:	b500      	push	{lr}
    34f2:	000e      	movs	r6, r1
    34f4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    34f6:	3801      	subs	r0, #1
    34f8:	2802      	cmp	r0, #2
    34fa:	d810      	bhi.n	351e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    34fc:	2a00      	cmp	r2, #0
    34fe:	d011      	beq.n	3524 <_write+0x38>
    3500:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3502:	4b0c      	ldr	r3, [pc, #48]	; (3534 <_write+0x48>)
    3504:	4698      	mov	r8, r3
    3506:	4f0c      	ldr	r7, [pc, #48]	; (3538 <_write+0x4c>)
    3508:	4643      	mov	r3, r8
    350a:	6818      	ldr	r0, [r3, #0]
    350c:	5d31      	ldrb	r1, [r6, r4]
    350e:	683b      	ldr	r3, [r7, #0]
    3510:	4798      	blx	r3
    3512:	2800      	cmp	r0, #0
    3514:	db08      	blt.n	3528 <_write+0x3c>
			return -1;
		}
		++nChars;
    3516:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    3518:	42a5      	cmp	r5, r4
    351a:	d1f5      	bne.n	3508 <_write+0x1c>
    351c:	e006      	b.n	352c <_write+0x40>
		return -1;
    351e:	2401      	movs	r4, #1
    3520:	4264      	negs	r4, r4
    3522:	e003      	b.n	352c <_write+0x40>
	for (; len != 0; --len) {
    3524:	0014      	movs	r4, r2
    3526:	e001      	b.n	352c <_write+0x40>
			return -1;
    3528:	2401      	movs	r4, #1
    352a:	4264      	negs	r4, r4
	}
	return nChars;
}
    352c:	0020      	movs	r0, r4
    352e:	bc04      	pop	{r2}
    3530:	4690      	mov	r8, r2
    3532:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3534:	20001168 	.word	0x20001168
    3538:	20001164 	.word	0x20001164

0000353c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    353c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    353e:	4a06      	ldr	r2, [pc, #24]	; (3558 <_sbrk+0x1c>)
    3540:	6812      	ldr	r2, [r2, #0]
    3542:	2a00      	cmp	r2, #0
    3544:	d004      	beq.n	3550 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    3546:	4a04      	ldr	r2, [pc, #16]	; (3558 <_sbrk+0x1c>)
    3548:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    354a:	18c3      	adds	r3, r0, r3
    354c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    354e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    3550:	4902      	ldr	r1, [pc, #8]	; (355c <_sbrk+0x20>)
    3552:	4a01      	ldr	r2, [pc, #4]	; (3558 <_sbrk+0x1c>)
    3554:	6011      	str	r1, [r2, #0]
    3556:	e7f6      	b.n	3546 <_sbrk+0xa>
    3558:	2000027c 	.word	0x2000027c
    355c:	20003278 	.word	0x20003278

00003560 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    3560:	2001      	movs	r0, #1
    3562:	4240      	negs	r0, r0
    3564:	4770      	bx	lr

00003566 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3566:	2380      	movs	r3, #128	; 0x80
    3568:	019b      	lsls	r3, r3, #6
    356a:	604b      	str	r3, [r1, #4]

	return 0;
}
    356c:	2000      	movs	r0, #0
    356e:	4770      	bx	lr

00003570 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3570:	2001      	movs	r0, #1
    3572:	4770      	bx	lr

00003574 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3574:	2000      	movs	r0, #0
    3576:	4770      	bx	lr

00003578 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    3578:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    357a:	4a0d      	ldr	r2, [pc, #52]	; (35b0 <NWK_Init+0x38>)
    357c:	2300      	movs	r3, #0
    357e:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    3580:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    3582:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    3584:	2158      	movs	r1, #88	; 0x58
    3586:	5253      	strh	r3, [r2, r1]
    3588:	0013      	movs	r3, r2
    358a:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    358c:	2100      	movs	r1, #0
    358e:	6099      	str	r1, [r3, #8]
    3590:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    3592:	4293      	cmp	r3, r2
    3594:	d1fb      	bne.n	358e <NWK_Init+0x16>
	}

	nwkTxInit();
    3596:	4b07      	ldr	r3, [pc, #28]	; (35b4 <NWK_Init+0x3c>)
    3598:	4798      	blx	r3
	nwkRxInit();
    359a:	4b07      	ldr	r3, [pc, #28]	; (35b8 <NWK_Init+0x40>)
    359c:	4798      	blx	r3
	nwkFrameInit();
    359e:	4b07      	ldr	r3, [pc, #28]	; (35bc <NWK_Init+0x44>)
    35a0:	4798      	blx	r3
	nwkDataReqInit();
    35a2:	4b07      	ldr	r3, [pc, #28]	; (35c0 <NWK_Init+0x48>)
    35a4:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    35a6:	4b07      	ldr	r3, [pc, #28]	; (35c4 <NWK_Init+0x4c>)
    35a8:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    35aa:	4b07      	ldr	r3, [pc, #28]	; (35c8 <NWK_Init+0x50>)
    35ac:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    35ae:	bd10      	pop	{r4, pc}
    35b0:	2000116c 	.word	0x2000116c
    35b4:	0000446d 	.word	0x0000446d
    35b8:	00003cc5 	.word	0x00003cc5
    35bc:	000037dd 	.word	0x000037dd
    35c0:	00003665 	.word	0x00003665
    35c4:	000038d5 	.word	0x000038d5
    35c8:	0000414d 	.word	0x0000414d

000035cc <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    35cc:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    35ce:	4b02      	ldr	r3, [pc, #8]	; (35d8 <NWK_SetAddr+0xc>)
    35d0:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    35d2:	4b02      	ldr	r3, [pc, #8]	; (35dc <NWK_SetAddr+0x10>)
    35d4:	4798      	blx	r3
}
    35d6:	bd10      	pop	{r4, pc}
    35d8:	2000116c 	.word	0x2000116c
    35dc:	0000488d 	.word	0x0000488d

000035e0 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    35e0:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    35e2:	4b02      	ldr	r3, [pc, #8]	; (35ec <NWK_SetPanId+0xc>)
    35e4:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    35e6:	4b02      	ldr	r3, [pc, #8]	; (35f0 <NWK_SetPanId+0x10>)
    35e8:	4798      	blx	r3
}
    35ea:	bd10      	pop	{r4, pc}
    35ec:	2000116c 	.word	0x2000116c
    35f0:	0000486d 	.word	0x0000486d

000035f4 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    35f4:	3002      	adds	r0, #2
    35f6:	0080      	lsls	r0, r0, #2
    35f8:	4b01      	ldr	r3, [pc, #4]	; (3600 <NWK_OpenEndpoint+0xc>)
    35fa:	50c1      	str	r1, [r0, r3]
}
    35fc:	4770      	bx	lr
    35fe:	46c0      	nop			; (mov r8, r8)
    3600:	2000116c 	.word	0x2000116c

00003604 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    3604:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    3606:	4b04      	ldr	r3, [pc, #16]	; (3618 <NWK_TaskHandler+0x14>)
    3608:	4798      	blx	r3
	nwkTxTaskHandler();
    360a:	4b04      	ldr	r3, [pc, #16]	; (361c <NWK_TaskHandler+0x18>)
    360c:	4798      	blx	r3
	nwkDataReqTaskHandler();
    360e:	4b04      	ldr	r3, [pc, #16]	; (3620 <NWK_TaskHandler+0x1c>)
    3610:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    3612:	4b04      	ldr	r3, [pc, #16]	; (3624 <NWK_TaskHandler+0x20>)
    3614:	4798      	blx	r3
#endif
}
    3616:	bd10      	pop	{r4, pc}
    3618:	00003d65 	.word	0x00003d65
    361c:	00004669 	.word	0x00004669
    3620:	000036a5 	.word	0x000036a5
    3624:	0000422d 	.word	0x0000422d

00003628 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    3628:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    362a:	4b0c      	ldr	r3, [pc, #48]	; (365c <nwkDataReqTxConf+0x34>)
    362c:	681b      	ldr	r3, [r3, #0]
    362e:	2b00      	cmp	r3, #0
    3630:	d010      	beq.n	3654 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    3632:	685a      	ldr	r2, [r3, #4]
    3634:	4290      	cmp	r0, r2
    3636:	d005      	beq.n	3644 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    3638:	681b      	ldr	r3, [r3, #0]
    363a:	2b00      	cmp	r3, #0
    363c:	d00a      	beq.n	3654 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    363e:	685a      	ldr	r2, [r3, #4]
    3640:	4282      	cmp	r2, r0
    3642:	d1f9      	bne.n	3638 <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    3644:	2285      	movs	r2, #133	; 0x85
    3646:	5c82      	ldrb	r2, [r0, r2]
    3648:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    364a:	2288      	movs	r2, #136	; 0x88
    364c:	5c82      	ldrb	r2, [r0, r2]
    364e:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    3650:	2202      	movs	r2, #2
    3652:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    3654:	4b02      	ldr	r3, [pc, #8]	; (3660 <nwkDataReqTxConf+0x38>)
    3656:	4798      	blx	r3
}
    3658:	bd10      	pop	{r4, pc}
    365a:	46c0      	nop			; (mov r8, r8)
    365c:	20000280 	.word	0x20000280
    3660:	00003865 	.word	0x00003865

00003664 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    3664:	2200      	movs	r2, #0
    3666:	4b01      	ldr	r3, [pc, #4]	; (366c <nwkDataReqInit+0x8>)
    3668:	601a      	str	r2, [r3, #0]
}
    366a:	4770      	bx	lr
    366c:	20000280 	.word	0x20000280

00003670 <NWK_DataReq>:
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    3670:	2300      	movs	r3, #0
    3672:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    3674:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    3676:	6043      	str	r3, [r0, #4]
	nwkIb.lock++;
    3678:	4908      	ldr	r1, [pc, #32]	; (369c <NWK_DataReq+0x2c>)
    367a:	2258      	movs	r2, #88	; 0x58
    367c:	5a8b      	ldrh	r3, [r1, r2]
    367e:	3301      	adds	r3, #1
    3680:	528b      	strh	r3, [r1, r2]
	if (NULL == nwkDataReqQueue) {
    3682:	4b07      	ldr	r3, [pc, #28]	; (36a0 <NWK_DataReq+0x30>)
    3684:	681b      	ldr	r3, [r3, #0]
    3686:	2b00      	cmp	r3, #0
    3688:	d003      	beq.n	3692 <NWK_DataReq+0x22>
		req->next = nwkDataReqQueue;
    368a:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    368c:	4b04      	ldr	r3, [pc, #16]	; (36a0 <NWK_DataReq+0x30>)
    368e:	6018      	str	r0, [r3, #0]
}
    3690:	4770      	bx	lr
		req->next = NULL;
    3692:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    3694:	4b02      	ldr	r3, [pc, #8]	; (36a0 <NWK_DataReq+0x30>)
    3696:	6018      	str	r0, [r3, #0]
    3698:	e7fa      	b.n	3690 <NWK_DataReq+0x20>
    369a:	46c0      	nop			; (mov r8, r8)
    369c:	2000116c 	.word	0x2000116c
    36a0:	20000280 	.word	0x20000280

000036a4 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    36a4:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    36a6:	4b47      	ldr	r3, [pc, #284]	; (37c4 <nwkDataReqTaskHandler+0x120>)
    36a8:	681a      	ldr	r2, [r3, #0]
    36aa:	2a00      	cmp	r2, #0
    36ac:	d100      	bne.n	36b0 <nwkDataReqTaskHandler+0xc>
    36ae:	e088      	b.n	37c2 <nwkDataReqTaskHandler+0x11e>
    36b0:	0014      	movs	r4, r2
		switch (req->state) {
    36b2:	7a23      	ldrb	r3, [r4, #8]
    36b4:	2b00      	cmp	r3, #0
    36b6:	d005      	beq.n	36c4 <nwkDataReqTaskHandler+0x20>
    36b8:	2b02      	cmp	r3, #2
    36ba:	d06e      	beq.n	379a <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    36bc:	6824      	ldr	r4, [r4, #0]
    36be:	2c00      	cmp	r4, #0
    36c0:	d1f7      	bne.n	36b2 <nwkDataReqTaskHandler+0xe>
    36c2:	e07e      	b.n	37c2 <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    36c4:	4b40      	ldr	r3, [pc, #256]	; (37c8 <nwkDataReqTaskHandler+0x124>)
    36c6:	4798      	blx	r3
    36c8:	1e05      	subs	r5, r0, #0
    36ca:	d062      	beq.n	3792 <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    36cc:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    36ce:	2001      	movs	r0, #1
    36d0:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    36d2:	4b3e      	ldr	r3, [pc, #248]	; (37cc <nwkDataReqTaskHandler+0x128>)
    36d4:	2289      	movs	r2, #137	; 0x89
    36d6:	54ab      	strb	r3, [r5, r2]
    36d8:	0a19      	lsrs	r1, r3, #8
    36da:	002a      	movs	r2, r5
    36dc:	3289      	adds	r2, #137	; 0x89
    36de:	7051      	strb	r1, [r2, #1]
    36e0:	0c19      	lsrs	r1, r3, #16
    36e2:	7091      	strb	r1, [r2, #2]
    36e4:	0e1b      	lsrs	r3, r3, #24
    36e6:	70d3      	strb	r3, [r2, #3]
			: 0;
    36e8:	7ba2      	ldrb	r2, [r4, #14]
    36ea:	0892      	lsrs	r2, r2, #2
    36ec:	2301      	movs	r3, #1
    36ee:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    36f0:	2188      	movs	r1, #136	; 0x88
    36f2:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    36f4:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    36f6:	4019      	ands	r1, r3
    36f8:	7aea      	ldrb	r2, [r5, #11]
    36fa:	4382      	bics	r2, r0
    36fc:	430a      	orrs	r2, r1
    36fe:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    3700:	7ba2      	ldrb	r2, [r4, #14]
    3702:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    3704:	401a      	ands	r2, r3
    3706:	0092      	lsls	r2, r2, #2
    3708:	7ae9      	ldrb	r1, [r5, #11]
    370a:	3003      	adds	r0, #3
    370c:	4381      	bics	r1, r0
    370e:	430a      	orrs	r2, r1
    3710:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    3712:	7ba2      	ldrb	r2, [r4, #14]
    3714:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    3716:	4013      	ands	r3, r2
    3718:	005b      	lsls	r3, r3, #1
    371a:	7aea      	ldrb	r2, [r5, #11]
    371c:	2102      	movs	r1, #2
    371e:	438a      	bics	r2, r1
    3720:	4313      	orrs	r3, r2
    3722:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    3724:	4a2a      	ldr	r2, [pc, #168]	; (37d0 <nwkDataReqTaskHandler+0x12c>)
    3726:	7913      	ldrb	r3, [r2, #4]
    3728:	3301      	adds	r3, #1
    372a:	b2db      	uxtb	r3, r3
    372c:	7113      	strb	r3, [r2, #4]
    372e:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    3730:	7813      	ldrb	r3, [r2, #0]
    3732:	736b      	strb	r3, [r5, #13]
    3734:	7853      	ldrb	r3, [r2, #1]
    3736:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    3738:	8963      	ldrh	r3, [r4, #10]
    373a:	7aa2      	ldrb	r2, [r4, #10]
    373c:	73ea      	strb	r2, [r5, #15]
    373e:	0a1b      	lsrs	r3, r3, #8
    3740:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    3742:	7b61      	ldrb	r1, [r4, #13]
    3744:	230f      	movs	r3, #15
    3746:	4019      	ands	r1, r3
    3748:	7c6a      	ldrb	r2, [r5, #17]
    374a:	300b      	adds	r0, #11
    374c:	4382      	bics	r2, r0
    374e:	430a      	orrs	r2, r1
    3750:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    3752:	7b22      	ldrb	r2, [r4, #12]
    3754:	0112      	lsls	r2, r2, #4
    3756:	7c69      	ldrb	r1, [r5, #17]
    3758:	400b      	ands	r3, r1
    375a:	4313      	orrs	r3, r2
    375c:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    375e:	2381      	movs	r3, #129	; 0x81
    3760:	5ce8      	ldrb	r0, [r5, r3]
    3762:	3301      	adds	r3, #1
    3764:	5ceb      	ldrb	r3, [r5, r3]
    3766:	021b      	lsls	r3, r3, #8
    3768:	4303      	orrs	r3, r0
    376a:	2283      	movs	r2, #131	; 0x83
    376c:	5ca8      	ldrb	r0, [r5, r2]
    376e:	0400      	lsls	r0, r0, #16
    3770:	4303      	orrs	r3, r0
    3772:	3201      	adds	r2, #1
    3774:	5ca8      	ldrb	r0, [r5, r2]
    3776:	0600      	lsls	r0, r0, #24
    3778:	4318      	orrs	r0, r3
    377a:	7d22      	ldrb	r2, [r4, #20]
    377c:	6921      	ldr	r1, [r4, #16]
    377e:	4b15      	ldr	r3, [pc, #84]	; (37d4 <nwkDataReqTaskHandler+0x130>)
    3780:	4798      	blx	r3
	frame->size += req->size;
    3782:	786b      	ldrb	r3, [r5, #1]
    3784:	7d22      	ldrb	r2, [r4, #20]
    3786:	189b      	adds	r3, r3, r2
    3788:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    378a:	0028      	movs	r0, r5
    378c:	4b12      	ldr	r3, [pc, #72]	; (37d8 <nwkDataReqTaskHandler+0x134>)
    378e:	4798      	blx	r3
    3790:	e017      	b.n	37c2 <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    3792:	2302      	movs	r3, #2
    3794:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    3796:	7723      	strb	r3, [r4, #28]
    3798:	e013      	b.n	37c2 <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    379a:	42a2      	cmp	r2, r4
    379c:	d104      	bne.n	37a8 <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    379e:	4b09      	ldr	r3, [pc, #36]	; (37c4 <nwkDataReqTaskHandler+0x120>)
    37a0:	6822      	ldr	r2, [r4, #0]
    37a2:	601a      	str	r2, [r3, #0]
    37a4:	e005      	b.n	37b2 <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    37a6:	001a      	movs	r2, r3
		while (prev->next != req) {
    37a8:	6813      	ldr	r3, [r2, #0]
    37aa:	429c      	cmp	r4, r3
    37ac:	d1fb      	bne.n	37a6 <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    37ae:	6823      	ldr	r3, [r4, #0]
    37b0:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    37b2:	4907      	ldr	r1, [pc, #28]	; (37d0 <nwkDataReqTaskHandler+0x12c>)
    37b4:	2258      	movs	r2, #88	; 0x58
    37b6:	5a8b      	ldrh	r3, [r1, r2]
    37b8:	3b01      	subs	r3, #1
    37ba:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    37bc:	69a3      	ldr	r3, [r4, #24]
    37be:	0020      	movs	r0, r4
    37c0:	4798      	blx	r3

		default:
			break;
		}
	}
}
    37c2:	bd70      	pop	{r4, r5, r6, pc}
    37c4:	20000280 	.word	0x20000280
    37c8:	000037f1 	.word	0x000037f1
    37cc:	00003629 	.word	0x00003629
    37d0:	2000116c 	.word	0x2000116c
    37d4:	00005c21 	.word	0x00005c21
    37d8:	000044a1 	.word	0x000044a1

000037dc <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    37dc:	4b03      	ldr	r3, [pc, #12]	; (37ec <nwkFrameInit+0x10>)
    37de:	2200      	movs	r2, #0
    37e0:	701a      	strb	r2, [r3, #0]
    37e2:	218d      	movs	r1, #141	; 0x8d
    37e4:	545a      	strb	r2, [r3, r1]
    37e6:	318d      	adds	r1, #141	; 0x8d
    37e8:	545a      	strb	r2, [r3, r1]
	}
}
    37ea:	4770      	bx	lr
    37ec:	20000284 	.word	0x20000284

000037f0 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    37f0:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    37f2:	4b19      	ldr	r3, [pc, #100]	; (3858 <nwkFrameAlloc+0x68>)
    37f4:	781b      	ldrb	r3, [r3, #0]
    37f6:	2b00      	cmp	r3, #0
    37f8:	d010      	beq.n	381c <nwkFrameAlloc+0x2c>
    37fa:	238d      	movs	r3, #141	; 0x8d
    37fc:	4a16      	ldr	r2, [pc, #88]	; (3858 <nwkFrameAlloc+0x68>)
    37fe:	5cd3      	ldrb	r3, [r2, r3]
    3800:	2b00      	cmp	r3, #0
    3802:	d009      	beq.n	3818 <nwkFrameAlloc+0x28>
    3804:	238d      	movs	r3, #141	; 0x8d
    3806:	005b      	lsls	r3, r3, #1
    3808:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    380a:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    380c:	2b00      	cmp	r3, #0
    380e:	d001      	beq.n	3814 <nwkFrameAlloc+0x24>
}
    3810:	0020      	movs	r0, r4
    3812:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3814:	3302      	adds	r3, #2
    3816:	e002      	b.n	381e <nwkFrameAlloc+0x2e>
    3818:	2301      	movs	r3, #1
    381a:	e000      	b.n	381e <nwkFrameAlloc+0x2e>
    381c:	2300      	movs	r3, #0
    381e:	268d      	movs	r6, #141	; 0x8d
    3820:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    3822:	4d0d      	ldr	r5, [pc, #52]	; (3858 <nwkFrameAlloc+0x68>)
    3824:	19ac      	adds	r4, r5, r6
    3826:	228d      	movs	r2, #141	; 0x8d
    3828:	2100      	movs	r1, #0
    382a:	0020      	movs	r0, r4
    382c:	4b0b      	ldr	r3, [pc, #44]	; (385c <nwkFrameAlloc+0x6c>)
    382e:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    3830:	2310      	movs	r3, #16
    3832:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    3834:	0033      	movs	r3, r6
    3836:	3312      	adds	r3, #18
    3838:	18eb      	adds	r3, r5, r3
    383a:	0022      	movs	r2, r4
    383c:	3281      	adds	r2, #129	; 0x81
    383e:	7013      	strb	r3, [r2, #0]
    3840:	0a19      	lsrs	r1, r3, #8
    3842:	7051      	strb	r1, [r2, #1]
    3844:	0c19      	lsrs	r1, r3, #16
    3846:	7091      	strb	r1, [r2, #2]
    3848:	0e1b      	lsrs	r3, r3, #24
    384a:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    384c:	4904      	ldr	r1, [pc, #16]	; (3860 <nwkFrameAlloc+0x70>)
    384e:	2258      	movs	r2, #88	; 0x58
    3850:	5a8b      	ldrh	r3, [r1, r2]
    3852:	3301      	adds	r3, #1
    3854:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    3856:	e7db      	b.n	3810 <nwkFrameAlloc+0x20>
    3858:	20000284 	.word	0x20000284
    385c:	00005c33 	.word	0x00005c33
    3860:	2000116c 	.word	0x2000116c

00003864 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    3864:	2300      	movs	r3, #0
    3866:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    3868:	4902      	ldr	r1, [pc, #8]	; (3874 <nwkFrameFree+0x10>)
    386a:	2258      	movs	r2, #88	; 0x58
    386c:	5a8b      	ldrh	r3, [r1, r2]
    386e:	3b01      	subs	r3, #1
    3870:	528b      	strh	r3, [r1, r2]
}
    3872:	4770      	bx	lr
    3874:	2000116c 	.word	0x2000116c

00003878 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    3878:	2800      	cmp	r0, #0
    387a:	d012      	beq.n	38a2 <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    387c:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    387e:	4b0c      	ldr	r3, [pc, #48]	; (38b0 <nwkFrameNext+0x38>)
    3880:	33a8      	adds	r3, #168	; 0xa8
    3882:	33ff      	adds	r3, #255	; 0xff
    3884:	4298      	cmp	r0, r3
    3886:	d210      	bcs.n	38aa <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    3888:	7803      	ldrb	r3, [r0, #0]
    388a:	2b00      	cmp	r3, #0
    388c:	d10c      	bne.n	38a8 <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    388e:	4a08      	ldr	r2, [pc, #32]	; (38b0 <nwkFrameNext+0x38>)
    3890:	32a8      	adds	r2, #168	; 0xa8
    3892:	32ff      	adds	r2, #255	; 0xff
    3894:	308d      	adds	r0, #141	; 0x8d
    3896:	4290      	cmp	r0, r2
    3898:	d205      	bcs.n	38a6 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    389a:	7803      	ldrb	r3, [r0, #0]
    389c:	2b00      	cmp	r3, #0
    389e:	d0f9      	beq.n	3894 <nwkFrameNext+0x1c>
    38a0:	e002      	b.n	38a8 <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    38a2:	4803      	ldr	r0, [pc, #12]	; (38b0 <nwkFrameNext+0x38>)
    38a4:	e7f0      	b.n	3888 <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    38a6:	2000      	movs	r0, #0
}
    38a8:	4770      	bx	lr
	return NULL;
    38aa:	2000      	movs	r0, #0
    38ac:	e7fc      	b.n	38a8 <nwkFrameNext+0x30>
    38ae:	46c0      	nop			; (mov r8, r8)
    38b0:	20000284 	.word	0x20000284

000038b4 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    38b4:	2200      	movs	r2, #0
    38b6:	2385      	movs	r3, #133	; 0x85
    38b8:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    38ba:	4a05      	ldr	r2, [pc, #20]	; (38d0 <nwkFrameCommandInit+0x1c>)
    38bc:	7913      	ldrb	r3, [r2, #4]
    38be:	3301      	adds	r3, #1
    38c0:	b2db      	uxtb	r3, r3
    38c2:	7113      	strb	r3, [r2, #4]
    38c4:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    38c6:	7813      	ldrb	r3, [r2, #0]
    38c8:	7343      	strb	r3, [r0, #13]
    38ca:	7853      	ldrb	r3, [r2, #1]
    38cc:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    38ce:	4770      	bx	lr
    38d0:	2000116c 	.word	0x2000116c

000038d4 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    38d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    38d6:	4b09      	ldr	r3, [pc, #36]	; (38fc <nwkRouteInit+0x28>)
    38d8:	3302      	adds	r3, #2
    38da:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    38dc:	2701      	movs	r7, #1
    38de:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    38e0:	4c06      	ldr	r4, [pc, #24]	; (38fc <nwkRouteInit+0x28>)
    38e2:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    38e4:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    38e6:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    38e8:	00d0      	lsls	r0, r2, #3
    38ea:	5d01      	ldrb	r1, [r0, r4]
    38ec:	43b1      	bics	r1, r6
    38ee:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    38f0:	711d      	strb	r5, [r3, #4]
    38f2:	3201      	adds	r2, #1
    38f4:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    38f6:	2a64      	cmp	r2, #100	; 0x64
    38f8:	d1f5      	bne.n	38e6 <nwkRouteInit+0x12>
	}
}
    38fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38fc:	2000042c 	.word	0x2000042c

00003900 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    3900:	b530      	push	{r4, r5, lr}
    3902:	4a0c      	ldr	r2, [pc, #48]	; (3934 <NWK_RouteFindEntry+0x34>)
    3904:	3202      	adds	r2, #2
    3906:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    3908:	4d0a      	ldr	r5, [pc, #40]	; (3934 <NWK_RouteFindEntry+0x34>)
    390a:	e003      	b.n	3914 <NWK_RouteFindEntry+0x14>
    390c:	3301      	adds	r3, #1
    390e:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3910:	2b64      	cmp	r3, #100	; 0x64
    3912:	d00c      	beq.n	392e <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    3914:	8814      	ldrh	r4, [r2, #0]
    3916:	4284      	cmp	r4, r0
    3918:	d1f8      	bne.n	390c <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    391a:	00dc      	lsls	r4, r3, #3
    391c:	5d64      	ldrb	r4, [r4, r5]
    391e:	07a4      	lsls	r4, r4, #30
    3920:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    3922:	428c      	cmp	r4, r1
    3924:	d1f2      	bne.n	390c <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    3926:	00db      	lsls	r3, r3, #3
    3928:	4802      	ldr	r0, [pc, #8]	; (3934 <NWK_RouteFindEntry+0x34>)
    392a:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    392c:	bd30      	pop	{r4, r5, pc}
	return NULL;
    392e:	2000      	movs	r0, #0
    3930:	e7fc      	b.n	392c <NWK_RouteFindEntry+0x2c>
    3932:	46c0      	nop			; (mov r8, r8)
    3934:	2000042c 	.word	0x2000042c

00003938 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    3938:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    393a:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    393c:	4813      	ldr	r0, [pc, #76]	; (398c <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    393e:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    3940:	0003      	movs	r3, r0
    3942:	25c8      	movs	r5, #200	; 0xc8
    3944:	00ad      	lsls	r5, r5, #2
    3946:	46ac      	mov	ip, r5
    3948:	4463      	add	r3, ip
    394a:	0019      	movs	r1, r3
    394c:	e003      	b.n	3956 <NWK_RouteNewEntry+0x1e>
    394e:	0002      	movs	r2, r0
    3950:	3008      	adds	r0, #8
    3952:	4288      	cmp	r0, r1
    3954:	d00c      	beq.n	3970 <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    3956:	7803      	ldrb	r3, [r0, #0]
    3958:	421c      	tst	r4, r3
    395a:	d1f9      	bne.n	3950 <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    395c:	7983      	ldrb	r3, [r0, #6]
    395e:	2b00      	cmp	r3, #0
    3960:	d007      	beq.n	3972 <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    3962:	2a00      	cmp	r2, #0
    3964:	d0f3      	beq.n	394e <NWK_RouteNewEntry+0x16>
    3966:	7995      	ldrb	r5, [r2, #6]
    3968:	429d      	cmp	r5, r3
    396a:	d9f1      	bls.n	3950 <NWK_RouteNewEntry+0x18>
    396c:	0002      	movs	r2, r0
    396e:	e7ef      	b.n	3950 <NWK_RouteNewEntry+0x18>
    3970:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    3972:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3974:	2202      	movs	r2, #2
    3976:	4393      	bics	r3, r2
    3978:	001a      	movs	r2, r3
    397a:	230f      	movs	r3, #15
    397c:	4013      	ands	r3, r2
    397e:	2230      	movs	r2, #48	; 0x30
    3980:	4313      	orrs	r3, r2
    3982:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    3984:	2380      	movs	r3, #128	; 0x80
    3986:	7183      	strb	r3, [r0, #6]

	return entry;
}
    3988:	bd30      	pop	{r4, r5, pc}
    398a:	46c0      	nop			; (mov r8, r8)
    398c:	2000042c 	.word	0x2000042c

00003990 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    3990:	7803      	ldrb	r3, [r0, #0]
    3992:	07db      	lsls	r3, r3, #31
    3994:	d404      	bmi.n	39a0 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    3996:	2301      	movs	r3, #1
    3998:	425b      	negs	r3, r3
    399a:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    399c:	2300      	movs	r3, #0
    399e:	7183      	strb	r3, [r0, #6]
}
    39a0:	4770      	bx	lr
	...

000039a4 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    39a4:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    39a6:	4b04      	ldr	r3, [pc, #16]	; (39b8 <NWK_RouteNextHop+0x14>)
    39a8:	4798      	blx	r3
	if (entry) {
    39aa:	2800      	cmp	r0, #0
    39ac:	d001      	beq.n	39b2 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    39ae:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    39b0:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    39b2:	4802      	ldr	r0, [pc, #8]	; (39bc <NWK_RouteNextHop+0x18>)
    39b4:	e7fc      	b.n	39b0 <NWK_RouteNextHop+0xc>
    39b6:	46c0      	nop			; (mov r8, r8)
    39b8:	00003901 	.word	0x00003901
    39bc:	0000ffff 	.word	0x0000ffff

000039c0 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    39c0:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    39c2:	4b03      	ldr	r3, [pc, #12]	; (39d0 <nwkRouteRemove+0x10>)
    39c4:	4798      	blx	r3
	if (entry) {
    39c6:	2800      	cmp	r0, #0
    39c8:	d001      	beq.n	39ce <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    39ca:	4b02      	ldr	r3, [pc, #8]	; (39d4 <nwkRouteRemove+0x14>)
    39cc:	4798      	blx	r3
	}
}
    39ce:	bd10      	pop	{r4, pc}
    39d0:	00003901 	.word	0x00003901
    39d4:	00003991 	.word	0x00003991

000039d8 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    39d8:	b570      	push	{r4, r5, r6, lr}
    39da:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    39dc:	7a42      	ldrb	r2, [r0, #9]
    39de:	7a84      	ldrb	r4, [r0, #10]
    39e0:	0224      	lsls	r4, r4, #8
    39e2:	4314      	orrs	r4, r2
    39e4:	b223      	sxth	r3, r4
    39e6:	2b00      	cmp	r3, #0
    39e8:	db29      	blt.n	3a3e <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    39ea:	7969      	ldrb	r1, [r5, #5]
    39ec:	79ab      	ldrb	r3, [r5, #6]
    39ee:	021b      	lsls	r3, r3, #8
    39f0:	430b      	orrs	r3, r1
    39f2:	4a21      	ldr	r2, [pc, #132]	; (3a78 <nwkRouteFrameReceived+0xa0>)
    39f4:	4293      	cmp	r3, r2
    39f6:	d021      	beq.n	3a3c <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    39f8:	7b6a      	ldrb	r2, [r5, #13]
    39fa:	7ba8      	ldrb	r0, [r5, #14]
    39fc:	0200      	lsls	r0, r0, #8
    39fe:	4310      	orrs	r0, r2
    3a00:	2100      	movs	r1, #0
    3a02:	4b1e      	ldr	r3, [pc, #120]	; (3a7c <nwkRouteFrameReceived+0xa4>)
    3a04:	4798      	blx	r3

	if (entry) {
    3a06:	2800      	cmp	r0, #0
    3a08:	d029      	beq.n	3a5e <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    3a0a:	79e9      	ldrb	r1, [r5, #7]
    3a0c:	7a2b      	ldrb	r3, [r5, #8]
    3a0e:	021b      	lsls	r3, r3, #8
    3a10:	430b      	orrs	r3, r1
    3a12:	4a19      	ldr	r2, [pc, #100]	; (3a78 <nwkRouteFrameReceived+0xa0>)
    3a14:	4293      	cmp	r3, r2
    3a16:	d019      	beq.n	3a4c <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    3a18:	8883      	ldrh	r3, [r0, #4]
    3a1a:	42a3      	cmp	r3, r4
    3a1c:	d00b      	beq.n	3a36 <nwkRouteFrameReceived+0x5e>
    3a1e:	79c2      	ldrb	r2, [r0, #7]
    3a20:	2385      	movs	r3, #133	; 0x85
    3a22:	5ceb      	ldrb	r3, [r5, r3]
    3a24:	429a      	cmp	r2, r3
    3a26:	d206      	bcs.n	3a36 <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    3a28:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3a2a:	7802      	ldrb	r2, [r0, #0]
    3a2c:	230f      	movs	r3, #15
    3a2e:	4013      	ands	r3, r2
    3a30:	2230      	movs	r2, #48	; 0x30
    3a32:	4313      	orrs	r3, r2
    3a34:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    3a36:	2385      	movs	r3, #133	; 0x85
    3a38:	5ceb      	ldrb	r3, [r5, r3]
    3a3a:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    3a3c:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    3a3e:	7b41      	ldrb	r1, [r0, #13]
    3a40:	7b83      	ldrb	r3, [r0, #14]
    3a42:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3a44:	430b      	orrs	r3, r1
    3a46:	429c      	cmp	r4, r3
    3a48:	d1f8      	bne.n	3a3c <nwkRouteFrameReceived+0x64>
    3a4a:	e7ce      	b.n	39ea <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    3a4c:	7be9      	ldrb	r1, [r5, #15]
    3a4e:	7c2b      	ldrb	r3, [r5, #16]
    3a50:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    3a52:	4a0b      	ldr	r2, [pc, #44]	; (3a80 <nwkRouteFrameReceived+0xa8>)
    3a54:	8812      	ldrh	r2, [r2, #0]
    3a56:	430b      	orrs	r3, r1
    3a58:	429a      	cmp	r2, r3
    3a5a:	d1dd      	bne.n	3a18 <nwkRouteFrameReceived+0x40>
    3a5c:	e7e4      	b.n	3a28 <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    3a5e:	4b09      	ldr	r3, [pc, #36]	; (3a84 <nwkRouteFrameReceived+0xac>)
    3a60:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    3a62:	7b69      	ldrb	r1, [r5, #13]
    3a64:	7bab      	ldrb	r3, [r5, #14]
    3a66:	021b      	lsls	r3, r3, #8
    3a68:	430b      	orrs	r3, r1
    3a6a:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    3a6c:	7a69      	ldrb	r1, [r5, #9]
    3a6e:	7aab      	ldrb	r3, [r5, #10]
    3a70:	021b      	lsls	r3, r3, #8
    3a72:	430b      	orrs	r3, r1
    3a74:	8083      	strh	r3, [r0, #4]
    3a76:	e7de      	b.n	3a36 <nwkRouteFrameReceived+0x5e>
    3a78:	0000ffff 	.word	0x0000ffff
    3a7c:	00003901 	.word	0x00003901
    3a80:	2000116c 	.word	0x2000116c
    3a84:	00003939 	.word	0x00003939

00003a88 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    3a88:	b510      	push	{r4, lr}
    3a8a:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    3a8c:	7bc3      	ldrb	r3, [r0, #15]
    3a8e:	7c00      	ldrb	r0, [r0, #16]
    3a90:	0200      	lsls	r0, r0, #8
    3a92:	4318      	orrs	r0, r3
    3a94:	4b1c      	ldr	r3, [pc, #112]	; (3b08 <nwkRouteFrameSent+0x80>)
    3a96:	4298      	cmp	r0, r3
    3a98:	d019      	beq.n	3ace <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    3a9a:	7ae1      	ldrb	r1, [r4, #11]
    3a9c:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    3a9e:	0fc9      	lsrs	r1, r1, #31
    3aa0:	4b1a      	ldr	r3, [pc, #104]	; (3b0c <nwkRouteFrameSent+0x84>)
    3aa2:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    3aa4:	2800      	cmp	r0, #0
    3aa6:	d012      	beq.n	3ace <nwkRouteFrameSent+0x46>
    3aa8:	7803      	ldrb	r3, [r0, #0]
    3aaa:	07db      	lsls	r3, r3, #31
    3aac:	d40f      	bmi.n	3ace <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3aae:	2385      	movs	r3, #133	; 0x85
    3ab0:	5ce3      	ldrb	r3, [r4, r3]
    3ab2:	2b00      	cmp	r3, #0
    3ab4:	d119      	bne.n	3aea <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3ab6:	7802      	ldrb	r2, [r0, #0]
    3ab8:	330f      	adds	r3, #15
    3aba:	4013      	ands	r3, r2
    3abc:	2230      	movs	r2, #48	; 0x30
    3abe:	4313      	orrs	r3, r2
    3ac0:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    3ac2:	7983      	ldrb	r3, [r0, #6]
    3ac4:	3301      	adds	r3, #1
    3ac6:	b2db      	uxtb	r3, r3
    3ac8:	7183      	strb	r3, [r0, #6]
    3aca:	2bff      	cmp	r3, #255	; 0xff
    3acc:	d000      	beq.n	3ad0 <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    3ace:	bd10      	pop	{r4, pc}
    3ad0:	490f      	ldr	r1, [pc, #60]	; (3b10 <nwkRouteFrameSent+0x88>)
    3ad2:	1d8a      	adds	r2, r1, #6
    3ad4:	4b0f      	ldr	r3, [pc, #60]	; (3b14 <nwkRouteFrameSent+0x8c>)
    3ad6:	469c      	mov	ip, r3
    3ad8:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    3ada:	7813      	ldrb	r3, [r2, #0]
    3adc:	085b      	lsrs	r3, r3, #1
    3ade:	3301      	adds	r3, #1
    3ae0:	7013      	strb	r3, [r2, #0]
    3ae2:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3ae4:	428a      	cmp	r2, r1
    3ae6:	d1f8      	bne.n	3ada <nwkRouteFrameSent+0x52>
    3ae8:	e7f1      	b.n	3ace <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    3aea:	7801      	ldrb	r1, [r0, #0]
    3aec:	090b      	lsrs	r3, r1, #4
    3aee:	330f      	adds	r3, #15
    3af0:	220f      	movs	r2, #15
    3af2:	4013      	ands	r3, r2
    3af4:	011c      	lsls	r4, r3, #4
    3af6:	400a      	ands	r2, r1
    3af8:	4322      	orrs	r2, r4
    3afa:	7002      	strb	r2, [r0, #0]
    3afc:	2b00      	cmp	r3, #0
    3afe:	d1e6      	bne.n	3ace <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    3b00:	4b05      	ldr	r3, [pc, #20]	; (3b18 <nwkRouteFrameSent+0x90>)
    3b02:	4798      	blx	r3
    3b04:	e7e3      	b.n	3ace <nwkRouteFrameSent+0x46>
    3b06:	46c0      	nop			; (mov r8, r8)
    3b08:	0000ffff 	.word	0x0000ffff
    3b0c:	00003901 	.word	0x00003901
    3b10:	2000042c 	.word	0x2000042c
    3b14:	00000326 	.word	0x00000326
    3b18:	00003991 	.word	0x00003991

00003b1c <nwkRoutePrepareTx>:
{
    3b1c:	b510      	push	{r4, lr}
    3b1e:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    3b20:	7bc2      	ldrb	r2, [r0, #15]
    3b22:	7c00      	ldrb	r0, [r0, #16]
    3b24:	0200      	lsls	r0, r0, #8
    3b26:	4310      	orrs	r0, r2
    3b28:	4b0b      	ldr	r3, [pc, #44]	; (3b58 <nwkRoutePrepareTx+0x3c>)
    3b2a:	4298      	cmp	r0, r3
    3b2c:	d00b      	beq.n	3b46 <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    3b2e:	7ae3      	ldrb	r3, [r4, #11]
    3b30:	075b      	lsls	r3, r3, #29
    3b32:	d40d      	bmi.n	3b50 <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    3b34:	7ae1      	ldrb	r1, [r4, #11]
    3b36:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    3b38:	0fc9      	lsrs	r1, r1, #31
    3b3a:	4b08      	ldr	r3, [pc, #32]	; (3b5c <nwkRoutePrepareTx+0x40>)
    3b3c:	4798      	blx	r3
    3b3e:	71e0      	strb	r0, [r4, #7]
    3b40:	0a00      	lsrs	r0, r0, #8
    3b42:	7220      	strb	r0, [r4, #8]
}
    3b44:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    3b46:	2301      	movs	r3, #1
    3b48:	425b      	negs	r3, r3
    3b4a:	71e3      	strb	r3, [r4, #7]
    3b4c:	7223      	strb	r3, [r4, #8]
    3b4e:	e7f9      	b.n	3b44 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    3b50:	71e0      	strb	r0, [r4, #7]
    3b52:	0a00      	lsrs	r0, r0, #8
    3b54:	7220      	strb	r0, [r4, #8]
    3b56:	e7f5      	b.n	3b44 <nwkRoutePrepareTx+0x28>
    3b58:	0000ffff 	.word	0x0000ffff
    3b5c:	000039a5 	.word	0x000039a5

00003b60 <nwkRouteFrame>:
{
    3b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b62:	46c6      	mov	lr, r8
    3b64:	b500      	push	{lr}
    3b66:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    3b68:	7bc2      	ldrb	r2, [r0, #15]
    3b6a:	7c04      	ldrb	r4, [r0, #16]
    3b6c:	0224      	lsls	r4, r4, #8
    3b6e:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    3b70:	7ac5      	ldrb	r5, [r0, #11]
    3b72:	072d      	lsls	r5, r5, #28
    3b74:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    3b76:	b2e9      	uxtb	r1, r5
    3b78:	0020      	movs	r0, r4
    3b7a:	4b27      	ldr	r3, [pc, #156]	; (3c18 <nwkRouteFrame+0xb8>)
    3b7c:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    3b7e:	4b27      	ldr	r3, [pc, #156]	; (3c1c <nwkRouteFrame+0xbc>)
    3b80:	4298      	cmp	r0, r3
    3b82:	d010      	beq.n	3ba6 <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    3b84:	2200      	movs	r2, #0
    3b86:	2389      	movs	r3, #137	; 0x89
    3b88:	54fa      	strb	r2, [r7, r3]
    3b8a:	003b      	movs	r3, r7
    3b8c:	3389      	adds	r3, #137	; 0x89
    3b8e:	705a      	strb	r2, [r3, #1]
    3b90:	709a      	strb	r2, [r3, #2]
    3b92:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    3b94:	3202      	adds	r2, #2
    3b96:	2388      	movs	r3, #136	; 0x88
    3b98:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    3b9a:	0038      	movs	r0, r7
    3b9c:	4b20      	ldr	r3, [pc, #128]	; (3c20 <nwkRouteFrame+0xc0>)
    3b9e:	4798      	blx	r3
}
    3ba0:	bc04      	pop	{r2}
    3ba2:	4690      	mov	r8, r2
    3ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    3ba6:	7b7a      	ldrb	r2, [r7, #13]
    3ba8:	7bbb      	ldrb	r3, [r7, #14]
    3baa:	021b      	lsls	r3, r3, #8
    3bac:	4313      	orrs	r3, r2
    3bae:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    3bb0:	4b1c      	ldr	r3, [pc, #112]	; (3c24 <nwkRouteFrame+0xc4>)
    3bb2:	4798      	blx	r3
    3bb4:	1e06      	subs	r6, r0, #0
    3bb6:	d02b      	beq.n	3c10 <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    3bb8:	4b1b      	ldr	r3, [pc, #108]	; (3c28 <nwkRouteFrame+0xc8>)
    3bba:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    3bbc:	7873      	ldrb	r3, [r6, #1]
    3bbe:	3306      	adds	r3, #6
    3bc0:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    3bc2:	2200      	movs	r2, #0
    3bc4:	2389      	movs	r3, #137	; 0x89
    3bc6:	54f2      	strb	r2, [r6, r3]
    3bc8:	0033      	movs	r3, r6
    3bca:	3389      	adds	r3, #137	; 0x89
    3bcc:	705a      	strb	r2, [r3, #1]
    3bce:	709a      	strb	r2, [r3, #2]
    3bd0:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    3bd2:	20ff      	movs	r0, #255	; 0xff
    3bd4:	4643      	mov	r3, r8
    3bd6:	4018      	ands	r0, r3
    3bd8:	73f0      	strb	r0, [r6, #15]
    3bda:	0a1a      	lsrs	r2, r3, #8
    3bdc:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    3bde:	2381      	movs	r3, #129	; 0x81
    3be0:	5cf3      	ldrb	r3, [r6, r3]
    3be2:	2182      	movs	r1, #130	; 0x82
    3be4:	5c71      	ldrb	r1, [r6, r1]
    3be6:	0209      	lsls	r1, r1, #8
    3be8:	4319      	orrs	r1, r3
    3bea:	2383      	movs	r3, #131	; 0x83
    3bec:	5cf3      	ldrb	r3, [r6, r3]
    3bee:	041b      	lsls	r3, r3, #16
    3bf0:	4319      	orrs	r1, r3
    3bf2:	2384      	movs	r3, #132	; 0x84
    3bf4:	5cf3      	ldrb	r3, [r6, r3]
    3bf6:	061b      	lsls	r3, r3, #24
    3bf8:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    3bfa:	2101      	movs	r1, #1
    3bfc:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    3bfe:	7058      	strb	r0, [r3, #1]
    3c00:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    3c02:	70dc      	strb	r4, [r3, #3]
    3c04:	0a24      	lsrs	r4, r4, #8
    3c06:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    3c08:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    3c0a:	0030      	movs	r0, r6
    3c0c:	4b04      	ldr	r3, [pc, #16]	; (3c20 <nwkRouteFrame+0xc0>)
    3c0e:	4798      	blx	r3
		nwkFrameFree(frame);
    3c10:	0038      	movs	r0, r7
    3c12:	4b06      	ldr	r3, [pc, #24]	; (3c2c <nwkRouteFrame+0xcc>)
    3c14:	4798      	blx	r3
}
    3c16:	e7c3      	b.n	3ba0 <nwkRouteFrame+0x40>
    3c18:	000039a5 	.word	0x000039a5
    3c1c:	0000ffff 	.word	0x0000ffff
    3c20:	000044a1 	.word	0x000044a1
    3c24:	000037f1 	.word	0x000037f1
    3c28:	000038b5 	.word	0x000038b5
    3c2c:	00003865 	.word	0x00003865

00003c30 <nwkRouteErrorReceived>:
{
    3c30:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3c32:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3c34:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3c36:	2a06      	cmp	r2, #6
    3c38:	d001      	beq.n	3c3e <nwkRouteErrorReceived+0xe>
}
    3c3a:	0018      	movs	r0, r3
    3c3c:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    3c3e:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    3c40:	7959      	ldrb	r1, [r3, #5]
    3c42:	78da      	ldrb	r2, [r3, #3]
    3c44:	7918      	ldrb	r0, [r3, #4]
    3c46:	0200      	lsls	r0, r0, #8
    3c48:	4310      	orrs	r0, r2
    3c4a:	4b02      	ldr	r3, [pc, #8]	; (3c54 <nwkRouteErrorReceived+0x24>)
    3c4c:	4798      	blx	r3
	return true;
    3c4e:	2301      	movs	r3, #1
    3c50:	e7f3      	b.n	3c3a <nwkRouteErrorReceived+0xa>
    3c52:	46c0      	nop			; (mov r8, r8)
    3c54:	000039c1 	.word	0x000039c1

00003c58 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    3c58:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    3c5a:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3c5c:	2300      	movs	r3, #0
	if (ind->size < 1) {
    3c5e:	2a00      	cmp	r2, #0
    3c60:	d00a      	beq.n	3c78 <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    3c62:	6883      	ldr	r3, [r0, #8]
    3c64:	781b      	ldrb	r3, [r3, #0]
    3c66:	2b00      	cmp	r3, #0
    3c68:	d003      	beq.n	3c72 <nwkRxSeriveDataInd+0x1a>
    3c6a:	2b01      	cmp	r3, #1
    3c6c:	d006      	beq.n	3c7c <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    3c6e:	2300      	movs	r3, #0
    3c70:	e002      	b.n	3c78 <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    3c72:	4b04      	ldr	r3, [pc, #16]	; (3c84 <nwkRxSeriveDataInd+0x2c>)
    3c74:	4798      	blx	r3
    3c76:	0003      	movs	r3, r0
	}
}
    3c78:	0018      	movs	r0, r3
    3c7a:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    3c7c:	4b02      	ldr	r3, [pc, #8]	; (3c88 <nwkRxSeriveDataInd+0x30>)
    3c7e:	4798      	blx	r3
    3c80:	0003      	movs	r3, r0
    3c82:	e7f9      	b.n	3c78 <nwkRxSeriveDataInd+0x20>
    3c84:	000045e5 	.word	0x000045e5
    3c88:	00003c31 	.word	0x00003c31

00003c8c <nwkRxDuplicateRejectionTimerHandler>:
{
    3c8c:	b570      	push	{r4, r5, r6, lr}
    3c8e:	490b      	ldr	r1, [pc, #44]	; (3cbc <nwkRxDuplicateRejectionTimerHandler+0x30>)
    3c90:	1d0b      	adds	r3, r1, #4
    3c92:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    3c94:	2400      	movs	r4, #0
			restart = true;
    3c96:	2501      	movs	r5, #1
    3c98:	e002      	b.n	3ca0 <nwkRxDuplicateRejectionTimerHandler+0x14>
    3c9a:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3c9c:	428b      	cmp	r3, r1
    3c9e:	d006      	beq.n	3cae <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    3ca0:	781a      	ldrb	r2, [r3, #0]
    3ca2:	2a00      	cmp	r2, #0
    3ca4:	d0f9      	beq.n	3c9a <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    3ca6:	3a01      	subs	r2, #1
    3ca8:	701a      	strb	r2, [r3, #0]
			restart = true;
    3caa:	002c      	movs	r4, r5
    3cac:	e7f5      	b.n	3c9a <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    3cae:	2c00      	cmp	r4, #0
    3cb0:	d100      	bne.n	3cb4 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    3cb2:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    3cb4:	4b02      	ldr	r3, [pc, #8]	; (3cc0 <nwkRxDuplicateRejectionTimerHandler+0x34>)
    3cb6:	4798      	blx	r3
}
    3cb8:	e7fb      	b.n	3cb2 <nwkRxDuplicateRejectionTimerHandler+0x26>
    3cba:	46c0      	nop			; (mov r8, r8)
    3cbc:	20000750 	.word	0x20000750
    3cc0:	00004b21 	.word	0x00004b21

00003cc4 <nwkRxInit>:
{
    3cc4:	b510      	push	{r4, lr}
    3cc6:	4a0a      	ldr	r2, [pc, #40]	; (3cf0 <nwkRxInit+0x2c>)
    3cc8:	1d13      	adds	r3, r2, #4
    3cca:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    3ccc:	2100      	movs	r1, #0
    3cce:	7019      	strb	r1, [r3, #0]
    3cd0:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3cd2:	4293      	cmp	r3, r2
    3cd4:	d1fb      	bne.n	3cce <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    3cd6:	4b07      	ldr	r3, [pc, #28]	; (3cf4 <nwkRxInit+0x30>)
    3cd8:	2264      	movs	r2, #100	; 0x64
    3cda:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3cdc:	2200      	movs	r2, #0
    3cde:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    3ce0:	4a05      	ldr	r2, [pc, #20]	; (3cf8 <nwkRxInit+0x34>)
    3ce2:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    3ce4:	4905      	ldr	r1, [pc, #20]	; (3cfc <nwkRxInit+0x38>)
    3ce6:	2000      	movs	r0, #0
    3ce8:	4b05      	ldr	r3, [pc, #20]	; (3d00 <nwkRxInit+0x3c>)
    3cea:	4798      	blx	r3
}
    3cec:	bd10      	pop	{r4, pc}
    3cee:	46c0      	nop			; (mov r8, r8)
    3cf0:	20000750 	.word	0x20000750
    3cf4:	2000078c 	.word	0x2000078c
    3cf8:	00003c8d 	.word	0x00003c8d
    3cfc:	00003c59 	.word	0x00003c59
    3d00:	000035f5 	.word	0x000035f5

00003d04 <PHY_DataInd>:
{
    3d04:	b510      	push	{r4, lr}
    3d06:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    3d08:	6803      	ldr	r3, [r0, #0]
    3d0a:	785a      	ldrb	r2, [r3, #1]
    3d0c:	2a88      	cmp	r2, #136	; 0x88
    3d0e:	d000      	beq.n	3d12 <PHY_DataInd+0xe>
}
    3d10:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    3d12:	781b      	ldrb	r3, [r3, #0]
    3d14:	3a68      	subs	r2, #104	; 0x68
    3d16:	4393      	bics	r3, r2
    3d18:	2b41      	cmp	r3, #65	; 0x41
    3d1a:	d1f9      	bne.n	3d10 <PHY_DataInd+0xc>
    3d1c:	7903      	ldrb	r3, [r0, #4]
    3d1e:	2b0f      	cmp	r3, #15
    3d20:	d9f6      	bls.n	3d10 <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    3d22:	4b0a      	ldr	r3, [pc, #40]	; (3d4c <PHY_DataInd+0x48>)
    3d24:	4798      	blx	r3
    3d26:	2800      	cmp	r0, #0
    3d28:	d0f2      	beq.n	3d10 <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    3d2a:	2320      	movs	r3, #32
    3d2c:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    3d2e:	7923      	ldrb	r3, [r4, #4]
    3d30:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3d32:	7962      	ldrb	r2, [r4, #5]
    3d34:	2385      	movs	r3, #133	; 0x85
    3d36:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    3d38:	2206      	movs	r2, #6
    3d3a:	56a2      	ldrsb	r2, [r4, r2]
    3d3c:	3301      	adds	r3, #1
    3d3e:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3d40:	3002      	adds	r0, #2
    3d42:	7922      	ldrb	r2, [r4, #4]
    3d44:	6821      	ldr	r1, [r4, #0]
    3d46:	4b02      	ldr	r3, [pc, #8]	; (3d50 <PHY_DataInd+0x4c>)
    3d48:	4798      	blx	r3
    3d4a:	e7e1      	b.n	3d10 <PHY_DataInd+0xc>
    3d4c:	000037f1 	.word	0x000037f1
    3d50:	00005c21 	.word	0x00005c21

00003d54 <nwkRxDecryptConf>:
	if (status) {
    3d54:	2900      	cmp	r1, #0
    3d56:	d102      	bne.n	3d5e <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    3d58:	2324      	movs	r3, #36	; 0x24
    3d5a:	7003      	strb	r3, [r0, #0]
}
    3d5c:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    3d5e:	2322      	movs	r3, #34	; 0x22
    3d60:	7003      	strb	r3, [r0, #0]
    3d62:	e7fb      	b.n	3d5c <nwkRxDecryptConf+0x8>

00003d64 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3d64:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d66:	46ce      	mov	lr, r9
    3d68:	4647      	mov	r7, r8
    3d6a:	b580      	push	{r7, lr}
    3d6c:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    3d6e:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3d70:	4dd5      	ldr	r5, [pc, #852]	; (40c8 <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    3d72:	4ed6      	ldr	r6, [pc, #856]	; (40cc <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3d74:	e0df      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    3d76:	2324      	movs	r3, #36	; 0x24
    3d78:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    3d7a:	7ae2      	ldrb	r2, [r4, #11]
    3d7c:	0713      	lsls	r3, r2, #28
    3d7e:	d500      	bpl.n	3d82 <nwkRxTaskHandler+0x1e>
    3d80:	e0d9      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    3d82:	7960      	ldrb	r0, [r4, #5]
    3d84:	79a3      	ldrb	r3, [r4, #6]
    3d86:	021b      	lsls	r3, r3, #8
    3d88:	4303      	orrs	r3, r0
    3d8a:	49d1      	ldr	r1, [pc, #836]	; (40d0 <nwkRxTaskHandler+0x36c>)
    3d8c:	428b      	cmp	r3, r1
    3d8e:	d018      	beq.n	3dc2 <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    3d90:	7be0      	ldrb	r0, [r4, #15]
    3d92:	7c23      	ldrb	r3, [r4, #16]
    3d94:	021b      	lsls	r3, r3, #8
    3d96:	4303      	orrs	r3, r0
    3d98:	49cd      	ldr	r1, [pc, #820]	; (40d0 <nwkRxTaskHandler+0x36c>)
    3d9a:	428b      	cmp	r3, r1
    3d9c:	d025      	beq.n	3dea <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    3d9e:	7b61      	ldrb	r1, [r4, #13]
    3da0:	7ba3      	ldrb	r3, [r4, #14]
    3da2:	021b      	lsls	r3, r3, #8
    3da4:	4acb      	ldr	r2, [pc, #812]	; (40d4 <nwkRxTaskHandler+0x370>)
    3da6:	8812      	ldrh	r2, [r2, #0]
    3da8:	430b      	orrs	r3, r1
    3daa:	429a      	cmp	r2, r3
    3dac:	d100      	bne.n	3db0 <nwkRxTaskHandler+0x4c>
    3dae:	e0c2      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    3db0:	0020      	movs	r0, r4
    3db2:	4bc9      	ldr	r3, [pc, #804]	; (40d8 <nwkRxTaskHandler+0x374>)
    3db4:	4798      	blx	r3
    3db6:	49c9      	ldr	r1, [pc, #804]	; (40dc <nwkRxTaskHandler+0x378>)
    3db8:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    3dba:	2300      	movs	r3, #0
    3dbc:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3dbe:	1ca7      	adds	r7, r4, #2
    3dc0:	e039      	b.n	3e36 <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3dc2:	7be0      	ldrb	r0, [r4, #15]
    3dc4:	7c23      	ldrb	r3, [r4, #16]
    3dc6:	021b      	lsls	r3, r3, #8
    3dc8:	4303      	orrs	r3, r0
    3dca:	49c2      	ldr	r1, [pc, #776]	; (40d4 <nwkRxTaskHandler+0x370>)
    3dcc:	8809      	ldrh	r1, [r1, #0]
    3dce:	4299      	cmp	r1, r3
    3dd0:	d003      	beq.n	3dda <nwkRxTaskHandler+0x76>
    3dd2:	49bf      	ldr	r1, [pc, #764]	; (40d0 <nwkRxTaskHandler+0x36c>)
    3dd4:	428b      	cmp	r3, r1
    3dd6:	d000      	beq.n	3dda <nwkRxTaskHandler+0x76>
    3dd8:	e0ad      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    3dda:	0793      	lsls	r3, r2, #30
    3ddc:	d502      	bpl.n	3de4 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    3dde:	2321      	movs	r3, #33	; 0x21
    3de0:	7023      	strb	r3, [r4, #0]
    3de2:	e0a8      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    3de4:	2322      	movs	r3, #34	; 0x22
    3de6:	7023      	strb	r3, [r4, #0]
    3de8:	e0a5      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    3dea:	07d3      	lsls	r3, r2, #31
    3dec:	d5d7      	bpl.n	3d9e <nwkRxTaskHandler+0x3a>
    3dee:	e0a2      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    3df0:	9a01      	ldr	r2, [sp, #4]
    3df2:	0050      	lsls	r0, r2, #1
    3df4:	1882      	adds	r2, r0, r2
    3df6:	0052      	lsls	r2, r2, #1
    3df8:	48b8      	ldr	r0, [pc, #736]	; (40dc <nwkRxTaskHandler+0x378>)
    3dfa:	1880      	adds	r0, r0, r2
    3dfc:	2201      	movs	r2, #1
    3dfe:	409a      	lsls	r2, r3
    3e00:	4311      	orrs	r1, r2
    3e02:	70c1      	strb	r1, [r0, #3]
    3e04:	e060      	b.n	3ec8 <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    3e06:	4ab5      	ldr	r2, [pc, #724]	; (40dc <nwkRxTaskHandler+0x378>)
    3e08:	4694      	mov	ip, r2
    3e0a:	9a01      	ldr	r2, [sp, #4]
    3e0c:	0057      	lsls	r7, r2, #1
    3e0e:	18b9      	adds	r1, r7, r2
    3e10:	0049      	lsls	r1, r1, #1
    3e12:	4461      	add	r1, ip
    3e14:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    3e16:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    3e18:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    3e1a:	b2db      	uxtb	r3, r3
    3e1c:	4098      	lsls	r0, r3
    3e1e:	0003      	movs	r3, r0
    3e20:	2001      	movs	r0, #1
    3e22:	4303      	orrs	r3, r0
    3e24:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    3e26:	231f      	movs	r3, #31
    3e28:	710b      	strb	r3, [r1, #4]
    3e2a:	e04d      	b.n	3ec8 <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    3e2c:	468c      	mov	ip, r1
    3e2e:	3001      	adds	r0, #1
    3e30:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3e32:	280a      	cmp	r0, #10
    3e34:	d036      	beq.n	3ea4 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    3e36:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3e38:	790b      	ldrb	r3, [r1, #4]
    3e3a:	2b00      	cmp	r3, #0
    3e3c:	d0f6      	beq.n	3e2c <nwkRxTaskHandler+0xc8>
    3e3e:	7afb      	ldrb	r3, [r7, #11]
    3e40:	4699      	mov	r9, r3
    3e42:	7b3b      	ldrb	r3, [r7, #12]
    3e44:	021b      	lsls	r3, r3, #8
    3e46:	880a      	ldrh	r2, [r1, #0]
    3e48:	4690      	mov	r8, r2
    3e4a:	464a      	mov	r2, r9
    3e4c:	4313      	orrs	r3, r2
    3e4e:	4598      	cmp	r8, r3
    3e50:	d1ed      	bne.n	3e2e <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3e52:	7b20      	ldrb	r0, [r4, #12]
    3e54:	9f01      	ldr	r7, [sp, #4]
    3e56:	007b      	lsls	r3, r7, #1
    3e58:	46bc      	mov	ip, r7
    3e5a:	4463      	add	r3, ip
    3e5c:	005b      	lsls	r3, r3, #1
    3e5e:	499f      	ldr	r1, [pc, #636]	; (40dc <nwkRxTaskHandler+0x378>)
    3e60:	18cb      	adds	r3, r1, r3
    3e62:	789b      	ldrb	r3, [r3, #2]
    3e64:	1a1b      	subs	r3, r3, r0
    3e66:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    3e68:	2b07      	cmp	r3, #7
    3e6a:	d8cc      	bhi.n	3e06 <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    3e6c:	0079      	lsls	r1, r7, #1
    3e6e:	4461      	add	r1, ip
    3e70:	0049      	lsls	r1, r1, #1
    3e72:	489a      	ldr	r0, [pc, #616]	; (40dc <nwkRxTaskHandler+0x378>)
    3e74:	1841      	adds	r1, r0, r1
    3e76:	78c9      	ldrb	r1, [r1, #3]
    3e78:	0008      	movs	r0, r1
    3e7a:	4118      	asrs	r0, r3
    3e7c:	07c2      	lsls	r2, r0, #31
    3e7e:	d5b7      	bpl.n	3df0 <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    3e80:	79e1      	ldrb	r1, [r4, #7]
    3e82:	7a23      	ldrb	r3, [r4, #8]
    3e84:	021b      	lsls	r3, r3, #8
    3e86:	4a93      	ldr	r2, [pc, #588]	; (40d4 <nwkRxTaskHandler+0x370>)
    3e88:	8812      	ldrh	r2, [r2, #0]
    3e8a:	430b      	orrs	r3, r1
    3e8c:	429a      	cmp	r2, r3
    3e8e:	d152      	bne.n	3f36 <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    3e90:	7ae1      	ldrb	r1, [r4, #11]
    3e92:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    3e94:	0fc9      	lsrs	r1, r1, #31
    3e96:	7be2      	ldrb	r2, [r4, #15]
    3e98:	7c20      	ldrb	r0, [r4, #16]
    3e9a:	0200      	lsls	r0, r0, #8
    3e9c:	4310      	orrs	r0, r2
    3e9e:	4b90      	ldr	r3, [pc, #576]	; (40e0 <nwkRxTaskHandler+0x37c>)
    3ea0:	4798      	blx	r3
    3ea2:	e048      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    3ea4:	4663      	mov	r3, ip
    3ea6:	2b00      	cmp	r3, #0
    3ea8:	d045      	beq.n	3f36 <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    3eaa:	7b61      	ldrb	r1, [r4, #13]
    3eac:	7ba3      	ldrb	r3, [r4, #14]
    3eae:	021b      	lsls	r3, r3, #8
    3eb0:	430b      	orrs	r3, r1
    3eb2:	4661      	mov	r1, ip
    3eb4:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    3eb6:	7b23      	ldrb	r3, [r4, #12]
    3eb8:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    3eba:	2301      	movs	r3, #1
    3ebc:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    3ebe:	331e      	adds	r3, #30
    3ec0:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    3ec2:	4888      	ldr	r0, [pc, #544]	; (40e4 <nwkRxTaskHandler+0x380>)
    3ec4:	4b88      	ldr	r3, [pc, #544]	; (40e8 <nwkRxTaskHandler+0x384>)
    3ec6:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3ec8:	79e1      	ldrb	r1, [r4, #7]
    3eca:	7a23      	ldrb	r3, [r4, #8]
    3ecc:	021b      	lsls	r3, r3, #8
    3ece:	430b      	orrs	r3, r1
    3ed0:	4a7f      	ldr	r2, [pc, #508]	; (40d0 <nwkRxTaskHandler+0x36c>)
    3ed2:	4293      	cmp	r3, r2
    3ed4:	d013      	beq.n	3efe <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3ed6:	4b7f      	ldr	r3, [pc, #508]	; (40d4 <nwkRxTaskHandler+0x370>)
    3ed8:	881a      	ldrh	r2, [r3, #0]
    3eda:	7be0      	ldrb	r0, [r4, #15]
    3edc:	7c23      	ldrb	r3, [r4, #16]
    3ede:	021b      	lsls	r3, r3, #8
    3ee0:	4303      	orrs	r3, r0
    3ee2:	429a      	cmp	r2, r3
    3ee4:	d01a      	beq.n	3f1c <nwkRxTaskHandler+0x1b8>
    3ee6:	497a      	ldr	r1, [pc, #488]	; (40d0 <nwkRxTaskHandler+0x36c>)
    3ee8:	428b      	cmp	r3, r1
    3eea:	d017      	beq.n	3f1c <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    3eec:	79e0      	ldrb	r0, [r4, #7]
    3eee:	7a23      	ldrb	r3, [r4, #8]
    3ef0:	021b      	lsls	r3, r3, #8
    3ef2:	4303      	orrs	r3, r0
    3ef4:	4293      	cmp	r3, r2
    3ef6:	d11e      	bne.n	3f36 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    3ef8:	2323      	movs	r3, #35	; 0x23
    3efa:	7023      	strb	r3, [r4, #0]
    3efc:	e01b      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3efe:	4b75      	ldr	r3, [pc, #468]	; (40d4 <nwkRxTaskHandler+0x370>)
    3f00:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    3f02:	7be0      	ldrb	r0, [r4, #15]
    3f04:	7c23      	ldrb	r3, [r4, #16]
    3f06:	021b      	lsls	r3, r3, #8
    3f08:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3f0a:	429a      	cmp	r2, r3
    3f0c:	d006      	beq.n	3f1c <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    3f0e:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    3f10:	0749      	lsls	r1, r1, #29
    3f12:	d4e8      	bmi.n	3ee6 <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    3f14:	0020      	movs	r0, r4
    3f16:	4b75      	ldr	r3, [pc, #468]	; (40ec <nwkRxTaskHandler+0x388>)
    3f18:	4798      	blx	r3
    3f1a:	e7dc      	b.n	3ed6 <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    3f1c:	7ae3      	ldrb	r3, [r4, #11]
    3f1e:	079b      	lsls	r3, r3, #30
    3f20:	d502      	bpl.n	3f28 <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    3f22:	2321      	movs	r3, #33	; 0x21
    3f24:	7023      	strb	r3, [r4, #0]
    3f26:	e006      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    3f28:	2322      	movs	r3, #34	; 0x22
    3f2a:	7023      	strb	r3, [r4, #0]
    3f2c:	e003      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    3f2e:	2100      	movs	r1, #0
    3f30:	0020      	movs	r0, r4
    3f32:	4b6f      	ldr	r3, [pc, #444]	; (40f0 <nwkRxTaskHandler+0x38c>)
    3f34:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3f36:	0020      	movs	r0, r4
    3f38:	47a8      	blx	r5
    3f3a:	1e04      	subs	r4, r0, #0
    3f3c:	d100      	bne.n	3f40 <nwkRxTaskHandler+0x1dc>
    3f3e:	e0f9      	b.n	4134 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    3f40:	7823      	ldrb	r3, [r4, #0]
    3f42:	3b20      	subs	r3, #32
    3f44:	b2da      	uxtb	r2, r3
    3f46:	2a04      	cmp	r2, #4
    3f48:	d8f5      	bhi.n	3f36 <nwkRxTaskHandler+0x1d2>
    3f4a:	0093      	lsls	r3, r2, #2
    3f4c:	58f3      	ldr	r3, [r6, r3]
    3f4e:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    3f50:	2200      	movs	r2, #0
    3f52:	4b68      	ldr	r3, [pc, #416]	; (40f4 <nwkRxTaskHandler+0x390>)
    3f54:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    3f56:	7c63      	ldrb	r3, [r4, #17]
    3f58:	091b      	lsrs	r3, r3, #4
    3f5a:	469c      	mov	ip, r3
    3f5c:	466a      	mov	r2, sp
    3f5e:	7113      	strb	r3, [r2, #4]
    3f60:	7913      	ldrb	r3, [r2, #4]
    3f62:	3302      	adds	r3, #2
    3f64:	009b      	lsls	r3, r3, #2
    3f66:	4a5b      	ldr	r2, [pc, #364]	; (40d4 <nwkRxTaskHandler+0x370>)
    3f68:	5899      	ldr	r1, [r3, r2]
    3f6a:	2900      	cmp	r1, #0
    3f6c:	d100      	bne.n	3f70 <nwkRxTaskHandler+0x20c>
    3f6e:	e0cb      	b.n	4108 <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    3f70:	1ca0      	adds	r0, r4, #2
    3f72:	7b62      	ldrb	r2, [r4, #13]
    3f74:	7ba3      	ldrb	r3, [r4, #14]
    3f76:	021b      	lsls	r3, r3, #8
    3f78:	4313      	orrs	r3, r2
    3f7a:	4699      	mov	r9, r3
    3f7c:	ab02      	add	r3, sp, #8
    3f7e:	464a      	mov	r2, r9
    3f80:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    3f82:	7be2      	ldrb	r2, [r4, #15]
    3f84:	7c27      	ldrb	r7, [r4, #16]
    3f86:	023f      	lsls	r7, r7, #8
    3f88:	4317      	orrs	r7, r2
    3f8a:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    3f8c:	7c62      	ldrb	r2, [r4, #17]
    3f8e:	0712      	lsls	r2, r2, #28
    3f90:	0f12      	lsrs	r2, r2, #28
    3f92:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    3f94:	4662      	mov	r2, ip
    3f96:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    3f98:	2281      	movs	r2, #129	; 0x81
    3f9a:	5ca3      	ldrb	r3, [r4, r2]
    3f9c:	3201      	adds	r2, #1
    3f9e:	5ca2      	ldrb	r2, [r4, r2]
    3fa0:	0212      	lsls	r2, r2, #8
    3fa2:	4313      	orrs	r3, r2
    3fa4:	2283      	movs	r2, #131	; 0x83
    3fa6:	5ca2      	ldrb	r2, [r4, r2]
    3fa8:	0412      	lsls	r2, r2, #16
    3faa:	4313      	orrs	r3, r2
    3fac:	2284      	movs	r2, #132	; 0x84
    3fae:	5ca2      	ldrb	r2, [r4, r2]
    3fb0:	0612      	lsls	r2, r2, #24
    3fb2:	431a      	orrs	r2, r3
    3fb4:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    3fb6:	1a12      	subs	r2, r2, r0
    3fb8:	7863      	ldrb	r3, [r4, #1]
    3fba:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    3fbc:	ab02      	add	r3, sp, #8
    3fbe:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    3fc0:	2285      	movs	r2, #133	; 0x85
    3fc2:	5ca2      	ldrb	r2, [r4, r2]
    3fc4:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    3fc6:	2286      	movs	r2, #134	; 0x86
    3fc8:	5ca2      	ldrb	r2, [r4, r2]
    3fca:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    3fcc:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    3fce:	2203      	movs	r2, #3
    3fd0:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    3fd2:	0743      	lsls	r3, r0, #29
    3fd4:	0fdb      	lsrs	r3, r3, #31
    3fd6:	015b      	lsls	r3, r3, #5
    3fd8:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    3fda:	0700      	lsls	r0, r0, #28
    3fdc:	0fc0      	lsrs	r0, r0, #31
    3fde:	0180      	lsls	r0, r0, #6
    3fe0:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    3fe2:	4b45      	ldr	r3, [pc, #276]	; (40f8 <nwkRxTaskHandler+0x394>)
    3fe4:	469c      	mov	ip, r3
    3fe6:	4467      	add	r7, ip
    3fe8:	427a      	negs	r2, r7
    3fea:	4157      	adcs	r7, r2
    3fec:	00bf      	lsls	r7, r7, #2
    3fee:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    3ff0:	1ca7      	adds	r7, r4, #2
    3ff2:	7a63      	ldrb	r3, [r4, #9]
    3ff4:	7aa2      	ldrb	r2, [r4, #10]
    3ff6:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    3ff8:	431a      	orrs	r2, r3
    3ffa:	464b      	mov	r3, r9
    3ffc:	1a9b      	subs	r3, r3, r2
    3ffe:	425a      	negs	r2, r3
    4000:	4153      	adcs	r3, r2
    4002:	00db      	lsls	r3, r3, #3
    4004:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    4006:	0038      	movs	r0, r7
    4008:	78ff      	ldrb	r7, [r7, #3]
    400a:	7902      	ldrb	r2, [r0, #4]
    400c:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    400e:	433a      	orrs	r2, r7
    4010:	4839      	ldr	r0, [pc, #228]	; (40f8 <nwkRxTaskHandler+0x394>)
    4012:	4684      	mov	ip, r0
    4014:	4462      	add	r2, ip
    4016:	4250      	negs	r0, r2
    4018:	4142      	adcs	r2, r0
    401a:	0112      	lsls	r2, r2, #4
    401c:	431a      	orrs	r2, r3
    401e:	ab02      	add	r3, sp, #8
    4020:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    4022:	0018      	movs	r0, r3
    4024:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    4026:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    4028:	07d3      	lsls	r3, r2, #31
    402a:	17db      	asrs	r3, r3, #31
    402c:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    402e:	79e1      	ldrb	r1, [r4, #7]
    4030:	7a23      	ldrb	r3, [r4, #8]
    4032:	021b      	lsls	r3, r3, #8
    4034:	430b      	orrs	r3, r1
    4036:	4926      	ldr	r1, [pc, #152]	; (40d0 <nwkRxTaskHandler+0x36c>)
    4038:	428b      	cmp	r3, r1
    403a:	d067      	beq.n	410c <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    403c:	7962      	ldrb	r2, [r4, #5]
    403e:	79a3      	ldrb	r3, [r4, #6]
    4040:	021b      	lsls	r3, r3, #8
    4042:	4313      	orrs	r3, r2
    4044:	4a22      	ldr	r2, [pc, #136]	; (40d0 <nwkRxTaskHandler+0x36c>)
    4046:	4293      	cmp	r3, r2
    4048:	d03b      	beq.n	40c2 <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    404a:	4b22      	ldr	r3, [pc, #136]	; (40d4 <nwkRxTaskHandler+0x370>)
    404c:	881a      	ldrh	r2, [r3, #0]
    404e:	4b20      	ldr	r3, [pc, #128]	; (40d0 <nwkRxTaskHandler+0x36c>)
    4050:	429a      	cmp	r2, r3
    4052:	d036      	beq.n	40c2 <nwkRxTaskHandler+0x35e>
	if (ack) {
    4054:	2800      	cmp	r0, #0
    4056:	d034      	beq.n	40c2 <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    4058:	4b28      	ldr	r3, [pc, #160]	; (40fc <nwkRxTaskHandler+0x398>)
    405a:	4798      	blx	r3
    405c:	1e07      	subs	r7, r0, #0
    405e:	d030      	beq.n	40c2 <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    4060:	4b27      	ldr	r3, [pc, #156]	; (4100 <nwkRxTaskHandler+0x39c>)
    4062:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    4064:	787b      	ldrb	r3, [r7, #1]
    4066:	3303      	adds	r3, #3
    4068:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    406a:	2200      	movs	r2, #0
    406c:	2389      	movs	r3, #137	; 0x89
    406e:	54fa      	strb	r2, [r7, r3]
    4070:	003b      	movs	r3, r7
    4072:	3389      	adds	r3, #137	; 0x89
    4074:	705a      	strb	r2, [r3, #1]
    4076:	709a      	strb	r2, [r3, #2]
    4078:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    407a:	7ae3      	ldrb	r3, [r4, #11]
    407c:	3202      	adds	r2, #2
    407e:	401a      	ands	r2, r3
    4080:	7afb      	ldrb	r3, [r7, #11]
    4082:	2102      	movs	r1, #2
    4084:	438b      	bics	r3, r1
    4086:	4313      	orrs	r3, r2
    4088:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    408a:	7b62      	ldrb	r2, [r4, #13]
    408c:	7ba3      	ldrb	r3, [r4, #14]
    408e:	73fa      	strb	r2, [r7, #15]
    4090:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    4092:	2381      	movs	r3, #129	; 0x81
    4094:	5cfb      	ldrb	r3, [r7, r3]
    4096:	2282      	movs	r2, #130	; 0x82
    4098:	5cba      	ldrb	r2, [r7, r2]
    409a:	0212      	lsls	r2, r2, #8
    409c:	431a      	orrs	r2, r3
    409e:	2383      	movs	r3, #131	; 0x83
    40a0:	5cfb      	ldrb	r3, [r7, r3]
    40a2:	041b      	lsls	r3, r3, #16
    40a4:	431a      	orrs	r2, r3
    40a6:	2384      	movs	r3, #132	; 0x84
    40a8:	5cfb      	ldrb	r3, [r7, r3]
    40aa:	061b      	lsls	r3, r3, #24
    40ac:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    40ae:	2200      	movs	r2, #0
    40b0:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    40b2:	4a10      	ldr	r2, [pc, #64]	; (40f4 <nwkRxTaskHandler+0x390>)
    40b4:	7812      	ldrb	r2, [r2, #0]
    40b6:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    40b8:	7b22      	ldrb	r2, [r4, #12]
    40ba:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    40bc:	0038      	movs	r0, r7
    40be:	4b11      	ldr	r3, [pc, #68]	; (4104 <nwkRxTaskHandler+0x3a0>)
    40c0:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    40c2:	2324      	movs	r3, #36	; 0x24
    40c4:	7023      	strb	r3, [r4, #0]
    40c6:	e736      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
    40c8:	00003879 	.word	0x00003879
    40cc:	0000b3fc 	.word	0x0000b3fc
    40d0:	0000ffff 	.word	0x0000ffff
    40d4:	2000116c 	.word	0x2000116c
    40d8:	000039d9 	.word	0x000039d9
    40dc:	20000750 	.word	0x20000750
    40e0:	000039c1 	.word	0x000039c1
    40e4:	2000078c 	.word	0x2000078c
    40e8:	00004b21 	.word	0x00004b21
    40ec:	0000455d 	.word	0x0000455d
    40f0:	00004161 	.word	0x00004161
    40f4:	2000074c 	.word	0x2000074c
    40f8:	ffff0001 	.word	0xffff0001
    40fc:	000037f1 	.word	0x000037f1
    4100:	000038b5 	.word	0x000038b5
    4104:	000044a1 	.word	0x000044a1
		return false;
    4108:	2000      	movs	r0, #0
    410a:	e78c      	b.n	4026 <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    410c:	7be7      	ldrb	r7, [r4, #15]
    410e:	7c23      	ldrb	r3, [r4, #16]
    4110:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    4112:	490b      	ldr	r1, [pc, #44]	; (4140 <nwkRxTaskHandler+0x3dc>)
    4114:	8809      	ldrh	r1, [r1, #0]
    4116:	433b      	orrs	r3, r7
    4118:	4299      	cmp	r1, r3
    411a:	d18f      	bne.n	403c <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    411c:	0713      	lsls	r3, r2, #28
    411e:	d48d      	bmi.n	403c <nwkRxTaskHandler+0x2d8>
		ack = true;
    4120:	2001      	movs	r0, #1
    4122:	e78b      	b.n	403c <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    4124:	0020      	movs	r0, r4
    4126:	4b07      	ldr	r3, [pc, #28]	; (4144 <nwkRxTaskHandler+0x3e0>)
    4128:	4798      	blx	r3
		}
		break;
    412a:	e704      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    412c:	0020      	movs	r0, r4
    412e:	4b06      	ldr	r3, [pc, #24]	; (4148 <nwkRxTaskHandler+0x3e4>)
    4130:	4798      	blx	r3
		}
		break;
    4132:	e700      	b.n	3f36 <nwkRxTaskHandler+0x1d2>
		}
	}
}
    4134:	b007      	add	sp, #28
    4136:	bc0c      	pop	{r2, r3}
    4138:	4690      	mov	r8, r2
    413a:	4699      	mov	r9, r3
    413c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    413e:	46c0      	nop			; (mov r8, r8)
    4140:	2000116c 	.word	0x2000116c
    4144:	00003b61 	.word	0x00003b61
    4148:	00003865 	.word	0x00003865

0000414c <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    414c:	2300      	movs	r3, #0
    414e:	4a02      	ldr	r2, [pc, #8]	; (4158 <nwkSecurityInit+0xc>)
    4150:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    4152:	4a02      	ldr	r2, [pc, #8]	; (415c <nwkSecurityInit+0x10>)
    4154:	6013      	str	r3, [r2, #0]
}
    4156:	4770      	bx	lr
    4158:	200007a4 	.word	0x200007a4
    415c:	200007a0 	.word	0x200007a0

00004160 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    4160:	2900      	cmp	r1, #0
    4162:	d106      	bne.n	4172 <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    4164:	2331      	movs	r3, #49	; 0x31
    4166:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    4168:	4a03      	ldr	r2, [pc, #12]	; (4178 <nwkSecurityProcess+0x18>)
    416a:	7813      	ldrb	r3, [r2, #0]
    416c:	3301      	adds	r3, #1
    416e:	7013      	strb	r3, [r2, #0]
}
    4170:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    4172:	2330      	movs	r3, #48	; 0x30
    4174:	7003      	strb	r3, [r0, #0]
    4176:	e7f7      	b.n	4168 <nwkSecurityProcess+0x8>
    4178:	200007a4 	.word	0x200007a4

0000417c <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    417c:	b5f0      	push	{r4, r5, r6, r7, lr}
    417e:	46c6      	mov	lr, r8
    4180:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    4182:	4b25      	ldr	r3, [pc, #148]	; (4218 <SYS_EncryptConf+0x9c>)
    4184:	681b      	ldr	r3, [r3, #0]
    4186:	469c      	mov	ip, r3
    4188:	2381      	movs	r3, #129	; 0x81
    418a:	4662      	mov	r2, ip
    418c:	5cd1      	ldrb	r1, [r2, r3]
    418e:	3301      	adds	r3, #1
    4190:	5cd3      	ldrb	r3, [r2, r3]
    4192:	021b      	lsls	r3, r3, #8
    4194:	4319      	orrs	r1, r3
    4196:	2383      	movs	r3, #131	; 0x83
    4198:	5cd3      	ldrb	r3, [r2, r3]
    419a:	041b      	lsls	r3, r3, #16
    419c:	430b      	orrs	r3, r1
    419e:	2284      	movs	r2, #132	; 0x84
    41a0:	4661      	mov	r1, ip
    41a2:	5c89      	ldrb	r1, [r1, r2]
    41a4:	0609      	lsls	r1, r1, #24
    41a6:	4319      	orrs	r1, r3
    41a8:	4b1c      	ldr	r3, [pc, #112]	; (421c <SYS_EncryptConf+0xa0>)
    41aa:	781b      	ldrb	r3, [r3, #0]
    41ac:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    41ae:	4b1c      	ldr	r3, [pc, #112]	; (4220 <SYS_EncryptConf+0xa4>)
    41b0:	781e      	ldrb	r6, [r3, #0]
    41b2:	1c37      	adds	r7, r6, #0
    41b4:	2e10      	cmp	r6, #16
    41b6:	d900      	bls.n	41ba <SYS_EncryptConf+0x3e>
    41b8:	2710      	movs	r7, #16
    41ba:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    41bc:	2f00      	cmp	r7, #0
    41be:	d017      	beq.n	41f0 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    41c0:	4b18      	ldr	r3, [pc, #96]	; (4224 <SYS_EncryptConf+0xa8>)
    41c2:	781d      	ldrb	r5, [r3, #0]
    41c4:	4441      	add	r1, r8
    41c6:	4a18      	ldr	r2, [pc, #96]	; (4228 <SYS_EncryptConf+0xac>)
    41c8:	1e7c      	subs	r4, r7, #1
    41ca:	b2e4      	uxtb	r4, r4
    41cc:	3401      	adds	r4, #1
    41ce:	1914      	adds	r4, r2, r4
    41d0:	e006      	b.n	41e0 <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    41d2:	7810      	ldrb	r0, [r2, #0]
    41d4:	4043      	eors	r3, r0
    41d6:	7013      	strb	r3, [r2, #0]
    41d8:	3101      	adds	r1, #1
    41da:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    41dc:	42a2      	cmp	r2, r4
    41de:	d007      	beq.n	41f0 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    41e0:	780b      	ldrb	r3, [r1, #0]
    41e2:	7810      	ldrb	r0, [r2, #0]
    41e4:	4043      	eors	r3, r0
    41e6:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    41e8:	2d00      	cmp	r5, #0
    41ea:	d0f2      	beq.n	41d2 <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    41ec:	7013      	strb	r3, [r2, #0]
    41ee:	e7f3      	b.n	41d8 <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    41f0:	4643      	mov	r3, r8
    41f2:	19db      	adds	r3, r3, r7
    41f4:	4a09      	ldr	r2, [pc, #36]	; (421c <SYS_EncryptConf+0xa0>)
    41f6:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    41f8:	1bf6      	subs	r6, r6, r7
    41fa:	b2f6      	uxtb	r6, r6
    41fc:	4b08      	ldr	r3, [pc, #32]	; (4220 <SYS_EncryptConf+0xa4>)
    41fe:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    4200:	2e00      	cmp	r6, #0
    4202:	d105      	bne.n	4210 <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    4204:	2334      	movs	r3, #52	; 0x34
    4206:	4662      	mov	r2, ip
    4208:	7013      	strb	r3, [r2, #0]
	}
}
    420a:	bc04      	pop	{r2}
    420c:	4690      	mov	r8, r2
    420e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    4210:	2332      	movs	r3, #50	; 0x32
    4212:	4662      	mov	r2, ip
    4214:	7013      	strb	r3, [r2, #0]
    4216:	e7f8      	b.n	420a <SYS_EncryptConf+0x8e>
    4218:	200007a0 	.word	0x200007a0
    421c:	200007a6 	.word	0x200007a6
    4220:	200007a7 	.word	0x200007a7
    4224:	200007a5 	.word	0x200007a5
    4228:	200007a8 	.word	0x200007a8

0000422c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    422c:	b570      	push	{r4, r5, r6, lr}
    422e:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    4230:	4b55      	ldr	r3, [pc, #340]	; (4388 <nwkSecurityTaskHandler+0x15c>)
    4232:	781b      	ldrb	r3, [r3, #0]
    4234:	2b00      	cmp	r3, #0
    4236:	d008      	beq.n	424a <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    4238:	4b54      	ldr	r3, [pc, #336]	; (438c <nwkSecurityTaskHandler+0x160>)
    423a:	681c      	ldr	r4, [r3, #0]
    423c:	2c00      	cmp	r4, #0
    423e:	d057      	beq.n	42f0 <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    4240:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    4242:	2b34      	cmp	r3, #52	; 0x34
    4244:	d003      	beq.n	424e <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    4246:	2b32      	cmp	r3, #50	; 0x32
    4248:	d047      	beq.n	42da <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    424a:	b002      	add	sp, #8
    424c:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    424e:	334d      	adds	r3, #77	; 0x4d
    4250:	5ce0      	ldrb	r0, [r4, r3]
    4252:	3301      	adds	r3, #1
    4254:	5ce3      	ldrb	r3, [r4, r3]
    4256:	021b      	lsls	r3, r3, #8
    4258:	4303      	orrs	r3, r0
    425a:	2283      	movs	r2, #131	; 0x83
    425c:	5ca0      	ldrb	r0, [r4, r2]
    425e:	0400      	lsls	r0, r0, #16
    4260:	4303      	orrs	r3, r0
    4262:	3201      	adds	r2, #1
    4264:	5ca0      	ldrb	r0, [r4, r2]
    4266:	0600      	lsls	r0, r0, #24
    4268:	4318      	orrs	r0, r3
    426a:	4b49      	ldr	r3, [pc, #292]	; (4390 <nwkSecurityTaskHandler+0x164>)
    426c:	781b      	ldrb	r3, [r3, #0]
    426e:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    4270:	4b48      	ldr	r3, [pc, #288]	; (4394 <nwkSecurityTaskHandler+0x168>)
    4272:	681d      	ldr	r5, [r3, #0]
    4274:	685a      	ldr	r2, [r3, #4]
    4276:	4055      	eors	r5, r2
    4278:	689a      	ldr	r2, [r3, #8]
    427a:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    427c:	68db      	ldr	r3, [r3, #12]
    427e:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    4280:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    4282:	4b45      	ldr	r3, [pc, #276]	; (4398 <nwkSecurityTaskHandler+0x16c>)
    4284:	781e      	ldrb	r6, [r3, #0]
    4286:	2e00      	cmp	r6, #0
    4288:	d119      	bne.n	42be <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    428a:	2204      	movs	r2, #4
    428c:	0001      	movs	r1, r0
    428e:	a801      	add	r0, sp, #4
    4290:	4b42      	ldr	r3, [pc, #264]	; (439c <nwkSecurityTaskHandler+0x170>)
    4292:	4798      	blx	r3
		return vmic == tmic;
    4294:	9b01      	ldr	r3, [sp, #4]
    4296:	1b5d      	subs	r5, r3, r5
    4298:	426e      	negs	r6, r5
    429a:	416e      	adcs	r6, r5
    429c:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    429e:	4b3e      	ldr	r3, [pc, #248]	; (4398 <nwkSecurityTaskHandler+0x16c>)
    42a0:	781b      	ldrb	r3, [r3, #0]
    42a2:	2b00      	cmp	r3, #0
    42a4:	d013      	beq.n	42ce <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    42a6:	4b39      	ldr	r3, [pc, #228]	; (438c <nwkSecurityTaskHandler+0x160>)
    42a8:	6818      	ldr	r0, [r3, #0]
    42aa:	4b3d      	ldr	r3, [pc, #244]	; (43a0 <nwkSecurityTaskHandler+0x174>)
    42ac:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    42ae:	2200      	movs	r2, #0
    42b0:	4b36      	ldr	r3, [pc, #216]	; (438c <nwkSecurityTaskHandler+0x160>)
    42b2:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    42b4:	4a34      	ldr	r2, [pc, #208]	; (4388 <nwkSecurityTaskHandler+0x15c>)
    42b6:	7813      	ldrb	r3, [r2, #0]
    42b8:	3b01      	subs	r3, #1
    42ba:	7013      	strb	r3, [r2, #0]
    42bc:	e7c5      	b.n	424a <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    42be:	2204      	movs	r2, #4
    42c0:	4669      	mov	r1, sp
    42c2:	4b36      	ldr	r3, [pc, #216]	; (439c <nwkSecurityTaskHandler+0x170>)
    42c4:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    42c6:	7863      	ldrb	r3, [r4, #1]
    42c8:	3304      	adds	r3, #4
    42ca:	7063      	strb	r3, [r4, #1]
    42cc:	e7e7      	b.n	429e <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    42ce:	4b2f      	ldr	r3, [pc, #188]	; (438c <nwkSecurityTaskHandler+0x160>)
    42d0:	6818      	ldr	r0, [r3, #0]
    42d2:	0031      	movs	r1, r6
    42d4:	4b33      	ldr	r3, [pc, #204]	; (43a4 <nwkSecurityTaskHandler+0x178>)
    42d6:	4798      	blx	r3
    42d8:	e7e9      	b.n	42ae <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    42da:	3301      	adds	r3, #1
    42dc:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    42de:	4932      	ldr	r1, [pc, #200]	; (43a8 <nwkSecurityTaskHandler+0x17c>)
    42e0:	482c      	ldr	r0, [pc, #176]	; (4394 <nwkSecurityTaskHandler+0x168>)
    42e2:	4b32      	ldr	r3, [pc, #200]	; (43ac <nwkSecurityTaskHandler+0x180>)
    42e4:	4798      	blx	r3
    42e6:	e7b0      	b.n	424a <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    42e8:	7863      	ldrb	r3, [r4, #1]
    42ea:	3b04      	subs	r3, #4
    42ec:	7063      	strb	r3, [r4, #1]
    42ee:	e02b      	b.n	4348 <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    42f0:	4d2f      	ldr	r5, [pc, #188]	; (43b0 <nwkSecurityTaskHandler+0x184>)
    42f2:	0020      	movs	r0, r4
    42f4:	47a8      	blx	r5
    42f6:	1e04      	subs	r4, r0, #0
    42f8:	d0a7      	beq.n	424a <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    42fa:	7823      	ldrb	r3, [r4, #0]
    42fc:	3b30      	subs	r3, #48	; 0x30
    42fe:	2b01      	cmp	r3, #1
    4300:	d8f7      	bhi.n	42f2 <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    4302:	4b22      	ldr	r3, [pc, #136]	; (438c <nwkSecurityTaskHandler+0x160>)
    4304:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    4306:	4923      	ldr	r1, [pc, #140]	; (4394 <nwkSecurityTaskHandler+0x168>)
    4308:	7b23      	ldrb	r3, [r4, #12]
    430a:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    430c:	7be0      	ldrb	r0, [r4, #15]
    430e:	7c23      	ldrb	r3, [r4, #16]
    4310:	021b      	lsls	r3, r3, #8
    4312:	4303      	orrs	r3, r0
    4314:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    4316:	7c60      	ldrb	r0, [r4, #17]
    4318:	0900      	lsrs	r0, r0, #4
    431a:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    431c:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    431e:	7b60      	ldrb	r0, [r4, #13]
    4320:	7ba3      	ldrb	r3, [r4, #14]
    4322:	021b      	lsls	r3, r3, #8
    4324:	4303      	orrs	r3, r0
    4326:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    4328:	7c60      	ldrb	r0, [r4, #17]
    432a:	0700      	lsls	r0, r0, #28
    432c:	0f00      	lsrs	r0, r0, #28
    432e:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    4330:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    4332:	7960      	ldrb	r0, [r4, #5]
    4334:	79a3      	ldrb	r3, [r4, #6]
    4336:	021b      	lsls	r3, r3, #8
    4338:	4303      	orrs	r3, r0
    433a:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    433c:	7ae2      	ldrb	r2, [r4, #11]
    433e:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    4340:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    4342:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    4344:	2831      	cmp	r0, #49	; 0x31
    4346:	d0cf      	beq.n	42e8 <nwkSecurityTaskHandler+0xbc>
    4348:	2381      	movs	r3, #129	; 0x81
    434a:	5ce1      	ldrb	r1, [r4, r3]
    434c:	3301      	adds	r3, #1
    434e:	5ce2      	ldrb	r2, [r4, r3]
    4350:	0212      	lsls	r2, r2, #8
    4352:	4311      	orrs	r1, r2
    4354:	3301      	adds	r3, #1
    4356:	5ce2      	ldrb	r2, [r4, r3]
    4358:	0412      	lsls	r2, r2, #16
    435a:	4311      	orrs	r1, r2
    435c:	3301      	adds	r3, #1
    435e:	5ce3      	ldrb	r3, [r4, r3]
    4360:	061b      	lsls	r3, r3, #24
    4362:	430b      	orrs	r3, r1
    4364:	1ca2      	adds	r2, r4, #2
    4366:	1a9b      	subs	r3, r3, r2
    4368:	7862      	ldrb	r2, [r4, #1]
    436a:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    436c:	4a11      	ldr	r2, [pc, #68]	; (43b4 <nwkSecurityTaskHandler+0x188>)
    436e:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    4370:	2200      	movs	r2, #0
    4372:	4b07      	ldr	r3, [pc, #28]	; (4390 <nwkSecurityTaskHandler+0x164>)
    4374:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    4376:	0003      	movs	r3, r0
    4378:	3b30      	subs	r3, #48	; 0x30
    437a:	4259      	negs	r1, r3
    437c:	4159      	adcs	r1, r3
    437e:	4a06      	ldr	r2, [pc, #24]	; (4398 <nwkSecurityTaskHandler+0x16c>)
    4380:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    4382:	2332      	movs	r3, #50	; 0x32
    4384:	7023      	strb	r3, [r4, #0]
    4386:	e760      	b.n	424a <nwkSecurityTaskHandler+0x1e>
    4388:	200007a4 	.word	0x200007a4
    438c:	200007a0 	.word	0x200007a0
    4390:	200007a6 	.word	0x200007a6
    4394:	200007a8 	.word	0x200007a8
    4398:	200007a5 	.word	0x200007a5
    439c:	00005c21 	.word	0x00005c21
    43a0:	00004625 	.word	0x00004625
    43a4:	00003d55 	.word	0x00003d55
    43a8:	200011b4 	.word	0x200011b4
    43ac:	00004a2d 	.word	0x00004a2d
    43b0:	00003879 	.word	0x00003879
    43b4:	200007a7 	.word	0x200007a7

000043b8 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    43b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    43ba:	b083      	sub	sp, #12
    43bc:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    43be:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    43c0:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    43c2:	4d11      	ldr	r5, [pc, #68]	; (4408 <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    43c4:	2686      	movs	r6, #134	; 0x86
    43c6:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    43c8:	47a8      	blx	r5
    43ca:	2800      	cmp	r0, #0
    43cc:	d013      	beq.n	43f6 <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    43ce:	7803      	ldrb	r3, [r0, #0]
    43d0:	2b11      	cmp	r3, #17
    43d2:	d1f9      	bne.n	43c8 <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    43d4:	5d82      	ldrb	r2, [r0, r6]
    43d6:	5dc3      	ldrb	r3, [r0, r7]
    43d8:	021b      	lsls	r3, r3, #8
    43da:	4313      	orrs	r3, r2
    43dc:	3b01      	subs	r3, #1
    43de:	b29b      	uxth	r3, r3
    43e0:	5583      	strb	r3, [r0, r6]
    43e2:	0a19      	lsrs	r1, r3, #8
    43e4:	0002      	movs	r2, r0
    43e6:	3286      	adds	r2, #134	; 0x86
    43e8:	7051      	strb	r1, [r2, #1]
			restart = true;
    43ea:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    43ec:	2b00      	cmp	r3, #0
    43ee:	d1eb      	bne.n	43c8 <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    43f0:	3313      	adds	r3, #19
    43f2:	7003      	strb	r3, [r0, #0]
    43f4:	e7e8      	b.n	43c8 <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    43f6:	2c00      	cmp	r4, #0
    43f8:	d101      	bne.n	43fe <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    43fa:	b003      	add	sp, #12
    43fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    43fe:	9801      	ldr	r0, [sp, #4]
    4400:	4b02      	ldr	r3, [pc, #8]	; (440c <nwkTxDelayTimerHandler+0x54>)
    4402:	4798      	blx	r3
}
    4404:	e7f9      	b.n	43fa <nwkTxDelayTimerHandler+0x42>
    4406:	46c0      	nop			; (mov r8, r8)
    4408:	00003879 	.word	0x00003879
    440c:	00004b21 	.word	0x00004b21

00004410 <nwkTxAckWaitTimerHandler>:
{
    4410:	b5f0      	push	{r4, r5, r6, r7, lr}
    4412:	b083      	sub	sp, #12
    4414:	9001      	str	r0, [sp, #4]
	bool restart = false;
    4416:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    4418:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    441a:	4d12      	ldr	r5, [pc, #72]	; (4464 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    441c:	2686      	movs	r6, #134	; 0x86
    441e:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    4420:	47a8      	blx	r5
    4422:	2800      	cmp	r0, #0
    4424:	d016      	beq.n	4454 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    4426:	7803      	ldrb	r3, [r0, #0]
    4428:	2b16      	cmp	r3, #22
    442a:	d1f9      	bne.n	4420 <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    442c:	5d82      	ldrb	r2, [r0, r6]
    442e:	5dc3      	ldrb	r3, [r0, r7]
    4430:	021b      	lsls	r3, r3, #8
    4432:	4313      	orrs	r3, r2
    4434:	3b01      	subs	r3, #1
    4436:	b29b      	uxth	r3, r3
    4438:	5583      	strb	r3, [r0, r6]
    443a:	0a19      	lsrs	r1, r3, #8
    443c:	0002      	movs	r2, r0
    443e:	3286      	adds	r2, #134	; 0x86
    4440:	7051      	strb	r1, [r2, #1]
			restart = true;
    4442:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    4444:	2b00      	cmp	r3, #0
    4446:	d1eb      	bne.n	4420 <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    4448:	3317      	adds	r3, #23
    444a:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    444c:	2210      	movs	r2, #16
    444e:	336e      	adds	r3, #110	; 0x6e
    4450:	54c2      	strb	r2, [r0, r3]
    4452:	e7e5      	b.n	4420 <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    4454:	2c00      	cmp	r4, #0
    4456:	d101      	bne.n	445c <nwkTxAckWaitTimerHandler+0x4c>
}
    4458:	b003      	add	sp, #12
    445a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    445c:	9801      	ldr	r0, [sp, #4]
    445e:	4b02      	ldr	r3, [pc, #8]	; (4468 <nwkTxAckWaitTimerHandler+0x58>)
    4460:	4798      	blx	r3
}
    4462:	e7f9      	b.n	4458 <nwkTxAckWaitTimerHandler+0x48>
    4464:	00003879 	.word	0x00003879
    4468:	00004b21 	.word	0x00004b21

0000446c <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    446c:	2200      	movs	r2, #0
    446e:	4b07      	ldr	r3, [pc, #28]	; (448c <nwkTxInit+0x20>)
    4470:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    4472:	4b07      	ldr	r3, [pc, #28]	; (4490 <nwkTxInit+0x24>)
    4474:	2132      	movs	r1, #50	; 0x32
    4476:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    4478:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    447a:	4906      	ldr	r1, [pc, #24]	; (4494 <nwkTxInit+0x28>)
    447c:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    447e:	4b06      	ldr	r3, [pc, #24]	; (4498 <nwkTxInit+0x2c>)
    4480:	210a      	movs	r1, #10
    4482:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    4484:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    4486:	4a05      	ldr	r2, [pc, #20]	; (449c <nwkTxInit+0x30>)
    4488:	611a      	str	r2, [r3, #16]
}
    448a:	4770      	bx	lr
    448c:	200007e0 	.word	0x200007e0
    4490:	200007b8 	.word	0x200007b8
    4494:	00004411 	.word	0x00004411
    4498:	200007cc 	.word	0x200007cc
    449c:	000043b9 	.word	0x000043b9

000044a0 <nwkTxFrame>:
{
    44a0:	b510      	push	{r4, lr}
    44a2:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    44a4:	2388      	movs	r3, #136	; 0x88
    44a6:	5cc3      	ldrb	r3, [r0, r3]
    44a8:	079a      	lsls	r2, r3, #30
    44aa:	d52d      	bpl.n	4508 <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    44ac:	2212      	movs	r2, #18
    44ae:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    44b0:	2100      	movs	r1, #0
    44b2:	2285      	movs	r2, #133	; 0x85
    44b4:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    44b6:	07da      	lsls	r2, r3, #31
    44b8:	d52f      	bpl.n	451a <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    44ba:	2201      	movs	r2, #1
    44bc:	4252      	negs	r2, r2
    44be:	7162      	strb	r2, [r4, #5]
    44c0:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    44c2:	2205      	movs	r2, #5
    44c4:	421a      	tst	r2, r3
    44c6:	d02e      	beq.n	4526 <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    44c8:	7be2      	ldrb	r2, [r4, #15]
    44ca:	7c23      	ldrb	r3, [r4, #16]
    44cc:	71e2      	strb	r2, [r4, #7]
    44ce:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    44d0:	491e      	ldr	r1, [pc, #120]	; (454c <nwkTxFrame+0xac>)
    44d2:	780b      	ldrb	r3, [r1, #0]
    44d4:	7263      	strb	r3, [r4, #9]
    44d6:	784b      	ldrb	r3, [r1, #1]
    44d8:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    44da:	794b      	ldrb	r3, [r1, #5]
    44dc:	3301      	adds	r3, #1
    44de:	b2db      	uxtb	r3, r3
    44e0:	714b      	strb	r3, [r1, #5]
    44e2:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    44e4:	79e1      	ldrb	r1, [r4, #7]
    44e6:	7a23      	ldrb	r3, [r4, #8]
    44e8:	021b      	lsls	r3, r3, #8
    44ea:	430b      	orrs	r3, r1
    44ec:	4a18      	ldr	r2, [pc, #96]	; (4550 <nwkTxFrame+0xb0>)
    44ee:	4293      	cmp	r3, r2
    44f0:	d01d      	beq.n	452e <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    44f2:	2361      	movs	r3, #97	; 0x61
    44f4:	70a3      	strb	r3, [r4, #2]
    44f6:	3bd9      	subs	r3, #217	; 0xd9
    44f8:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    44fa:	2200      	movs	r2, #0
    44fc:	33fe      	adds	r3, #254	; 0xfe
    44fe:	54e2      	strb	r2, [r4, r3]
    4500:	3486      	adds	r4, #134	; 0x86
    4502:	2300      	movs	r3, #0
    4504:	7063      	strb	r3, [r4, #1]
}
    4506:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    4508:	7ac2      	ldrb	r2, [r0, #11]
    450a:	0792      	lsls	r2, r2, #30
    450c:	d502      	bpl.n	4514 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    450e:	2210      	movs	r2, #16
    4510:	7002      	strb	r2, [r0, #0]
    4512:	e7cd      	b.n	44b0 <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    4514:	2212      	movs	r2, #18
    4516:	7002      	strb	r2, [r0, #0]
    4518:	e7ca      	b.n	44b0 <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    451a:	4a0c      	ldr	r2, [pc, #48]	; (454c <nwkTxFrame+0xac>)
    451c:	7891      	ldrb	r1, [r2, #2]
    451e:	7161      	strb	r1, [r4, #5]
    4520:	78d2      	ldrb	r2, [r2, #3]
    4522:	71a2      	strb	r2, [r4, #6]
    4524:	e7cd      	b.n	44c2 <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    4526:	0020      	movs	r0, r4
    4528:	4b0a      	ldr	r3, [pc, #40]	; (4554 <nwkTxFrame+0xb4>)
    452a:	4798      	blx	r3
    452c:	e7d0      	b.n	44d0 <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    452e:	2341      	movs	r3, #65	; 0x41
    4530:	70a3      	strb	r3, [r4, #2]
    4532:	3bb9      	subs	r3, #185	; 0xb9
    4534:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    4536:	4b08      	ldr	r3, [pc, #32]	; (4558 <nwkTxFrame+0xb8>)
    4538:	4798      	blx	r3
    453a:	2307      	movs	r3, #7
    453c:	4018      	ands	r0, r3
    453e:	3001      	adds	r0, #1
    4540:	337f      	adds	r3, #127	; 0x7f
    4542:	54e0      	strb	r0, [r4, r3]
    4544:	3486      	adds	r4, #134	; 0x86
    4546:	2300      	movs	r3, #0
    4548:	7063      	strb	r3, [r4, #1]
    454a:	e7dc      	b.n	4506 <nwkTxFrame+0x66>
    454c:	2000116c 	.word	0x2000116c
    4550:	0000ffff 	.word	0x0000ffff
    4554:	00003b1d 	.word	0x00003b1d
    4558:	00006655 	.word	0x00006655

0000455c <nwkTxBroadcastFrame>:
{
    455c:	b570      	push	{r4, r5, r6, lr}
    455e:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    4560:	4b1c      	ldr	r3, [pc, #112]	; (45d4 <nwkTxBroadcastFrame+0x78>)
    4562:	4798      	blx	r3
    4564:	1e04      	subs	r4, r0, #0
    4566:	d033      	beq.n	45d0 <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    4568:	2312      	movs	r3, #18
    456a:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    456c:	786b      	ldrb	r3, [r5, #1]
    456e:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    4570:	2200      	movs	r2, #0
    4572:	2385      	movs	r3, #133	; 0x85
    4574:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    4576:	4b18      	ldr	r3, [pc, #96]	; (45d8 <nwkTxBroadcastFrame+0x7c>)
    4578:	4798      	blx	r3
    457a:	2307      	movs	r3, #7
    457c:	4018      	ands	r0, r3
    457e:	3001      	adds	r0, #1
    4580:	337f      	adds	r3, #127	; 0x7f
    4582:	54e0      	strb	r0, [r4, r3]
    4584:	0c00      	lsrs	r0, r0, #16
    4586:	0023      	movs	r3, r4
    4588:	3386      	adds	r3, #134	; 0x86
    458a:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    458c:	2200      	movs	r2, #0
    458e:	2389      	movs	r3, #137	; 0x89
    4590:	54e2      	strb	r2, [r4, r3]
    4592:	0023      	movs	r3, r4
    4594:	3389      	adds	r3, #137	; 0x89
    4596:	705a      	strb	r2, [r3, #1]
    4598:	709a      	strb	r2, [r3, #2]
    459a:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    459c:	1ca0      	adds	r0, r4, #2
    459e:	786a      	ldrb	r2, [r5, #1]
    45a0:	1ca9      	adds	r1, r5, #2
    45a2:	4b0e      	ldr	r3, [pc, #56]	; (45dc <nwkTxBroadcastFrame+0x80>)
    45a4:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    45a6:	2341      	movs	r3, #65	; 0x41
    45a8:	70a3      	strb	r3, [r4, #2]
    45aa:	3bb9      	subs	r3, #185	; 0xb9
    45ac:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    45ae:	3377      	adds	r3, #119	; 0x77
    45b0:	71e3      	strb	r3, [r4, #7]
    45b2:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    45b4:	796a      	ldrb	r2, [r5, #5]
    45b6:	79ab      	ldrb	r3, [r5, #6]
    45b8:	7162      	strb	r2, [r4, #5]
    45ba:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    45bc:	4a08      	ldr	r2, [pc, #32]	; (45e0 <nwkTxBroadcastFrame+0x84>)
    45be:	7813      	ldrb	r3, [r2, #0]
    45c0:	7263      	strb	r3, [r4, #9]
    45c2:	7853      	ldrb	r3, [r2, #1]
    45c4:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    45c6:	7953      	ldrb	r3, [r2, #5]
    45c8:	3301      	adds	r3, #1
    45ca:	b2db      	uxtb	r3, r3
    45cc:	7153      	strb	r3, [r2, #5]
    45ce:	7123      	strb	r3, [r4, #4]
}
    45d0:	bd70      	pop	{r4, r5, r6, pc}
    45d2:	46c0      	nop			; (mov r8, r8)
    45d4:	000037f1 	.word	0x000037f1
    45d8:	00006655 	.word	0x00006655
    45dc:	00005c21 	.word	0x00005c21
    45e0:	2000116c 	.word	0x2000116c

000045e4 <nwkTxAckReceived>:
{
    45e4:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    45e6:	7b02      	ldrb	r2, [r0, #12]
		return false;
    45e8:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    45ea:	2a03      	cmp	r2, #3
    45ec:	d001      	beq.n	45f2 <nwkTxAckReceived+0xe>
}
    45ee:	0018      	movs	r0, r3
    45f0:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    45f2:	6885      	ldr	r5, [r0, #8]
    45f4:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    45f6:	4c0a      	ldr	r4, [pc, #40]	; (4620 <nwkTxAckReceived+0x3c>)
    45f8:	47a0      	blx	r4
    45fa:	2800      	cmp	r0, #0
    45fc:	d00d      	beq.n	461a <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    45fe:	7803      	ldrb	r3, [r0, #0]
    4600:	2b16      	cmp	r3, #22
    4602:	d1f9      	bne.n	45f8 <nwkTxAckReceived+0x14>
    4604:	7b02      	ldrb	r2, [r0, #12]
    4606:	786b      	ldrb	r3, [r5, #1]
    4608:	429a      	cmp	r2, r3
    460a:	d1f5      	bne.n	45f8 <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    460c:	2317      	movs	r3, #23
    460e:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    4610:	78aa      	ldrb	r2, [r5, #2]
    4612:	3371      	adds	r3, #113	; 0x71
    4614:	54c2      	strb	r2, [r0, r3]
			return true;
    4616:	3b87      	subs	r3, #135	; 0x87
    4618:	e7e9      	b.n	45ee <nwkTxAckReceived+0xa>
	return false;
    461a:	2300      	movs	r3, #0
    461c:	e7e7      	b.n	45ee <nwkTxAckReceived+0xa>
    461e:	46c0      	nop			; (mov r8, r8)
    4620:	00003879 	.word	0x00003879

00004624 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    4624:	2312      	movs	r3, #18
    4626:	7003      	strb	r3, [r0, #0]
}
    4628:	4770      	bx	lr
	...

0000462c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    462c:	4b0c      	ldr	r3, [pc, #48]	; (4660 <PHY_DataConf+0x34>)
    462e:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    4630:	2801      	cmp	r0, #1
    4632:	d005      	beq.n	4640 <PHY_DataConf+0x14>
    4634:	2800      	cmp	r0, #0
    4636:	d004      	beq.n	4642 <PHY_DataConf+0x16>
    4638:	2802      	cmp	r0, #2
    463a:	d00f      	beq.n	465c <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    463c:	2001      	movs	r0, #1
    463e:	e000      	b.n	4642 <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    4640:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    4642:	2285      	movs	r2, #133	; 0x85
    4644:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    4646:	3a70      	subs	r2, #112	; 0x70
    4648:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    464a:	2200      	movs	r2, #0
    464c:	4b04      	ldr	r3, [pc, #16]	; (4660 <PHY_DataConf+0x34>)
    464e:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    4650:	4904      	ldr	r1, [pc, #16]	; (4664 <PHY_DataConf+0x38>)
    4652:	3258      	adds	r2, #88	; 0x58
    4654:	5a8b      	ldrh	r3, [r1, r2]
    4656:	3b01      	subs	r3, #1
    4658:	528b      	strh	r3, [r1, r2]
}
    465a:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    465c:	2021      	movs	r0, #33	; 0x21
    465e:	e7f0      	b.n	4642 <PHY_DataConf+0x16>
    4660:	200007e0 	.word	0x200007e0
    4664:	2000116c 	.word	0x2000116c

00004668 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    4668:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    466a:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    466c:	4d37      	ldr	r5, [pc, #220]	; (474c <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    466e:	4e38      	ldr	r6, [pc, #224]	; (4750 <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    4670:	e003      	b.n	467a <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    4672:	2101      	movs	r1, #1
    4674:	0020      	movs	r0, r4
    4676:	4b37      	ldr	r3, [pc, #220]	; (4754 <nwkTxTaskHandler+0xec>)
    4678:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    467a:	0020      	movs	r0, r4
    467c:	47a8      	blx	r5
    467e:	1e04      	subs	r4, r0, #0
    4680:	d063      	beq.n	474a <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    4682:	7823      	ldrb	r3, [r4, #0]
    4684:	3b10      	subs	r3, #16
    4686:	b2da      	uxtb	r2, r3
    4688:	2a07      	cmp	r2, #7
    468a:	d8f6      	bhi.n	467a <nwkTxTaskHandler+0x12>
    468c:	0093      	lsls	r3, r2, #2
    468e:	58f3      	ldr	r3, [r6, r3]
    4690:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    4692:	2386      	movs	r3, #134	; 0x86
    4694:	5ce2      	ldrb	r2, [r4, r3]
    4696:	3301      	adds	r3, #1
    4698:	5ce3      	ldrb	r3, [r4, r3]
    469a:	021b      	lsls	r3, r3, #8
    469c:	4313      	orrs	r3, r2
    469e:	d102      	bne.n	46a6 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    46a0:	2313      	movs	r3, #19
    46a2:	7023      	strb	r3, [r4, #0]
    46a4:	e7e9      	b.n	467a <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    46a6:	2311      	movs	r3, #17
    46a8:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    46aa:	482b      	ldr	r0, [pc, #172]	; (4758 <nwkTxTaskHandler+0xf0>)
    46ac:	4b2b      	ldr	r3, [pc, #172]	; (475c <nwkTxTaskHandler+0xf4>)
    46ae:	4798      	blx	r3
    46b0:	e7e3      	b.n	467a <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    46b2:	4b2b      	ldr	r3, [pc, #172]	; (4760 <nwkTxTaskHandler+0xf8>)
    46b4:	681b      	ldr	r3, [r3, #0]
    46b6:	2b00      	cmp	r3, #0
    46b8:	d1df      	bne.n	467a <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    46ba:	4b29      	ldr	r3, [pc, #164]	; (4760 <nwkTxTaskHandler+0xf8>)
    46bc:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    46be:	2314      	movs	r3, #20
    46c0:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    46c2:	1c60      	adds	r0, r4, #1
    46c4:	4b27      	ldr	r3, [pc, #156]	; (4764 <nwkTxTaskHandler+0xfc>)
    46c6:	4798      	blx	r3
				nwkIb.lock++;
    46c8:	4927      	ldr	r1, [pc, #156]	; (4768 <nwkTxTaskHandler+0x100>)
    46ca:	2258      	movs	r2, #88	; 0x58
    46cc:	5a8b      	ldrh	r3, [r1, r2]
    46ce:	3301      	adds	r3, #1
    46d0:	528b      	strh	r3, [r1, r2]
    46d2:	e7d2      	b.n	467a <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    46d4:	2385      	movs	r3, #133	; 0x85
    46d6:	5ce3      	ldrb	r3, [r4, r3]
    46d8:	2b00      	cmp	r3, #0
    46da:	d11a      	bne.n	4712 <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    46dc:	7b61      	ldrb	r1, [r4, #13]
    46de:	7ba3      	ldrb	r3, [r4, #14]
    46e0:	021b      	lsls	r3, r3, #8
    46e2:	4a21      	ldr	r2, [pc, #132]	; (4768 <nwkTxTaskHandler+0x100>)
    46e4:	8812      	ldrh	r2, [r2, #0]
    46e6:	430b      	orrs	r3, r1
    46e8:	429a      	cmp	r2, r3
    46ea:	d002      	beq.n	46f2 <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    46ec:	2317      	movs	r3, #23
    46ee:	7023      	strb	r3, [r4, #0]
    46f0:	e7c3      	b.n	467a <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    46f2:	7ae3      	ldrb	r3, [r4, #11]
    46f4:	07db      	lsls	r3, r3, #31
    46f6:	d5f9      	bpl.n	46ec <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    46f8:	2316      	movs	r3, #22
    46fa:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    46fc:	2215      	movs	r2, #21
    46fe:	3370      	adds	r3, #112	; 0x70
    4700:	54e2      	strb	r2, [r4, r3]
    4702:	2200      	movs	r2, #0
    4704:	0023      	movs	r3, r4
    4706:	3386      	adds	r3, #134	; 0x86
    4708:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    470a:	4818      	ldr	r0, [pc, #96]	; (476c <nwkTxTaskHandler+0x104>)
    470c:	4b13      	ldr	r3, [pc, #76]	; (475c <nwkTxTaskHandler+0xf4>)
    470e:	4798      	blx	r3
    4710:	e7b3      	b.n	467a <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    4712:	2317      	movs	r3, #23
    4714:	7023      	strb	r3, [r4, #0]
    4716:	e7b0      	b.n	467a <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    4718:	0020      	movs	r0, r4
    471a:	4b15      	ldr	r3, [pc, #84]	; (4770 <nwkTxTaskHandler+0x108>)
    471c:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    471e:	2389      	movs	r3, #137	; 0x89
    4720:	5ce3      	ldrb	r3, [r4, r3]
    4722:	228a      	movs	r2, #138	; 0x8a
    4724:	5ca2      	ldrb	r2, [r4, r2]
    4726:	0212      	lsls	r2, r2, #8
    4728:	431a      	orrs	r2, r3
    472a:	238b      	movs	r3, #139	; 0x8b
    472c:	5ce3      	ldrb	r3, [r4, r3]
    472e:	041b      	lsls	r3, r3, #16
    4730:	431a      	orrs	r2, r3
    4732:	238c      	movs	r3, #140	; 0x8c
    4734:	5ce3      	ldrb	r3, [r4, r3]
    4736:	061b      	lsls	r3, r3, #24
    4738:	4313      	orrs	r3, r2
    473a:	d002      	beq.n	4742 <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    473c:	0020      	movs	r0, r4
    473e:	4798      	blx	r3
    4740:	e79b      	b.n	467a <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    4742:	0020      	movs	r0, r4
    4744:	4b0b      	ldr	r3, [pc, #44]	; (4774 <nwkTxTaskHandler+0x10c>)
    4746:	4798      	blx	r3
    4748:	e797      	b.n	467a <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    474a:	bd70      	pop	{r4, r5, r6, pc}
    474c:	00003879 	.word	0x00003879
    4750:	0000b410 	.word	0x0000b410
    4754:	00004161 	.word	0x00004161
    4758:	200007cc 	.word	0x200007cc
    475c:	00004b21 	.word	0x00004b21
    4760:	200007e0 	.word	0x200007e0
    4764:	000048b9 	.word	0x000048b9
    4768:	2000116c 	.word	0x2000116c
    476c:	200007b8 	.word	0x200007b8
    4770:	00003a89 	.word	0x00003a89
    4774:	00003865 	.word	0x00003865

00004778 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    4778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    477a:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    477c:	4f0b      	ldr	r7, [pc, #44]	; (47ac <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    477e:	4e0c      	ldr	r6, [pc, #48]	; (47b0 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4780:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    4782:	2103      	movs	r1, #3
    4784:	2002      	movs	r0, #2
    4786:	47b8      	blx	r7
	value = trx_reg_read(reg);
    4788:	2001      	movs	r0, #1
    478a:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    478c:	4028      	ands	r0, r5
    478e:	2808      	cmp	r0, #8
    4790:	d1f7      	bne.n	4782 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    4792:	4f06      	ldr	r7, [pc, #24]	; (47ac <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    4794:	4e06      	ldr	r6, [pc, #24]	; (47b0 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4796:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    4798:	0021      	movs	r1, r4
    479a:	2002      	movs	r0, #2
    479c:	47b8      	blx	r7
	value = trx_reg_read(reg);
    479e:	2001      	movs	r0, #1
    47a0:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    47a2:	4028      	ands	r0, r5
    47a4:	4284      	cmp	r4, r0
    47a6:	d1f7      	bne.n	4798 <phyTrxSetState+0x20>
}
    47a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    47aa:	46c0      	nop			; (mov r8, r8)
    47ac:	00005175 	.word	0x00005175
    47b0:	00005079 	.word	0x00005079

000047b4 <phySetRxState>:
{
    47b4:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    47b6:	2008      	movs	r0, #8
    47b8:	4b06      	ldr	r3, [pc, #24]	; (47d4 <phySetRxState+0x20>)
    47ba:	4798      	blx	r3
	value = trx_reg_read(reg);
    47bc:	200f      	movs	r0, #15
    47be:	4b06      	ldr	r3, [pc, #24]	; (47d8 <phySetRxState+0x24>)
    47c0:	4798      	blx	r3
	if (phyRxState) {
    47c2:	4b06      	ldr	r3, [pc, #24]	; (47dc <phySetRxState+0x28>)
    47c4:	781b      	ldrb	r3, [r3, #0]
    47c6:	2b00      	cmp	r3, #0
    47c8:	d100      	bne.n	47cc <phySetRxState+0x18>
}
    47ca:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    47cc:	2016      	movs	r0, #22
    47ce:	4b01      	ldr	r3, [pc, #4]	; (47d4 <phySetRxState+0x20>)
    47d0:	4798      	blx	r3
}
    47d2:	e7fa      	b.n	47ca <phySetRxState+0x16>
    47d4:	00004779 	.word	0x00004779
    47d8:	00005079 	.word	0x00005079
    47dc:	20000864 	.word	0x20000864

000047e0 <PHY_Init>:
{
    47e0:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    47e2:	4b0e      	ldr	r3, [pc, #56]	; (481c <PHY_Init+0x3c>)
    47e4:	4798      	blx	r3
	PhyReset();
    47e6:	4b0e      	ldr	r3, [pc, #56]	; (4820 <PHY_Init+0x40>)
    47e8:	4798      	blx	r3
	phyRxState = false;
    47ea:	2200      	movs	r2, #0
    47ec:	4b0d      	ldr	r3, [pc, #52]	; (4824 <PHY_Init+0x44>)
    47ee:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    47f0:	3201      	adds	r2, #1
    47f2:	4b0d      	ldr	r3, [pc, #52]	; (4828 <PHY_Init+0x48>)
    47f4:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    47f6:	4e0d      	ldr	r6, [pc, #52]	; (482c <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    47f8:	4d0d      	ldr	r5, [pc, #52]	; (4830 <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    47fa:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    47fc:	2108      	movs	r1, #8
    47fe:	2002      	movs	r0, #2
    4800:	47b0      	blx	r6
	value = trx_reg_read(reg);
    4802:	2001      	movs	r0, #1
    4804:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4806:	4020      	ands	r0, r4
    4808:	2808      	cmp	r0, #8
    480a:	d1f7      	bne.n	47fc <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    480c:	212e      	movs	r1, #46	; 0x2e
    480e:	3804      	subs	r0, #4
    4810:	4c06      	ldr	r4, [pc, #24]	; (482c <PHY_Init+0x4c>)
    4812:	47a0      	blx	r4
    4814:	21a0      	movs	r1, #160	; 0xa0
    4816:	200c      	movs	r0, #12
    4818:	47a0      	blx	r4
}
    481a:	bd70      	pop	{r4, r5, r6, pc}
    481c:	00004f2d 	.word	0x00004f2d
    4820:	00005049 	.word	0x00005049
    4824:	20000864 	.word	0x20000864
    4828:	20000865 	.word	0x20000865
    482c:	00005175 	.word	0x00005175
    4830:	00005079 	.word	0x00005079

00004834 <PHY_SetRxState>:
{
    4834:	b510      	push	{r4, lr}
	phyRxState = rx;
    4836:	4b02      	ldr	r3, [pc, #8]	; (4840 <PHY_SetRxState+0xc>)
    4838:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    483a:	4b02      	ldr	r3, [pc, #8]	; (4844 <PHY_SetRxState+0x10>)
    483c:	4798      	blx	r3
}
    483e:	bd10      	pop	{r4, pc}
    4840:	20000864 	.word	0x20000864
    4844:	000047b5 	.word	0x000047b5

00004848 <PHY_SetChannel>:
{
    4848:	b510      	push	{r4, lr}
    484a:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    484c:	2008      	movs	r0, #8
    484e:	4b05      	ldr	r3, [pc, #20]	; (4864 <PHY_SetChannel+0x1c>)
    4850:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    4852:	231f      	movs	r3, #31
    4854:	0001      	movs	r1, r0
    4856:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    4858:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    485a:	b2c9      	uxtb	r1, r1
    485c:	2008      	movs	r0, #8
    485e:	4b02      	ldr	r3, [pc, #8]	; (4868 <PHY_SetChannel+0x20>)
    4860:	4798      	blx	r3
}
    4862:	bd10      	pop	{r4, pc}
    4864:	00005079 	.word	0x00005079
    4868:	00005175 	.word	0x00005175

0000486c <PHY_SetPanId>:
{
    486c:	b530      	push	{r4, r5, lr}
    486e:	b083      	sub	sp, #12
    4870:	466b      	mov	r3, sp
    4872:	1d9d      	adds	r5, r3, #6
    4874:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    4876:	b2c1      	uxtb	r1, r0
    4878:	2022      	movs	r0, #34	; 0x22
    487a:	4c03      	ldr	r4, [pc, #12]	; (4888 <PHY_SetPanId+0x1c>)
    487c:	47a0      	blx	r4
    487e:	7869      	ldrb	r1, [r5, #1]
    4880:	2023      	movs	r0, #35	; 0x23
    4882:	47a0      	blx	r4
}
    4884:	b003      	add	sp, #12
    4886:	bd30      	pop	{r4, r5, pc}
    4888:	00005175 	.word	0x00005175

0000488c <PHY_SetShortAddr>:
{
    488c:	b570      	push	{r4, r5, r6, lr}
    488e:	b082      	sub	sp, #8
    4890:	466b      	mov	r3, sp
    4892:	1d9e      	adds	r6, r3, #6
    4894:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    4896:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    4898:	0021      	movs	r1, r4
    489a:	2020      	movs	r0, #32
    489c:	4d05      	ldr	r5, [pc, #20]	; (48b4 <PHY_SetShortAddr+0x28>)
    489e:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    48a0:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    48a2:	0031      	movs	r1, r6
    48a4:	2021      	movs	r0, #33	; 0x21
    48a6:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    48a8:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    48aa:	b2e1      	uxtb	r1, r4
    48ac:	202d      	movs	r0, #45	; 0x2d
    48ae:	47a8      	blx	r5
}
    48b0:	b002      	add	sp, #8
    48b2:	bd70      	pop	{r4, r5, r6, pc}
    48b4:	00005175 	.word	0x00005175

000048b8 <PHY_DataReq>:
{
    48b8:	b510      	push	{r4, lr}
    48ba:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    48bc:	2019      	movs	r0, #25
    48be:	4b0c      	ldr	r3, [pc, #48]	; (48f0 <PHY_DataReq+0x38>)
    48c0:	4798      	blx	r3
	value = trx_reg_read(reg);
    48c2:	200f      	movs	r0, #15
    48c4:	4b0b      	ldr	r3, [pc, #44]	; (48f4 <PHY_DataReq+0x3c>)
    48c6:	4798      	blx	r3
	data[0] += 2;
    48c8:	7821      	ldrb	r1, [r4, #0]
    48ca:	1c8b      	adds	r3, r1, #2
    48cc:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    48ce:	3101      	adds	r1, #1
    48d0:	b2c9      	uxtb	r1, r1
    48d2:	0020      	movs	r0, r4
    48d4:	4b08      	ldr	r3, [pc, #32]	; (48f8 <PHY_DataReq+0x40>)
    48d6:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    48d8:	2203      	movs	r2, #3
    48da:	4b08      	ldr	r3, [pc, #32]	; (48fc <PHY_DataReq+0x44>)
    48dc:	701a      	strb	r2, [r3, #0]
    48de:	4b08      	ldr	r3, [pc, #32]	; (4900 <PHY_DataReq+0x48>)
    48e0:	2280      	movs	r2, #128	; 0x80
    48e2:	0352      	lsls	r2, r2, #13
    48e4:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    48e6:	46c0      	nop			; (mov r8, r8)
    48e8:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    48ea:	615a      	str	r2, [r3, #20]
}
    48ec:	bd10      	pop	{r4, pc}
    48ee:	46c0      	nop			; (mov r8, r8)
    48f0:	00004779 	.word	0x00004779
    48f4:	00005079 	.word	0x00005079
    48f8:	000053a5 	.word	0x000053a5
    48fc:	20000865 	.word	0x20000865
    4900:	41004400 	.word	0x41004400

00004904 <PHY_EncryptReq>:
{
    4904:	b510      	push	{r4, lr}
    4906:	0004      	movs	r4, r0
    4908:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    490a:	2200      	movs	r2, #0
    490c:	2100      	movs	r1, #0
    490e:	4b05      	ldr	r3, [pc, #20]	; (4924 <PHY_EncryptReq+0x20>)
    4910:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    4912:	2100      	movs	r1, #0
    4914:	0020      	movs	r0, r4
    4916:	4b04      	ldr	r3, [pc, #16]	; (4928 <PHY_EncryptReq+0x24>)
    4918:	4798      	blx	r3
	sal_aes_read(text);
    491a:	0020      	movs	r0, r4
    491c:	4b03      	ldr	r3, [pc, #12]	; (492c <PHY_EncryptReq+0x28>)
    491e:	4798      	blx	r3
}
    4920:	bd10      	pop	{r4, pc}
    4922:	46c0      	nop			; (mov r8, r8)
    4924:	00004dc5 	.word	0x00004dc5
    4928:	00004d59 	.word	0x00004d59
    492c:	00004efd 	.word	0x00004efd

00004930 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    4930:	b5f0      	push	{r4, r5, r6, r7, lr}
    4932:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    4934:	4b26      	ldr	r3, [pc, #152]	; (49d0 <PHY_TaskHandler+0xa0>)
    4936:	781b      	ldrb	r3, [r3, #0]
    4938:	2b02      	cmp	r3, #2
    493a:	d00a      	beq.n	4952 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    493c:	200f      	movs	r0, #15
    493e:	4b25      	ldr	r3, [pc, #148]	; (49d4 <PHY_TaskHandler+0xa4>)
    4940:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    4942:	0703      	lsls	r3, r0, #28
    4944:	d505      	bpl.n	4952 <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    4946:	4b22      	ldr	r3, [pc, #136]	; (49d0 <PHY_TaskHandler+0xa0>)
    4948:	781b      	ldrb	r3, [r3, #0]
    494a:	2b01      	cmp	r3, #1
    494c:	d003      	beq.n	4956 <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    494e:	2b03      	cmp	r3, #3
    4950:	d026      	beq.n	49a0 <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    4952:	b005      	add	sp, #20
    4954:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    4956:	2007      	movs	r0, #7
    4958:	4b1e      	ldr	r3, [pc, #120]	; (49d4 <PHY_TaskHandler+0xa4>)
    495a:	4798      	blx	r3
    495c:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    495e:	466b      	mov	r3, sp
    4960:	1ddd      	adds	r5, r3, #7
    4962:	2101      	movs	r1, #1
    4964:	0028      	movs	r0, r5
    4966:	4f1c      	ldr	r7, [pc, #112]	; (49d8 <PHY_TaskHandler+0xa8>)
    4968:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    496a:	7829      	ldrb	r1, [r5, #0]
    496c:	3102      	adds	r1, #2
    496e:	b2c9      	uxtb	r1, r1
    4970:	4c1a      	ldr	r4, [pc, #104]	; (49dc <PHY_TaskHandler+0xac>)
    4972:	0020      	movs	r0, r4
    4974:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    4976:	a802      	add	r0, sp, #8
    4978:	1c63      	adds	r3, r4, #1
    497a:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    497c:	782b      	ldrb	r3, [r5, #0]
    497e:	1e9a      	subs	r2, r3, #2
    4980:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    4982:	18e4      	adds	r4, r4, r3
    4984:	7863      	ldrb	r3, [r4, #1]
    4986:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    4988:	3e5b      	subs	r6, #91	; 0x5b
    498a:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    498c:	4b14      	ldr	r3, [pc, #80]	; (49e0 <PHY_TaskHandler+0xb0>)
    498e:	4798      	blx	r3
	value = trx_reg_read(reg);
    4990:	4d10      	ldr	r5, [pc, #64]	; (49d4 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4992:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    4994:	2001      	movs	r0, #1
    4996:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4998:	4020      	ands	r0, r4
    499a:	2816      	cmp	r0, #22
    499c:	d1fa      	bne.n	4994 <PHY_TaskHandler+0x64>
    499e:	e7d8      	b.n	4952 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    49a0:	2002      	movs	r0, #2
    49a2:	4b0c      	ldr	r3, [pc, #48]	; (49d4 <PHY_TaskHandler+0xa4>)
    49a4:	4798      	blx	r3
					TRAC_STATUS) & 7;
    49a6:	0940      	lsrs	r0, r0, #5
    49a8:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    49aa:	2c00      	cmp	r4, #0
    49ac:	d005      	beq.n	49ba <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    49ae:	2c03      	cmp	r4, #3
    49b0:	d00c      	beq.n	49cc <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    49b2:	3c05      	subs	r4, #5
    49b4:	1e63      	subs	r3, r4, #1
    49b6:	419c      	sbcs	r4, r3
    49b8:	3402      	adds	r4, #2
			phySetRxState();
    49ba:	4b0a      	ldr	r3, [pc, #40]	; (49e4 <PHY_TaskHandler+0xb4>)
    49bc:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    49be:	2201      	movs	r2, #1
    49c0:	4b03      	ldr	r3, [pc, #12]	; (49d0 <PHY_TaskHandler+0xa0>)
    49c2:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    49c4:	0020      	movs	r0, r4
    49c6:	4b08      	ldr	r3, [pc, #32]	; (49e8 <PHY_TaskHandler+0xb8>)
    49c8:	4798      	blx	r3
    49ca:	e7c2      	b.n	4952 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    49cc:	2401      	movs	r4, #1
    49ce:	e7f4      	b.n	49ba <PHY_TaskHandler+0x8a>
    49d0:	20000865 	.word	0x20000865
    49d4:	00005079 	.word	0x00005079
    49d8:	00005275 	.word	0x00005275
    49dc:	200007e4 	.word	0x200007e4
    49e0:	00003d05 	.word	0x00003d05
    49e4:	000047b5 	.word	0x000047b5
    49e8:	0000462d 	.word	0x0000462d

000049ec <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    49ec:	b510      	push	{r4, lr}
	SYS_TimerInit();
    49ee:	4b04      	ldr	r3, [pc, #16]	; (4a00 <SYS_Init+0x14>)
    49f0:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    49f2:	4b04      	ldr	r3, [pc, #16]	; (4a04 <SYS_Init+0x18>)
    49f4:	4798      	blx	r3
#endif
	PHY_Init();
    49f6:	4b04      	ldr	r3, [pc, #16]	; (4a08 <SYS_Init+0x1c>)
    49f8:	4798      	blx	r3
	NWK_Init();
    49fa:	4b04      	ldr	r3, [pc, #16]	; (4a0c <SYS_Init+0x20>)
    49fc:	4798      	blx	r3
}
    49fe:	bd10      	pop	{r4, pc}
    4a00:	00004ab9 	.word	0x00004ab9
    4a04:	00004d55 	.word	0x00004d55
    4a08:	000047e1 	.word	0x000047e1
    4a0c:	00003579 	.word	0x00003579

00004a10 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    4a10:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    4a12:	4b03      	ldr	r3, [pc, #12]	; (4a20 <SYS_TaskHandler+0x10>)
    4a14:	4798      	blx	r3
	NWK_TaskHandler();
    4a16:	4b03      	ldr	r3, [pc, #12]	; (4a24 <SYS_TaskHandler+0x14>)
    4a18:	4798      	blx	r3
	SYS_TimerTaskHandler();
    4a1a:	4b03      	ldr	r3, [pc, #12]	; (4a28 <SYS_TaskHandler+0x18>)
    4a1c:	4798      	blx	r3
}
    4a1e:	bd10      	pop	{r4, pc}
    4a20:	00004931 	.word	0x00004931
    4a24:	00003605 	.word	0x00003605
    4a28:	00004b41 	.word	0x00004b41

00004a2c <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    4a2c:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    4a2e:	4b02      	ldr	r3, [pc, #8]	; (4a38 <SYS_EncryptReq+0xc>)
    4a30:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    4a32:	4b02      	ldr	r3, [pc, #8]	; (4a3c <SYS_EncryptReq+0x10>)
    4a34:	4798      	blx	r3
}
    4a36:	bd10      	pop	{r4, pc}
    4a38:	00004905 	.word	0x00004905
    4a3c:	0000417d 	.word	0x0000417d

00004a40 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    4a40:	b530      	push	{r4, r5, lr}
	if (timers) {
    4a42:	4b14      	ldr	r3, [pc, #80]	; (4a94 <placeTimer+0x54>)
    4a44:	681d      	ldr	r5, [r3, #0]
    4a46:	2d00      	cmp	r5, #0
    4a48:	d01c      	beq.n	4a84 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    4a4a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    4a4c:	6869      	ldr	r1, [r5, #4]
    4a4e:	428a      	cmp	r2, r1
    4a50:	d309      	bcc.n	4a66 <placeTimer+0x26>
    4a52:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    4a54:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4a56:	6823      	ldr	r3, [r4, #0]
    4a58:	2b00      	cmp	r3, #0
    4a5a:	d008      	beq.n	4a6e <placeTimer+0x2e>
			if (timeout < t->timeout) {
    4a5c:	6859      	ldr	r1, [r3, #4]
    4a5e:	4291      	cmp	r1, r2
    4a60:	d803      	bhi.n	4a6a <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4a62:	001c      	movs	r4, r3
    4a64:	e7f6      	b.n	4a54 <placeTimer+0x14>
    4a66:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    4a68:	2400      	movs	r4, #0
				t->timeout -= timeout;
    4a6a:	1a89      	subs	r1, r1, r2
    4a6c:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    4a6e:	6042      	str	r2, [r0, #4]

		if (prev) {
    4a70:	2c00      	cmp	r4, #0
    4a72:	d003      	beq.n	4a7c <placeTimer+0x3c>
			timer->next = prev->next;
    4a74:	6823      	ldr	r3, [r4, #0]
    4a76:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    4a78:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    4a7a:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    4a7c:	6005      	str	r5, [r0, #0]
			timers = timer;
    4a7e:	4b05      	ldr	r3, [pc, #20]	; (4a94 <placeTimer+0x54>)
    4a80:	6018      	str	r0, [r3, #0]
    4a82:	e7fa      	b.n	4a7a <placeTimer+0x3a>
		timer->next = NULL;
    4a84:	2300      	movs	r3, #0
    4a86:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    4a88:	6883      	ldr	r3, [r0, #8]
    4a8a:	6043      	str	r3, [r0, #4]
		timers = timer;
    4a8c:	4b01      	ldr	r3, [pc, #4]	; (4a94 <placeTimer+0x54>)
    4a8e:	6018      	str	r0, [r3, #0]
}
    4a90:	e7f3      	b.n	4a7a <placeTimer+0x3a>
    4a92:	46c0      	nop			; (mov r8, r8)
    4a94:	20000868 	.word	0x20000868

00004a98 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    4a98:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    4a9a:	4a04      	ldr	r2, [pc, #16]	; (4aac <SYS_HwExpiry_Cb+0x14>)
    4a9c:	7813      	ldrb	r3, [r2, #0]
    4a9e:	3301      	adds	r3, #1
    4aa0:	b2db      	uxtb	r3, r3
    4aa2:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4aa4:	4802      	ldr	r0, [pc, #8]	; (4ab0 <SYS_HwExpiry_Cb+0x18>)
    4aa6:	4b03      	ldr	r3, [pc, #12]	; (4ab4 <SYS_HwExpiry_Cb+0x1c>)
    4aa8:	4798      	blx	r3
}
    4aaa:	bd10      	pop	{r4, pc}
    4aac:	200011c8 	.word	0x200011c8
    4ab0:	00002710 	.word	0x00002710
    4ab4:	00005add 	.word	0x00005add

00004ab8 <SYS_TimerInit>:
{
    4ab8:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    4aba:	2400      	movs	r4, #0
    4abc:	4b06      	ldr	r3, [pc, #24]	; (4ad8 <SYS_TimerInit+0x20>)
    4abe:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    4ac0:	4806      	ldr	r0, [pc, #24]	; (4adc <SYS_TimerInit+0x24>)
    4ac2:	4b07      	ldr	r3, [pc, #28]	; (4ae0 <SYS_TimerInit+0x28>)
    4ac4:	4798      	blx	r3
	common_tc_init();
    4ac6:	4b07      	ldr	r3, [pc, #28]	; (4ae4 <SYS_TimerInit+0x2c>)
    4ac8:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4aca:	4807      	ldr	r0, [pc, #28]	; (4ae8 <SYS_TimerInit+0x30>)
    4acc:	4b07      	ldr	r3, [pc, #28]	; (4aec <SYS_TimerInit+0x34>)
    4ace:	4798      	blx	r3
	timers = NULL;
    4ad0:	4b07      	ldr	r3, [pc, #28]	; (4af0 <SYS_TimerInit+0x38>)
    4ad2:	601c      	str	r4, [r3, #0]
}
    4ad4:	bd10      	pop	{r4, pc}
    4ad6:	46c0      	nop			; (mov r8, r8)
    4ad8:	200011c8 	.word	0x200011c8
    4adc:	00004a99 	.word	0x00004a99
    4ae0:	00005bcd 	.word	0x00005bcd
    4ae4:	00005b49 	.word	0x00005b49
    4ae8:	00002710 	.word	0x00002710
    4aec:	00005add 	.word	0x00005add
    4af0:	20000868 	.word	0x20000868

00004af4 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4af4:	4b09      	ldr	r3, [pc, #36]	; (4b1c <SYS_TimerStarted+0x28>)
    4af6:	681b      	ldr	r3, [r3, #0]
    4af8:	2b00      	cmp	r3, #0
    4afa:	d00a      	beq.n	4b12 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    4afc:	4283      	cmp	r3, r0
    4afe:	d00a      	beq.n	4b16 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4b00:	681b      	ldr	r3, [r3, #0]
    4b02:	2b00      	cmp	r3, #0
    4b04:	d003      	beq.n	4b0e <SYS_TimerStarted+0x1a>
		if (t == timer) {
    4b06:	4298      	cmp	r0, r3
    4b08:	d1fa      	bne.n	4b00 <SYS_TimerStarted+0xc>
			return true;
    4b0a:	2001      	movs	r0, #1
    4b0c:	e000      	b.n	4b10 <SYS_TimerStarted+0x1c>
	return false;
    4b0e:	2000      	movs	r0, #0
}
    4b10:	4770      	bx	lr
	return false;
    4b12:	2000      	movs	r0, #0
    4b14:	e7fc      	b.n	4b10 <SYS_TimerStarted+0x1c>
			return true;
    4b16:	2001      	movs	r0, #1
    4b18:	e7fa      	b.n	4b10 <SYS_TimerStarted+0x1c>
    4b1a:	46c0      	nop			; (mov r8, r8)
    4b1c:	20000868 	.word	0x20000868

00004b20 <SYS_TimerStart>:
{
    4b20:	b510      	push	{r4, lr}
    4b22:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    4b24:	4b04      	ldr	r3, [pc, #16]	; (4b38 <SYS_TimerStart+0x18>)
    4b26:	4798      	blx	r3
    4b28:	2800      	cmp	r0, #0
    4b2a:	d000      	beq.n	4b2e <SYS_TimerStart+0xe>
}
    4b2c:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    4b2e:	0020      	movs	r0, r4
    4b30:	4b02      	ldr	r3, [pc, #8]	; (4b3c <SYS_TimerStart+0x1c>)
    4b32:	4798      	blx	r3
}
    4b34:	e7fa      	b.n	4b2c <SYS_TimerStart+0xc>
    4b36:	46c0      	nop			; (mov r8, r8)
    4b38:	00004af5 	.word	0x00004af5
    4b3c:	00004a41 	.word	0x00004a41

00004b40 <SYS_TimerTaskHandler>:
{
    4b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b42:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    4b44:	4b1d      	ldr	r3, [pc, #116]	; (4bbc <SYS_TimerTaskHandler+0x7c>)
    4b46:	781b      	ldrb	r3, [r3, #0]
    4b48:	2b00      	cmp	r3, #0
    4b4a:	d035      	beq.n	4bb8 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4b4c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4b50:	4253      	negs	r3, r2
    4b52:	4153      	adcs	r3, r2
    4b54:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4b56:	b672      	cpsid	i
  __ASM volatile ("dmb");
    4b58:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4b5c:	2100      	movs	r1, #0
    4b5e:	4b18      	ldr	r3, [pc, #96]	; (4bc0 <SYS_TimerTaskHandler+0x80>)
    4b60:	7019      	strb	r1, [r3, #0]
	return flags;
    4b62:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    4b64:	4a15      	ldr	r2, [pc, #84]	; (4bbc <SYS_TimerTaskHandler+0x7c>)
    4b66:	7813      	ldrb	r3, [r2, #0]
    4b68:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    4b6a:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4b6c:	2800      	cmp	r0, #0
    4b6e:	d005      	beq.n	4b7c <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    4b70:	3101      	adds	r1, #1
    4b72:	4a13      	ldr	r2, [pc, #76]	; (4bc0 <SYS_TimerTaskHandler+0x80>)
    4b74:	7011      	strb	r1, [r2, #0]
    4b76:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4b7a:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    4b7c:	009d      	lsls	r5, r3, #2
    4b7e:	18ed      	adds	r5, r5, r3
    4b80:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    4b82:	4e10      	ldr	r6, [pc, #64]	; (4bc4 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    4b84:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    4b86:	e005      	b.n	4b94 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    4b88:	0020      	movs	r0, r4
    4b8a:	4b0f      	ldr	r3, [pc, #60]	; (4bc8 <SYS_TimerTaskHandler+0x88>)
    4b8c:	4798      	blx	r3
    4b8e:	e00d      	b.n	4bac <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    4b90:	0020      	movs	r0, r4
    4b92:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    4b94:	6834      	ldr	r4, [r6, #0]
    4b96:	2c00      	cmp	r4, #0
    4b98:	d00e      	beq.n	4bb8 <SYS_TimerTaskHandler+0x78>
    4b9a:	6863      	ldr	r3, [r4, #4]
    4b9c:	429d      	cmp	r5, r3
    4b9e:	d309      	bcc.n	4bb4 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    4ba0:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    4ba2:	6823      	ldr	r3, [r4, #0]
    4ba4:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    4ba6:	7b23      	ldrb	r3, [r4, #12]
    4ba8:	2b01      	cmp	r3, #1
    4baa:	d0ed      	beq.n	4b88 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    4bac:	6923      	ldr	r3, [r4, #16]
    4bae:	2b00      	cmp	r3, #0
    4bb0:	d1ee      	bne.n	4b90 <SYS_TimerTaskHandler+0x50>
    4bb2:	e7ef      	b.n	4b94 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    4bb4:	1b5d      	subs	r5, r3, r5
    4bb6:	6065      	str	r5, [r4, #4]
}
    4bb8:	b003      	add	sp, #12
    4bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bbc:	200011c8 	.word	0x200011c8
    4bc0:	2000000c 	.word	0x2000000c
    4bc4:	20000868 	.word	0x20000868
    4bc8:	00004a41 	.word	0x00004a41

00004bcc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    4bcc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    4bce:	4b01      	ldr	r3, [pc, #4]	; (4bd4 <tc_cca_callback+0x8>)
    4bd0:	4798      	blx	r3
}
    4bd2:	bd10      	pop	{r4, pc}
    4bd4:	00005bb1 	.word	0x00005bb1

00004bd8 <tc_ovf_callback>:
{
    4bd8:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    4bda:	4b01      	ldr	r3, [pc, #4]	; (4be0 <tc_ovf_callback+0x8>)
    4bdc:	4798      	blx	r3
}
    4bde:	bd10      	pop	{r4, pc}
    4be0:	00005b69 	.word	0x00005b69

00004be4 <tmr_read_count>:
{
    4be4:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    4be6:	4802      	ldr	r0, [pc, #8]	; (4bf0 <tmr_read_count+0xc>)
    4be8:	4b02      	ldr	r3, [pc, #8]	; (4bf4 <tmr_read_count+0x10>)
    4bea:	4798      	blx	r3
    4bec:	b280      	uxth	r0, r0
}
    4bee:	bd10      	pop	{r4, pc}
    4bf0:	20001200 	.word	0x20001200
    4bf4:	00003345 	.word	0x00003345

00004bf8 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    4bf8:	4b03      	ldr	r3, [pc, #12]	; (4c08 <tmr_disable_cc_interrupt+0x10>)
    4bfa:	2110      	movs	r1, #16
    4bfc:	681a      	ldr	r2, [r3, #0]
    4bfe:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    4c00:	7e5a      	ldrb	r2, [r3, #25]
    4c02:	438a      	bics	r2, r1
    4c04:	765a      	strb	r2, [r3, #25]
}
    4c06:	4770      	bx	lr
    4c08:	20001200 	.word	0x20001200

00004c0c <tmr_enable_cc_interrupt>:
{
    4c0c:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4c0e:	4c0a      	ldr	r4, [pc, #40]	; (4c38 <tmr_enable_cc_interrupt+0x2c>)
    4c10:	6820      	ldr	r0, [r4, #0]
    4c12:	4b0a      	ldr	r3, [pc, #40]	; (4c3c <tmr_enable_cc_interrupt+0x30>)
    4c14:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4c16:	4b0a      	ldr	r3, [pc, #40]	; (4c40 <tmr_enable_cc_interrupt+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4c18:	5c1b      	ldrb	r3, [r3, r0]
    4c1a:	221f      	movs	r2, #31
    4c1c:	401a      	ands	r2, r3
    4c1e:	2301      	movs	r3, #1
    4c20:	4093      	lsls	r3, r2
    4c22:	4a08      	ldr	r2, [pc, #32]	; (4c44 <tmr_enable_cc_interrupt+0x38>)
    4c24:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4c26:	7e63      	ldrb	r3, [r4, #25]
    4c28:	2210      	movs	r2, #16
    4c2a:	4313      	orrs	r3, r2
    4c2c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4c2e:	6823      	ldr	r3, [r4, #0]
    4c30:	2210      	movs	r2, #16
    4c32:	735a      	strb	r2, [r3, #13]
}
    4c34:	bd10      	pop	{r4, pc}
    4c36:	46c0      	nop			; (mov r8, r8)
    4c38:	20001200 	.word	0x20001200
    4c3c:	000030d1 	.word	0x000030d1
    4c40:	0000b430 	.word	0x0000b430
    4c44:	e000e100 	.word	0xe000e100

00004c48 <tmr_write_cmpreg>:
{
    4c48:	b510      	push	{r4, lr}
    4c4a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    4c4c:	2100      	movs	r1, #0
    4c4e:	4802      	ldr	r0, [pc, #8]	; (4c58 <tmr_write_cmpreg+0x10>)
    4c50:	4b02      	ldr	r3, [pc, #8]	; (4c5c <tmr_write_cmpreg+0x14>)
    4c52:	4798      	blx	r3
}
    4c54:	bd10      	pop	{r4, pc}
    4c56:	46c0      	nop			; (mov r8, r8)
    4c58:	20001200 	.word	0x20001200
    4c5c:	00003371 	.word	0x00003371

00004c60 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    4c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c62:	46ce      	mov	lr, r9
    4c64:	4647      	mov	r7, r8
    4c66:	b580      	push	{r7, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    4c68:	4a2d      	ldr	r2, [pc, #180]	; (4d20 <tmr_init+0xc0>)
    4c6a:	2300      	movs	r3, #0
    4c6c:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    4c6e:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    4c70:	2100      	movs	r1, #0
    4c72:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    4c74:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    4c76:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    4c78:	7051      	strb	r1, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    4c7a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    4c7c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    4c7e:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    4c80:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    4c82:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    4c84:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    4c86:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    4c88:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    4c8a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    4c8c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    4c8e:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    4c90:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    4c92:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    4c94:	3b01      	subs	r3, #1
    4c96:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    4c98:	4c22      	ldr	r4, [pc, #136]	; (4d24 <tmr_init+0xc4>)
    4c9a:	4923      	ldr	r1, [pc, #140]	; (4d28 <tmr_init+0xc8>)
    4c9c:	0020      	movs	r0, r4
    4c9e:	4b23      	ldr	r3, [pc, #140]	; (4d2c <tmr_init+0xcc>)
    4ca0:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    4ca2:	2200      	movs	r2, #0
    4ca4:	4922      	ldr	r1, [pc, #136]	; (4d30 <tmr_init+0xd0>)
    4ca6:	0020      	movs	r0, r4
    4ca8:	4d22      	ldr	r5, [pc, #136]	; (4d34 <tmr_init+0xd4>)
    4caa:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    4cac:	2202      	movs	r2, #2
    4cae:	4922      	ldr	r1, [pc, #136]	; (4d38 <tmr_init+0xd8>)
    4cb0:	0020      	movs	r0, r4
    4cb2:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4cb4:	6820      	ldr	r0, [r4, #0]
    4cb6:	4b21      	ldr	r3, [pc, #132]	; (4d3c <tmr_init+0xdc>)
    4cb8:	4699      	mov	r9, r3
    4cba:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4cbc:	4b20      	ldr	r3, [pc, #128]	; (4d40 <tmr_init+0xe0>)
    4cbe:	4698      	mov	r8, r3
    4cc0:	5c1b      	ldrb	r3, [r3, r0]
    4cc2:	261f      	movs	r6, #31
    4cc4:	4033      	ands	r3, r6
    4cc6:	2501      	movs	r5, #1
    4cc8:	002a      	movs	r2, r5
    4cca:	409a      	lsls	r2, r3
    4ccc:	4f1d      	ldr	r7, [pc, #116]	; (4d44 <tmr_init+0xe4>)
    4cce:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    4cd0:	7e63      	ldrb	r3, [r4, #25]
    4cd2:	2201      	movs	r2, #1
    4cd4:	4313      	orrs	r3, r2
    4cd6:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    4cd8:	6823      	ldr	r3, [r4, #0]
    4cda:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4cdc:	0018      	movs	r0, r3
    4cde:	47c8      	blx	r9
    4ce0:	4643      	mov	r3, r8
    4ce2:	5c1b      	ldrb	r3, [r3, r0]
    4ce4:	401e      	ands	r6, r3
    4ce6:	40b5      	lsls	r5, r6
    4ce8:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4cea:	7e63      	ldrb	r3, [r4, #25]
    4cec:	2210      	movs	r2, #16
    4cee:	4313      	orrs	r3, r2
    4cf0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4cf2:	6822      	ldr	r2, [r4, #0]
    4cf4:	2310      	movs	r3, #16
    4cf6:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4cf8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4cfa:	b25b      	sxtb	r3, r3
    4cfc:	2b00      	cmp	r3, #0
    4cfe:	dbfb      	blt.n	4cf8 <tmr_init+0x98>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    4d00:	8813      	ldrh	r3, [r2, #0]
    4d02:	2102      	movs	r1, #2
    4d04:	430b      	orrs	r3, r1
    4d06:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    4d08:	2000      	movs	r0, #0
    4d0a:	4b0f      	ldr	r3, [pc, #60]	; (4d48 <tmr_init+0xe8>)
    4d0c:	4798      	blx	r3
    4d0e:	490f      	ldr	r1, [pc, #60]	; (4d4c <tmr_init+0xec>)
    4d10:	4b0f      	ldr	r3, [pc, #60]	; (4d50 <tmr_init+0xf0>)
    4d12:	4798      	blx	r3
	#endif
	return timer_multiplier;
    4d14:	b2c0      	uxtb	r0, r0
}
    4d16:	bc0c      	pop	{r2, r3}
    4d18:	4690      	mov	r8, r2
    4d1a:	4699      	mov	r9, r3
    4d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4d1e:	46c0      	nop			; (mov r8, r8)
    4d20:	200011cc 	.word	0x200011cc
    4d24:	20001200 	.word	0x20001200
    4d28:	42002c00 	.word	0x42002c00
    4d2c:	00003109 	.word	0x00003109
    4d30:	00004bd9 	.word	0x00004bd9
    4d34:	00003009 	.word	0x00003009
    4d38:	00004bcd 	.word	0x00004bcd
    4d3c:	000030d1 	.word	0x000030d1
    4d40:	0000b430 	.word	0x0000b430
    4d44:	e000e100 	.word	0xe000e100
    4d48:	00002d99 	.word	0x00002d99
    4d4c:	000f4240 	.word	0x000f4240
    4d50:	000086fd 	.word	0x000086fd

00004d54 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4d54:	4770      	bx	lr
	...

00004d58 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    4d58:	b570      	push	{r4, r5, r6, lr}
    4d5a:	0003      	movs	r3, r0
    4d5c:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    4d5e:	4c14      	ldr	r4, [pc, #80]	; (4db0 <sal_aes_wrrd+0x58>)
    4d60:	1c60      	adds	r0, r4, #1
    4d62:	2210      	movs	r2, #16
    4d64:	0019      	movs	r1, r3
    4d66:	4b13      	ldr	r3, [pc, #76]	; (4db4 <sal_aes_wrrd+0x5c>)
    4d68:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    4d6a:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    4d6c:	4b12      	ldr	r3, [pc, #72]	; (4db8 <sal_aes_wrrd+0x60>)
    4d6e:	781b      	ldrb	r3, [r3, #0]
    4d70:	2b00      	cmp	r3, #0
    4d72:	d015      	beq.n	4da0 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4d74:	2212      	movs	r2, #18
    4d76:	490e      	ldr	r1, [pc, #56]	; (4db0 <sal_aes_wrrd+0x58>)
    4d78:	2083      	movs	r0, #131	; 0x83
    4d7a:	4b10      	ldr	r3, [pc, #64]	; (4dbc <sal_aes_wrrd+0x64>)
    4d7c:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    4d7e:	2200      	movs	r2, #0
    4d80:	4b0d      	ldr	r3, [pc, #52]	; (4db8 <sal_aes_wrrd+0x60>)
    4d82:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4d84:	2d00      	cmp	r5, #0
    4d86:	d005      	beq.n	4d94 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    4d88:	2210      	movs	r2, #16
    4d8a:	4909      	ldr	r1, [pc, #36]	; (4db0 <sal_aes_wrrd+0x58>)
    4d8c:	3101      	adds	r1, #1
    4d8e:	0028      	movs	r0, r5
    4d90:	4b08      	ldr	r3, [pc, #32]	; (4db4 <sal_aes_wrrd+0x5c>)
    4d92:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    4d94:	4b06      	ldr	r3, [pc, #24]	; (4db0 <sal_aes_wrrd+0x58>)
    4d96:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    4d98:	2018      	movs	r0, #24
    4d9a:	4b09      	ldr	r3, [pc, #36]	; (4dc0 <sal_aes_wrrd+0x68>)
    4d9c:	4798      	blx	r3
}
    4d9e:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    4da0:	2211      	movs	r2, #17
    4da2:	4903      	ldr	r1, [pc, #12]	; (4db0 <sal_aes_wrrd+0x58>)
    4da4:	3101      	adds	r1, #1
    4da6:	2084      	movs	r0, #132	; 0x84
    4da8:	4b04      	ldr	r3, [pc, #16]	; (4dbc <sal_aes_wrrd+0x64>)
    4daa:	4798      	blx	r3
    4dac:	e7ea      	b.n	4d84 <sal_aes_wrrd+0x2c>
    4dae:	46c0      	nop			; (mov r8, r8)
    4db0:	2000086c 	.word	0x2000086c
    4db4:	00005c21 	.word	0x00005c21
    4db8:	200008a0 	.word	0x200008a0
    4dbc:	000057b5 	.word	0x000057b5
    4dc0:	000014fd 	.word	0x000014fd

00004dc4 <sal_aes_setup>:
{
    4dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dc6:	46c6      	mov	lr, r8
    4dc8:	b500      	push	{lr}
    4dca:	b084      	sub	sp, #16
    4dcc:	0005      	movs	r5, r0
    4dce:	000e      	movs	r6, r1
    4dd0:	0014      	movs	r4, r2
	if (key != NULL) {
    4dd2:	2800      	cmp	r0, #0
    4dd4:	d017      	beq.n	4e06 <sal_aes_setup+0x42>
		dec_initialized = false;
    4dd6:	2200      	movs	r2, #0
    4dd8:	4b3e      	ldr	r3, [pc, #248]	; (4ed4 <sal_aes_setup+0x110>)
    4dda:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    4ddc:	3202      	adds	r2, #2
    4dde:	4b3e      	ldr	r3, [pc, #248]	; (4ed8 <sal_aes_setup+0x114>)
    4de0:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    4de2:	320e      	adds	r2, #14
    4de4:	0001      	movs	r1, r0
    4de6:	483d      	ldr	r0, [pc, #244]	; (4edc <sal_aes_setup+0x118>)
    4de8:	4b3d      	ldr	r3, [pc, #244]	; (4ee0 <sal_aes_setup+0x11c>)
    4dea:	4698      	mov	r8, r3
    4dec:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4dee:	4f3d      	ldr	r7, [pc, #244]	; (4ee4 <sal_aes_setup+0x120>)
    4df0:	2310      	movs	r3, #16
    4df2:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    4df4:	1c78      	adds	r0, r7, #1
    4df6:	2210      	movs	r2, #16
    4df8:	0029      	movs	r1, r5
    4dfa:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4dfc:	2211      	movs	r2, #17
    4dfe:	0039      	movs	r1, r7
    4e00:	2083      	movs	r0, #131	; 0x83
    4e02:	4b39      	ldr	r3, [pc, #228]	; (4ee8 <sal_aes_setup+0x124>)
    4e04:	4798      	blx	r3
	switch (dir) {
    4e06:	2c00      	cmp	r4, #0
    4e08:	d003      	beq.n	4e12 <sal_aes_setup+0x4e>
    4e0a:	2c01      	cmp	r4, #1
    4e0c:	d02f      	beq.n	4e6e <sal_aes_setup+0xaa>
		return false;
    4e0e:	2000      	movs	r0, #0
    4e10:	e01b      	b.n	4e4a <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    4e12:	4b31      	ldr	r3, [pc, #196]	; (4ed8 <sal_aes_setup+0x114>)
    4e14:	781b      	ldrb	r3, [r3, #0]
    4e16:	2b01      	cmp	r3, #1
    4e18:	d01b      	beq.n	4e52 <sal_aes_setup+0x8e>
	last_dir = dir;
    4e1a:	4b2f      	ldr	r3, [pc, #188]	; (4ed8 <sal_aes_setup+0x114>)
    4e1c:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    4e1e:	2e00      	cmp	r6, #0
    4e20:	d002      	beq.n	4e28 <sal_aes_setup+0x64>
		return (false);
    4e22:	2000      	movs	r0, #0
	switch (enc_mode) {
    4e24:	2e02      	cmp	r6, #2
    4e26:	d110      	bne.n	4e4a <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4e28:	0136      	lsls	r6, r6, #4
    4e2a:	2370      	movs	r3, #112	; 0x70
    4e2c:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    4e2e:	00e4      	lsls	r4, r4, #3
    4e30:	3b68      	subs	r3, #104	; 0x68
    4e32:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4e34:	4334      	orrs	r4, r6
    4e36:	4b2b      	ldr	r3, [pc, #172]	; (4ee4 <sal_aes_setup+0x120>)
    4e38:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    4e3a:	2680      	movs	r6, #128	; 0x80
    4e3c:	4276      	negs	r6, r6
    4e3e:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    4e40:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    4e42:	2201      	movs	r2, #1
    4e44:	4b29      	ldr	r3, [pc, #164]	; (4eec <sal_aes_setup+0x128>)
    4e46:	701a      	strb	r2, [r3, #0]
	return (true);
    4e48:	2001      	movs	r0, #1
}
    4e4a:	b004      	add	sp, #16
    4e4c:	bc04      	pop	{r2}
    4e4e:	4690      	mov	r8, r2
    4e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4e52:	4d24      	ldr	r5, [pc, #144]	; (4ee4 <sal_aes_setup+0x120>)
    4e54:	330f      	adds	r3, #15
    4e56:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    4e58:	1c68      	adds	r0, r5, #1
    4e5a:	2210      	movs	r2, #16
    4e5c:	491f      	ldr	r1, [pc, #124]	; (4edc <sal_aes_setup+0x118>)
    4e5e:	4b20      	ldr	r3, [pc, #128]	; (4ee0 <sal_aes_setup+0x11c>)
    4e60:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4e62:	2211      	movs	r2, #17
    4e64:	0029      	movs	r1, r5
    4e66:	2083      	movs	r0, #131	; 0x83
    4e68:	4b1f      	ldr	r3, [pc, #124]	; (4ee8 <sal_aes_setup+0x124>)
    4e6a:	4798      	blx	r3
    4e6c:	e7d5      	b.n	4e1a <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    4e6e:	4b1a      	ldr	r3, [pc, #104]	; (4ed8 <sal_aes_setup+0x114>)
    4e70:	781b      	ldrb	r3, [r3, #0]
    4e72:	2b01      	cmp	r3, #1
    4e74:	d0d1      	beq.n	4e1a <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4e76:	2210      	movs	r2, #16
    4e78:	4b1a      	ldr	r3, [pc, #104]	; (4ee4 <sal_aes_setup+0x120>)
    4e7a:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    4e7c:	4b15      	ldr	r3, [pc, #84]	; (4ed4 <sal_aes_setup+0x110>)
    4e7e:	781b      	ldrb	r3, [r3, #0]
    4e80:	2b00      	cmp	r3, #0
    4e82:	d00e      	beq.n	4ea2 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    4e84:	4d17      	ldr	r5, [pc, #92]	; (4ee4 <sal_aes_setup+0x120>)
    4e86:	1c68      	adds	r0, r5, #1
    4e88:	2210      	movs	r2, #16
    4e8a:	4919      	ldr	r1, [pc, #100]	; (4ef0 <sal_aes_setup+0x12c>)
    4e8c:	4b14      	ldr	r3, [pc, #80]	; (4ee0 <sal_aes_setup+0x11c>)
    4e8e:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4e90:	2211      	movs	r2, #17
    4e92:	0029      	movs	r1, r5
    4e94:	2083      	movs	r0, #131	; 0x83
    4e96:	4b14      	ldr	r3, [pc, #80]	; (4ee8 <sal_aes_setup+0x124>)
    4e98:	4798      	blx	r3
			dec_initialized = true;
    4e9a:	4b0e      	ldr	r3, [pc, #56]	; (4ed4 <sal_aes_setup+0x110>)
    4e9c:	2201      	movs	r2, #1
    4e9e:	701a      	strb	r2, [r3, #0]
    4ea0:	e7bb      	b.n	4e1a <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    4ea2:	4d10      	ldr	r5, [pc, #64]	; (4ee4 <sal_aes_setup+0x120>)
    4ea4:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    4ea6:	3380      	adds	r3, #128	; 0x80
    4ea8:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    4eaa:	3a0f      	subs	r2, #15
    4eac:	4b0f      	ldr	r3, [pc, #60]	; (4eec <sal_aes_setup+0x128>)
    4eae:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    4eb0:	2100      	movs	r1, #0
    4eb2:	4668      	mov	r0, sp
    4eb4:	4b0f      	ldr	r3, [pc, #60]	; (4ef4 <sal_aes_setup+0x130>)
    4eb6:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4eb8:	2310      	movs	r3, #16
    4eba:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    4ebc:	2201      	movs	r2, #1
    4ebe:	0029      	movs	r1, r5
    4ec0:	2083      	movs	r0, #131	; 0x83
    4ec2:	4b09      	ldr	r3, [pc, #36]	; (4ee8 <sal_aes_setup+0x124>)
    4ec4:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    4ec6:	2210      	movs	r2, #16
    4ec8:	4909      	ldr	r1, [pc, #36]	; (4ef0 <sal_aes_setup+0x12c>)
    4eca:	2084      	movs	r0, #132	; 0x84
    4ecc:	4b0a      	ldr	r3, [pc, #40]	; (4ef8 <sal_aes_setup+0x134>)
    4ece:	4798      	blx	r3
    4ed0:	e7d8      	b.n	4e84 <sal_aes_setup+0xc0>
    4ed2:	46c0      	nop			; (mov r8, r8)
    4ed4:	2000087e 	.word	0x2000087e
    4ed8:	2000000d 	.word	0x2000000d
    4edc:	20000890 	.word	0x20000890
    4ee0:	00005c21 	.word	0x00005c21
    4ee4:	2000086c 	.word	0x2000086c
    4ee8:	000054c1 	.word	0x000054c1
    4eec:	200008a0 	.word	0x200008a0
    4ef0:	20000880 	.word	0x20000880
    4ef4:	00004d59 	.word	0x00004d59
    4ef8:	0000562d 	.word	0x0000562d

00004efc <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    4efc:	b510      	push	{r4, lr}
    4efe:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    4f00:	2210      	movs	r2, #16
    4f02:	2084      	movs	r0, #132	; 0x84
    4f04:	4b01      	ldr	r3, [pc, #4]	; (4f0c <sal_aes_read+0x10>)
    4f06:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    4f08:	bd10      	pop	{r4, pc}
    4f0a:	46c0      	nop			; (mov r8, r8)
    4f0c:	0000562d 	.word	0x0000562d

00004f10 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    4f10:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    4f12:	2201      	movs	r2, #1
    4f14:	4b03      	ldr	r3, [pc, #12]	; (4f24 <AT86RFX_ISR+0x14>)
    4f16:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    4f18:	4b03      	ldr	r3, [pc, #12]	; (4f28 <AT86RFX_ISR+0x18>)
    4f1a:	681b      	ldr	r3, [r3, #0]
    4f1c:	2b00      	cmp	r3, #0
    4f1e:	d000      	beq.n	4f22 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    4f20:	4798      	blx	r3
	}
}
    4f22:	bd10      	pop	{r4, pc}
    4f24:	40001800 	.word	0x40001800
    4f28:	200008a4 	.word	0x200008a4

00004f2c <trx_spi_init>:

void trx_spi_init(void)
{
    4f2c:	b530      	push	{r4, r5, lr}
    4f2e:	b085      	sub	sp, #20
	config->address_enabled = false;
    4f30:	4a34      	ldr	r2, [pc, #208]	; (5004 <trx_spi_init+0xd8>)
    4f32:	2300      	movs	r3, #0
    4f34:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    4f36:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4f38:	213f      	movs	r1, #63	; 0x3f
    4f3a:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    4f3c:	4c32      	ldr	r4, [pc, #200]	; (5008 <trx_spi_init+0xdc>)
    4f3e:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    4f40:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    4f42:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4f44:	2201      	movs	r2, #1
    4f46:	4669      	mov	r1, sp
    4f48:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    4f4a:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4f4c:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    4f4e:	203f      	movs	r0, #63	; 0x3f
    4f50:	4b2e      	ldr	r3, [pc, #184]	; (500c <trx_spi_init+0xe0>)
    4f52:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4f54:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    4f56:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4f58:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4f5a:	2900      	cmp	r1, #0
    4f5c:	d104      	bne.n	4f68 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    4f5e:	0953      	lsrs	r3, r2, #5
    4f60:	01db      	lsls	r3, r3, #7
    4f62:	492b      	ldr	r1, [pc, #172]	; (5010 <trx_spi_init+0xe4>)
    4f64:	468c      	mov	ip, r1
    4f66:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4f68:	211f      	movs	r1, #31
    4f6a:	4011      	ands	r1, r2
    4f6c:	2201      	movs	r2, #1
    4f6e:	0010      	movs	r0, r2
    4f70:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    4f72:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    4f74:	4c27      	ldr	r4, [pc, #156]	; (5014 <trx_spi_init+0xe8>)
    4f76:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4f78:	2300      	movs	r3, #0
    4f7a:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    4f7c:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    4f7e:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    4f80:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    4f82:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    4f84:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    4f86:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    4f88:	3223      	adds	r2, #35	; 0x23
    4f8a:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    4f8c:	0020      	movs	r0, r4
    4f8e:	3018      	adds	r0, #24
    4f90:	3a18      	subs	r2, #24
    4f92:	2100      	movs	r1, #0
    4f94:	4b20      	ldr	r3, [pc, #128]	; (5018 <trx_spi_init+0xec>)
    4f96:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    4f98:	2380      	movs	r3, #128	; 0x80
    4f9a:	025b      	lsls	r3, r3, #9
    4f9c:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    4f9e:	4b1f      	ldr	r3, [pc, #124]	; (501c <trx_spi_init+0xf0>)
    4fa0:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    4fa2:	4b1f      	ldr	r3, [pc, #124]	; (5020 <trx_spi_init+0xf4>)
    4fa4:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    4fa6:	2301      	movs	r3, #1
    4fa8:	425b      	negs	r3, r3
    4faa:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    4fac:	4b1d      	ldr	r3, [pc, #116]	; (5024 <trx_spi_init+0xf8>)
    4fae:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    4fb0:	4b1d      	ldr	r3, [pc, #116]	; (5028 <trx_spi_init+0xfc>)
    4fb2:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    4fb4:	4d1d      	ldr	r5, [pc, #116]	; (502c <trx_spi_init+0x100>)
    4fb6:	0022      	movs	r2, r4
    4fb8:	491d      	ldr	r1, [pc, #116]	; (5030 <trx_spi_init+0x104>)
    4fba:	0028      	movs	r0, r5
    4fbc:	4b1d      	ldr	r3, [pc, #116]	; (5034 <trx_spi_init+0x108>)
    4fbe:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fc0:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4fc2:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4fc4:	2b00      	cmp	r3, #0
    4fc6:	d1fc      	bne.n	4fc2 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4fc8:	6813      	ldr	r3, [r2, #0]
    4fca:	2502      	movs	r5, #2
    4fcc:	432b      	orrs	r3, r5
    4fce:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    4fd0:	ac01      	add	r4, sp, #4
    4fd2:	0020      	movs	r0, r4
    4fd4:	4b18      	ldr	r3, [pc, #96]	; (5038 <trx_spi_init+0x10c>)
    4fd6:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    4fd8:	2320      	movs	r3, #32
    4fda:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    4fdc:	2380      	movs	r3, #128	; 0x80
    4fde:	039b      	lsls	r3, r3, #14
    4fe0:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    4fe2:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    4fe4:	2301      	movs	r3, #1
    4fe6:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    4fe8:	2200      	movs	r2, #0
    4fea:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    4fec:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    4fee:	0021      	movs	r1, r4
    4ff0:	2000      	movs	r0, #0
    4ff2:	4b12      	ldr	r3, [pc, #72]	; (503c <trx_spi_init+0x110>)
    4ff4:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    4ff6:	2200      	movs	r2, #0
    4ff8:	2100      	movs	r1, #0
    4ffa:	4811      	ldr	r0, [pc, #68]	; (5040 <trx_spi_init+0x114>)
    4ffc:	4b11      	ldr	r3, [pc, #68]	; (5044 <trx_spi_init+0x118>)
    4ffe:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    5000:	b005      	add	sp, #20
    5002:	bd30      	pop	{r4, r5, pc}
    5004:	20001220 	.word	0x20001220
    5008:	20001224 	.word	0x20001224
    500c:	00001869 	.word	0x00001869
    5010:	41004400 	.word	0x41004400
    5014:	20001228 	.word	0x20001228
    5018:	00005c33 	.word	0x00005c33
    501c:	004c4b40 	.word	0x004c4b40
    5020:	00530005 	.word	0x00530005
    5024:	003e0005 	.word	0x003e0005
    5028:	00520005 	.word	0x00520005
    502c:	20001260 	.word	0x20001260
    5030:	42001800 	.word	0x42001800
    5034:	00001d51 	.word	0x00001d51
    5038:	000017dd 	.word	0x000017dd
    503c:	000017f1 	.word	0x000017f1
    5040:	00004f11 	.word	0x00004f11
    5044:	00001699 	.word	0x00001699

00005048 <PhyReset>:

void PhyReset(void)
{
    5048:	b570      	push	{r4, r5, r6, lr}
    504a:	4c08      	ldr	r4, [pc, #32]	; (506c <PhyReset+0x24>)
    504c:	2580      	movs	r5, #128	; 0x80
    504e:	022d      	lsls	r5, r5, #8
    5050:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    5052:	2280      	movs	r2, #128	; 0x80
    5054:	0352      	lsls	r2, r2, #13
    5056:	4b06      	ldr	r3, [pc, #24]	; (5070 <PhyReset+0x28>)
    5058:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    505a:	20a5      	movs	r0, #165	; 0xa5
    505c:	0040      	lsls	r0, r0, #1
    505e:	4e05      	ldr	r6, [pc, #20]	; (5074 <PhyReset+0x2c>)
    5060:	47b0      	blx	r6
    5062:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    5064:	200a      	movs	r0, #10
    5066:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    5068:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    506a:	bd70      	pop	{r4, r5, r6, pc}
    506c:	41004480 	.word	0x41004480
    5070:	41004400 	.word	0x41004400
    5074:	000014fd 	.word	0x000014fd

00005078 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    5078:	b570      	push	{r4, r5, r6, lr}
    507a:	b082      	sub	sp, #8
    507c:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    507e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5082:	425a      	negs	r2, r3
    5084:	4153      	adcs	r3, r2
    5086:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    5088:	b672      	cpsid	i
    508a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    508e:	2200      	movs	r2, #0
    5090:	4b33      	ldr	r3, [pc, #204]	; (5160 <trx_reg_read+0xe8>)
    5092:	701a      	strb	r2, [r3, #0]
	return flags;
    5094:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    5096:	4e33      	ldr	r6, [pc, #204]	; (5164 <trx_reg_read+0xec>)
    5098:	3201      	adds	r2, #1
    509a:	4933      	ldr	r1, [pc, #204]	; (5168 <trx_reg_read+0xf0>)
    509c:	0030      	movs	r0, r6
    509e:	4b33      	ldr	r3, [pc, #204]	; (516c <trx_reg_read+0xf4>)
    50a0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    50a2:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    50a4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50a6:	7e1a      	ldrb	r2, [r3, #24]
    50a8:	420a      	tst	r2, r1
    50aa:	d0fc      	beq.n	50a6 <trx_reg_read+0x2e>
    50ac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50ae:	07d2      	lsls	r2, r2, #31
    50b0:	d502      	bpl.n	50b8 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50b2:	2280      	movs	r2, #128	; 0x80
    50b4:	4315      	orrs	r5, r2
    50b6:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    50b8:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50ba:	7e1a      	ldrb	r2, [r3, #24]
    50bc:	420a      	tst	r2, r1
    50be:	d0fc      	beq.n	50ba <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    50c0:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50c2:	7e1a      	ldrb	r2, [r3, #24]
    50c4:	420a      	tst	r2, r1
    50c6:	d0fc      	beq.n	50c2 <trx_reg_read+0x4a>
    50c8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    50ca:	0752      	lsls	r2, r2, #29
    50cc:	d50c      	bpl.n	50e8 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50ce:	8b5a      	ldrh	r2, [r3, #26]
    50d0:	0752      	lsls	r2, r2, #29
    50d2:	d501      	bpl.n	50d8 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50d4:	2204      	movs	r2, #4
    50d6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50d8:	4a22      	ldr	r2, [pc, #136]	; (5164 <trx_reg_read+0xec>)
    50da:	7992      	ldrb	r2, [r2, #6]
    50dc:	2a01      	cmp	r2, #1
    50de:	d034      	beq.n	514a <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    50e2:	b2d2      	uxtb	r2, r2
    50e4:	4922      	ldr	r1, [pc, #136]	; (5170 <trx_reg_read+0xf8>)
    50e6:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    50e8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50ea:	7e1a      	ldrb	r2, [r3, #24]
    50ec:	420a      	tst	r2, r1
    50ee:	d0fc      	beq.n	50ea <trx_reg_read+0x72>
    50f0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50f2:	07d2      	lsls	r2, r2, #31
    50f4:	d501      	bpl.n	50fa <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50f6:	2200      	movs	r2, #0
    50f8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    50fa:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50fc:	7e1a      	ldrb	r2, [r3, #24]
    50fe:	420a      	tst	r2, r1
    5100:	d0fc      	beq.n	50fc <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    5102:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5104:	7e1a      	ldrb	r2, [r3, #24]
    5106:	420a      	tst	r2, r1
    5108:	d0fc      	beq.n	5104 <trx_reg_read+0x8c>
    510a:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    510c:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    510e:	0752      	lsls	r2, r2, #29
    5110:	d50a      	bpl.n	5128 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5112:	8b5a      	ldrh	r2, [r3, #26]
    5114:	0752      	lsls	r2, r2, #29
    5116:	d501      	bpl.n	511c <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5118:	2204      	movs	r2, #4
    511a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    511c:	4a11      	ldr	r2, [pc, #68]	; (5164 <trx_reg_read+0xec>)
    511e:	7992      	ldrb	r2, [r2, #6]
    5120:	2a01      	cmp	r2, #1
    5122:	d018      	beq.n	5156 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5124:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    5126:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5128:	2200      	movs	r2, #0
    512a:	490f      	ldr	r1, [pc, #60]	; (5168 <trx_reg_read+0xf0>)
    512c:	480d      	ldr	r0, [pc, #52]	; (5164 <trx_reg_read+0xec>)
    512e:	4b0f      	ldr	r3, [pc, #60]	; (516c <trx_reg_read+0xf4>)
    5130:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    5132:	23ff      	movs	r3, #255	; 0xff
    5134:	4223      	tst	r3, r4
    5136:	d005      	beq.n	5144 <trx_reg_read+0xcc>
		cpu_irq_enable();
    5138:	2201      	movs	r2, #1
    513a:	4b09      	ldr	r3, [pc, #36]	; (5160 <trx_reg_read+0xe8>)
    513c:	701a      	strb	r2, [r3, #0]
    513e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5142:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    5144:	b2e8      	uxtb	r0, r5
}
    5146:	b002      	add	sp, #8
    5148:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    514a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    514c:	05d2      	lsls	r2, r2, #23
    514e:	0dd2      	lsrs	r2, r2, #23
    5150:	4907      	ldr	r1, [pc, #28]	; (5170 <trx_reg_read+0xf8>)
    5152:	800a      	strh	r2, [r1, #0]
    5154:	e7c8      	b.n	50e8 <trx_reg_read+0x70>
    5156:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    5158:	05ed      	lsls	r5, r5, #23
    515a:	0ded      	lsrs	r5, r5, #23
    515c:	e7e4      	b.n	5128 <trx_reg_read+0xb0>
    515e:	46c0      	nop			; (mov r8, r8)
    5160:	2000000c 	.word	0x2000000c
    5164:	20001260 	.word	0x20001260
    5168:	20001224 	.word	0x20001224
    516c:	00002015 	.word	0x00002015
    5170:	2000121c 	.word	0x2000121c

00005174 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    5174:	b5f0      	push	{r4, r5, r6, r7, lr}
    5176:	b083      	sub	sp, #12
    5178:	0006      	movs	r6, r0
    517a:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    517c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5180:	425a      	negs	r2, r3
    5182:	4153      	adcs	r3, r2
    5184:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    5186:	b672      	cpsid	i
    5188:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    518c:	2200      	movs	r2, #0
    518e:	4b34      	ldr	r3, [pc, #208]	; (5260 <trx_reg_write+0xec>)
    5190:	701a      	strb	r2, [r3, #0]
	return flags;
    5192:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    5194:	4f33      	ldr	r7, [pc, #204]	; (5264 <trx_reg_write+0xf0>)
    5196:	3201      	adds	r2, #1
    5198:	4933      	ldr	r1, [pc, #204]	; (5268 <trx_reg_write+0xf4>)
    519a:	0038      	movs	r0, r7
    519c:	4b33      	ldr	r3, [pc, #204]	; (526c <trx_reg_write+0xf8>)
    519e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    51a0:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    51a2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    51a4:	7e1a      	ldrb	r2, [r3, #24]
    51a6:	420a      	tst	r2, r1
    51a8:	d0fc      	beq.n	51a4 <trx_reg_write+0x30>
    51aa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    51ac:	07d2      	lsls	r2, r2, #31
    51ae:	d502      	bpl.n	51b6 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    51b0:	22c0      	movs	r2, #192	; 0xc0
    51b2:	4316      	orrs	r6, r2
    51b4:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    51b6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    51b8:	7e1a      	ldrb	r2, [r3, #24]
    51ba:	420a      	tst	r2, r1
    51bc:	d0fc      	beq.n	51b8 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    51be:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    51c0:	7e1a      	ldrb	r2, [r3, #24]
    51c2:	420a      	tst	r2, r1
    51c4:	d0fc      	beq.n	51c0 <trx_reg_write+0x4c>
    51c6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    51c8:	0752      	lsls	r2, r2, #29
    51ca:	d50c      	bpl.n	51e6 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    51cc:	8b5a      	ldrh	r2, [r3, #26]
    51ce:	0752      	lsls	r2, r2, #29
    51d0:	d501      	bpl.n	51d6 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    51d2:	2204      	movs	r2, #4
    51d4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51d6:	4a23      	ldr	r2, [pc, #140]	; (5264 <trx_reg_write+0xf0>)
    51d8:	7992      	ldrb	r2, [r2, #6]
    51da:	2a01      	cmp	r2, #1
    51dc:	d033      	beq.n	5246 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    51de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    51e0:	b2d2      	uxtb	r2, r2
    51e2:	4923      	ldr	r1, [pc, #140]	; (5270 <trx_reg_write+0xfc>)
    51e4:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    51e6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    51e8:	7e1a      	ldrb	r2, [r3, #24]
    51ea:	420a      	tst	r2, r1
    51ec:	d0fc      	beq.n	51e8 <trx_reg_write+0x74>
    51ee:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    51f0:	07d2      	lsls	r2, r2, #31
    51f2:	d500      	bpl.n	51f6 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    51f4:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    51f6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    51f8:	7e1a      	ldrb	r2, [r3, #24]
    51fa:	420a      	tst	r2, r1
    51fc:	d0fc      	beq.n	51f8 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    51fe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5200:	7e1a      	ldrb	r2, [r3, #24]
    5202:	420a      	tst	r2, r1
    5204:	d0fc      	beq.n	5200 <trx_reg_write+0x8c>
    5206:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5208:	0752      	lsls	r2, r2, #29
    520a:	d50c      	bpl.n	5226 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    520c:	8b5a      	ldrh	r2, [r3, #26]
    520e:	0752      	lsls	r2, r2, #29
    5210:	d501      	bpl.n	5216 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5212:	2204      	movs	r2, #4
    5214:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5216:	4a13      	ldr	r2, [pc, #76]	; (5264 <trx_reg_write+0xf0>)
    5218:	7992      	ldrb	r2, [r2, #6]
    521a:	2a01      	cmp	r2, #1
    521c:	d019      	beq.n	5252 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    521e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5220:	b2db      	uxtb	r3, r3
    5222:	4a13      	ldr	r2, [pc, #76]	; (5270 <trx_reg_write+0xfc>)
    5224:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5226:	2200      	movs	r2, #0
    5228:	490f      	ldr	r1, [pc, #60]	; (5268 <trx_reg_write+0xf4>)
    522a:	480e      	ldr	r0, [pc, #56]	; (5264 <trx_reg_write+0xf0>)
    522c:	4b0f      	ldr	r3, [pc, #60]	; (526c <trx_reg_write+0xf8>)
    522e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    5230:	23ff      	movs	r3, #255	; 0xff
    5232:	422b      	tst	r3, r5
    5234:	d005      	beq.n	5242 <trx_reg_write+0xce>
		cpu_irq_enable();
    5236:	2201      	movs	r2, #1
    5238:	4b09      	ldr	r3, [pc, #36]	; (5260 <trx_reg_write+0xec>)
    523a:	701a      	strb	r2, [r3, #0]
    523c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5240:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    5242:	b003      	add	sp, #12
    5244:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5246:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5248:	05d2      	lsls	r2, r2, #23
    524a:	0dd2      	lsrs	r2, r2, #23
    524c:	4908      	ldr	r1, [pc, #32]	; (5270 <trx_reg_write+0xfc>)
    524e:	800a      	strh	r2, [r1, #0]
    5250:	e7c9      	b.n	51e6 <trx_reg_write+0x72>
    5252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5254:	05db      	lsls	r3, r3, #23
    5256:	0ddb      	lsrs	r3, r3, #23
    5258:	4a05      	ldr	r2, [pc, #20]	; (5270 <trx_reg_write+0xfc>)
    525a:	8013      	strh	r3, [r2, #0]
    525c:	e7e3      	b.n	5226 <trx_reg_write+0xb2>
    525e:	46c0      	nop			; (mov r8, r8)
    5260:	2000000c 	.word	0x2000000c
    5264:	20001260 	.word	0x20001260
    5268:	20001224 	.word	0x20001224
    526c:	00002015 	.word	0x00002015
    5270:	2000121c 	.word	0x2000121c

00005274 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    5274:	b5f0      	push	{r4, r5, r6, r7, lr}
    5276:	46d6      	mov	lr, sl
    5278:	464f      	mov	r7, r9
    527a:	4646      	mov	r6, r8
    527c:	b5c0      	push	{r6, r7, lr}
    527e:	b082      	sub	sp, #8
    5280:	0005      	movs	r5, r0
    5282:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5284:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5288:	425a      	negs	r2, r3
    528a:	4153      	adcs	r3, r2
    528c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    528e:	b672      	cpsid	i
    5290:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    5294:	2200      	movs	r2, #0
    5296:	4b3e      	ldr	r3, [pc, #248]	; (5390 <trx_frame_read+0x11c>)
    5298:	701a      	strb	r2, [r3, #0]
	return flags;
    529a:	9b01      	ldr	r3, [sp, #4]
    529c:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    529e:	4f3d      	ldr	r7, [pc, #244]	; (5394 <trx_frame_read+0x120>)
    52a0:	3201      	adds	r2, #1
    52a2:	493d      	ldr	r1, [pc, #244]	; (5398 <trx_frame_read+0x124>)
    52a4:	0038      	movs	r0, r7
    52a6:	4b3d      	ldr	r3, [pc, #244]	; (539c <trx_frame_read+0x128>)
    52a8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    52aa:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    52ac:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    52ae:	7e1a      	ldrb	r2, [r3, #24]
    52b0:	420a      	tst	r2, r1
    52b2:	d0fc      	beq.n	52ae <trx_frame_read+0x3a>
    52b4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    52b6:	07d2      	lsls	r2, r2, #31
    52b8:	d501      	bpl.n	52be <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    52ba:	2220      	movs	r2, #32
    52bc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    52be:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    52c0:	7e1a      	ldrb	r2, [r3, #24]
    52c2:	420a      	tst	r2, r1
    52c4:	d0fc      	beq.n	52c0 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    52c6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    52c8:	7e1a      	ldrb	r2, [r3, #24]
    52ca:	420a      	tst	r2, r1
    52cc:	d0fc      	beq.n	52c8 <trx_frame_read+0x54>
    52ce:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    52d0:	0752      	lsls	r2, r2, #29
    52d2:	d50c      	bpl.n	52ee <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    52d4:	8b5a      	ldrh	r2, [r3, #26]
    52d6:	0752      	lsls	r2, r2, #29
    52d8:	d501      	bpl.n	52de <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    52da:	2204      	movs	r2, #4
    52dc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    52de:	4a2d      	ldr	r2, [pc, #180]	; (5394 <trx_frame_read+0x120>)
    52e0:	7992      	ldrb	r2, [r2, #6]
    52e2:	2a01      	cmp	r2, #1
    52e4:	d013      	beq.n	530e <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    52e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    52e8:	b2db      	uxtb	r3, r3
    52ea:	4a2d      	ldr	r2, [pc, #180]	; (53a0 <trx_frame_read+0x12c>)
    52ec:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    52ee:	1e63      	subs	r3, r4, #1
    52f0:	b2db      	uxtb	r3, r3
    52f2:	2c00      	cmp	r4, #0
    52f4:	d036      	beq.n	5364 <trx_frame_read+0xf0>
    52f6:	3301      	adds	r3, #1
    52f8:	469c      	mov	ip, r3
    52fa:	44ac      	add	ip, r5
    52fc:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    52fe:	4e25      	ldr	r6, [pc, #148]	; (5394 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    5300:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5302:	2300      	movs	r3, #0
    5304:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    5306:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5308:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    530a:	46b1      	mov	r9, r6
    530c:	e00f      	b.n	532e <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5310:	05db      	lsls	r3, r3, #23
    5312:	0ddb      	lsrs	r3, r3, #23
    5314:	4a22      	ldr	r2, [pc, #136]	; (53a0 <trx_frame_read+0x12c>)
    5316:	8013      	strh	r3, [r2, #0]
    5318:	e7e9      	b.n	52ee <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    531a:	464a      	mov	r2, r9
    531c:	7992      	ldrb	r2, [r2, #6]
    531e:	2a01      	cmp	r2, #1
    5320:	d01c      	beq.n	535c <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5322:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5324:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    5326:	702f      	strb	r7, [r5, #0]
		data++;
    5328:	3501      	adds	r5, #1
	while (length--) {
    532a:	4565      	cmp	r5, ip
    532c:	d01a      	beq.n	5364 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    532e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5330:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5332:	4202      	tst	r2, r0
    5334:	d0fc      	beq.n	5330 <trx_frame_read+0xbc>
    5336:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5338:	4202      	tst	r2, r0
    533a:	d001      	beq.n	5340 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    533c:	4652      	mov	r2, sl
    533e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5340:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5342:	4222      	tst	r2, r4
    5344:	d0fc      	beq.n	5340 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5346:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5348:	420a      	tst	r2, r1
    534a:	d0fc      	beq.n	5346 <trx_frame_read+0xd2>
    534c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    534e:	420a      	tst	r2, r1
    5350:	d0e9      	beq.n	5326 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5352:	8b5a      	ldrh	r2, [r3, #26]
    5354:	420a      	tst	r2, r1
    5356:	d0e0      	beq.n	531a <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5358:	8359      	strh	r1, [r3, #26]
    535a:	e7de      	b.n	531a <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    535c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    535e:	05ff      	lsls	r7, r7, #23
    5360:	0dff      	lsrs	r7, r7, #23
    5362:	e7e0      	b.n	5326 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5364:	2200      	movs	r2, #0
    5366:	490c      	ldr	r1, [pc, #48]	; (5398 <trx_frame_read+0x124>)
    5368:	480a      	ldr	r0, [pc, #40]	; (5394 <trx_frame_read+0x120>)
    536a:	4b0c      	ldr	r3, [pc, #48]	; (539c <trx_frame_read+0x128>)
    536c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    536e:	23ff      	movs	r3, #255	; 0xff
    5370:	4642      	mov	r2, r8
    5372:	4213      	tst	r3, r2
    5374:	d005      	beq.n	5382 <trx_frame_read+0x10e>
		cpu_irq_enable();
    5376:	2201      	movs	r2, #1
    5378:	4b05      	ldr	r3, [pc, #20]	; (5390 <trx_frame_read+0x11c>)
    537a:	701a      	strb	r2, [r3, #0]
    537c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5380:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    5382:	b002      	add	sp, #8
    5384:	bc1c      	pop	{r2, r3, r4}
    5386:	4690      	mov	r8, r2
    5388:	4699      	mov	r9, r3
    538a:	46a2      	mov	sl, r4
    538c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    538e:	46c0      	nop			; (mov r8, r8)
    5390:	2000000c 	.word	0x2000000c
    5394:	20001260 	.word	0x20001260
    5398:	20001224 	.word	0x20001224
    539c:	00002015 	.word	0x00002015
    53a0:	2000121c 	.word	0x2000121c

000053a4 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    53a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    53a6:	46c6      	mov	lr, r8
    53a8:	b500      	push	{lr}
    53aa:	b082      	sub	sp, #8
    53ac:	0004      	movs	r4, r0
    53ae:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    53b0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    53b4:	425a      	negs	r2, r3
    53b6:	4153      	adcs	r3, r2
    53b8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    53ba:	b672      	cpsid	i
    53bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    53c0:	2200      	movs	r2, #0
    53c2:	4b3a      	ldr	r3, [pc, #232]	; (54ac <trx_frame_write+0x108>)
    53c4:	701a      	strb	r2, [r3, #0]
	return flags;
    53c6:	9b01      	ldr	r3, [sp, #4]
    53c8:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    53ca:	4f39      	ldr	r7, [pc, #228]	; (54b0 <trx_frame_write+0x10c>)
    53cc:	3201      	adds	r2, #1
    53ce:	4939      	ldr	r1, [pc, #228]	; (54b4 <trx_frame_write+0x110>)
    53d0:	0038      	movs	r0, r7
    53d2:	4b39      	ldr	r3, [pc, #228]	; (54b8 <trx_frame_write+0x114>)
    53d4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    53d6:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    53d8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    53da:	7e1a      	ldrb	r2, [r3, #24]
    53dc:	420a      	tst	r2, r1
    53de:	d0fc      	beq.n	53da <trx_frame_write+0x36>
    53e0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    53e2:	07d2      	lsls	r2, r2, #31
    53e4:	d501      	bpl.n	53ea <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    53e6:	2260      	movs	r2, #96	; 0x60
    53e8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    53ea:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    53ec:	7e1a      	ldrb	r2, [r3, #24]
    53ee:	420a      	tst	r2, r1
    53f0:	d0fc      	beq.n	53ec <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    53f2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    53f4:	7e1a      	ldrb	r2, [r3, #24]
    53f6:	420a      	tst	r2, r1
    53f8:	d0fc      	beq.n	53f4 <trx_frame_write+0x50>
    53fa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    53fc:	0752      	lsls	r2, r2, #29
    53fe:	d50c      	bpl.n	541a <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5400:	8b5a      	ldrh	r2, [r3, #26]
    5402:	0752      	lsls	r2, r2, #29
    5404:	d501      	bpl.n	540a <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5406:	2204      	movs	r2, #4
    5408:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    540a:	4a29      	ldr	r2, [pc, #164]	; (54b0 <trx_frame_write+0x10c>)
    540c:	7992      	ldrb	r2, [r2, #6]
    540e:	2a01      	cmp	r2, #1
    5410:	d00b      	beq.n	542a <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5412:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5414:	b2d2      	uxtb	r2, r2
    5416:	4929      	ldr	r1, [pc, #164]	; (54bc <trx_frame_write+0x118>)
    5418:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    541a:	4a25      	ldr	r2, [pc, #148]	; (54b0 <trx_frame_write+0x10c>)
    541c:	7992      	ldrb	r2, [r2, #6]
    541e:	4694      	mov	ip, r2
    5420:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    5422:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    5424:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5426:	2404      	movs	r4, #4
    5428:	e00d      	b.n	5446 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    542a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    542c:	05d2      	lsls	r2, r2, #23
    542e:	0dd2      	lsrs	r2, r2, #23
    5430:	4922      	ldr	r1, [pc, #136]	; (54bc <trx_frame_write+0x118>)
    5432:	800a      	strh	r2, [r1, #0]
    5434:	e7f1      	b.n	541a <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5436:	4662      	mov	r2, ip
    5438:	2a01      	cmp	r2, #1
    543a:	d01e      	beq.n	547a <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    543c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    543e:	b2d2      	uxtb	r2, r2
    5440:	4e1e      	ldr	r6, [pc, #120]	; (54bc <trx_frame_write+0x118>)
    5442:	8032      	strh	r2, [r6, #0]
    5444:	3101      	adds	r1, #1
	while (length--) {
    5446:	3d01      	subs	r5, #1
    5448:	b2ed      	uxtb	r5, r5
    544a:	2dff      	cmp	r5, #255	; 0xff
    544c:	d01b      	beq.n	5486 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    544e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5450:	423a      	tst	r2, r7
    5452:	d0fc      	beq.n	544e <trx_frame_write+0xaa>
    5454:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5456:	423a      	tst	r2, r7
    5458:	d001      	beq.n	545e <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    545a:	780a      	ldrb	r2, [r1, #0]
    545c:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    545e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5460:	4202      	tst	r2, r0
    5462:	d0fc      	beq.n	545e <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5464:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5466:	4222      	tst	r2, r4
    5468:	d0fc      	beq.n	5464 <trx_frame_write+0xc0>
    546a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    546c:	4222      	tst	r2, r4
    546e:	d0e9      	beq.n	5444 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5470:	8b5a      	ldrh	r2, [r3, #26]
    5472:	4222      	tst	r2, r4
    5474:	d0df      	beq.n	5436 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5476:	835c      	strh	r4, [r3, #26]
    5478:	e7dd      	b.n	5436 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    547a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    547c:	05d2      	lsls	r2, r2, #23
    547e:	0dd2      	lsrs	r2, r2, #23
    5480:	4e0e      	ldr	r6, [pc, #56]	; (54bc <trx_frame_write+0x118>)
    5482:	8032      	strh	r2, [r6, #0]
    5484:	e7de      	b.n	5444 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5486:	2200      	movs	r2, #0
    5488:	490a      	ldr	r1, [pc, #40]	; (54b4 <trx_frame_write+0x110>)
    548a:	4809      	ldr	r0, [pc, #36]	; (54b0 <trx_frame_write+0x10c>)
    548c:	4b0a      	ldr	r3, [pc, #40]	; (54b8 <trx_frame_write+0x114>)
    548e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    5490:	23ff      	movs	r3, #255	; 0xff
    5492:	4642      	mov	r2, r8
    5494:	4213      	tst	r3, r2
    5496:	d005      	beq.n	54a4 <trx_frame_write+0x100>
		cpu_irq_enable();
    5498:	2201      	movs	r2, #1
    549a:	4b04      	ldr	r3, [pc, #16]	; (54ac <trx_frame_write+0x108>)
    549c:	701a      	strb	r2, [r3, #0]
    549e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    54a2:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    54a4:	b002      	add	sp, #8
    54a6:	bc04      	pop	{r2}
    54a8:	4690      	mov	r8, r2
    54aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54ac:	2000000c 	.word	0x2000000c
    54b0:	20001260 	.word	0x20001260
    54b4:	20001224 	.word	0x20001224
    54b8:	00002015 	.word	0x00002015
    54bc:	2000121c 	.word	0x2000121c

000054c0 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    54c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    54c2:	46c6      	mov	lr, r8
    54c4:	b500      	push	{lr}
    54c6:	b082      	sub	sp, #8
    54c8:	0006      	movs	r6, r0
    54ca:	000d      	movs	r5, r1
    54cc:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    54ce:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    54d2:	425a      	negs	r2, r3
    54d4:	4153      	adcs	r3, r2
    54d6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    54d8:	b672      	cpsid	i
    54da:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    54de:	2200      	movs	r2, #0
    54e0:	4b4d      	ldr	r3, [pc, #308]	; (5618 <trx_sram_write+0x158>)
    54e2:	701a      	strb	r2, [r3, #0]
	return flags;
    54e4:	9b01      	ldr	r3, [sp, #4]
    54e6:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    54e8:	4f4c      	ldr	r7, [pc, #304]	; (561c <trx_sram_write+0x15c>)
    54ea:	3201      	adds	r2, #1
    54ec:	494c      	ldr	r1, [pc, #304]	; (5620 <trx_sram_write+0x160>)
    54ee:	0038      	movs	r0, r7
    54f0:	4b4c      	ldr	r3, [pc, #304]	; (5624 <trx_sram_write+0x164>)
    54f2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    54f4:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    54f6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    54f8:	7e1a      	ldrb	r2, [r3, #24]
    54fa:	420a      	tst	r2, r1
    54fc:	d0fc      	beq.n	54f8 <trx_sram_write+0x38>
    54fe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5500:	07d2      	lsls	r2, r2, #31
    5502:	d501      	bpl.n	5508 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5504:	2240      	movs	r2, #64	; 0x40
    5506:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    5508:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    550a:	7e1a      	ldrb	r2, [r3, #24]
    550c:	420a      	tst	r2, r1
    550e:	d0fc      	beq.n	550a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5510:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5512:	7e1a      	ldrb	r2, [r3, #24]
    5514:	420a      	tst	r2, r1
    5516:	d0fc      	beq.n	5512 <trx_sram_write+0x52>
    5518:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    551a:	0752      	lsls	r2, r2, #29
    551c:	d50c      	bpl.n	5538 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    551e:	8b5a      	ldrh	r2, [r3, #26]
    5520:	0752      	lsls	r2, r2, #29
    5522:	d501      	bpl.n	5528 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5524:	2204      	movs	r2, #4
    5526:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5528:	4a3c      	ldr	r2, [pc, #240]	; (561c <trx_sram_write+0x15c>)
    552a:	7992      	ldrb	r2, [r2, #6]
    552c:	2a01      	cmp	r2, #1
    552e:	d02b      	beq.n	5588 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5530:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5532:	b2d2      	uxtb	r2, r2
    5534:	493c      	ldr	r1, [pc, #240]	; (5628 <trx_sram_write+0x168>)
    5536:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    5538:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    553a:	7e1a      	ldrb	r2, [r3, #24]
    553c:	420a      	tst	r2, r1
    553e:	d0fc      	beq.n	553a <trx_sram_write+0x7a>
    5540:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5542:	07d2      	lsls	r2, r2, #31
    5544:	d500      	bpl.n	5548 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5546:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    5548:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    554a:	7e1a      	ldrb	r2, [r3, #24]
    554c:	420a      	tst	r2, r1
    554e:	d0fc      	beq.n	554a <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5550:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5552:	7e1a      	ldrb	r2, [r3, #24]
    5554:	420a      	tst	r2, r1
    5556:	d0fc      	beq.n	5552 <trx_sram_write+0x92>
    5558:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    555a:	0752      	lsls	r2, r2, #29
    555c:	d50c      	bpl.n	5578 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    555e:	8b5a      	ldrh	r2, [r3, #26]
    5560:	0752      	lsls	r2, r2, #29
    5562:	d501      	bpl.n	5568 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5564:	2204      	movs	r2, #4
    5566:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5568:	4a2c      	ldr	r2, [pc, #176]	; (561c <trx_sram_write+0x15c>)
    556a:	7992      	ldrb	r2, [r2, #6]
    556c:	2a01      	cmp	r2, #1
    556e:	d011      	beq.n	5594 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5570:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5572:	b2d2      	uxtb	r2, r2
    5574:	492c      	ldr	r1, [pc, #176]	; (5628 <trx_sram_write+0x168>)
    5576:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5578:	4a28      	ldr	r2, [pc, #160]	; (561c <trx_sram_write+0x15c>)
    557a:	7992      	ldrb	r2, [r2, #6]
    557c:	4694      	mov	ip, r2
    557e:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    5580:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    5582:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5584:	2104      	movs	r1, #4
    5586:	e013      	b.n	55b0 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5588:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    558a:	05d2      	lsls	r2, r2, #23
    558c:	0dd2      	lsrs	r2, r2, #23
    558e:	4926      	ldr	r1, [pc, #152]	; (5628 <trx_sram_write+0x168>)
    5590:	800a      	strh	r2, [r1, #0]
    5592:	e7d1      	b.n	5538 <trx_sram_write+0x78>
    5594:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5596:	05d2      	lsls	r2, r2, #23
    5598:	0dd2      	lsrs	r2, r2, #23
    559a:	4923      	ldr	r1, [pc, #140]	; (5628 <trx_sram_write+0x168>)
    559c:	800a      	strh	r2, [r1, #0]
    559e:	e7eb      	b.n	5578 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    55a0:	4662      	mov	r2, ip
    55a2:	2a01      	cmp	r2, #1
    55a4:	d01e      	beq.n	55e4 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    55a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    55a8:	b2d2      	uxtb	r2, r2
    55aa:	4f1f      	ldr	r7, [pc, #124]	; (5628 <trx_sram_write+0x168>)
    55ac:	803a      	strh	r2, [r7, #0]
    55ae:	3001      	adds	r0, #1
	while (length--) {
    55b0:	3c01      	subs	r4, #1
    55b2:	b2e4      	uxtb	r4, r4
    55b4:	2cff      	cmp	r4, #255	; 0xff
    55b6:	d01b      	beq.n	55f0 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    55b8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    55ba:	4232      	tst	r2, r6
    55bc:	d0fc      	beq.n	55b8 <trx_sram_write+0xf8>
    55be:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    55c0:	4232      	tst	r2, r6
    55c2:	d001      	beq.n	55c8 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    55c4:	7802      	ldrb	r2, [r0, #0]
    55c6:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    55c8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    55ca:	422a      	tst	r2, r5
    55cc:	d0fc      	beq.n	55c8 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    55ce:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    55d0:	420a      	tst	r2, r1
    55d2:	d0fc      	beq.n	55ce <trx_sram_write+0x10e>
    55d4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    55d6:	420a      	tst	r2, r1
    55d8:	d0e9      	beq.n	55ae <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    55da:	8b5a      	ldrh	r2, [r3, #26]
    55dc:	420a      	tst	r2, r1
    55de:	d0df      	beq.n	55a0 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    55e0:	8359      	strh	r1, [r3, #26]
    55e2:	e7dd      	b.n	55a0 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    55e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    55e6:	05d2      	lsls	r2, r2, #23
    55e8:	0dd2      	lsrs	r2, r2, #23
    55ea:	4f0f      	ldr	r7, [pc, #60]	; (5628 <trx_sram_write+0x168>)
    55ec:	803a      	strh	r2, [r7, #0]
    55ee:	e7de      	b.n	55ae <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    55f0:	2200      	movs	r2, #0
    55f2:	490b      	ldr	r1, [pc, #44]	; (5620 <trx_sram_write+0x160>)
    55f4:	4809      	ldr	r0, [pc, #36]	; (561c <trx_sram_write+0x15c>)
    55f6:	4b0b      	ldr	r3, [pc, #44]	; (5624 <trx_sram_write+0x164>)
    55f8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    55fa:	23ff      	movs	r3, #255	; 0xff
    55fc:	4642      	mov	r2, r8
    55fe:	4213      	tst	r3, r2
    5600:	d005      	beq.n	560e <trx_sram_write+0x14e>
		cpu_irq_enable();
    5602:	2201      	movs	r2, #1
    5604:	4b04      	ldr	r3, [pc, #16]	; (5618 <trx_sram_write+0x158>)
    5606:	701a      	strb	r2, [r3, #0]
    5608:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    560c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    560e:	b002      	add	sp, #8
    5610:	bc04      	pop	{r2}
    5612:	4690      	mov	r8, r2
    5614:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5616:	46c0      	nop			; (mov r8, r8)
    5618:	2000000c 	.word	0x2000000c
    561c:	20001260 	.word	0x20001260
    5620:	20001224 	.word	0x20001224
    5624:	00002015 	.word	0x00002015
    5628:	2000121c 	.word	0x2000121c

0000562c <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    562c:	b5f0      	push	{r4, r5, r6, r7, lr}
    562e:	46d6      	mov	lr, sl
    5630:	464f      	mov	r7, r9
    5632:	4646      	mov	r6, r8
    5634:	b5c0      	push	{r6, r7, lr}
    5636:	b082      	sub	sp, #8
    5638:	0004      	movs	r4, r0
    563a:	000d      	movs	r5, r1
    563c:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    563e:	2001      	movs	r0, #1
    5640:	4b56      	ldr	r3, [pc, #344]	; (579c <trx_sram_read+0x170>)
    5642:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5644:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    5648:	425a      	negs	r2, r3
    564a:	4153      	adcs	r3, r2
    564c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    564e:	b672      	cpsid	i
    5650:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    5654:	2200      	movs	r2, #0
    5656:	4b52      	ldr	r3, [pc, #328]	; (57a0 <trx_sram_read+0x174>)
    5658:	701a      	strb	r2, [r3, #0]
	return flags;
    565a:	9b01      	ldr	r3, [sp, #4]
    565c:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    565e:	4e51      	ldr	r6, [pc, #324]	; (57a4 <trx_sram_read+0x178>)
    5660:	3201      	adds	r2, #1
    5662:	4951      	ldr	r1, [pc, #324]	; (57a8 <trx_sram_read+0x17c>)
    5664:	0030      	movs	r0, r6
    5666:	4b51      	ldr	r3, [pc, #324]	; (57ac <trx_sram_read+0x180>)
    5668:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    566a:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    566c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    566e:	7e1a      	ldrb	r2, [r3, #24]
    5670:	420a      	tst	r2, r1
    5672:	d0fc      	beq.n	566e <trx_sram_read+0x42>
    5674:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5676:	07d2      	lsls	r2, r2, #31
    5678:	d501      	bpl.n	567e <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    567a:	2200      	movs	r2, #0
    567c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    567e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5680:	7e1a      	ldrb	r2, [r3, #24]
    5682:	420a      	tst	r2, r1
    5684:	d0fc      	beq.n	5680 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5686:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5688:	7e1a      	ldrb	r2, [r3, #24]
    568a:	420a      	tst	r2, r1
    568c:	d0fc      	beq.n	5688 <trx_sram_read+0x5c>
    568e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5690:	0752      	lsls	r2, r2, #29
    5692:	d50c      	bpl.n	56ae <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5694:	8b5a      	ldrh	r2, [r3, #26]
    5696:	0752      	lsls	r2, r2, #29
    5698:	d501      	bpl.n	569e <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    569a:	2204      	movs	r2, #4
    569c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    569e:	4a41      	ldr	r2, [pc, #260]	; (57a4 <trx_sram_read+0x178>)
    56a0:	7992      	ldrb	r2, [r2, #6]
    56a2:	2a01      	cmp	r2, #1
    56a4:	d033      	beq.n	570e <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    56a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    56a8:	b2d2      	uxtb	r2, r2
    56aa:	4941      	ldr	r1, [pc, #260]	; (57b0 <trx_sram_read+0x184>)
    56ac:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    56ae:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    56b0:	7e1a      	ldrb	r2, [r3, #24]
    56b2:	420a      	tst	r2, r1
    56b4:	d0fc      	beq.n	56b0 <trx_sram_read+0x84>
    56b6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    56b8:	07d2      	lsls	r2, r2, #31
    56ba:	d500      	bpl.n	56be <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    56bc:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    56be:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    56c0:	7e1a      	ldrb	r2, [r3, #24]
    56c2:	420a      	tst	r2, r1
    56c4:	d0fc      	beq.n	56c0 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    56c6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    56c8:	7e1a      	ldrb	r2, [r3, #24]
    56ca:	420a      	tst	r2, r1
    56cc:	d0fc      	beq.n	56c8 <trx_sram_read+0x9c>
    56ce:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    56d0:	0752      	lsls	r2, r2, #29
    56d2:	d50c      	bpl.n	56ee <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    56d4:	8b5a      	ldrh	r2, [r3, #26]
    56d6:	0752      	lsls	r2, r2, #29
    56d8:	d501      	bpl.n	56de <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    56da:	2204      	movs	r2, #4
    56dc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    56de:	4a31      	ldr	r2, [pc, #196]	; (57a4 <trx_sram_read+0x178>)
    56e0:	7992      	ldrb	r2, [r2, #6]
    56e2:	2a01      	cmp	r2, #1
    56e4:	d019      	beq.n	571a <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    56e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    56e8:	b2db      	uxtb	r3, r3
    56ea:	4a31      	ldr	r2, [pc, #196]	; (57b0 <trx_sram_read+0x184>)
    56ec:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    56ee:	1e7b      	subs	r3, r7, #1
    56f0:	b2db      	uxtb	r3, r3
    56f2:	2f00      	cmp	r7, #0
    56f4:	d03c      	beq.n	5770 <trx_sram_read+0x144>
    56f6:	3301      	adds	r3, #1
    56f8:	469c      	mov	ip, r3
    56fa:	44ac      	add	ip, r5
    56fc:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    56fe:	4e29      	ldr	r6, [pc, #164]	; (57a4 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    5700:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5702:	2300      	movs	r3, #0
    5704:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    5706:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5708:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    570a:	46b1      	mov	r9, r6
    570c:	e015      	b.n	573a <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    570e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5710:	05d2      	lsls	r2, r2, #23
    5712:	0dd2      	lsrs	r2, r2, #23
    5714:	4926      	ldr	r1, [pc, #152]	; (57b0 <trx_sram_read+0x184>)
    5716:	800a      	strh	r2, [r1, #0]
    5718:	e7c9      	b.n	56ae <trx_sram_read+0x82>
    571a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    571c:	05db      	lsls	r3, r3, #23
    571e:	0ddb      	lsrs	r3, r3, #23
    5720:	4a23      	ldr	r2, [pc, #140]	; (57b0 <trx_sram_read+0x184>)
    5722:	8013      	strh	r3, [r2, #0]
    5724:	e7e3      	b.n	56ee <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5726:	464a      	mov	r2, r9
    5728:	7992      	ldrb	r2, [r2, #6]
    572a:	2a01      	cmp	r2, #1
    572c:	d01c      	beq.n	5768 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    572e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5730:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    5732:	702f      	strb	r7, [r5, #0]
		data++;
    5734:	3501      	adds	r5, #1
	while (length--) {
    5736:	4565      	cmp	r5, ip
    5738:	d01a      	beq.n	5770 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    573a:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    573c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    573e:	4202      	tst	r2, r0
    5740:	d0fc      	beq.n	573c <trx_sram_read+0x110>
    5742:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5744:	4202      	tst	r2, r0
    5746:	d001      	beq.n	574c <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5748:	4652      	mov	r2, sl
    574a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    574c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    574e:	4222      	tst	r2, r4
    5750:	d0fc      	beq.n	574c <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5752:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5754:	420a      	tst	r2, r1
    5756:	d0fc      	beq.n	5752 <trx_sram_read+0x126>
    5758:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    575a:	420a      	tst	r2, r1
    575c:	d0e9      	beq.n	5732 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    575e:	8b5a      	ldrh	r2, [r3, #26]
    5760:	420a      	tst	r2, r1
    5762:	d0e0      	beq.n	5726 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5764:	8359      	strh	r1, [r3, #26]
    5766:	e7de      	b.n	5726 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5768:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    576a:	05ff      	lsls	r7, r7, #23
    576c:	0dff      	lsrs	r7, r7, #23
    576e:	e7e0      	b.n	5732 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5770:	2200      	movs	r2, #0
    5772:	490d      	ldr	r1, [pc, #52]	; (57a8 <trx_sram_read+0x17c>)
    5774:	480b      	ldr	r0, [pc, #44]	; (57a4 <trx_sram_read+0x178>)
    5776:	4b0d      	ldr	r3, [pc, #52]	; (57ac <trx_sram_read+0x180>)
    5778:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    577a:	23ff      	movs	r3, #255	; 0xff
    577c:	4642      	mov	r2, r8
    577e:	4213      	tst	r3, r2
    5780:	d005      	beq.n	578e <trx_sram_read+0x162>
		cpu_irq_enable();
    5782:	2201      	movs	r2, #1
    5784:	4b06      	ldr	r3, [pc, #24]	; (57a0 <trx_sram_read+0x174>)
    5786:	701a      	strb	r2, [r3, #0]
    5788:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    578c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    578e:	b002      	add	sp, #8
    5790:	bc1c      	pop	{r2, r3, r4}
    5792:	4690      	mov	r8, r2
    5794:	4699      	mov	r9, r3
    5796:	46a2      	mov	sl, r4
    5798:	bdf0      	pop	{r4, r5, r6, r7, pc}
    579a:	46c0      	nop			; (mov r8, r8)
    579c:	000014fd 	.word	0x000014fd
    57a0:	2000000c 	.word	0x2000000c
    57a4:	20001260 	.word	0x20001260
    57a8:	20001224 	.word	0x20001224
    57ac:	00002015 	.word	0x00002015
    57b0:	2000121c 	.word	0x2000121c

000057b4 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    57b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    57b6:	46d6      	mov	lr, sl
    57b8:	464f      	mov	r7, r9
    57ba:	4646      	mov	r6, r8
    57bc:	b5c0      	push	{r6, r7, lr}
    57be:	0006      	movs	r6, r0
    57c0:	468a      	mov	sl, r1
    57c2:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    57c4:	2001      	movs	r0, #1
    57c6:	4b76      	ldr	r3, [pc, #472]	; (59a0 <trx_aes_wrrd+0x1ec>)
    57c8:	4798      	blx	r3

	ENTER_TRX_REGION();
    57ca:	2100      	movs	r1, #0
    57cc:	2000      	movs	r0, #0
    57ce:	4b75      	ldr	r3, [pc, #468]	; (59a4 <trx_aes_wrrd+0x1f0>)
    57d0:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    57d2:	4f75      	ldr	r7, [pc, #468]	; (59a8 <trx_aes_wrrd+0x1f4>)
    57d4:	2201      	movs	r2, #1
    57d6:	4975      	ldr	r1, [pc, #468]	; (59ac <trx_aes_wrrd+0x1f8>)
    57d8:	0038      	movs	r0, r7
    57da:	4b75      	ldr	r3, [pc, #468]	; (59b0 <trx_aes_wrrd+0x1fc>)
    57dc:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    57de:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    57e0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    57e2:	7e1a      	ldrb	r2, [r3, #24]
    57e4:	420a      	tst	r2, r1
    57e6:	d0fc      	beq.n	57e2 <trx_aes_wrrd+0x2e>
    57e8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    57ea:	07d2      	lsls	r2, r2, #31
    57ec:	d501      	bpl.n	57f2 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    57ee:	2240      	movs	r2, #64	; 0x40
    57f0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    57f2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    57f4:	7e1a      	ldrb	r2, [r3, #24]
    57f6:	420a      	tst	r2, r1
    57f8:	d0fc      	beq.n	57f4 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    57fa:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    57fc:	7e1a      	ldrb	r2, [r3, #24]
    57fe:	420a      	tst	r2, r1
    5800:	d0fc      	beq.n	57fc <trx_aes_wrrd+0x48>
    5802:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5804:	0752      	lsls	r2, r2, #29
    5806:	d50c      	bpl.n	5822 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5808:	8b5a      	ldrh	r2, [r3, #26]
    580a:	0752      	lsls	r2, r2, #29
    580c:	d501      	bpl.n	5812 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    580e:	2204      	movs	r2, #4
    5810:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5812:	4a65      	ldr	r2, [pc, #404]	; (59a8 <trx_aes_wrrd+0x1f4>)
    5814:	7992      	ldrb	r2, [r2, #6]
    5816:	2a01      	cmp	r2, #1
    5818:	d055      	beq.n	58c6 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    581a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    581c:	b2d2      	uxtb	r2, r2
    581e:	4965      	ldr	r1, [pc, #404]	; (59b4 <trx_aes_wrrd+0x200>)
    5820:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    5822:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5824:	7e1a      	ldrb	r2, [r3, #24]
    5826:	420a      	tst	r2, r1
    5828:	d0fc      	beq.n	5824 <trx_aes_wrrd+0x70>
    582a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    582c:	07d2      	lsls	r2, r2, #31
    582e:	d500      	bpl.n	5832 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5830:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    5832:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5834:	7e1a      	ldrb	r2, [r3, #24]
    5836:	420a      	tst	r2, r1
    5838:	d0fc      	beq.n	5834 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    583a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    583c:	7e1a      	ldrb	r2, [r3, #24]
    583e:	420a      	tst	r2, r1
    5840:	d0fc      	beq.n	583c <trx_aes_wrrd+0x88>
    5842:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5844:	0752      	lsls	r2, r2, #29
    5846:	d50c      	bpl.n	5862 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5848:	8b5a      	ldrh	r2, [r3, #26]
    584a:	0752      	lsls	r2, r2, #29
    584c:	d501      	bpl.n	5852 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    584e:	2204      	movs	r2, #4
    5850:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5852:	4a55      	ldr	r2, [pc, #340]	; (59a8 <trx_aes_wrrd+0x1f4>)
    5854:	7992      	ldrb	r2, [r2, #6]
    5856:	2a01      	cmp	r2, #1
    5858:	d03b      	beq.n	58d2 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    585a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    585c:	b2d2      	uxtb	r2, r2
    585e:	4955      	ldr	r1, [pc, #340]	; (59b4 <trx_aes_wrrd+0x200>)
    5860:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    5862:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5864:	7e1a      	ldrb	r2, [r3, #24]
    5866:	420a      	tst	r2, r1
    5868:	d0fc      	beq.n	5864 <trx_aes_wrrd+0xb0>
    586a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    586c:	07d2      	lsls	r2, r2, #31
    586e:	d502      	bpl.n	5876 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5870:	4652      	mov	r2, sl
    5872:	7812      	ldrb	r2, [r2, #0]
    5874:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    5876:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5878:	7e1a      	ldrb	r2, [r3, #24]
    587a:	420a      	tst	r2, r1
    587c:	d0fc      	beq.n	5878 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    587e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5880:	7e1a      	ldrb	r2, [r3, #24]
    5882:	420a      	tst	r2, r1
    5884:	d0fc      	beq.n	5880 <trx_aes_wrrd+0xcc>
    5886:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5888:	0752      	lsls	r2, r2, #29
    588a:	d50c      	bpl.n	58a6 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    588c:	8b5a      	ldrh	r2, [r3, #26]
    588e:	0752      	lsls	r2, r2, #29
    5890:	d501      	bpl.n	5896 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5892:	2204      	movs	r2, #4
    5894:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5896:	4a44      	ldr	r2, [pc, #272]	; (59a8 <trx_aes_wrrd+0x1f4>)
    5898:	7992      	ldrb	r2, [r2, #6]
    589a:	2a01      	cmp	r2, #1
    589c:	d01f      	beq.n	58de <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    589e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    58a0:	b2db      	uxtb	r3, r3
    58a2:	4a44      	ldr	r2, [pc, #272]	; (59b4 <trx_aes_wrrd+0x200>)
    58a4:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    58a6:	2700      	movs	r7, #0
    58a8:	2c00      	cmp	r4, #0
    58aa:	d043      	beq.n	5934 <trx_aes_wrrd+0x180>
    58ac:	4656      	mov	r6, sl
    58ae:	3c01      	subs	r4, #1
    58b0:	b2e4      	uxtb	r4, r4
    58b2:	3401      	adds	r4, #1
    58b4:	44a2      	add	sl, r4
    58b6:	46d0      	mov	r8, sl
    58b8:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    58ba:	4d3b      	ldr	r5, [pc, #236]	; (59a8 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    58bc:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    58be:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    58c0:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    58c2:	46a9      	mov	r9, r5
    58c4:	e01b      	b.n	58fe <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    58c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    58c8:	05d2      	lsls	r2, r2, #23
    58ca:	0dd2      	lsrs	r2, r2, #23
    58cc:	4939      	ldr	r1, [pc, #228]	; (59b4 <trx_aes_wrrd+0x200>)
    58ce:	800a      	strh	r2, [r1, #0]
    58d0:	e7a7      	b.n	5822 <trx_aes_wrrd+0x6e>
    58d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    58d4:	05d2      	lsls	r2, r2, #23
    58d6:	0dd2      	lsrs	r2, r2, #23
    58d8:	4936      	ldr	r1, [pc, #216]	; (59b4 <trx_aes_wrrd+0x200>)
    58da:	800a      	strh	r2, [r1, #0]
    58dc:	e7c1      	b.n	5862 <trx_aes_wrrd+0xae>
    58de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    58e0:	05db      	lsls	r3, r3, #23
    58e2:	0ddb      	lsrs	r3, r3, #23
    58e4:	4a33      	ldr	r2, [pc, #204]	; (59b4 <trx_aes_wrrd+0x200>)
    58e6:	8013      	strh	r3, [r2, #0]
    58e8:	e7dd      	b.n	58a6 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    58ea:	464a      	mov	r2, r9
    58ec:	7992      	ldrb	r2, [r2, #6]
    58ee:	2a01      	cmp	r2, #1
    58f0:	d01c      	beq.n	592c <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    58f2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    58f4:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    58f6:	7037      	strb	r7, [r6, #0]
    58f8:	3601      	adds	r6, #1
	while (length > 0) {
    58fa:	45b0      	cmp	r8, r6
    58fc:	d01a      	beq.n	5934 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    58fe:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5900:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5902:	4202      	tst	r2, r0
    5904:	d0fc      	beq.n	5900 <trx_aes_wrrd+0x14c>
    5906:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5908:	4202      	tst	r2, r0
    590a:	d001      	beq.n	5910 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    590c:	7872      	ldrb	r2, [r6, #1]
    590e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5910:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5912:	4222      	tst	r2, r4
    5914:	d0fc      	beq.n	5910 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5916:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5918:	420a      	tst	r2, r1
    591a:	d0fc      	beq.n	5916 <trx_aes_wrrd+0x162>
    591c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    591e:	420a      	tst	r2, r1
    5920:	d0e9      	beq.n	58f6 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5922:	8b5a      	ldrh	r2, [r3, #26]
    5924:	420a      	tst	r2, r1
    5926:	d0e0      	beq.n	58ea <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5928:	8359      	strh	r1, [r3, #26]
    592a:	e7de      	b.n	58ea <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    592c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    592e:	05ff      	lsls	r7, r7, #23
    5930:	0dff      	lsrs	r7, r7, #23
    5932:	e7e0      	b.n	58f6 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5934:	4b1c      	ldr	r3, [pc, #112]	; (59a8 <trx_aes_wrrd+0x1f4>)
    5936:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    5938:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    593a:	7e1a      	ldrb	r2, [r3, #24]
    593c:	420a      	tst	r2, r1
    593e:	d0fc      	beq.n	593a <trx_aes_wrrd+0x186>
    5940:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5942:	07d2      	lsls	r2, r2, #31
    5944:	d501      	bpl.n	594a <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5946:	2200      	movs	r2, #0
    5948:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    594a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    594c:	7e1a      	ldrb	r2, [r3, #24]
    594e:	420a      	tst	r2, r1
    5950:	d0fc      	beq.n	594c <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    5952:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5954:	7e1a      	ldrb	r2, [r3, #24]
    5956:	420a      	tst	r2, r1
    5958:	d0fc      	beq.n	5954 <trx_aes_wrrd+0x1a0>
    595a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    595c:	0752      	lsls	r2, r2, #29
    595e:	d50a      	bpl.n	5976 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5960:	8b5a      	ldrh	r2, [r3, #26]
    5962:	0752      	lsls	r2, r2, #29
    5964:	d501      	bpl.n	596a <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5966:	2204      	movs	r2, #4
    5968:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    596a:	4a0f      	ldr	r2, [pc, #60]	; (59a8 <trx_aes_wrrd+0x1f4>)
    596c:	7992      	ldrb	r2, [r2, #6]
    596e:	2a01      	cmp	r2, #1
    5970:	d011      	beq.n	5996 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5972:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5974:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    5976:	4653      	mov	r3, sl
    5978:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    597a:	2200      	movs	r2, #0
    597c:	490b      	ldr	r1, [pc, #44]	; (59ac <trx_aes_wrrd+0x1f8>)
    597e:	480a      	ldr	r0, [pc, #40]	; (59a8 <trx_aes_wrrd+0x1f4>)
    5980:	4b0b      	ldr	r3, [pc, #44]	; (59b0 <trx_aes_wrrd+0x1fc>)
    5982:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    5984:	2100      	movs	r1, #0
    5986:	2000      	movs	r0, #0
    5988:	4b0b      	ldr	r3, [pc, #44]	; (59b8 <trx_aes_wrrd+0x204>)
    598a:	4798      	blx	r3
}
    598c:	bc1c      	pop	{r2, r3, r4}
    598e:	4690      	mov	r8, r2
    5990:	4699      	mov	r9, r3
    5992:	46a2      	mov	sl, r4
    5994:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5996:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5998:	05ff      	lsls	r7, r7, #23
    599a:	0dff      	lsrs	r7, r7, #23
    599c:	e7eb      	b.n	5976 <trx_aes_wrrd+0x1c2>
    599e:	46c0      	nop			; (mov r8, r8)
    59a0:	000014fd 	.word	0x000014fd
    59a4:	000016e5 	.word	0x000016e5
    59a8:	20001260 	.word	0x20001260
    59ac:	20001224 	.word	0x20001224
    59b0:	00002015 	.word	0x00002015
    59b4:	2000121c 	.word	0x2000121c
    59b8:	000016c5 	.word	0x000016c5

000059bc <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    59bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    59be:	4b1d      	ldr	r3, [pc, #116]	; (5a34 <setup+0x78>)
    59c0:	4798      	blx	r3
	delay_init();
    59c2:	4b1d      	ldr	r3, [pc, #116]	; (5a38 <setup+0x7c>)
    59c4:	4798      	blx	r3
	SYS_Init();	
    59c6:	4b1d      	ldr	r3, [pc, #116]	; (5a3c <setup+0x80>)
    59c8:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    59ca:	4b1d      	ldr	r3, [pc, #116]	; (5a40 <setup+0x84>)
    59cc:	4798      	blx	r3
	artist_scheduler_tc_configure();
    59ce:	4b1d      	ldr	r3, [pc, #116]	; (5a44 <setup+0x88>)
    59d0:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    59d2:	4b1d      	ldr	r3, [pc, #116]	; (5a48 <setup+0x8c>)
    59d4:	4798      	blx	r3
	artist_init_maze(); 
    59d6:	4b1d      	ldr	r3, [pc, #116]	; (5a4c <setup+0x90>)
    59d8:	4798      	blx	r3
	artist_draw_motor_pwm_configure(); 
    59da:	4b1d      	ldr	r3, [pc, #116]	; (5a50 <setup+0x94>)
    59dc:	4798      	blx	r3
	
	cpu_irq_enable();
    59de:	4e1d      	ldr	r6, [pc, #116]	; (5a54 <setup+0x98>)
    59e0:	2701      	movs	r7, #1
    59e2:	7037      	strb	r7, [r6, #0]
    59e4:	f3bf 8f5f 	dmb	sy
    59e8:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    59ea:	4c1b      	ldr	r4, [pc, #108]	; (5a58 <setup+0x9c>)
    59ec:	220f      	movs	r2, #15
    59ee:	211c      	movs	r1, #28
    59f0:	0020      	movs	r0, r4
    59f2:	4d1a      	ldr	r5, [pc, #104]	; (5a5c <setup+0xa0>)
    59f4:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    59f6:	0020      	movs	r0, r4
    59f8:	3810      	subs	r0, #16
    59fa:	220f      	movs	r2, #15
    59fc:	210d      	movs	r1, #13
    59fe:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    5a00:	0020      	movs	r0, r4
    5a02:	3808      	subs	r0, #8
    5a04:	220f      	movs	r2, #15
    5a06:	2117      	movs	r1, #23
    5a08:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    5a0a:	4b15      	ldr	r3, [pc, #84]	; (5a60 <setup+0xa4>)
    5a0c:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    5a0e:	3c4c      	subs	r4, #76	; 0x4c
    5a10:	0020      	movs	r0, r4
    5a12:	4b14      	ldr	r3, [pc, #80]	; (5a64 <setup+0xa8>)
    5a14:	4798      	blx	r3
	cpu_irq_enable();
    5a16:	7037      	strb	r7, [r6, #0]
    5a18:	f3bf 8f5f 	dmb	sy
    5a1c:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    5a1e:	2205      	movs	r2, #5
    5a20:	4911      	ldr	r1, [pc, #68]	; (5a68 <setup+0xac>)
    5a22:	0020      	movs	r0, r4
    5a24:	4b11      	ldr	r3, [pc, #68]	; (5a6c <setup+0xb0>)
    5a26:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    5a28:	4b11      	ldr	r3, [pc, #68]	; (5a70 <setup+0xb4>)
    5a2a:	4798      	blx	r3
	
	printf("f1234");
    5a2c:	4811      	ldr	r0, [pc, #68]	; (5a74 <setup+0xb8>)
    5a2e:	4b12      	ldr	r3, [pc, #72]	; (5a78 <setup+0xbc>)
    5a30:	4798      	blx	r3
	
}
    5a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a34:	00002fdd 	.word	0x00002fdd
    5a38:	000014bd 	.word	0x000014bd
    5a3c:	000049ed 	.word	0x000049ed
    5a40:	0000116d 	.word	0x0000116d
    5a44:	00001381 	.word	0x00001381
    5a48:	0000146d 	.word	0x0000146d
    5a4c:	00000115 	.word	0x00000115
    5a50:	0000034d 	.word	0x0000034d
    5a54:	2000000c 	.word	0x2000000c
    5a58:	20000954 	.word	0x20000954
    5a5c:	0000097d 	.word	0x0000097d
    5a60:	0000098d 	.word	0x0000098d
    5a64:	00001245 	.word	0x00001245
    5a68:	2000109c 	.word	0x2000109c
    5a6c:	000025a9 	.word	0x000025a9
    5a70:	000008f9 	.word	0x000008f9
    5a74:	0000b43c 	.word	0x0000b43c
    5a78:	00006525 	.word	0x00006525

00005a7c <loop>:
/************************************************************************/
/*                                                                      */
/************************************************************************/
void loop(void) {
    5a7c:	b510      	push	{r4, lr}
	
	usart_read_buffer_job( &(artist_front.usart_instance),
    5a7e:	4c0b      	ldr	r4, [pc, #44]	; (5aac <loop+0x30>)
    5a80:	2205      	movs	r2, #5
    5a82:	490b      	ldr	r1, [pc, #44]	; (5ab0 <loop+0x34>)
    5a84:	0020      	movs	r0, r4
    5a86:	4b0b      	ldr	r3, [pc, #44]	; (5ab4 <loop+0x38>)
    5a88:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	SYS_TaskHandler();  
    5a8a:	4b0b      	ldr	r3, [pc, #44]	; (5ab8 <loop+0x3c>)
    5a8c:	4798      	blx	r3
		
	
	if (artist_front.running_stamp) {
    5a8e:	3c40      	subs	r4, #64	; 0x40
    5a90:	23a2      	movs	r3, #162	; 0xa2
    5a92:	5ce3      	ldrb	r3, [r4, r3]
    5a94:	2b00      	cmp	r3, #0
    5a96:	d100      	bne.n	5a9a <loop+0x1e>
			tcc_set_compare_value(&artist_front.tcc_instance, EXT1_PWM4CTRL_0_CHANNEL, 0xafff);
			delay_ms(200);
			tcc_set_compare_value(&artist_front.tcc_instance, LED_0_PWM4CTRL_CHANNEL, 0x0000);
			tcc_set_compare_value(&artist_front.tcc_instance, EXT1_PWM4CTRL_0_CHANNEL, 0x0000);
			delay_ms(1000);*/
}
    5a98:	bd10      	pop	{r4, pc}
		artist_run_stamp();  
    5a9a:	4b08      	ldr	r3, [pc, #32]	; (5abc <loop+0x40>)
    5a9c:	4798      	blx	r3
		usart_write_buffer_job(&artist_front.usart_instance, 
    5a9e:	2205      	movs	r2, #5
    5aa0:	4907      	ldr	r1, [pc, #28]	; (5ac0 <loop+0x44>)
    5aa2:	4802      	ldr	r0, [pc, #8]	; (5aac <loop+0x30>)
    5aa4:	4b07      	ldr	r3, [pc, #28]	; (5ac4 <loop+0x48>)
    5aa6:	4798      	blx	r3
}
    5aa8:	e7f6      	b.n	5a98 <loop+0x1c>
    5aaa:	46c0      	nop			; (mov r8, r8)
    5aac:	20000908 	.word	0x20000908
    5ab0:	2000109c 	.word	0x2000109c
    5ab4:	000025a9 	.word	0x000025a9
    5ab8:	00004a11 	.word	0x00004a11
    5abc:	000003c1 	.word	0x000003c1
    5ac0:	0000b434 	.word	0x0000b434
    5ac4:	00002589 	.word	0x00002589

00005ac8 <main>:
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    5ac8:	b510      	push	{r4, lr}
	setup();
    5aca:	4b02      	ldr	r3, [pc, #8]	; (5ad4 <main+0xc>)
    5acc:	4798      	blx	r3

	while(true) loop();
    5ace:	4c02      	ldr	r4, [pc, #8]	; (5ad8 <main+0x10>)
    5ad0:	47a0      	blx	r4
    5ad2:	e7fd      	b.n	5ad0 <main+0x8>
    5ad4:	000059bd 	.word	0x000059bd
    5ad8:	00005a7d 	.word	0x00005a7d

00005adc <common_tc_delay>:
    5adc:	b510      	push	{r4, lr}
    5ade:	1c04      	adds	r4, r0, #0
    5ae0:	4b13      	ldr	r3, [pc, #76]	; (5b30 <common_tc_delay+0x54>)
    5ae2:	4798      	blx	r3
    5ae4:	4b13      	ldr	r3, [pc, #76]	; (5b34 <common_tc_delay+0x58>)
    5ae6:	781a      	ldrb	r2, [r3, #0]
    5ae8:	4362      	muls	r2, r4
    5aea:	1881      	adds	r1, r0, r2
    5aec:	4b12      	ldr	r3, [pc, #72]	; (5b38 <common_tc_delay+0x5c>)
    5aee:	6059      	str	r1, [r3, #4]
    5af0:	6859      	ldr	r1, [r3, #4]
    5af2:	0c09      	lsrs	r1, r1, #16
    5af4:	6059      	str	r1, [r3, #4]
    5af6:	685b      	ldr	r3, [r3, #4]
    5af8:	2b00      	cmp	r3, #0
    5afa:	d007      	beq.n	5b0c <common_tc_delay+0x30>
    5afc:	4b0e      	ldr	r3, [pc, #56]	; (5b38 <common_tc_delay+0x5c>)
    5afe:	6859      	ldr	r1, [r3, #4]
    5b00:	3201      	adds	r2, #1
    5b02:	1880      	adds	r0, r0, r2
    5b04:	8118      	strh	r0, [r3, #8]
    5b06:	4b0d      	ldr	r3, [pc, #52]	; (5b3c <common_tc_delay+0x60>)
    5b08:	4798      	blx	r3
    5b0a:	e004      	b.n	5b16 <common_tc_delay+0x3a>
    5b0c:	1882      	adds	r2, r0, r2
    5b0e:	4b0a      	ldr	r3, [pc, #40]	; (5b38 <common_tc_delay+0x5c>)
    5b10:	811a      	strh	r2, [r3, #8]
    5b12:	4b0b      	ldr	r3, [pc, #44]	; (5b40 <common_tc_delay+0x64>)
    5b14:	4798      	blx	r3
    5b16:	4b08      	ldr	r3, [pc, #32]	; (5b38 <common_tc_delay+0x5c>)
    5b18:	891b      	ldrh	r3, [r3, #8]
    5b1a:	2b63      	cmp	r3, #99	; 0x63
    5b1c:	d802      	bhi.n	5b24 <common_tc_delay+0x48>
    5b1e:	3364      	adds	r3, #100	; 0x64
    5b20:	4a05      	ldr	r2, [pc, #20]	; (5b38 <common_tc_delay+0x5c>)
    5b22:	8113      	strh	r3, [r2, #8]
    5b24:	4b04      	ldr	r3, [pc, #16]	; (5b38 <common_tc_delay+0x5c>)
    5b26:	8918      	ldrh	r0, [r3, #8]
    5b28:	4b06      	ldr	r3, [pc, #24]	; (5b44 <common_tc_delay+0x68>)
    5b2a:	4798      	blx	r3
    5b2c:	bd10      	pop	{r4, pc}
    5b2e:	46c0      	nop			; (mov r8, r8)
    5b30:	00004be5 	.word	0x00004be5
    5b34:	2000126c 	.word	0x2000126c
    5b38:	200008a8 	.word	0x200008a8
    5b3c:	00004bf9 	.word	0x00004bf9
    5b40:	00004c0d 	.word	0x00004c0d
    5b44:	00004c49 	.word	0x00004c49

00005b48 <common_tc_init>:
    5b48:	b508      	push	{r3, lr}
    5b4a:	2200      	movs	r2, #0
    5b4c:	4b03      	ldr	r3, [pc, #12]	; (5b5c <common_tc_init+0x14>)
    5b4e:	701a      	strb	r2, [r3, #0]
    5b50:	4b03      	ldr	r3, [pc, #12]	; (5b60 <common_tc_init+0x18>)
    5b52:	4798      	blx	r3
    5b54:	4b03      	ldr	r3, [pc, #12]	; (5b64 <common_tc_init+0x1c>)
    5b56:	7018      	strb	r0, [r3, #0]
    5b58:	bd08      	pop	{r3, pc}
    5b5a:	46c0      	nop			; (mov r8, r8)
    5b5c:	200008a8 	.word	0x200008a8
    5b60:	00004c61 	.word	0x00004c61
    5b64:	2000126c 	.word	0x2000126c

00005b68 <tmr_ovf_callback>:
    5b68:	b508      	push	{r3, lr}
    5b6a:	4b0e      	ldr	r3, [pc, #56]	; (5ba4 <tmr_ovf_callback+0x3c>)
    5b6c:	685b      	ldr	r3, [r3, #4]
    5b6e:	2b00      	cmp	r3, #0
    5b70:	d007      	beq.n	5b82 <tmr_ovf_callback+0x1a>
    5b72:	4a0c      	ldr	r2, [pc, #48]	; (5ba4 <tmr_ovf_callback+0x3c>)
    5b74:	6853      	ldr	r3, [r2, #4]
    5b76:	3b01      	subs	r3, #1
    5b78:	6053      	str	r3, [r2, #4]
    5b7a:	2b00      	cmp	r3, #0
    5b7c:	d101      	bne.n	5b82 <tmr_ovf_callback+0x1a>
    5b7e:	4b0a      	ldr	r3, [pc, #40]	; (5ba8 <tmr_ovf_callback+0x40>)
    5b80:	4798      	blx	r3
    5b82:	4a08      	ldr	r2, [pc, #32]	; (5ba4 <tmr_ovf_callback+0x3c>)
    5b84:	7813      	ldrb	r3, [r2, #0]
    5b86:	3301      	adds	r3, #1
    5b88:	b2db      	uxtb	r3, r3
    5b8a:	7013      	strb	r3, [r2, #0]
    5b8c:	4a07      	ldr	r2, [pc, #28]	; (5bac <tmr_ovf_callback+0x44>)
    5b8e:	7812      	ldrb	r2, [r2, #0]
    5b90:	429a      	cmp	r2, r3
    5b92:	d806      	bhi.n	5ba2 <tmr_ovf_callback+0x3a>
    5b94:	4b03      	ldr	r3, [pc, #12]	; (5ba4 <tmr_ovf_callback+0x3c>)
    5b96:	2200      	movs	r2, #0
    5b98:	701a      	strb	r2, [r3, #0]
    5b9a:	68db      	ldr	r3, [r3, #12]
    5b9c:	2b00      	cmp	r3, #0
    5b9e:	d000      	beq.n	5ba2 <tmr_ovf_callback+0x3a>
    5ba0:	4798      	blx	r3
    5ba2:	bd08      	pop	{r3, pc}
    5ba4:	200008a8 	.word	0x200008a8
    5ba8:	00004c0d 	.word	0x00004c0d
    5bac:	2000126c 	.word	0x2000126c

00005bb0 <tmr_cca_callback>:
    5bb0:	b508      	push	{r3, lr}
    5bb2:	4b04      	ldr	r3, [pc, #16]	; (5bc4 <tmr_cca_callback+0x14>)
    5bb4:	4798      	blx	r3
    5bb6:	4b04      	ldr	r3, [pc, #16]	; (5bc8 <tmr_cca_callback+0x18>)
    5bb8:	691b      	ldr	r3, [r3, #16]
    5bba:	2b00      	cmp	r3, #0
    5bbc:	d000      	beq.n	5bc0 <tmr_cca_callback+0x10>
    5bbe:	4798      	blx	r3
    5bc0:	bd08      	pop	{r3, pc}
    5bc2:	46c0      	nop			; (mov r8, r8)
    5bc4:	00004bf9 	.word	0x00004bf9
    5bc8:	200008a8 	.word	0x200008a8

00005bcc <set_common_tc_expiry_callback>:
    5bcc:	4b01      	ldr	r3, [pc, #4]	; (5bd4 <set_common_tc_expiry_callback+0x8>)
    5bce:	6118      	str	r0, [r3, #16]
    5bd0:	4770      	bx	lr
    5bd2:	46c0      	nop			; (mov r8, r8)
    5bd4:	200008a8 	.word	0x200008a8

00005bd8 <__libc_init_array>:
    5bd8:	b570      	push	{r4, r5, r6, lr}
    5bda:	2600      	movs	r6, #0
    5bdc:	4d0c      	ldr	r5, [pc, #48]	; (5c10 <__libc_init_array+0x38>)
    5bde:	4c0d      	ldr	r4, [pc, #52]	; (5c14 <__libc_init_array+0x3c>)
    5be0:	1b64      	subs	r4, r4, r5
    5be2:	10a4      	asrs	r4, r4, #2
    5be4:	42a6      	cmp	r6, r4
    5be6:	d109      	bne.n	5bfc <__libc_init_array+0x24>
    5be8:	2600      	movs	r6, #0
    5bea:	f005 fe2d 	bl	b848 <_init>
    5bee:	4d0a      	ldr	r5, [pc, #40]	; (5c18 <__libc_init_array+0x40>)
    5bf0:	4c0a      	ldr	r4, [pc, #40]	; (5c1c <__libc_init_array+0x44>)
    5bf2:	1b64      	subs	r4, r4, r5
    5bf4:	10a4      	asrs	r4, r4, #2
    5bf6:	42a6      	cmp	r6, r4
    5bf8:	d105      	bne.n	5c06 <__libc_init_array+0x2e>
    5bfa:	bd70      	pop	{r4, r5, r6, pc}
    5bfc:	00b3      	lsls	r3, r6, #2
    5bfe:	58eb      	ldr	r3, [r5, r3]
    5c00:	4798      	blx	r3
    5c02:	3601      	adds	r6, #1
    5c04:	e7ee      	b.n	5be4 <__libc_init_array+0xc>
    5c06:	00b3      	lsls	r3, r6, #2
    5c08:	58eb      	ldr	r3, [r5, r3]
    5c0a:	4798      	blx	r3
    5c0c:	3601      	adds	r6, #1
    5c0e:	e7f2      	b.n	5bf6 <__libc_init_array+0x1e>
    5c10:	0000b854 	.word	0x0000b854
    5c14:	0000b854 	.word	0x0000b854
    5c18:	0000b854 	.word	0x0000b854
    5c1c:	0000b858 	.word	0x0000b858

00005c20 <memcpy>:
    5c20:	2300      	movs	r3, #0
    5c22:	b510      	push	{r4, lr}
    5c24:	429a      	cmp	r2, r3
    5c26:	d100      	bne.n	5c2a <memcpy+0xa>
    5c28:	bd10      	pop	{r4, pc}
    5c2a:	5ccc      	ldrb	r4, [r1, r3]
    5c2c:	54c4      	strb	r4, [r0, r3]
    5c2e:	3301      	adds	r3, #1
    5c30:	e7f8      	b.n	5c24 <memcpy+0x4>

00005c32 <memset>:
    5c32:	0003      	movs	r3, r0
    5c34:	1882      	adds	r2, r0, r2
    5c36:	4293      	cmp	r3, r2
    5c38:	d100      	bne.n	5c3c <memset+0xa>
    5c3a:	4770      	bx	lr
    5c3c:	7019      	strb	r1, [r3, #0]
    5c3e:	3301      	adds	r3, #1
    5c40:	e7f9      	b.n	5c36 <memset+0x4>

00005c42 <__cvt>:
    5c42:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c44:	b08b      	sub	sp, #44	; 0x2c
    5c46:	0014      	movs	r4, r2
    5c48:	1e1d      	subs	r5, r3, #0
    5c4a:	9912      	ldr	r1, [sp, #72]	; 0x48
    5c4c:	da53      	bge.n	5cf6 <__cvt+0xb4>
    5c4e:	2480      	movs	r4, #128	; 0x80
    5c50:	0624      	lsls	r4, r4, #24
    5c52:	191b      	adds	r3, r3, r4
    5c54:	001d      	movs	r5, r3
    5c56:	0014      	movs	r4, r2
    5c58:	232d      	movs	r3, #45	; 0x2d
    5c5a:	700b      	strb	r3, [r1, #0]
    5c5c:	2320      	movs	r3, #32
    5c5e:	9e14      	ldr	r6, [sp, #80]	; 0x50
    5c60:	2203      	movs	r2, #3
    5c62:	439e      	bics	r6, r3
    5c64:	2e46      	cmp	r6, #70	; 0x46
    5c66:	d007      	beq.n	5c78 <__cvt+0x36>
    5c68:	0033      	movs	r3, r6
    5c6a:	3b45      	subs	r3, #69	; 0x45
    5c6c:	4259      	negs	r1, r3
    5c6e:	414b      	adcs	r3, r1
    5c70:	9910      	ldr	r1, [sp, #64]	; 0x40
    5c72:	3a01      	subs	r2, #1
    5c74:	18cb      	adds	r3, r1, r3
    5c76:	9310      	str	r3, [sp, #64]	; 0x40
    5c78:	ab09      	add	r3, sp, #36	; 0x24
    5c7a:	9304      	str	r3, [sp, #16]
    5c7c:	ab08      	add	r3, sp, #32
    5c7e:	9303      	str	r3, [sp, #12]
    5c80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5c82:	9200      	str	r2, [sp, #0]
    5c84:	9302      	str	r3, [sp, #8]
    5c86:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c88:	0022      	movs	r2, r4
    5c8a:	9301      	str	r3, [sp, #4]
    5c8c:	002b      	movs	r3, r5
    5c8e:	f000 ff2b 	bl	6ae8 <_dtoa_r>
    5c92:	0007      	movs	r7, r0
    5c94:	2e47      	cmp	r6, #71	; 0x47
    5c96:	d102      	bne.n	5c9e <__cvt+0x5c>
    5c98:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5c9a:	07db      	lsls	r3, r3, #31
    5c9c:	d524      	bpl.n	5ce8 <__cvt+0xa6>
    5c9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ca0:	18fb      	adds	r3, r7, r3
    5ca2:	9307      	str	r3, [sp, #28]
    5ca4:	2e46      	cmp	r6, #70	; 0x46
    5ca6:	d114      	bne.n	5cd2 <__cvt+0x90>
    5ca8:	783b      	ldrb	r3, [r7, #0]
    5caa:	2b30      	cmp	r3, #48	; 0x30
    5cac:	d10c      	bne.n	5cc8 <__cvt+0x86>
    5cae:	2200      	movs	r2, #0
    5cb0:	2300      	movs	r3, #0
    5cb2:	0020      	movs	r0, r4
    5cb4:	0029      	movs	r1, r5
    5cb6:	f002 fea7 	bl	8a08 <__aeabi_dcmpeq>
    5cba:	2800      	cmp	r0, #0
    5cbc:	d104      	bne.n	5cc8 <__cvt+0x86>
    5cbe:	2301      	movs	r3, #1
    5cc0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5cc2:	1a9b      	subs	r3, r3, r2
    5cc4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5cc6:	6013      	str	r3, [r2, #0]
    5cc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5cca:	9a07      	ldr	r2, [sp, #28]
    5ccc:	681b      	ldr	r3, [r3, #0]
    5cce:	18d3      	adds	r3, r2, r3
    5cd0:	9307      	str	r3, [sp, #28]
    5cd2:	2200      	movs	r2, #0
    5cd4:	2300      	movs	r3, #0
    5cd6:	0020      	movs	r0, r4
    5cd8:	0029      	movs	r1, r5
    5cda:	f002 fe95 	bl	8a08 <__aeabi_dcmpeq>
    5cde:	2230      	movs	r2, #48	; 0x30
    5ce0:	2800      	cmp	r0, #0
    5ce2:	d00d      	beq.n	5d00 <__cvt+0xbe>
    5ce4:	9b07      	ldr	r3, [sp, #28]
    5ce6:	9309      	str	r3, [sp, #36]	; 0x24
    5ce8:	0038      	movs	r0, r7
    5cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5cec:	9a15      	ldr	r2, [sp, #84]	; 0x54
    5cee:	1bdb      	subs	r3, r3, r7
    5cf0:	6013      	str	r3, [r2, #0]
    5cf2:	b00b      	add	sp, #44	; 0x2c
    5cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5cf6:	2300      	movs	r3, #0
    5cf8:	e7af      	b.n	5c5a <__cvt+0x18>
    5cfa:	1c59      	adds	r1, r3, #1
    5cfc:	9109      	str	r1, [sp, #36]	; 0x24
    5cfe:	701a      	strb	r2, [r3, #0]
    5d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d02:	9907      	ldr	r1, [sp, #28]
    5d04:	4299      	cmp	r1, r3
    5d06:	d8f8      	bhi.n	5cfa <__cvt+0xb8>
    5d08:	e7ee      	b.n	5ce8 <__cvt+0xa6>

00005d0a <__exponent>:
    5d0a:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d0c:	232b      	movs	r3, #43	; 0x2b
    5d0e:	b085      	sub	sp, #20
    5d10:	0007      	movs	r7, r0
    5d12:	000c      	movs	r4, r1
    5d14:	7002      	strb	r2, [r0, #0]
    5d16:	1c86      	adds	r6, r0, #2
    5d18:	2900      	cmp	r1, #0
    5d1a:	da01      	bge.n	5d20 <__exponent+0x16>
    5d1c:	232d      	movs	r3, #45	; 0x2d
    5d1e:	424c      	negs	r4, r1
    5d20:	707b      	strb	r3, [r7, #1]
    5d22:	2c09      	cmp	r4, #9
    5d24:	dd23      	ble.n	5d6e <__exponent+0x64>
    5d26:	ab02      	add	r3, sp, #8
    5d28:	1ddd      	adds	r5, r3, #7
    5d2a:	1e6b      	subs	r3, r5, #1
    5d2c:	0020      	movs	r0, r4
    5d2e:	210a      	movs	r1, #10
    5d30:	9301      	str	r3, [sp, #4]
    5d32:	f002 fe53 	bl	89dc <__aeabi_idivmod>
    5d36:	1e6b      	subs	r3, r5, #1
    5d38:	3130      	adds	r1, #48	; 0x30
    5d3a:	7019      	strb	r1, [r3, #0]
    5d3c:	0020      	movs	r0, r4
    5d3e:	210a      	movs	r1, #10
    5d40:	f002 fd66 	bl	8810 <__divsi3>
    5d44:	0004      	movs	r4, r0
    5d46:	2809      	cmp	r0, #9
    5d48:	dc0a      	bgt.n	5d60 <__exponent+0x56>
    5d4a:	3d02      	subs	r5, #2
    5d4c:	3430      	adds	r4, #48	; 0x30
    5d4e:	702c      	strb	r4, [r5, #0]
    5d50:	ab02      	add	r3, sp, #8
    5d52:	3307      	adds	r3, #7
    5d54:	0030      	movs	r0, r6
    5d56:	42ab      	cmp	r3, r5
    5d58:	d804      	bhi.n	5d64 <__exponent+0x5a>
    5d5a:	1bc0      	subs	r0, r0, r7
    5d5c:	b005      	add	sp, #20
    5d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d60:	9d01      	ldr	r5, [sp, #4]
    5d62:	e7e2      	b.n	5d2a <__exponent+0x20>
    5d64:	782b      	ldrb	r3, [r5, #0]
    5d66:	3501      	adds	r5, #1
    5d68:	7033      	strb	r3, [r6, #0]
    5d6a:	3601      	adds	r6, #1
    5d6c:	e7f0      	b.n	5d50 <__exponent+0x46>
    5d6e:	2330      	movs	r3, #48	; 0x30
    5d70:	18e4      	adds	r4, r4, r3
    5d72:	7033      	strb	r3, [r6, #0]
    5d74:	1cb0      	adds	r0, r6, #2
    5d76:	7074      	strb	r4, [r6, #1]
    5d78:	e7ef      	b.n	5d5a <__exponent+0x50>
	...

00005d7c <_printf_float>:
    5d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d7e:	b095      	sub	sp, #84	; 0x54
    5d80:	000c      	movs	r4, r1
    5d82:	920a      	str	r2, [sp, #40]	; 0x28
    5d84:	930b      	str	r3, [sp, #44]	; 0x2c
    5d86:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    5d88:	9009      	str	r0, [sp, #36]	; 0x24
    5d8a:	f001 fe23 	bl	79d4 <_localeconv_r>
    5d8e:	6803      	ldr	r3, [r0, #0]
    5d90:	0018      	movs	r0, r3
    5d92:	930d      	str	r3, [sp, #52]	; 0x34
    5d94:	f000 fd50 	bl	6838 <strlen>
    5d98:	2300      	movs	r3, #0
    5d9a:	9312      	str	r3, [sp, #72]	; 0x48
    5d9c:	6823      	ldr	r3, [r4, #0]
    5d9e:	900e      	str	r0, [sp, #56]	; 0x38
    5da0:	930c      	str	r3, [sp, #48]	; 0x30
    5da2:	990c      	ldr	r1, [sp, #48]	; 0x30
    5da4:	7e27      	ldrb	r7, [r4, #24]
    5da6:	682b      	ldr	r3, [r5, #0]
    5da8:	2207      	movs	r2, #7
    5daa:	05c9      	lsls	r1, r1, #23
    5dac:	d547      	bpl.n	5e3e <_printf_float+0xc2>
    5dae:	189b      	adds	r3, r3, r2
    5db0:	4393      	bics	r3, r2
    5db2:	001a      	movs	r2, r3
    5db4:	3208      	adds	r2, #8
    5db6:	602a      	str	r2, [r5, #0]
    5db8:	681a      	ldr	r2, [r3, #0]
    5dba:	685b      	ldr	r3, [r3, #4]
    5dbc:	64a2      	str	r2, [r4, #72]	; 0x48
    5dbe:	64e3      	str	r3, [r4, #76]	; 0x4c
    5dc0:	2201      	movs	r2, #1
    5dc2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    5dc4:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    5dc6:	006b      	lsls	r3, r5, #1
    5dc8:	085b      	lsrs	r3, r3, #1
    5dca:	930f      	str	r3, [sp, #60]	; 0x3c
    5dcc:	4252      	negs	r2, r2
    5dce:	4ba7      	ldr	r3, [pc, #668]	; (606c <_printf_float+0x2f0>)
    5dd0:	0030      	movs	r0, r6
    5dd2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5dd4:	f005 f876 	bl	aec4 <__aeabi_dcmpun>
    5dd8:	2800      	cmp	r0, #0
    5dda:	d000      	beq.n	5dde <_printf_float+0x62>
    5ddc:	e206      	b.n	61ec <_printf_float+0x470>
    5dde:	2201      	movs	r2, #1
    5de0:	4ba2      	ldr	r3, [pc, #648]	; (606c <_printf_float+0x2f0>)
    5de2:	4252      	negs	r2, r2
    5de4:	0030      	movs	r0, r6
    5de6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5de8:	f002 fe1e 	bl	8a28 <__aeabi_dcmple>
    5dec:	2800      	cmp	r0, #0
    5dee:	d000      	beq.n	5df2 <_printf_float+0x76>
    5df0:	e1fc      	b.n	61ec <_printf_float+0x470>
    5df2:	2200      	movs	r2, #0
    5df4:	2300      	movs	r3, #0
    5df6:	0030      	movs	r0, r6
    5df8:	0029      	movs	r1, r5
    5dfa:	f002 fe0b 	bl	8a14 <__aeabi_dcmplt>
    5dfe:	2800      	cmp	r0, #0
    5e00:	d003      	beq.n	5e0a <_printf_float+0x8e>
    5e02:	0023      	movs	r3, r4
    5e04:	222d      	movs	r2, #45	; 0x2d
    5e06:	3343      	adds	r3, #67	; 0x43
    5e08:	701a      	strb	r2, [r3, #0]
    5e0a:	4d99      	ldr	r5, [pc, #612]	; (6070 <_printf_float+0x2f4>)
    5e0c:	2f47      	cmp	r7, #71	; 0x47
    5e0e:	d800      	bhi.n	5e12 <_printf_float+0x96>
    5e10:	4d98      	ldr	r5, [pc, #608]	; (6074 <_printf_float+0x2f8>)
    5e12:	2303      	movs	r3, #3
    5e14:	2600      	movs	r6, #0
    5e16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5e18:	6123      	str	r3, [r4, #16]
    5e1a:	3301      	adds	r3, #1
    5e1c:	439a      	bics	r2, r3
    5e1e:	6022      	str	r2, [r4, #0]
    5e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5e22:	aa13      	add	r2, sp, #76	; 0x4c
    5e24:	9300      	str	r3, [sp, #0]
    5e26:	0021      	movs	r1, r4
    5e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5e2a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e2c:	f000 f9f2 	bl	6214 <_printf_common>
    5e30:	1c43      	adds	r3, r0, #1
    5e32:	d000      	beq.n	5e36 <_printf_float+0xba>
    5e34:	e09c      	b.n	5f70 <_printf_float+0x1f4>
    5e36:	2001      	movs	r0, #1
    5e38:	4240      	negs	r0, r0
    5e3a:	b015      	add	sp, #84	; 0x54
    5e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e3e:	3307      	adds	r3, #7
    5e40:	e7b6      	b.n	5db0 <_printf_float+0x34>
    5e42:	2380      	movs	r3, #128	; 0x80
    5e44:	6862      	ldr	r2, [r4, #4]
    5e46:	00db      	lsls	r3, r3, #3
    5e48:	1c51      	adds	r1, r2, #1
    5e4a:	d145      	bne.n	5ed8 <_printf_float+0x15c>
    5e4c:	3207      	adds	r2, #7
    5e4e:	6062      	str	r2, [r4, #4]
    5e50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5e52:	2100      	movs	r1, #0
    5e54:	4313      	orrs	r3, r2
    5e56:	aa12      	add	r2, sp, #72	; 0x48
    5e58:	9205      	str	r2, [sp, #20]
    5e5a:	aa11      	add	r2, sp, #68	; 0x44
    5e5c:	9203      	str	r2, [sp, #12]
    5e5e:	2223      	movs	r2, #35	; 0x23
    5e60:	6023      	str	r3, [r4, #0]
    5e62:	9106      	str	r1, [sp, #24]
    5e64:	9301      	str	r3, [sp, #4]
    5e66:	a908      	add	r1, sp, #32
    5e68:	6863      	ldr	r3, [r4, #4]
    5e6a:	1852      	adds	r2, r2, r1
    5e6c:	9202      	str	r2, [sp, #8]
    5e6e:	9300      	str	r3, [sp, #0]
    5e70:	0032      	movs	r2, r6
    5e72:	002b      	movs	r3, r5
    5e74:	9704      	str	r7, [sp, #16]
    5e76:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e78:	f7ff fee3 	bl	5c42 <__cvt>
    5e7c:	2320      	movs	r3, #32
    5e7e:	003a      	movs	r2, r7
    5e80:	0005      	movs	r5, r0
    5e82:	439a      	bics	r2, r3
    5e84:	2a47      	cmp	r2, #71	; 0x47
    5e86:	d107      	bne.n	5e98 <_printf_float+0x11c>
    5e88:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5e8a:	1cda      	adds	r2, r3, #3
    5e8c:	db02      	blt.n	5e94 <_printf_float+0x118>
    5e8e:	6862      	ldr	r2, [r4, #4]
    5e90:	4293      	cmp	r3, r2
    5e92:	dd5b      	ble.n	5f4c <_printf_float+0x1d0>
    5e94:	3f02      	subs	r7, #2
    5e96:	b2ff      	uxtb	r7, r7
    5e98:	9911      	ldr	r1, [sp, #68]	; 0x44
    5e9a:	2f65      	cmp	r7, #101	; 0x65
    5e9c:	d83b      	bhi.n	5f16 <_printf_float+0x19a>
    5e9e:	0020      	movs	r0, r4
    5ea0:	3901      	subs	r1, #1
    5ea2:	003a      	movs	r2, r7
    5ea4:	3050      	adds	r0, #80	; 0x50
    5ea6:	9111      	str	r1, [sp, #68]	; 0x44
    5ea8:	f7ff ff2f 	bl	5d0a <__exponent>
    5eac:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5eae:	0006      	movs	r6, r0
    5eb0:	1883      	adds	r3, r0, r2
    5eb2:	6123      	str	r3, [r4, #16]
    5eb4:	2a01      	cmp	r2, #1
    5eb6:	dc02      	bgt.n	5ebe <_printf_float+0x142>
    5eb8:	6822      	ldr	r2, [r4, #0]
    5eba:	07d2      	lsls	r2, r2, #31
    5ebc:	d501      	bpl.n	5ec2 <_printf_float+0x146>
    5ebe:	3301      	adds	r3, #1
    5ec0:	6123      	str	r3, [r4, #16]
    5ec2:	2323      	movs	r3, #35	; 0x23
    5ec4:	aa08      	add	r2, sp, #32
    5ec6:	189b      	adds	r3, r3, r2
    5ec8:	781b      	ldrb	r3, [r3, #0]
    5eca:	2b00      	cmp	r3, #0
    5ecc:	d0a8      	beq.n	5e20 <_printf_float+0xa4>
    5ece:	0023      	movs	r3, r4
    5ed0:	222d      	movs	r2, #45	; 0x2d
    5ed2:	3343      	adds	r3, #67	; 0x43
    5ed4:	701a      	strb	r2, [r3, #0]
    5ed6:	e7a3      	b.n	5e20 <_printf_float+0xa4>
    5ed8:	2f67      	cmp	r7, #103	; 0x67
    5eda:	d001      	beq.n	5ee0 <_printf_float+0x164>
    5edc:	2f47      	cmp	r7, #71	; 0x47
    5ede:	d1b7      	bne.n	5e50 <_printf_float+0xd4>
    5ee0:	2a00      	cmp	r2, #0
    5ee2:	d016      	beq.n	5f12 <_printf_float+0x196>
    5ee4:	990c      	ldr	r1, [sp, #48]	; 0x30
    5ee6:	a808      	add	r0, sp, #32
    5ee8:	430b      	orrs	r3, r1
    5eea:	2100      	movs	r1, #0
    5eec:	9106      	str	r1, [sp, #24]
    5eee:	a912      	add	r1, sp, #72	; 0x48
    5ef0:	9105      	str	r1, [sp, #20]
    5ef2:	a911      	add	r1, sp, #68	; 0x44
    5ef4:	9103      	str	r1, [sp, #12]
    5ef6:	2123      	movs	r1, #35	; 0x23
    5ef8:	1809      	adds	r1, r1, r0
    5efa:	6023      	str	r3, [r4, #0]
    5efc:	9301      	str	r3, [sp, #4]
    5efe:	9200      	str	r2, [sp, #0]
    5f00:	002b      	movs	r3, r5
    5f02:	9704      	str	r7, [sp, #16]
    5f04:	9102      	str	r1, [sp, #8]
    5f06:	0032      	movs	r2, r6
    5f08:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f0a:	f7ff fe9a 	bl	5c42 <__cvt>
    5f0e:	0005      	movs	r5, r0
    5f10:	e7ba      	b.n	5e88 <_printf_float+0x10c>
    5f12:	2201      	movs	r2, #1
    5f14:	e79b      	b.n	5e4e <_printf_float+0xd2>
    5f16:	2f66      	cmp	r7, #102	; 0x66
    5f18:	d119      	bne.n	5f4e <_printf_float+0x1d2>
    5f1a:	6863      	ldr	r3, [r4, #4]
    5f1c:	2900      	cmp	r1, #0
    5f1e:	dd0c      	ble.n	5f3a <_printf_float+0x1be>
    5f20:	6121      	str	r1, [r4, #16]
    5f22:	2b00      	cmp	r3, #0
    5f24:	d102      	bne.n	5f2c <_printf_float+0x1b0>
    5f26:	6822      	ldr	r2, [r4, #0]
    5f28:	07d2      	lsls	r2, r2, #31
    5f2a:	d502      	bpl.n	5f32 <_printf_float+0x1b6>
    5f2c:	3301      	adds	r3, #1
    5f2e:	185b      	adds	r3, r3, r1
    5f30:	6123      	str	r3, [r4, #16]
    5f32:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5f34:	2600      	movs	r6, #0
    5f36:	65a3      	str	r3, [r4, #88]	; 0x58
    5f38:	e7c3      	b.n	5ec2 <_printf_float+0x146>
    5f3a:	2b00      	cmp	r3, #0
    5f3c:	d103      	bne.n	5f46 <_printf_float+0x1ca>
    5f3e:	2201      	movs	r2, #1
    5f40:	6821      	ldr	r1, [r4, #0]
    5f42:	4211      	tst	r1, r2
    5f44:	d000      	beq.n	5f48 <_printf_float+0x1cc>
    5f46:	1c9a      	adds	r2, r3, #2
    5f48:	6122      	str	r2, [r4, #16]
    5f4a:	e7f2      	b.n	5f32 <_printf_float+0x1b6>
    5f4c:	2767      	movs	r7, #103	; 0x67
    5f4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5f50:	9812      	ldr	r0, [sp, #72]	; 0x48
    5f52:	4283      	cmp	r3, r0
    5f54:	db05      	blt.n	5f62 <_printf_float+0x1e6>
    5f56:	6822      	ldr	r2, [r4, #0]
    5f58:	6123      	str	r3, [r4, #16]
    5f5a:	07d2      	lsls	r2, r2, #31
    5f5c:	d5e9      	bpl.n	5f32 <_printf_float+0x1b6>
    5f5e:	3301      	adds	r3, #1
    5f60:	e7e6      	b.n	5f30 <_printf_float+0x1b4>
    5f62:	2201      	movs	r2, #1
    5f64:	2b00      	cmp	r3, #0
    5f66:	dc01      	bgt.n	5f6c <_printf_float+0x1f0>
    5f68:	1892      	adds	r2, r2, r2
    5f6a:	1ad2      	subs	r2, r2, r3
    5f6c:	1812      	adds	r2, r2, r0
    5f6e:	e7eb      	b.n	5f48 <_printf_float+0x1cc>
    5f70:	6822      	ldr	r2, [r4, #0]
    5f72:	0553      	lsls	r3, r2, #21
    5f74:	d408      	bmi.n	5f88 <_printf_float+0x20c>
    5f76:	6923      	ldr	r3, [r4, #16]
    5f78:	002a      	movs	r2, r5
    5f7a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f7c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f7e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5f80:	47a8      	blx	r5
    5f82:	1c43      	adds	r3, r0, #1
    5f84:	d129      	bne.n	5fda <_printf_float+0x25e>
    5f86:	e756      	b.n	5e36 <_printf_float+0xba>
    5f88:	2f65      	cmp	r7, #101	; 0x65
    5f8a:	d800      	bhi.n	5f8e <_printf_float+0x212>
    5f8c:	e0dc      	b.n	6148 <_printf_float+0x3cc>
    5f8e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5f90:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5f92:	2200      	movs	r2, #0
    5f94:	2300      	movs	r3, #0
    5f96:	f002 fd37 	bl	8a08 <__aeabi_dcmpeq>
    5f9a:	2800      	cmp	r0, #0
    5f9c:	d035      	beq.n	600a <_printf_float+0x28e>
    5f9e:	2301      	movs	r3, #1
    5fa0:	4a35      	ldr	r2, [pc, #212]	; (6078 <_printf_float+0x2fc>)
    5fa2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fa4:	9809      	ldr	r0, [sp, #36]	; 0x24
    5fa6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5fa8:	47a8      	blx	r5
    5faa:	1c43      	adds	r3, r0, #1
    5fac:	d100      	bne.n	5fb0 <_printf_float+0x234>
    5fae:	e742      	b.n	5e36 <_printf_float+0xba>
    5fb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5fb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5fb4:	4293      	cmp	r3, r2
    5fb6:	db02      	blt.n	5fbe <_printf_float+0x242>
    5fb8:	6823      	ldr	r3, [r4, #0]
    5fba:	07db      	lsls	r3, r3, #31
    5fbc:	d50d      	bpl.n	5fda <_printf_float+0x25e>
    5fbe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5fc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5fc2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5fc4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fc6:	9809      	ldr	r0, [sp, #36]	; 0x24
    5fc8:	47a8      	blx	r5
    5fca:	2500      	movs	r5, #0
    5fcc:	1c43      	adds	r3, r0, #1
    5fce:	d100      	bne.n	5fd2 <_printf_float+0x256>
    5fd0:	e731      	b.n	5e36 <_printf_float+0xba>
    5fd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5fd4:	3b01      	subs	r3, #1
    5fd6:	429d      	cmp	r5, r3
    5fd8:	db0b      	blt.n	5ff2 <_printf_float+0x276>
    5fda:	6823      	ldr	r3, [r4, #0]
    5fdc:	2500      	movs	r5, #0
    5fde:	079b      	lsls	r3, r3, #30
    5fe0:	d500      	bpl.n	5fe4 <_printf_float+0x268>
    5fe2:	e0fd      	b.n	61e0 <_printf_float+0x464>
    5fe4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5fe6:	68e0      	ldr	r0, [r4, #12]
    5fe8:	4298      	cmp	r0, r3
    5fea:	db00      	blt.n	5fee <_printf_float+0x272>
    5fec:	e725      	b.n	5e3a <_printf_float+0xbe>
    5fee:	0018      	movs	r0, r3
    5ff0:	e723      	b.n	5e3a <_printf_float+0xbe>
    5ff2:	0022      	movs	r2, r4
    5ff4:	2301      	movs	r3, #1
    5ff6:	321a      	adds	r2, #26
    5ff8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ffa:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ffc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5ffe:	47b0      	blx	r6
    6000:	1c43      	adds	r3, r0, #1
    6002:	d100      	bne.n	6006 <_printf_float+0x28a>
    6004:	e717      	b.n	5e36 <_printf_float+0xba>
    6006:	3501      	adds	r5, #1
    6008:	e7e3      	b.n	5fd2 <_printf_float+0x256>
    600a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    600c:	2b00      	cmp	r3, #0
    600e:	dc35      	bgt.n	607c <_printf_float+0x300>
    6010:	2301      	movs	r3, #1
    6012:	4a19      	ldr	r2, [pc, #100]	; (6078 <_printf_float+0x2fc>)
    6014:	990a      	ldr	r1, [sp, #40]	; 0x28
    6016:	9809      	ldr	r0, [sp, #36]	; 0x24
    6018:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    601a:	47b0      	blx	r6
    601c:	1c43      	adds	r3, r0, #1
    601e:	d100      	bne.n	6022 <_printf_float+0x2a6>
    6020:	e709      	b.n	5e36 <_printf_float+0xba>
    6022:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6024:	2b00      	cmp	r3, #0
    6026:	d105      	bne.n	6034 <_printf_float+0x2b8>
    6028:	9b12      	ldr	r3, [sp, #72]	; 0x48
    602a:	2b00      	cmp	r3, #0
    602c:	d102      	bne.n	6034 <_printf_float+0x2b8>
    602e:	6823      	ldr	r3, [r4, #0]
    6030:	07db      	lsls	r3, r3, #31
    6032:	d5d2      	bpl.n	5fda <_printf_float+0x25e>
    6034:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    6036:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6038:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    603a:	990a      	ldr	r1, [sp, #40]	; 0x28
    603c:	9809      	ldr	r0, [sp, #36]	; 0x24
    603e:	47b0      	blx	r6
    6040:	2600      	movs	r6, #0
    6042:	1c43      	adds	r3, r0, #1
    6044:	d100      	bne.n	6048 <_printf_float+0x2cc>
    6046:	e6f6      	b.n	5e36 <_printf_float+0xba>
    6048:	9b11      	ldr	r3, [sp, #68]	; 0x44
    604a:	425b      	negs	r3, r3
    604c:	429e      	cmp	r6, r3
    604e:	db01      	blt.n	6054 <_printf_float+0x2d8>
    6050:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6052:	e791      	b.n	5f78 <_printf_float+0x1fc>
    6054:	0022      	movs	r2, r4
    6056:	2301      	movs	r3, #1
    6058:	321a      	adds	r2, #26
    605a:	990a      	ldr	r1, [sp, #40]	; 0x28
    605c:	9809      	ldr	r0, [sp, #36]	; 0x24
    605e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    6060:	47b8      	blx	r7
    6062:	1c43      	adds	r3, r0, #1
    6064:	d100      	bne.n	6068 <_printf_float+0x2ec>
    6066:	e6e6      	b.n	5e36 <_printf_float+0xba>
    6068:	3601      	adds	r6, #1
    606a:	e7ed      	b.n	6048 <_printf_float+0x2cc>
    606c:	7fefffff 	.word	0x7fefffff
    6070:	0000b44c 	.word	0x0000b44c
    6074:	0000b448 	.word	0x0000b448
    6078:	0000b458 	.word	0x0000b458
    607c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    607e:	9e12      	ldr	r6, [sp, #72]	; 0x48
    6080:	429e      	cmp	r6, r3
    6082:	dd00      	ble.n	6086 <_printf_float+0x30a>
    6084:	001e      	movs	r6, r3
    6086:	2e00      	cmp	r6, #0
    6088:	dc35      	bgt.n	60f6 <_printf_float+0x37a>
    608a:	2300      	movs	r3, #0
    608c:	930c      	str	r3, [sp, #48]	; 0x30
    608e:	43f3      	mvns	r3, r6
    6090:	17db      	asrs	r3, r3, #31
    6092:	930f      	str	r3, [sp, #60]	; 0x3c
    6094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6096:	6da7      	ldr	r7, [r4, #88]	; 0x58
    6098:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    609a:	4033      	ands	r3, r6
    609c:	1afb      	subs	r3, r7, r3
    609e:	429a      	cmp	r2, r3
    60a0:	db32      	blt.n	6108 <_printf_float+0x38c>
    60a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    60a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
    60a6:	4293      	cmp	r3, r2
    60a8:	db3c      	blt.n	6124 <_printf_float+0x3a8>
    60aa:	6823      	ldr	r3, [r4, #0]
    60ac:	07db      	lsls	r3, r3, #31
    60ae:	d439      	bmi.n	6124 <_printf_float+0x3a8>
    60b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    60b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    60b4:	1bf3      	subs	r3, r6, r7
    60b6:	1ab6      	subs	r6, r6, r2
    60b8:	429e      	cmp	r6, r3
    60ba:	dd00      	ble.n	60be <_printf_float+0x342>
    60bc:	001e      	movs	r6, r3
    60be:	2e00      	cmp	r6, #0
    60c0:	dc39      	bgt.n	6136 <_printf_float+0x3ba>
    60c2:	43f7      	mvns	r7, r6
    60c4:	2500      	movs	r5, #0
    60c6:	17fb      	asrs	r3, r7, #31
    60c8:	930c      	str	r3, [sp, #48]	; 0x30
    60ca:	9a11      	ldr	r2, [sp, #68]	; 0x44
    60cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    60ce:	990c      	ldr	r1, [sp, #48]	; 0x30
    60d0:	1a9b      	subs	r3, r3, r2
    60d2:	0032      	movs	r2, r6
    60d4:	400a      	ands	r2, r1
    60d6:	1a9b      	subs	r3, r3, r2
    60d8:	429d      	cmp	r5, r3
    60da:	db00      	blt.n	60de <_printf_float+0x362>
    60dc:	e77d      	b.n	5fda <_printf_float+0x25e>
    60de:	0022      	movs	r2, r4
    60e0:	2301      	movs	r3, #1
    60e2:	321a      	adds	r2, #26
    60e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    60e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    60e8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    60ea:	47b8      	blx	r7
    60ec:	1c43      	adds	r3, r0, #1
    60ee:	d100      	bne.n	60f2 <_printf_float+0x376>
    60f0:	e6a1      	b.n	5e36 <_printf_float+0xba>
    60f2:	3501      	adds	r5, #1
    60f4:	e7e9      	b.n	60ca <_printf_float+0x34e>
    60f6:	0033      	movs	r3, r6
    60f8:	002a      	movs	r2, r5
    60fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    60fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    60fe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    6100:	47b8      	blx	r7
    6102:	1c43      	adds	r3, r0, #1
    6104:	d1c1      	bne.n	608a <_printf_float+0x30e>
    6106:	e696      	b.n	5e36 <_printf_float+0xba>
    6108:	0022      	movs	r2, r4
    610a:	2301      	movs	r3, #1
    610c:	321a      	adds	r2, #26
    610e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6110:	9809      	ldr	r0, [sp, #36]	; 0x24
    6112:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    6114:	47b8      	blx	r7
    6116:	1c43      	adds	r3, r0, #1
    6118:	d100      	bne.n	611c <_printf_float+0x3a0>
    611a:	e68c      	b.n	5e36 <_printf_float+0xba>
    611c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    611e:	3301      	adds	r3, #1
    6120:	930c      	str	r3, [sp, #48]	; 0x30
    6122:	e7b7      	b.n	6094 <_printf_float+0x318>
    6124:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6126:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6128:	990a      	ldr	r1, [sp, #40]	; 0x28
    612a:	9809      	ldr	r0, [sp, #36]	; 0x24
    612c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    612e:	47b0      	blx	r6
    6130:	1c43      	adds	r3, r0, #1
    6132:	d1bd      	bne.n	60b0 <_printf_float+0x334>
    6134:	e67f      	b.n	5e36 <_printf_float+0xba>
    6136:	19ea      	adds	r2, r5, r7
    6138:	0033      	movs	r3, r6
    613a:	990a      	ldr	r1, [sp, #40]	; 0x28
    613c:	9809      	ldr	r0, [sp, #36]	; 0x24
    613e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6140:	47a8      	blx	r5
    6142:	1c43      	adds	r3, r0, #1
    6144:	d1bd      	bne.n	60c2 <_printf_float+0x346>
    6146:	e676      	b.n	5e36 <_printf_float+0xba>
    6148:	9b12      	ldr	r3, [sp, #72]	; 0x48
    614a:	2b01      	cmp	r3, #1
    614c:	dc02      	bgt.n	6154 <_printf_float+0x3d8>
    614e:	2301      	movs	r3, #1
    6150:	421a      	tst	r2, r3
    6152:	d038      	beq.n	61c6 <_printf_float+0x44a>
    6154:	2301      	movs	r3, #1
    6156:	002a      	movs	r2, r5
    6158:	990a      	ldr	r1, [sp, #40]	; 0x28
    615a:	9809      	ldr	r0, [sp, #36]	; 0x24
    615c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    615e:	47b8      	blx	r7
    6160:	1c43      	adds	r3, r0, #1
    6162:	d100      	bne.n	6166 <_printf_float+0x3ea>
    6164:	e667      	b.n	5e36 <_printf_float+0xba>
    6166:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6168:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    616a:	990a      	ldr	r1, [sp, #40]	; 0x28
    616c:	9809      	ldr	r0, [sp, #36]	; 0x24
    616e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    6170:	47b8      	blx	r7
    6172:	1c43      	adds	r3, r0, #1
    6174:	d100      	bne.n	6178 <_printf_float+0x3fc>
    6176:	e65e      	b.n	5e36 <_printf_float+0xba>
    6178:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    617a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    617c:	2200      	movs	r2, #0
    617e:	2300      	movs	r3, #0
    6180:	f002 fc42 	bl	8a08 <__aeabi_dcmpeq>
    6184:	2800      	cmp	r0, #0
    6186:	d008      	beq.n	619a <_printf_float+0x41e>
    6188:	2500      	movs	r5, #0
    618a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    618c:	3b01      	subs	r3, #1
    618e:	429d      	cmp	r5, r3
    6190:	db0d      	blt.n	61ae <_printf_float+0x432>
    6192:	0022      	movs	r2, r4
    6194:	0033      	movs	r3, r6
    6196:	3250      	adds	r2, #80	; 0x50
    6198:	e6ef      	b.n	5f7a <_printf_float+0x1fe>
    619a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    619c:	1c6a      	adds	r2, r5, #1
    619e:	3b01      	subs	r3, #1
    61a0:	990a      	ldr	r1, [sp, #40]	; 0x28
    61a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    61a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    61a6:	47a8      	blx	r5
    61a8:	1c43      	adds	r3, r0, #1
    61aa:	d1f2      	bne.n	6192 <_printf_float+0x416>
    61ac:	e643      	b.n	5e36 <_printf_float+0xba>
    61ae:	0022      	movs	r2, r4
    61b0:	2301      	movs	r3, #1
    61b2:	321a      	adds	r2, #26
    61b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    61b6:	9809      	ldr	r0, [sp, #36]	; 0x24
    61b8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    61ba:	47b8      	blx	r7
    61bc:	1c43      	adds	r3, r0, #1
    61be:	d100      	bne.n	61c2 <_printf_float+0x446>
    61c0:	e639      	b.n	5e36 <_printf_float+0xba>
    61c2:	3501      	adds	r5, #1
    61c4:	e7e1      	b.n	618a <_printf_float+0x40e>
    61c6:	002a      	movs	r2, r5
    61c8:	e7ea      	b.n	61a0 <_printf_float+0x424>
    61ca:	0022      	movs	r2, r4
    61cc:	2301      	movs	r3, #1
    61ce:	3219      	adds	r2, #25
    61d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    61d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    61d4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    61d6:	47b0      	blx	r6
    61d8:	1c43      	adds	r3, r0, #1
    61da:	d100      	bne.n	61de <_printf_float+0x462>
    61dc:	e62b      	b.n	5e36 <_printf_float+0xba>
    61de:	3501      	adds	r5, #1
    61e0:	68e3      	ldr	r3, [r4, #12]
    61e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    61e4:	1a9b      	subs	r3, r3, r2
    61e6:	429d      	cmp	r5, r3
    61e8:	dbef      	blt.n	61ca <_printf_float+0x44e>
    61ea:	e6fb      	b.n	5fe4 <_printf_float+0x268>
    61ec:	0032      	movs	r2, r6
    61ee:	002b      	movs	r3, r5
    61f0:	0030      	movs	r0, r6
    61f2:	0029      	movs	r1, r5
    61f4:	f004 fe66 	bl	aec4 <__aeabi_dcmpun>
    61f8:	2800      	cmp	r0, #0
    61fa:	d100      	bne.n	61fe <_printf_float+0x482>
    61fc:	e621      	b.n	5e42 <_printf_float+0xc6>
    61fe:	4d03      	ldr	r5, [pc, #12]	; (620c <_printf_float+0x490>)
    6200:	2f47      	cmp	r7, #71	; 0x47
    6202:	d900      	bls.n	6206 <_printf_float+0x48a>
    6204:	e605      	b.n	5e12 <_printf_float+0x96>
    6206:	4d02      	ldr	r5, [pc, #8]	; (6210 <_printf_float+0x494>)
    6208:	e603      	b.n	5e12 <_printf_float+0x96>
    620a:	46c0      	nop			; (mov r8, r8)
    620c:	0000b454 	.word	0x0000b454
    6210:	0000b450 	.word	0x0000b450

00006214 <_printf_common>:
    6214:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6216:	0015      	movs	r5, r2
    6218:	9301      	str	r3, [sp, #4]
    621a:	688a      	ldr	r2, [r1, #8]
    621c:	690b      	ldr	r3, [r1, #16]
    621e:	9000      	str	r0, [sp, #0]
    6220:	000c      	movs	r4, r1
    6222:	4293      	cmp	r3, r2
    6224:	da00      	bge.n	6228 <_printf_common+0x14>
    6226:	0013      	movs	r3, r2
    6228:	0022      	movs	r2, r4
    622a:	602b      	str	r3, [r5, #0]
    622c:	3243      	adds	r2, #67	; 0x43
    622e:	7812      	ldrb	r2, [r2, #0]
    6230:	2a00      	cmp	r2, #0
    6232:	d001      	beq.n	6238 <_printf_common+0x24>
    6234:	3301      	adds	r3, #1
    6236:	602b      	str	r3, [r5, #0]
    6238:	6823      	ldr	r3, [r4, #0]
    623a:	069b      	lsls	r3, r3, #26
    623c:	d502      	bpl.n	6244 <_printf_common+0x30>
    623e:	682b      	ldr	r3, [r5, #0]
    6240:	3302      	adds	r3, #2
    6242:	602b      	str	r3, [r5, #0]
    6244:	2706      	movs	r7, #6
    6246:	6823      	ldr	r3, [r4, #0]
    6248:	401f      	ands	r7, r3
    624a:	d027      	beq.n	629c <_printf_common+0x88>
    624c:	0023      	movs	r3, r4
    624e:	3343      	adds	r3, #67	; 0x43
    6250:	781b      	ldrb	r3, [r3, #0]
    6252:	1e5a      	subs	r2, r3, #1
    6254:	4193      	sbcs	r3, r2
    6256:	6822      	ldr	r2, [r4, #0]
    6258:	0692      	lsls	r2, r2, #26
    625a:	d430      	bmi.n	62be <_printf_common+0xaa>
    625c:	0022      	movs	r2, r4
    625e:	9901      	ldr	r1, [sp, #4]
    6260:	3243      	adds	r2, #67	; 0x43
    6262:	9800      	ldr	r0, [sp, #0]
    6264:	9e08      	ldr	r6, [sp, #32]
    6266:	47b0      	blx	r6
    6268:	1c43      	adds	r3, r0, #1
    626a:	d025      	beq.n	62b8 <_printf_common+0xa4>
    626c:	2306      	movs	r3, #6
    626e:	6820      	ldr	r0, [r4, #0]
    6270:	682a      	ldr	r2, [r5, #0]
    6272:	68e1      	ldr	r1, [r4, #12]
    6274:	4003      	ands	r3, r0
    6276:	2500      	movs	r5, #0
    6278:	2b04      	cmp	r3, #4
    627a:	d103      	bne.n	6284 <_printf_common+0x70>
    627c:	1a8d      	subs	r5, r1, r2
    627e:	43eb      	mvns	r3, r5
    6280:	17db      	asrs	r3, r3, #31
    6282:	401d      	ands	r5, r3
    6284:	68a3      	ldr	r3, [r4, #8]
    6286:	6922      	ldr	r2, [r4, #16]
    6288:	4293      	cmp	r3, r2
    628a:	dd01      	ble.n	6290 <_printf_common+0x7c>
    628c:	1a9b      	subs	r3, r3, r2
    628e:	18ed      	adds	r5, r5, r3
    6290:	2700      	movs	r7, #0
    6292:	42bd      	cmp	r5, r7
    6294:	d120      	bne.n	62d8 <_printf_common+0xc4>
    6296:	2000      	movs	r0, #0
    6298:	e010      	b.n	62bc <_printf_common+0xa8>
    629a:	3701      	adds	r7, #1
    629c:	68e3      	ldr	r3, [r4, #12]
    629e:	682a      	ldr	r2, [r5, #0]
    62a0:	1a9b      	subs	r3, r3, r2
    62a2:	429f      	cmp	r7, r3
    62a4:	dad2      	bge.n	624c <_printf_common+0x38>
    62a6:	0022      	movs	r2, r4
    62a8:	2301      	movs	r3, #1
    62aa:	3219      	adds	r2, #25
    62ac:	9901      	ldr	r1, [sp, #4]
    62ae:	9800      	ldr	r0, [sp, #0]
    62b0:	9e08      	ldr	r6, [sp, #32]
    62b2:	47b0      	blx	r6
    62b4:	1c43      	adds	r3, r0, #1
    62b6:	d1f0      	bne.n	629a <_printf_common+0x86>
    62b8:	2001      	movs	r0, #1
    62ba:	4240      	negs	r0, r0
    62bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    62be:	2030      	movs	r0, #48	; 0x30
    62c0:	18e1      	adds	r1, r4, r3
    62c2:	3143      	adds	r1, #67	; 0x43
    62c4:	7008      	strb	r0, [r1, #0]
    62c6:	0021      	movs	r1, r4
    62c8:	1c5a      	adds	r2, r3, #1
    62ca:	3145      	adds	r1, #69	; 0x45
    62cc:	7809      	ldrb	r1, [r1, #0]
    62ce:	18a2      	adds	r2, r4, r2
    62d0:	3243      	adds	r2, #67	; 0x43
    62d2:	3302      	adds	r3, #2
    62d4:	7011      	strb	r1, [r2, #0]
    62d6:	e7c1      	b.n	625c <_printf_common+0x48>
    62d8:	0022      	movs	r2, r4
    62da:	2301      	movs	r3, #1
    62dc:	321a      	adds	r2, #26
    62de:	9901      	ldr	r1, [sp, #4]
    62e0:	9800      	ldr	r0, [sp, #0]
    62e2:	9e08      	ldr	r6, [sp, #32]
    62e4:	47b0      	blx	r6
    62e6:	1c43      	adds	r3, r0, #1
    62e8:	d0e6      	beq.n	62b8 <_printf_common+0xa4>
    62ea:	3701      	adds	r7, #1
    62ec:	e7d1      	b.n	6292 <_printf_common+0x7e>
	...

000062f0 <_printf_i>:
    62f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    62f2:	b08b      	sub	sp, #44	; 0x2c
    62f4:	9206      	str	r2, [sp, #24]
    62f6:	000a      	movs	r2, r1
    62f8:	3243      	adds	r2, #67	; 0x43
    62fa:	9307      	str	r3, [sp, #28]
    62fc:	9005      	str	r0, [sp, #20]
    62fe:	9204      	str	r2, [sp, #16]
    6300:	7e0a      	ldrb	r2, [r1, #24]
    6302:	000c      	movs	r4, r1
    6304:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6306:	2a6e      	cmp	r2, #110	; 0x6e
    6308:	d100      	bne.n	630c <_printf_i+0x1c>
    630a:	e08f      	b.n	642c <_printf_i+0x13c>
    630c:	d817      	bhi.n	633e <_printf_i+0x4e>
    630e:	2a63      	cmp	r2, #99	; 0x63
    6310:	d02c      	beq.n	636c <_printf_i+0x7c>
    6312:	d808      	bhi.n	6326 <_printf_i+0x36>
    6314:	2a00      	cmp	r2, #0
    6316:	d100      	bne.n	631a <_printf_i+0x2a>
    6318:	e099      	b.n	644e <_printf_i+0x15e>
    631a:	2a58      	cmp	r2, #88	; 0x58
    631c:	d054      	beq.n	63c8 <_printf_i+0xd8>
    631e:	0026      	movs	r6, r4
    6320:	3642      	adds	r6, #66	; 0x42
    6322:	7032      	strb	r2, [r6, #0]
    6324:	e029      	b.n	637a <_printf_i+0x8a>
    6326:	2a64      	cmp	r2, #100	; 0x64
    6328:	d001      	beq.n	632e <_printf_i+0x3e>
    632a:	2a69      	cmp	r2, #105	; 0x69
    632c:	d1f7      	bne.n	631e <_printf_i+0x2e>
    632e:	6821      	ldr	r1, [r4, #0]
    6330:	681a      	ldr	r2, [r3, #0]
    6332:	0608      	lsls	r0, r1, #24
    6334:	d523      	bpl.n	637e <_printf_i+0x8e>
    6336:	1d11      	adds	r1, r2, #4
    6338:	6019      	str	r1, [r3, #0]
    633a:	6815      	ldr	r5, [r2, #0]
    633c:	e025      	b.n	638a <_printf_i+0x9a>
    633e:	2a73      	cmp	r2, #115	; 0x73
    6340:	d100      	bne.n	6344 <_printf_i+0x54>
    6342:	e088      	b.n	6456 <_printf_i+0x166>
    6344:	d808      	bhi.n	6358 <_printf_i+0x68>
    6346:	2a6f      	cmp	r2, #111	; 0x6f
    6348:	d029      	beq.n	639e <_printf_i+0xae>
    634a:	2a70      	cmp	r2, #112	; 0x70
    634c:	d1e7      	bne.n	631e <_printf_i+0x2e>
    634e:	2220      	movs	r2, #32
    6350:	6809      	ldr	r1, [r1, #0]
    6352:	430a      	orrs	r2, r1
    6354:	6022      	str	r2, [r4, #0]
    6356:	e003      	b.n	6360 <_printf_i+0x70>
    6358:	2a75      	cmp	r2, #117	; 0x75
    635a:	d020      	beq.n	639e <_printf_i+0xae>
    635c:	2a78      	cmp	r2, #120	; 0x78
    635e:	d1de      	bne.n	631e <_printf_i+0x2e>
    6360:	0022      	movs	r2, r4
    6362:	2178      	movs	r1, #120	; 0x78
    6364:	3245      	adds	r2, #69	; 0x45
    6366:	7011      	strb	r1, [r2, #0]
    6368:	4a6c      	ldr	r2, [pc, #432]	; (651c <_printf_i+0x22c>)
    636a:	e030      	b.n	63ce <_printf_i+0xde>
    636c:	000e      	movs	r6, r1
    636e:	681a      	ldr	r2, [r3, #0]
    6370:	3642      	adds	r6, #66	; 0x42
    6372:	1d11      	adds	r1, r2, #4
    6374:	6019      	str	r1, [r3, #0]
    6376:	6813      	ldr	r3, [r2, #0]
    6378:	7033      	strb	r3, [r6, #0]
    637a:	2301      	movs	r3, #1
    637c:	e079      	b.n	6472 <_printf_i+0x182>
    637e:	0649      	lsls	r1, r1, #25
    6380:	d5d9      	bpl.n	6336 <_printf_i+0x46>
    6382:	1d11      	adds	r1, r2, #4
    6384:	6019      	str	r1, [r3, #0]
    6386:	2300      	movs	r3, #0
    6388:	5ed5      	ldrsh	r5, [r2, r3]
    638a:	2d00      	cmp	r5, #0
    638c:	da03      	bge.n	6396 <_printf_i+0xa6>
    638e:	232d      	movs	r3, #45	; 0x2d
    6390:	9a04      	ldr	r2, [sp, #16]
    6392:	426d      	negs	r5, r5
    6394:	7013      	strb	r3, [r2, #0]
    6396:	4b62      	ldr	r3, [pc, #392]	; (6520 <_printf_i+0x230>)
    6398:	270a      	movs	r7, #10
    639a:	9303      	str	r3, [sp, #12]
    639c:	e02f      	b.n	63fe <_printf_i+0x10e>
    639e:	6820      	ldr	r0, [r4, #0]
    63a0:	6819      	ldr	r1, [r3, #0]
    63a2:	0605      	lsls	r5, r0, #24
    63a4:	d503      	bpl.n	63ae <_printf_i+0xbe>
    63a6:	1d08      	adds	r0, r1, #4
    63a8:	6018      	str	r0, [r3, #0]
    63aa:	680d      	ldr	r5, [r1, #0]
    63ac:	e005      	b.n	63ba <_printf_i+0xca>
    63ae:	0640      	lsls	r0, r0, #25
    63b0:	d5f9      	bpl.n	63a6 <_printf_i+0xb6>
    63b2:	680d      	ldr	r5, [r1, #0]
    63b4:	1d08      	adds	r0, r1, #4
    63b6:	6018      	str	r0, [r3, #0]
    63b8:	b2ad      	uxth	r5, r5
    63ba:	4b59      	ldr	r3, [pc, #356]	; (6520 <_printf_i+0x230>)
    63bc:	2708      	movs	r7, #8
    63be:	9303      	str	r3, [sp, #12]
    63c0:	2a6f      	cmp	r2, #111	; 0x6f
    63c2:	d018      	beq.n	63f6 <_printf_i+0x106>
    63c4:	270a      	movs	r7, #10
    63c6:	e016      	b.n	63f6 <_printf_i+0x106>
    63c8:	3145      	adds	r1, #69	; 0x45
    63ca:	700a      	strb	r2, [r1, #0]
    63cc:	4a54      	ldr	r2, [pc, #336]	; (6520 <_printf_i+0x230>)
    63ce:	9203      	str	r2, [sp, #12]
    63d0:	681a      	ldr	r2, [r3, #0]
    63d2:	6821      	ldr	r1, [r4, #0]
    63d4:	1d10      	adds	r0, r2, #4
    63d6:	6018      	str	r0, [r3, #0]
    63d8:	6815      	ldr	r5, [r2, #0]
    63da:	0608      	lsls	r0, r1, #24
    63dc:	d522      	bpl.n	6424 <_printf_i+0x134>
    63de:	07cb      	lsls	r3, r1, #31
    63e0:	d502      	bpl.n	63e8 <_printf_i+0xf8>
    63e2:	2320      	movs	r3, #32
    63e4:	4319      	orrs	r1, r3
    63e6:	6021      	str	r1, [r4, #0]
    63e8:	2710      	movs	r7, #16
    63ea:	2d00      	cmp	r5, #0
    63ec:	d103      	bne.n	63f6 <_printf_i+0x106>
    63ee:	2320      	movs	r3, #32
    63f0:	6822      	ldr	r2, [r4, #0]
    63f2:	439a      	bics	r2, r3
    63f4:	6022      	str	r2, [r4, #0]
    63f6:	0023      	movs	r3, r4
    63f8:	2200      	movs	r2, #0
    63fa:	3343      	adds	r3, #67	; 0x43
    63fc:	701a      	strb	r2, [r3, #0]
    63fe:	6863      	ldr	r3, [r4, #4]
    6400:	60a3      	str	r3, [r4, #8]
    6402:	2b00      	cmp	r3, #0
    6404:	db5c      	blt.n	64c0 <_printf_i+0x1d0>
    6406:	2204      	movs	r2, #4
    6408:	6821      	ldr	r1, [r4, #0]
    640a:	4391      	bics	r1, r2
    640c:	6021      	str	r1, [r4, #0]
    640e:	2d00      	cmp	r5, #0
    6410:	d158      	bne.n	64c4 <_printf_i+0x1d4>
    6412:	9e04      	ldr	r6, [sp, #16]
    6414:	2b00      	cmp	r3, #0
    6416:	d064      	beq.n	64e2 <_printf_i+0x1f2>
    6418:	0026      	movs	r6, r4
    641a:	9b03      	ldr	r3, [sp, #12]
    641c:	3642      	adds	r6, #66	; 0x42
    641e:	781b      	ldrb	r3, [r3, #0]
    6420:	7033      	strb	r3, [r6, #0]
    6422:	e05e      	b.n	64e2 <_printf_i+0x1f2>
    6424:	0648      	lsls	r0, r1, #25
    6426:	d5da      	bpl.n	63de <_printf_i+0xee>
    6428:	b2ad      	uxth	r5, r5
    642a:	e7d8      	b.n	63de <_printf_i+0xee>
    642c:	6809      	ldr	r1, [r1, #0]
    642e:	681a      	ldr	r2, [r3, #0]
    6430:	0608      	lsls	r0, r1, #24
    6432:	d505      	bpl.n	6440 <_printf_i+0x150>
    6434:	1d11      	adds	r1, r2, #4
    6436:	6019      	str	r1, [r3, #0]
    6438:	6813      	ldr	r3, [r2, #0]
    643a:	6962      	ldr	r2, [r4, #20]
    643c:	601a      	str	r2, [r3, #0]
    643e:	e006      	b.n	644e <_printf_i+0x15e>
    6440:	0649      	lsls	r1, r1, #25
    6442:	d5f7      	bpl.n	6434 <_printf_i+0x144>
    6444:	1d11      	adds	r1, r2, #4
    6446:	6019      	str	r1, [r3, #0]
    6448:	6813      	ldr	r3, [r2, #0]
    644a:	8aa2      	ldrh	r2, [r4, #20]
    644c:	801a      	strh	r2, [r3, #0]
    644e:	2300      	movs	r3, #0
    6450:	9e04      	ldr	r6, [sp, #16]
    6452:	6123      	str	r3, [r4, #16]
    6454:	e054      	b.n	6500 <_printf_i+0x210>
    6456:	681a      	ldr	r2, [r3, #0]
    6458:	1d11      	adds	r1, r2, #4
    645a:	6019      	str	r1, [r3, #0]
    645c:	6816      	ldr	r6, [r2, #0]
    645e:	2100      	movs	r1, #0
    6460:	6862      	ldr	r2, [r4, #4]
    6462:	0030      	movs	r0, r6
    6464:	f001 fb32 	bl	7acc <memchr>
    6468:	2800      	cmp	r0, #0
    646a:	d001      	beq.n	6470 <_printf_i+0x180>
    646c:	1b80      	subs	r0, r0, r6
    646e:	6060      	str	r0, [r4, #4]
    6470:	6863      	ldr	r3, [r4, #4]
    6472:	6123      	str	r3, [r4, #16]
    6474:	2300      	movs	r3, #0
    6476:	9a04      	ldr	r2, [sp, #16]
    6478:	7013      	strb	r3, [r2, #0]
    647a:	e041      	b.n	6500 <_printf_i+0x210>
    647c:	6923      	ldr	r3, [r4, #16]
    647e:	0032      	movs	r2, r6
    6480:	9906      	ldr	r1, [sp, #24]
    6482:	9805      	ldr	r0, [sp, #20]
    6484:	9d07      	ldr	r5, [sp, #28]
    6486:	47a8      	blx	r5
    6488:	1c43      	adds	r3, r0, #1
    648a:	d043      	beq.n	6514 <_printf_i+0x224>
    648c:	6823      	ldr	r3, [r4, #0]
    648e:	2500      	movs	r5, #0
    6490:	079b      	lsls	r3, r3, #30
    6492:	d40f      	bmi.n	64b4 <_printf_i+0x1c4>
    6494:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6496:	68e0      	ldr	r0, [r4, #12]
    6498:	4298      	cmp	r0, r3
    649a:	da3d      	bge.n	6518 <_printf_i+0x228>
    649c:	0018      	movs	r0, r3
    649e:	e03b      	b.n	6518 <_printf_i+0x228>
    64a0:	0022      	movs	r2, r4
    64a2:	2301      	movs	r3, #1
    64a4:	3219      	adds	r2, #25
    64a6:	9906      	ldr	r1, [sp, #24]
    64a8:	9805      	ldr	r0, [sp, #20]
    64aa:	9e07      	ldr	r6, [sp, #28]
    64ac:	47b0      	blx	r6
    64ae:	1c43      	adds	r3, r0, #1
    64b0:	d030      	beq.n	6514 <_printf_i+0x224>
    64b2:	3501      	adds	r5, #1
    64b4:	68e3      	ldr	r3, [r4, #12]
    64b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    64b8:	1a9b      	subs	r3, r3, r2
    64ba:	429d      	cmp	r5, r3
    64bc:	dbf0      	blt.n	64a0 <_printf_i+0x1b0>
    64be:	e7e9      	b.n	6494 <_printf_i+0x1a4>
    64c0:	2d00      	cmp	r5, #0
    64c2:	d0a9      	beq.n	6418 <_printf_i+0x128>
    64c4:	9e04      	ldr	r6, [sp, #16]
    64c6:	0028      	movs	r0, r5
    64c8:	0039      	movs	r1, r7
    64ca:	f002 f99d 	bl	8808 <__aeabi_uidivmod>
    64ce:	9b03      	ldr	r3, [sp, #12]
    64d0:	3e01      	subs	r6, #1
    64d2:	5c5b      	ldrb	r3, [r3, r1]
    64d4:	0028      	movs	r0, r5
    64d6:	7033      	strb	r3, [r6, #0]
    64d8:	0039      	movs	r1, r7
    64da:	f002 f90f 	bl	86fc <__udivsi3>
    64de:	1e05      	subs	r5, r0, #0
    64e0:	d1f1      	bne.n	64c6 <_printf_i+0x1d6>
    64e2:	2f08      	cmp	r7, #8
    64e4:	d109      	bne.n	64fa <_printf_i+0x20a>
    64e6:	6823      	ldr	r3, [r4, #0]
    64e8:	07db      	lsls	r3, r3, #31
    64ea:	d506      	bpl.n	64fa <_printf_i+0x20a>
    64ec:	6863      	ldr	r3, [r4, #4]
    64ee:	6922      	ldr	r2, [r4, #16]
    64f0:	4293      	cmp	r3, r2
    64f2:	dc02      	bgt.n	64fa <_printf_i+0x20a>
    64f4:	2330      	movs	r3, #48	; 0x30
    64f6:	3e01      	subs	r6, #1
    64f8:	7033      	strb	r3, [r6, #0]
    64fa:	9b04      	ldr	r3, [sp, #16]
    64fc:	1b9b      	subs	r3, r3, r6
    64fe:	6123      	str	r3, [r4, #16]
    6500:	9b07      	ldr	r3, [sp, #28]
    6502:	aa09      	add	r2, sp, #36	; 0x24
    6504:	9300      	str	r3, [sp, #0]
    6506:	0021      	movs	r1, r4
    6508:	9b06      	ldr	r3, [sp, #24]
    650a:	9805      	ldr	r0, [sp, #20]
    650c:	f7ff fe82 	bl	6214 <_printf_common>
    6510:	1c43      	adds	r3, r0, #1
    6512:	d1b3      	bne.n	647c <_printf_i+0x18c>
    6514:	2001      	movs	r0, #1
    6516:	4240      	negs	r0, r0
    6518:	b00b      	add	sp, #44	; 0x2c
    651a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    651c:	0000b46b 	.word	0x0000b46b
    6520:	0000b45a 	.word	0x0000b45a

00006524 <iprintf>:
    6524:	b40f      	push	{r0, r1, r2, r3}
    6526:	4b0b      	ldr	r3, [pc, #44]	; (6554 <iprintf+0x30>)
    6528:	b513      	push	{r0, r1, r4, lr}
    652a:	681c      	ldr	r4, [r3, #0]
    652c:	2c00      	cmp	r4, #0
    652e:	d005      	beq.n	653c <iprintf+0x18>
    6530:	69a3      	ldr	r3, [r4, #24]
    6532:	2b00      	cmp	r3, #0
    6534:	d102      	bne.n	653c <iprintf+0x18>
    6536:	0020      	movs	r0, r4
    6538:	f001 f9b6 	bl	78a8 <__sinit>
    653c:	ab05      	add	r3, sp, #20
    653e:	9a04      	ldr	r2, [sp, #16]
    6540:	68a1      	ldr	r1, [r4, #8]
    6542:	0020      	movs	r0, r4
    6544:	9301      	str	r3, [sp, #4]
    6546:	f001 fe8d 	bl	8264 <_vfiprintf_r>
    654a:	bc16      	pop	{r1, r2, r4}
    654c:	bc08      	pop	{r3}
    654e:	b004      	add	sp, #16
    6550:	4718      	bx	r3
    6552:	46c0      	nop			; (mov r8, r8)
    6554:	20000010 	.word	0x20000010

00006558 <putchar>:
    6558:	4b08      	ldr	r3, [pc, #32]	; (657c <putchar+0x24>)
    655a:	b570      	push	{r4, r5, r6, lr}
    655c:	681c      	ldr	r4, [r3, #0]
    655e:	0005      	movs	r5, r0
    6560:	2c00      	cmp	r4, #0
    6562:	d005      	beq.n	6570 <putchar+0x18>
    6564:	69a3      	ldr	r3, [r4, #24]
    6566:	2b00      	cmp	r3, #0
    6568:	d102      	bne.n	6570 <putchar+0x18>
    656a:	0020      	movs	r0, r4
    656c:	f001 f99c 	bl	78a8 <__sinit>
    6570:	0029      	movs	r1, r5
    6572:	68a2      	ldr	r2, [r4, #8]
    6574:	0020      	movs	r0, r4
    6576:	f001 ff91 	bl	849c <_putc_r>
    657a:	bd70      	pop	{r4, r5, r6, pc}
    657c:	20000010 	.word	0x20000010

00006580 <_puts_r>:
    6580:	b570      	push	{r4, r5, r6, lr}
    6582:	0005      	movs	r5, r0
    6584:	000e      	movs	r6, r1
    6586:	2800      	cmp	r0, #0
    6588:	d004      	beq.n	6594 <_puts_r+0x14>
    658a:	6983      	ldr	r3, [r0, #24]
    658c:	2b00      	cmp	r3, #0
    658e:	d101      	bne.n	6594 <_puts_r+0x14>
    6590:	f001 f98a 	bl	78a8 <__sinit>
    6594:	69ab      	ldr	r3, [r5, #24]
    6596:	68ac      	ldr	r4, [r5, #8]
    6598:	2b00      	cmp	r3, #0
    659a:	d102      	bne.n	65a2 <_puts_r+0x22>
    659c:	0028      	movs	r0, r5
    659e:	f001 f983 	bl	78a8 <__sinit>
    65a2:	4b24      	ldr	r3, [pc, #144]	; (6634 <_puts_r+0xb4>)
    65a4:	429c      	cmp	r4, r3
    65a6:	d10f      	bne.n	65c8 <_puts_r+0x48>
    65a8:	686c      	ldr	r4, [r5, #4]
    65aa:	89a3      	ldrh	r3, [r4, #12]
    65ac:	071b      	lsls	r3, r3, #28
    65ae:	d502      	bpl.n	65b6 <_puts_r+0x36>
    65b0:	6923      	ldr	r3, [r4, #16]
    65b2:	2b00      	cmp	r3, #0
    65b4:	d120      	bne.n	65f8 <_puts_r+0x78>
    65b6:	0021      	movs	r1, r4
    65b8:	0028      	movs	r0, r5
    65ba:	f000 f99b 	bl	68f4 <__swsetup_r>
    65be:	2800      	cmp	r0, #0
    65c0:	d01a      	beq.n	65f8 <_puts_r+0x78>
    65c2:	2001      	movs	r0, #1
    65c4:	4240      	negs	r0, r0
    65c6:	bd70      	pop	{r4, r5, r6, pc}
    65c8:	4b1b      	ldr	r3, [pc, #108]	; (6638 <_puts_r+0xb8>)
    65ca:	429c      	cmp	r4, r3
    65cc:	d101      	bne.n	65d2 <_puts_r+0x52>
    65ce:	68ac      	ldr	r4, [r5, #8]
    65d0:	e7eb      	b.n	65aa <_puts_r+0x2a>
    65d2:	4b1a      	ldr	r3, [pc, #104]	; (663c <_puts_r+0xbc>)
    65d4:	429c      	cmp	r4, r3
    65d6:	d1e8      	bne.n	65aa <_puts_r+0x2a>
    65d8:	68ec      	ldr	r4, [r5, #12]
    65da:	e7e6      	b.n	65aa <_puts_r+0x2a>
    65dc:	3b01      	subs	r3, #1
    65de:	3601      	adds	r6, #1
    65e0:	60a3      	str	r3, [r4, #8]
    65e2:	2b00      	cmp	r3, #0
    65e4:	da04      	bge.n	65f0 <_puts_r+0x70>
    65e6:	69a2      	ldr	r2, [r4, #24]
    65e8:	4293      	cmp	r3, r2
    65ea:	db16      	blt.n	661a <_puts_r+0x9a>
    65ec:	290a      	cmp	r1, #10
    65ee:	d014      	beq.n	661a <_puts_r+0x9a>
    65f0:	6823      	ldr	r3, [r4, #0]
    65f2:	1c5a      	adds	r2, r3, #1
    65f4:	6022      	str	r2, [r4, #0]
    65f6:	7019      	strb	r1, [r3, #0]
    65f8:	7831      	ldrb	r1, [r6, #0]
    65fa:	68a3      	ldr	r3, [r4, #8]
    65fc:	2900      	cmp	r1, #0
    65fe:	d1ed      	bne.n	65dc <_puts_r+0x5c>
    6600:	3b01      	subs	r3, #1
    6602:	60a3      	str	r3, [r4, #8]
    6604:	2b00      	cmp	r3, #0
    6606:	da0f      	bge.n	6628 <_puts_r+0xa8>
    6608:	0022      	movs	r2, r4
    660a:	310a      	adds	r1, #10
    660c:	0028      	movs	r0, r5
    660e:	f000 f91b 	bl	6848 <__swbuf_r>
    6612:	1c43      	adds	r3, r0, #1
    6614:	d0d5      	beq.n	65c2 <_puts_r+0x42>
    6616:	200a      	movs	r0, #10
    6618:	e7d5      	b.n	65c6 <_puts_r+0x46>
    661a:	0022      	movs	r2, r4
    661c:	0028      	movs	r0, r5
    661e:	f000 f913 	bl	6848 <__swbuf_r>
    6622:	1c43      	adds	r3, r0, #1
    6624:	d1e8      	bne.n	65f8 <_puts_r+0x78>
    6626:	e7cc      	b.n	65c2 <_puts_r+0x42>
    6628:	200a      	movs	r0, #10
    662a:	6823      	ldr	r3, [r4, #0]
    662c:	1c5a      	adds	r2, r3, #1
    662e:	6022      	str	r2, [r4, #0]
    6630:	7018      	strb	r0, [r3, #0]
    6632:	e7c8      	b.n	65c6 <_puts_r+0x46>
    6634:	0000b4ac 	.word	0x0000b4ac
    6638:	0000b4cc 	.word	0x0000b4cc
    663c:	0000b48c 	.word	0x0000b48c

00006640 <puts>:
    6640:	b510      	push	{r4, lr}
    6642:	4b03      	ldr	r3, [pc, #12]	; (6650 <puts+0x10>)
    6644:	0001      	movs	r1, r0
    6646:	6818      	ldr	r0, [r3, #0]
    6648:	f7ff ff9a 	bl	6580 <_puts_r>
    664c:	bd10      	pop	{r4, pc}
    664e:	46c0      	nop			; (mov r8, r8)
    6650:	20000010 	.word	0x20000010

00006654 <rand>:
    6654:	4b15      	ldr	r3, [pc, #84]	; (66ac <rand+0x58>)
    6656:	b510      	push	{r4, lr}
    6658:	681c      	ldr	r4, [r3, #0]
    665a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    665c:	2b00      	cmp	r3, #0
    665e:	d115      	bne.n	668c <rand+0x38>
    6660:	2018      	movs	r0, #24
    6662:	f001 fa29 	bl	7ab8 <malloc>
    6666:	4b12      	ldr	r3, [pc, #72]	; (66b0 <rand+0x5c>)
    6668:	63a0      	str	r0, [r4, #56]	; 0x38
    666a:	8003      	strh	r3, [r0, #0]
    666c:	4b11      	ldr	r3, [pc, #68]	; (66b4 <rand+0x60>)
    666e:	2201      	movs	r2, #1
    6670:	8043      	strh	r3, [r0, #2]
    6672:	4b11      	ldr	r3, [pc, #68]	; (66b8 <rand+0x64>)
    6674:	8083      	strh	r3, [r0, #4]
    6676:	4b11      	ldr	r3, [pc, #68]	; (66bc <rand+0x68>)
    6678:	80c3      	strh	r3, [r0, #6]
    667a:	4b11      	ldr	r3, [pc, #68]	; (66c0 <rand+0x6c>)
    667c:	8103      	strh	r3, [r0, #8]
    667e:	2305      	movs	r3, #5
    6680:	8143      	strh	r3, [r0, #10]
    6682:	3306      	adds	r3, #6
    6684:	8183      	strh	r3, [r0, #12]
    6686:	2300      	movs	r3, #0
    6688:	6102      	str	r2, [r0, #16]
    668a:	6143      	str	r3, [r0, #20]
    668c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    668e:	4a0d      	ldr	r2, [pc, #52]	; (66c4 <rand+0x70>)
    6690:	6920      	ldr	r0, [r4, #16]
    6692:	6961      	ldr	r1, [r4, #20]
    6694:	4b0c      	ldr	r3, [pc, #48]	; (66c8 <rand+0x74>)
    6696:	f002 fa1f 	bl	8ad8 <__aeabi_lmul>
    669a:	2201      	movs	r2, #1
    669c:	2300      	movs	r3, #0
    669e:	1880      	adds	r0, r0, r2
    66a0:	4159      	adcs	r1, r3
    66a2:	6120      	str	r0, [r4, #16]
    66a4:	6161      	str	r1, [r4, #20]
    66a6:	0048      	lsls	r0, r1, #1
    66a8:	0840      	lsrs	r0, r0, #1
    66aa:	bd10      	pop	{r4, pc}
    66ac:	20000010 	.word	0x20000010
    66b0:	0000330e 	.word	0x0000330e
    66b4:	ffffabcd 	.word	0xffffabcd
    66b8:	00001234 	.word	0x00001234
    66bc:	ffffe66d 	.word	0xffffe66d
    66c0:	ffffdeec 	.word	0xffffdeec
    66c4:	4c957f2d 	.word	0x4c957f2d
    66c8:	5851f42d 	.word	0x5851f42d

000066cc <setbuf>:
    66cc:	424a      	negs	r2, r1
    66ce:	414a      	adcs	r2, r1
    66d0:	2380      	movs	r3, #128	; 0x80
    66d2:	b510      	push	{r4, lr}
    66d4:	0052      	lsls	r2, r2, #1
    66d6:	00db      	lsls	r3, r3, #3
    66d8:	f000 f802 	bl	66e0 <setvbuf>
    66dc:	bd10      	pop	{r4, pc}
	...

000066e0 <setvbuf>:
    66e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66e2:	001d      	movs	r5, r3
    66e4:	4b4f      	ldr	r3, [pc, #316]	; (6824 <setvbuf+0x144>)
    66e6:	b085      	sub	sp, #20
    66e8:	681e      	ldr	r6, [r3, #0]
    66ea:	0004      	movs	r4, r0
    66ec:	000f      	movs	r7, r1
    66ee:	9200      	str	r2, [sp, #0]
    66f0:	2e00      	cmp	r6, #0
    66f2:	d005      	beq.n	6700 <setvbuf+0x20>
    66f4:	69b3      	ldr	r3, [r6, #24]
    66f6:	2b00      	cmp	r3, #0
    66f8:	d102      	bne.n	6700 <setvbuf+0x20>
    66fa:	0030      	movs	r0, r6
    66fc:	f001 f8d4 	bl	78a8 <__sinit>
    6700:	4b49      	ldr	r3, [pc, #292]	; (6828 <setvbuf+0x148>)
    6702:	429c      	cmp	r4, r3
    6704:	d150      	bne.n	67a8 <setvbuf+0xc8>
    6706:	6874      	ldr	r4, [r6, #4]
    6708:	9b00      	ldr	r3, [sp, #0]
    670a:	2b02      	cmp	r3, #2
    670c:	d005      	beq.n	671a <setvbuf+0x3a>
    670e:	2b01      	cmp	r3, #1
    6710:	d900      	bls.n	6714 <setvbuf+0x34>
    6712:	e084      	b.n	681e <setvbuf+0x13e>
    6714:	2d00      	cmp	r5, #0
    6716:	da00      	bge.n	671a <setvbuf+0x3a>
    6718:	e081      	b.n	681e <setvbuf+0x13e>
    671a:	0021      	movs	r1, r4
    671c:	0030      	movs	r0, r6
    671e:	f001 f855 	bl	77cc <_fflush_r>
    6722:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6724:	2900      	cmp	r1, #0
    6726:	d008      	beq.n	673a <setvbuf+0x5a>
    6728:	0023      	movs	r3, r4
    672a:	3344      	adds	r3, #68	; 0x44
    672c:	4299      	cmp	r1, r3
    672e:	d002      	beq.n	6736 <setvbuf+0x56>
    6730:	0030      	movs	r0, r6
    6732:	f001 fcc7 	bl	80c4 <_free_r>
    6736:	2300      	movs	r3, #0
    6738:	6363      	str	r3, [r4, #52]	; 0x34
    673a:	2300      	movs	r3, #0
    673c:	61a3      	str	r3, [r4, #24]
    673e:	6063      	str	r3, [r4, #4]
    6740:	89a3      	ldrh	r3, [r4, #12]
    6742:	061b      	lsls	r3, r3, #24
    6744:	d503      	bpl.n	674e <setvbuf+0x6e>
    6746:	6921      	ldr	r1, [r4, #16]
    6748:	0030      	movs	r0, r6
    674a:	f001 fcbb 	bl	80c4 <_free_r>
    674e:	89a3      	ldrh	r3, [r4, #12]
    6750:	4a36      	ldr	r2, [pc, #216]	; (682c <setvbuf+0x14c>)
    6752:	4013      	ands	r3, r2
    6754:	81a3      	strh	r3, [r4, #12]
    6756:	9b00      	ldr	r3, [sp, #0]
    6758:	2b02      	cmp	r3, #2
    675a:	d05a      	beq.n	6812 <setvbuf+0x132>
    675c:	ab03      	add	r3, sp, #12
    675e:	aa02      	add	r2, sp, #8
    6760:	0021      	movs	r1, r4
    6762:	0030      	movs	r0, r6
    6764:	f001 f942 	bl	79ec <__swhatbuf_r>
    6768:	89a3      	ldrh	r3, [r4, #12]
    676a:	4318      	orrs	r0, r3
    676c:	81a0      	strh	r0, [r4, #12]
    676e:	2d00      	cmp	r5, #0
    6770:	d124      	bne.n	67bc <setvbuf+0xdc>
    6772:	9d02      	ldr	r5, [sp, #8]
    6774:	0028      	movs	r0, r5
    6776:	f001 f99f 	bl	7ab8 <malloc>
    677a:	9501      	str	r5, [sp, #4]
    677c:	1e07      	subs	r7, r0, #0
    677e:	d142      	bne.n	6806 <setvbuf+0x126>
    6780:	9b02      	ldr	r3, [sp, #8]
    6782:	9301      	str	r3, [sp, #4]
    6784:	42ab      	cmp	r3, r5
    6786:	d139      	bne.n	67fc <setvbuf+0x11c>
    6788:	2001      	movs	r0, #1
    678a:	4240      	negs	r0, r0
    678c:	2302      	movs	r3, #2
    678e:	89a2      	ldrh	r2, [r4, #12]
    6790:	4313      	orrs	r3, r2
    6792:	81a3      	strh	r3, [r4, #12]
    6794:	2300      	movs	r3, #0
    6796:	60a3      	str	r3, [r4, #8]
    6798:	0023      	movs	r3, r4
    679a:	3347      	adds	r3, #71	; 0x47
    679c:	6023      	str	r3, [r4, #0]
    679e:	6123      	str	r3, [r4, #16]
    67a0:	2301      	movs	r3, #1
    67a2:	6163      	str	r3, [r4, #20]
    67a4:	b005      	add	sp, #20
    67a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67a8:	4b21      	ldr	r3, [pc, #132]	; (6830 <setvbuf+0x150>)
    67aa:	429c      	cmp	r4, r3
    67ac:	d101      	bne.n	67b2 <setvbuf+0xd2>
    67ae:	68b4      	ldr	r4, [r6, #8]
    67b0:	e7aa      	b.n	6708 <setvbuf+0x28>
    67b2:	4b20      	ldr	r3, [pc, #128]	; (6834 <setvbuf+0x154>)
    67b4:	429c      	cmp	r4, r3
    67b6:	d1a7      	bne.n	6708 <setvbuf+0x28>
    67b8:	68f4      	ldr	r4, [r6, #12]
    67ba:	e7a5      	b.n	6708 <setvbuf+0x28>
    67bc:	2f00      	cmp	r7, #0
    67be:	d0d9      	beq.n	6774 <setvbuf+0x94>
    67c0:	69b3      	ldr	r3, [r6, #24]
    67c2:	2b00      	cmp	r3, #0
    67c4:	d102      	bne.n	67cc <setvbuf+0xec>
    67c6:	0030      	movs	r0, r6
    67c8:	f001 f86e 	bl	78a8 <__sinit>
    67cc:	9b00      	ldr	r3, [sp, #0]
    67ce:	2b01      	cmp	r3, #1
    67d0:	d103      	bne.n	67da <setvbuf+0xfa>
    67d2:	89a3      	ldrh	r3, [r4, #12]
    67d4:	9a00      	ldr	r2, [sp, #0]
    67d6:	431a      	orrs	r2, r3
    67d8:	81a2      	strh	r2, [r4, #12]
    67da:	2008      	movs	r0, #8
    67dc:	89a3      	ldrh	r3, [r4, #12]
    67de:	6027      	str	r7, [r4, #0]
    67e0:	6127      	str	r7, [r4, #16]
    67e2:	6165      	str	r5, [r4, #20]
    67e4:	4018      	ands	r0, r3
    67e6:	d018      	beq.n	681a <setvbuf+0x13a>
    67e8:	2001      	movs	r0, #1
    67ea:	4018      	ands	r0, r3
    67ec:	2300      	movs	r3, #0
    67ee:	4298      	cmp	r0, r3
    67f0:	d011      	beq.n	6816 <setvbuf+0x136>
    67f2:	426d      	negs	r5, r5
    67f4:	60a3      	str	r3, [r4, #8]
    67f6:	61a5      	str	r5, [r4, #24]
    67f8:	0018      	movs	r0, r3
    67fa:	e7d3      	b.n	67a4 <setvbuf+0xc4>
    67fc:	9801      	ldr	r0, [sp, #4]
    67fe:	f001 f95b 	bl	7ab8 <malloc>
    6802:	1e07      	subs	r7, r0, #0
    6804:	d0c0      	beq.n	6788 <setvbuf+0xa8>
    6806:	2380      	movs	r3, #128	; 0x80
    6808:	89a2      	ldrh	r2, [r4, #12]
    680a:	9d01      	ldr	r5, [sp, #4]
    680c:	4313      	orrs	r3, r2
    680e:	81a3      	strh	r3, [r4, #12]
    6810:	e7d6      	b.n	67c0 <setvbuf+0xe0>
    6812:	2000      	movs	r0, #0
    6814:	e7ba      	b.n	678c <setvbuf+0xac>
    6816:	60a5      	str	r5, [r4, #8]
    6818:	e7c4      	b.n	67a4 <setvbuf+0xc4>
    681a:	60a0      	str	r0, [r4, #8]
    681c:	e7c2      	b.n	67a4 <setvbuf+0xc4>
    681e:	2001      	movs	r0, #1
    6820:	4240      	negs	r0, r0
    6822:	e7bf      	b.n	67a4 <setvbuf+0xc4>
    6824:	20000010 	.word	0x20000010
    6828:	0000b4ac 	.word	0x0000b4ac
    682c:	fffff35c 	.word	0xfffff35c
    6830:	0000b4cc 	.word	0x0000b4cc
    6834:	0000b48c 	.word	0x0000b48c

00006838 <strlen>:
    6838:	2300      	movs	r3, #0
    683a:	5cc2      	ldrb	r2, [r0, r3]
    683c:	3301      	adds	r3, #1
    683e:	2a00      	cmp	r2, #0
    6840:	d1fb      	bne.n	683a <strlen+0x2>
    6842:	1e58      	subs	r0, r3, #1
    6844:	4770      	bx	lr
	...

00006848 <__swbuf_r>:
    6848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    684a:	0005      	movs	r5, r0
    684c:	000e      	movs	r6, r1
    684e:	0014      	movs	r4, r2
    6850:	2800      	cmp	r0, #0
    6852:	d004      	beq.n	685e <__swbuf_r+0x16>
    6854:	6983      	ldr	r3, [r0, #24]
    6856:	2b00      	cmp	r3, #0
    6858:	d101      	bne.n	685e <__swbuf_r+0x16>
    685a:	f001 f825 	bl	78a8 <__sinit>
    685e:	4b22      	ldr	r3, [pc, #136]	; (68e8 <__swbuf_r+0xa0>)
    6860:	429c      	cmp	r4, r3
    6862:	d12d      	bne.n	68c0 <__swbuf_r+0x78>
    6864:	686c      	ldr	r4, [r5, #4]
    6866:	69a3      	ldr	r3, [r4, #24]
    6868:	60a3      	str	r3, [r4, #8]
    686a:	89a3      	ldrh	r3, [r4, #12]
    686c:	071b      	lsls	r3, r3, #28
    686e:	d531      	bpl.n	68d4 <__swbuf_r+0x8c>
    6870:	6923      	ldr	r3, [r4, #16]
    6872:	2b00      	cmp	r3, #0
    6874:	d02e      	beq.n	68d4 <__swbuf_r+0x8c>
    6876:	6823      	ldr	r3, [r4, #0]
    6878:	6922      	ldr	r2, [r4, #16]
    687a:	b2f7      	uxtb	r7, r6
    687c:	1a98      	subs	r0, r3, r2
    687e:	6963      	ldr	r3, [r4, #20]
    6880:	b2f6      	uxtb	r6, r6
    6882:	4298      	cmp	r0, r3
    6884:	db05      	blt.n	6892 <__swbuf_r+0x4a>
    6886:	0021      	movs	r1, r4
    6888:	0028      	movs	r0, r5
    688a:	f000 ff9f 	bl	77cc <_fflush_r>
    688e:	2800      	cmp	r0, #0
    6890:	d126      	bne.n	68e0 <__swbuf_r+0x98>
    6892:	68a3      	ldr	r3, [r4, #8]
    6894:	3001      	adds	r0, #1
    6896:	3b01      	subs	r3, #1
    6898:	60a3      	str	r3, [r4, #8]
    689a:	6823      	ldr	r3, [r4, #0]
    689c:	1c5a      	adds	r2, r3, #1
    689e:	6022      	str	r2, [r4, #0]
    68a0:	701f      	strb	r7, [r3, #0]
    68a2:	6963      	ldr	r3, [r4, #20]
    68a4:	4298      	cmp	r0, r3
    68a6:	d004      	beq.n	68b2 <__swbuf_r+0x6a>
    68a8:	89a3      	ldrh	r3, [r4, #12]
    68aa:	07db      	lsls	r3, r3, #31
    68ac:	d51a      	bpl.n	68e4 <__swbuf_r+0x9c>
    68ae:	2e0a      	cmp	r6, #10
    68b0:	d118      	bne.n	68e4 <__swbuf_r+0x9c>
    68b2:	0021      	movs	r1, r4
    68b4:	0028      	movs	r0, r5
    68b6:	f000 ff89 	bl	77cc <_fflush_r>
    68ba:	2800      	cmp	r0, #0
    68bc:	d012      	beq.n	68e4 <__swbuf_r+0x9c>
    68be:	e00f      	b.n	68e0 <__swbuf_r+0x98>
    68c0:	4b0a      	ldr	r3, [pc, #40]	; (68ec <__swbuf_r+0xa4>)
    68c2:	429c      	cmp	r4, r3
    68c4:	d101      	bne.n	68ca <__swbuf_r+0x82>
    68c6:	68ac      	ldr	r4, [r5, #8]
    68c8:	e7cd      	b.n	6866 <__swbuf_r+0x1e>
    68ca:	4b09      	ldr	r3, [pc, #36]	; (68f0 <__swbuf_r+0xa8>)
    68cc:	429c      	cmp	r4, r3
    68ce:	d1ca      	bne.n	6866 <__swbuf_r+0x1e>
    68d0:	68ec      	ldr	r4, [r5, #12]
    68d2:	e7c8      	b.n	6866 <__swbuf_r+0x1e>
    68d4:	0021      	movs	r1, r4
    68d6:	0028      	movs	r0, r5
    68d8:	f000 f80c 	bl	68f4 <__swsetup_r>
    68dc:	2800      	cmp	r0, #0
    68de:	d0ca      	beq.n	6876 <__swbuf_r+0x2e>
    68e0:	2601      	movs	r6, #1
    68e2:	4276      	negs	r6, r6
    68e4:	0030      	movs	r0, r6
    68e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    68e8:	0000b4ac 	.word	0x0000b4ac
    68ec:	0000b4cc 	.word	0x0000b4cc
    68f0:	0000b48c 	.word	0x0000b48c

000068f4 <__swsetup_r>:
    68f4:	4b36      	ldr	r3, [pc, #216]	; (69d0 <__swsetup_r+0xdc>)
    68f6:	b570      	push	{r4, r5, r6, lr}
    68f8:	681d      	ldr	r5, [r3, #0]
    68fa:	0006      	movs	r6, r0
    68fc:	000c      	movs	r4, r1
    68fe:	2d00      	cmp	r5, #0
    6900:	d005      	beq.n	690e <__swsetup_r+0x1a>
    6902:	69ab      	ldr	r3, [r5, #24]
    6904:	2b00      	cmp	r3, #0
    6906:	d102      	bne.n	690e <__swsetup_r+0x1a>
    6908:	0028      	movs	r0, r5
    690a:	f000 ffcd 	bl	78a8 <__sinit>
    690e:	4b31      	ldr	r3, [pc, #196]	; (69d4 <__swsetup_r+0xe0>)
    6910:	429c      	cmp	r4, r3
    6912:	d10f      	bne.n	6934 <__swsetup_r+0x40>
    6914:	686c      	ldr	r4, [r5, #4]
    6916:	230c      	movs	r3, #12
    6918:	5ee2      	ldrsh	r2, [r4, r3]
    691a:	b293      	uxth	r3, r2
    691c:	0719      	lsls	r1, r3, #28
    691e:	d42d      	bmi.n	697c <__swsetup_r+0x88>
    6920:	06d9      	lsls	r1, r3, #27
    6922:	d411      	bmi.n	6948 <__swsetup_r+0x54>
    6924:	2309      	movs	r3, #9
    6926:	2001      	movs	r0, #1
    6928:	6033      	str	r3, [r6, #0]
    692a:	3337      	adds	r3, #55	; 0x37
    692c:	4313      	orrs	r3, r2
    692e:	81a3      	strh	r3, [r4, #12]
    6930:	4240      	negs	r0, r0
    6932:	bd70      	pop	{r4, r5, r6, pc}
    6934:	4b28      	ldr	r3, [pc, #160]	; (69d8 <__swsetup_r+0xe4>)
    6936:	429c      	cmp	r4, r3
    6938:	d101      	bne.n	693e <__swsetup_r+0x4a>
    693a:	68ac      	ldr	r4, [r5, #8]
    693c:	e7eb      	b.n	6916 <__swsetup_r+0x22>
    693e:	4b27      	ldr	r3, [pc, #156]	; (69dc <__swsetup_r+0xe8>)
    6940:	429c      	cmp	r4, r3
    6942:	d1e8      	bne.n	6916 <__swsetup_r+0x22>
    6944:	68ec      	ldr	r4, [r5, #12]
    6946:	e7e6      	b.n	6916 <__swsetup_r+0x22>
    6948:	075b      	lsls	r3, r3, #29
    694a:	d513      	bpl.n	6974 <__swsetup_r+0x80>
    694c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    694e:	2900      	cmp	r1, #0
    6950:	d008      	beq.n	6964 <__swsetup_r+0x70>
    6952:	0023      	movs	r3, r4
    6954:	3344      	adds	r3, #68	; 0x44
    6956:	4299      	cmp	r1, r3
    6958:	d002      	beq.n	6960 <__swsetup_r+0x6c>
    695a:	0030      	movs	r0, r6
    695c:	f001 fbb2 	bl	80c4 <_free_r>
    6960:	2300      	movs	r3, #0
    6962:	6363      	str	r3, [r4, #52]	; 0x34
    6964:	2224      	movs	r2, #36	; 0x24
    6966:	89a3      	ldrh	r3, [r4, #12]
    6968:	4393      	bics	r3, r2
    696a:	81a3      	strh	r3, [r4, #12]
    696c:	2300      	movs	r3, #0
    696e:	6063      	str	r3, [r4, #4]
    6970:	6923      	ldr	r3, [r4, #16]
    6972:	6023      	str	r3, [r4, #0]
    6974:	2308      	movs	r3, #8
    6976:	89a2      	ldrh	r2, [r4, #12]
    6978:	4313      	orrs	r3, r2
    697a:	81a3      	strh	r3, [r4, #12]
    697c:	6923      	ldr	r3, [r4, #16]
    697e:	2b00      	cmp	r3, #0
    6980:	d10b      	bne.n	699a <__swsetup_r+0xa6>
    6982:	21a0      	movs	r1, #160	; 0xa0
    6984:	2280      	movs	r2, #128	; 0x80
    6986:	89a3      	ldrh	r3, [r4, #12]
    6988:	0089      	lsls	r1, r1, #2
    698a:	0092      	lsls	r2, r2, #2
    698c:	400b      	ands	r3, r1
    698e:	4293      	cmp	r3, r2
    6990:	d003      	beq.n	699a <__swsetup_r+0xa6>
    6992:	0021      	movs	r1, r4
    6994:	0030      	movs	r0, r6
    6996:	f001 f851 	bl	7a3c <__smakebuf_r>
    699a:	2301      	movs	r3, #1
    699c:	89a2      	ldrh	r2, [r4, #12]
    699e:	4013      	ands	r3, r2
    69a0:	d011      	beq.n	69c6 <__swsetup_r+0xd2>
    69a2:	2300      	movs	r3, #0
    69a4:	60a3      	str	r3, [r4, #8]
    69a6:	6963      	ldr	r3, [r4, #20]
    69a8:	425b      	negs	r3, r3
    69aa:	61a3      	str	r3, [r4, #24]
    69ac:	2000      	movs	r0, #0
    69ae:	6923      	ldr	r3, [r4, #16]
    69b0:	4283      	cmp	r3, r0
    69b2:	d1be      	bne.n	6932 <__swsetup_r+0x3e>
    69b4:	230c      	movs	r3, #12
    69b6:	5ee2      	ldrsh	r2, [r4, r3]
    69b8:	0613      	lsls	r3, r2, #24
    69ba:	d5ba      	bpl.n	6932 <__swsetup_r+0x3e>
    69bc:	2340      	movs	r3, #64	; 0x40
    69be:	4313      	orrs	r3, r2
    69c0:	81a3      	strh	r3, [r4, #12]
    69c2:	3801      	subs	r0, #1
    69c4:	e7b5      	b.n	6932 <__swsetup_r+0x3e>
    69c6:	0792      	lsls	r2, r2, #30
    69c8:	d400      	bmi.n	69cc <__swsetup_r+0xd8>
    69ca:	6963      	ldr	r3, [r4, #20]
    69cc:	60a3      	str	r3, [r4, #8]
    69ce:	e7ed      	b.n	69ac <__swsetup_r+0xb8>
    69d0:	20000010 	.word	0x20000010
    69d4:	0000b4ac 	.word	0x0000b4ac
    69d8:	0000b4cc 	.word	0x0000b4cc
    69dc:	0000b48c 	.word	0x0000b48c

000069e0 <quorem>:
    69e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    69e2:	6903      	ldr	r3, [r0, #16]
    69e4:	690c      	ldr	r4, [r1, #16]
    69e6:	b089      	sub	sp, #36	; 0x24
    69e8:	0007      	movs	r7, r0
    69ea:	9105      	str	r1, [sp, #20]
    69ec:	2600      	movs	r6, #0
    69ee:	429c      	cmp	r4, r3
    69f0:	dc6d      	bgt.n	6ace <quorem+0xee>
    69f2:	000b      	movs	r3, r1
    69f4:	3c01      	subs	r4, #1
    69f6:	3314      	adds	r3, #20
    69f8:	00a5      	lsls	r5, r4, #2
    69fa:	9303      	str	r3, [sp, #12]
    69fc:	195b      	adds	r3, r3, r5
    69fe:	9304      	str	r3, [sp, #16]
    6a00:	0003      	movs	r3, r0
    6a02:	3314      	adds	r3, #20
    6a04:	9302      	str	r3, [sp, #8]
    6a06:	195d      	adds	r5, r3, r5
    6a08:	9b04      	ldr	r3, [sp, #16]
    6a0a:	6828      	ldr	r0, [r5, #0]
    6a0c:	681b      	ldr	r3, [r3, #0]
    6a0e:	1c59      	adds	r1, r3, #1
    6a10:	9301      	str	r3, [sp, #4]
    6a12:	f001 fe73 	bl	86fc <__udivsi3>
    6a16:	9001      	str	r0, [sp, #4]
    6a18:	42b0      	cmp	r0, r6
    6a1a:	d02d      	beq.n	6a78 <quorem+0x98>
    6a1c:	9b03      	ldr	r3, [sp, #12]
    6a1e:	9802      	ldr	r0, [sp, #8]
    6a20:	469c      	mov	ip, r3
    6a22:	9606      	str	r6, [sp, #24]
    6a24:	4662      	mov	r2, ip
    6a26:	ca08      	ldmia	r2!, {r3}
    6a28:	4694      	mov	ip, r2
    6a2a:	9a01      	ldr	r2, [sp, #4]
    6a2c:	b299      	uxth	r1, r3
    6a2e:	4351      	muls	r1, r2
    6a30:	0c1b      	lsrs	r3, r3, #16
    6a32:	4353      	muls	r3, r2
    6a34:	1989      	adds	r1, r1, r6
    6a36:	0c0a      	lsrs	r2, r1, #16
    6a38:	189b      	adds	r3, r3, r2
    6a3a:	9307      	str	r3, [sp, #28]
    6a3c:	8802      	ldrh	r2, [r0, #0]
    6a3e:	0c1e      	lsrs	r6, r3, #16
    6a40:	9b06      	ldr	r3, [sp, #24]
    6a42:	b289      	uxth	r1, r1
    6a44:	18d2      	adds	r2, r2, r3
    6a46:	6803      	ldr	r3, [r0, #0]
    6a48:	1a52      	subs	r2, r2, r1
    6a4a:	0c19      	lsrs	r1, r3, #16
    6a4c:	466b      	mov	r3, sp
    6a4e:	8b9b      	ldrh	r3, [r3, #28]
    6a50:	1acb      	subs	r3, r1, r3
    6a52:	1411      	asrs	r1, r2, #16
    6a54:	185b      	adds	r3, r3, r1
    6a56:	1419      	asrs	r1, r3, #16
    6a58:	b292      	uxth	r2, r2
    6a5a:	041b      	lsls	r3, r3, #16
    6a5c:	431a      	orrs	r2, r3
    6a5e:	9b04      	ldr	r3, [sp, #16]
    6a60:	9106      	str	r1, [sp, #24]
    6a62:	c004      	stmia	r0!, {r2}
    6a64:	4563      	cmp	r3, ip
    6a66:	d2dd      	bcs.n	6a24 <quorem+0x44>
    6a68:	682b      	ldr	r3, [r5, #0]
    6a6a:	2b00      	cmp	r3, #0
    6a6c:	d104      	bne.n	6a78 <quorem+0x98>
    6a6e:	9b02      	ldr	r3, [sp, #8]
    6a70:	3d04      	subs	r5, #4
    6a72:	42ab      	cmp	r3, r5
    6a74:	d32e      	bcc.n	6ad4 <quorem+0xf4>
    6a76:	613c      	str	r4, [r7, #16]
    6a78:	9905      	ldr	r1, [sp, #20]
    6a7a:	0038      	movs	r0, r7
    6a7c:	f001 fa43 	bl	7f06 <__mcmp>
    6a80:	2800      	cmp	r0, #0
    6a82:	db23      	blt.n	6acc <quorem+0xec>
    6a84:	2500      	movs	r5, #0
    6a86:	9b01      	ldr	r3, [sp, #4]
    6a88:	9802      	ldr	r0, [sp, #8]
    6a8a:	3301      	adds	r3, #1
    6a8c:	9903      	ldr	r1, [sp, #12]
    6a8e:	9301      	str	r3, [sp, #4]
    6a90:	c908      	ldmia	r1!, {r3}
    6a92:	8802      	ldrh	r2, [r0, #0]
    6a94:	1955      	adds	r5, r2, r5
    6a96:	b29a      	uxth	r2, r3
    6a98:	1aaa      	subs	r2, r5, r2
    6a9a:	6805      	ldr	r5, [r0, #0]
    6a9c:	0c1b      	lsrs	r3, r3, #16
    6a9e:	0c2d      	lsrs	r5, r5, #16
    6aa0:	1aeb      	subs	r3, r5, r3
    6aa2:	1415      	asrs	r5, r2, #16
    6aa4:	195b      	adds	r3, r3, r5
    6aa6:	141d      	asrs	r5, r3, #16
    6aa8:	b292      	uxth	r2, r2
    6aaa:	041b      	lsls	r3, r3, #16
    6aac:	4313      	orrs	r3, r2
    6aae:	c008      	stmia	r0!, {r3}
    6ab0:	9b04      	ldr	r3, [sp, #16]
    6ab2:	428b      	cmp	r3, r1
    6ab4:	d2ec      	bcs.n	6a90 <quorem+0xb0>
    6ab6:	9a02      	ldr	r2, [sp, #8]
    6ab8:	00a3      	lsls	r3, r4, #2
    6aba:	18d3      	adds	r3, r2, r3
    6abc:	681a      	ldr	r2, [r3, #0]
    6abe:	2a00      	cmp	r2, #0
    6ac0:	d104      	bne.n	6acc <quorem+0xec>
    6ac2:	9a02      	ldr	r2, [sp, #8]
    6ac4:	3b04      	subs	r3, #4
    6ac6:	429a      	cmp	r2, r3
    6ac8:	d309      	bcc.n	6ade <quorem+0xfe>
    6aca:	613c      	str	r4, [r7, #16]
    6acc:	9e01      	ldr	r6, [sp, #4]
    6ace:	0030      	movs	r0, r6
    6ad0:	b009      	add	sp, #36	; 0x24
    6ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ad4:	682b      	ldr	r3, [r5, #0]
    6ad6:	2b00      	cmp	r3, #0
    6ad8:	d1cd      	bne.n	6a76 <quorem+0x96>
    6ada:	3c01      	subs	r4, #1
    6adc:	e7c7      	b.n	6a6e <quorem+0x8e>
    6ade:	681a      	ldr	r2, [r3, #0]
    6ae0:	2a00      	cmp	r2, #0
    6ae2:	d1f2      	bne.n	6aca <quorem+0xea>
    6ae4:	3c01      	subs	r4, #1
    6ae6:	e7ec      	b.n	6ac2 <quorem+0xe2>

00006ae8 <_dtoa_r>:
    6ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6aea:	0016      	movs	r6, r2
    6aec:	001f      	movs	r7, r3
    6aee:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6af0:	b09d      	sub	sp, #116	; 0x74
    6af2:	9004      	str	r0, [sp, #16]
    6af4:	9d25      	ldr	r5, [sp, #148]	; 0x94
    6af6:	9606      	str	r6, [sp, #24]
    6af8:	9707      	str	r7, [sp, #28]
    6afa:	2c00      	cmp	r4, #0
    6afc:	d108      	bne.n	6b10 <_dtoa_r+0x28>
    6afe:	2010      	movs	r0, #16
    6b00:	f000 ffda 	bl	7ab8 <malloc>
    6b04:	9b04      	ldr	r3, [sp, #16]
    6b06:	6258      	str	r0, [r3, #36]	; 0x24
    6b08:	6044      	str	r4, [r0, #4]
    6b0a:	6084      	str	r4, [r0, #8]
    6b0c:	6004      	str	r4, [r0, #0]
    6b0e:	60c4      	str	r4, [r0, #12]
    6b10:	9b04      	ldr	r3, [sp, #16]
    6b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6b14:	6819      	ldr	r1, [r3, #0]
    6b16:	2900      	cmp	r1, #0
    6b18:	d00b      	beq.n	6b32 <_dtoa_r+0x4a>
    6b1a:	685a      	ldr	r2, [r3, #4]
    6b1c:	2301      	movs	r3, #1
    6b1e:	4093      	lsls	r3, r2
    6b20:	604a      	str	r2, [r1, #4]
    6b22:	608b      	str	r3, [r1, #8]
    6b24:	9804      	ldr	r0, [sp, #16]
    6b26:	f001 f814 	bl	7b52 <_Bfree>
    6b2a:	2200      	movs	r2, #0
    6b2c:	9b04      	ldr	r3, [sp, #16]
    6b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6b30:	601a      	str	r2, [r3, #0]
    6b32:	9b07      	ldr	r3, [sp, #28]
    6b34:	2b00      	cmp	r3, #0
    6b36:	da1f      	bge.n	6b78 <_dtoa_r+0x90>
    6b38:	2301      	movs	r3, #1
    6b3a:	602b      	str	r3, [r5, #0]
    6b3c:	007b      	lsls	r3, r7, #1
    6b3e:	085b      	lsrs	r3, r3, #1
    6b40:	9307      	str	r3, [sp, #28]
    6b42:	9c07      	ldr	r4, [sp, #28]
    6b44:	4bb7      	ldr	r3, [pc, #732]	; (6e24 <_dtoa_r+0x33c>)
    6b46:	0022      	movs	r2, r4
    6b48:	9319      	str	r3, [sp, #100]	; 0x64
    6b4a:	401a      	ands	r2, r3
    6b4c:	429a      	cmp	r2, r3
    6b4e:	d116      	bne.n	6b7e <_dtoa_r+0x96>
    6b50:	4bb5      	ldr	r3, [pc, #724]	; (6e28 <_dtoa_r+0x340>)
    6b52:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6b54:	6013      	str	r3, [r2, #0]
    6b56:	9b06      	ldr	r3, [sp, #24]
    6b58:	2b00      	cmp	r3, #0
    6b5a:	d103      	bne.n	6b64 <_dtoa_r+0x7c>
    6b5c:	0324      	lsls	r4, r4, #12
    6b5e:	d101      	bne.n	6b64 <_dtoa_r+0x7c>
    6b60:	f000 fd91 	bl	7686 <_dtoa_r+0xb9e>
    6b64:	4bb1      	ldr	r3, [pc, #708]	; (6e2c <_dtoa_r+0x344>)
    6b66:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6b68:	930a      	str	r3, [sp, #40]	; 0x28
    6b6a:	4bb1      	ldr	r3, [pc, #708]	; (6e30 <_dtoa_r+0x348>)
    6b6c:	2a00      	cmp	r2, #0
    6b6e:	d001      	beq.n	6b74 <_dtoa_r+0x8c>
    6b70:	f000 fd8f 	bl	7692 <_dtoa_r+0xbaa>
    6b74:	f000 fd8f 	bl	7696 <_dtoa_r+0xbae>
    6b78:	2300      	movs	r3, #0
    6b7a:	602b      	str	r3, [r5, #0]
    6b7c:	e7e1      	b.n	6b42 <_dtoa_r+0x5a>
    6b7e:	9e06      	ldr	r6, [sp, #24]
    6b80:	9f07      	ldr	r7, [sp, #28]
    6b82:	2200      	movs	r2, #0
    6b84:	2300      	movs	r3, #0
    6b86:	0030      	movs	r0, r6
    6b88:	0039      	movs	r1, r7
    6b8a:	f001 ff3d 	bl	8a08 <__aeabi_dcmpeq>
    6b8e:	1e05      	subs	r5, r0, #0
    6b90:	d00e      	beq.n	6bb0 <_dtoa_r+0xc8>
    6b92:	2301      	movs	r3, #1
    6b94:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6b96:	6013      	str	r3, [r2, #0]
    6b98:	4ba6      	ldr	r3, [pc, #664]	; (6e34 <_dtoa_r+0x34c>)
    6b9a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6b9c:	930a      	str	r3, [sp, #40]	; 0x28
    6b9e:	2a00      	cmp	r2, #0
    6ba0:	d101      	bne.n	6ba6 <_dtoa_r+0xbe>
    6ba2:	f000 fd78 	bl	7696 <_dtoa_r+0xbae>
    6ba6:	4aa4      	ldr	r2, [pc, #656]	; (6e38 <_dtoa_r+0x350>)
    6ba8:	9926      	ldr	r1, [sp, #152]	; 0x98
    6baa:	600a      	str	r2, [r1, #0]
    6bac:	f000 fd73 	bl	7696 <_dtoa_r+0xbae>
    6bb0:	ab1a      	add	r3, sp, #104	; 0x68
    6bb2:	9301      	str	r3, [sp, #4]
    6bb4:	ab1b      	add	r3, sp, #108	; 0x6c
    6bb6:	9300      	str	r3, [sp, #0]
    6bb8:	0032      	movs	r2, r6
    6bba:	003b      	movs	r3, r7
    6bbc:	9804      	ldr	r0, [sp, #16]
    6bbe:	f001 fa1f 	bl	8000 <__d2b>
    6bc2:	0063      	lsls	r3, r4, #1
    6bc4:	9005      	str	r0, [sp, #20]
    6bc6:	0d5b      	lsrs	r3, r3, #21
    6bc8:	d100      	bne.n	6bcc <_dtoa_r+0xe4>
    6bca:	e07f      	b.n	6ccc <_dtoa_r+0x1e4>
    6bcc:	033a      	lsls	r2, r7, #12
    6bce:	4c9b      	ldr	r4, [pc, #620]	; (6e3c <_dtoa_r+0x354>)
    6bd0:	0b12      	lsrs	r2, r2, #12
    6bd2:	4314      	orrs	r4, r2
    6bd4:	0021      	movs	r1, r4
    6bd6:	4a9a      	ldr	r2, [pc, #616]	; (6e40 <_dtoa_r+0x358>)
    6bd8:	0030      	movs	r0, r6
    6bda:	9518      	str	r5, [sp, #96]	; 0x60
    6bdc:	189e      	adds	r6, r3, r2
    6bde:	2200      	movs	r2, #0
    6be0:	4b98      	ldr	r3, [pc, #608]	; (6e44 <_dtoa_r+0x35c>)
    6be2:	f003 fe59 	bl	a898 <__aeabi_dsub>
    6be6:	4a98      	ldr	r2, [pc, #608]	; (6e48 <_dtoa_r+0x360>)
    6be8:	4b98      	ldr	r3, [pc, #608]	; (6e4c <_dtoa_r+0x364>)
    6bea:	f003 fbd5 	bl	a398 <__aeabi_dmul>
    6bee:	4a98      	ldr	r2, [pc, #608]	; (6e50 <_dtoa_r+0x368>)
    6bf0:	4b98      	ldr	r3, [pc, #608]	; (6e54 <_dtoa_r+0x36c>)
    6bf2:	f002 fc8d 	bl	9510 <__aeabi_dadd>
    6bf6:	0004      	movs	r4, r0
    6bf8:	0030      	movs	r0, r6
    6bfa:	000d      	movs	r5, r1
    6bfc:	f004 f9b6 	bl	af6c <__aeabi_i2d>
    6c00:	4a95      	ldr	r2, [pc, #596]	; (6e58 <_dtoa_r+0x370>)
    6c02:	4b96      	ldr	r3, [pc, #600]	; (6e5c <_dtoa_r+0x374>)
    6c04:	f003 fbc8 	bl	a398 <__aeabi_dmul>
    6c08:	0002      	movs	r2, r0
    6c0a:	000b      	movs	r3, r1
    6c0c:	0020      	movs	r0, r4
    6c0e:	0029      	movs	r1, r5
    6c10:	f002 fc7e 	bl	9510 <__aeabi_dadd>
    6c14:	0004      	movs	r4, r0
    6c16:	000d      	movs	r5, r1
    6c18:	f004 f974 	bl	af04 <__aeabi_d2iz>
    6c1c:	2200      	movs	r2, #0
    6c1e:	9003      	str	r0, [sp, #12]
    6c20:	2300      	movs	r3, #0
    6c22:	0020      	movs	r0, r4
    6c24:	0029      	movs	r1, r5
    6c26:	f001 fef5 	bl	8a14 <__aeabi_dcmplt>
    6c2a:	2800      	cmp	r0, #0
    6c2c:	d00e      	beq.n	6c4c <_dtoa_r+0x164>
    6c2e:	9803      	ldr	r0, [sp, #12]
    6c30:	f004 f99c 	bl	af6c <__aeabi_i2d>
    6c34:	000b      	movs	r3, r1
    6c36:	0002      	movs	r2, r0
    6c38:	0029      	movs	r1, r5
    6c3a:	0020      	movs	r0, r4
    6c3c:	f001 fee4 	bl	8a08 <__aeabi_dcmpeq>
    6c40:	0003      	movs	r3, r0
    6c42:	4258      	negs	r0, r3
    6c44:	4158      	adcs	r0, r3
    6c46:	9b03      	ldr	r3, [sp, #12]
    6c48:	1a1b      	subs	r3, r3, r0
    6c4a:	9303      	str	r3, [sp, #12]
    6c4c:	2301      	movs	r3, #1
    6c4e:	9316      	str	r3, [sp, #88]	; 0x58
    6c50:	9b03      	ldr	r3, [sp, #12]
    6c52:	2b16      	cmp	r3, #22
    6c54:	d80f      	bhi.n	6c76 <_dtoa_r+0x18e>
    6c56:	4982      	ldr	r1, [pc, #520]	; (6e60 <_dtoa_r+0x378>)
    6c58:	00db      	lsls	r3, r3, #3
    6c5a:	18c9      	adds	r1, r1, r3
    6c5c:	6808      	ldr	r0, [r1, #0]
    6c5e:	6849      	ldr	r1, [r1, #4]
    6c60:	9a06      	ldr	r2, [sp, #24]
    6c62:	9b07      	ldr	r3, [sp, #28]
    6c64:	f001 feea 	bl	8a3c <__aeabi_dcmpgt>
    6c68:	2800      	cmp	r0, #0
    6c6a:	d04b      	beq.n	6d04 <_dtoa_r+0x21c>
    6c6c:	9b03      	ldr	r3, [sp, #12]
    6c6e:	3b01      	subs	r3, #1
    6c70:	9303      	str	r3, [sp, #12]
    6c72:	2300      	movs	r3, #0
    6c74:	9316      	str	r3, [sp, #88]	; 0x58
    6c76:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6c78:	1b9e      	subs	r6, r3, r6
    6c7a:	2300      	movs	r3, #0
    6c7c:	930b      	str	r3, [sp, #44]	; 0x2c
    6c7e:	0033      	movs	r3, r6
    6c80:	3b01      	subs	r3, #1
    6c82:	930c      	str	r3, [sp, #48]	; 0x30
    6c84:	d504      	bpl.n	6c90 <_dtoa_r+0x1a8>
    6c86:	2301      	movs	r3, #1
    6c88:	1b9b      	subs	r3, r3, r6
    6c8a:	930b      	str	r3, [sp, #44]	; 0x2c
    6c8c:	2300      	movs	r3, #0
    6c8e:	930c      	str	r3, [sp, #48]	; 0x30
    6c90:	9b03      	ldr	r3, [sp, #12]
    6c92:	2b00      	cmp	r3, #0
    6c94:	db38      	blt.n	6d08 <_dtoa_r+0x220>
    6c96:	9a03      	ldr	r2, [sp, #12]
    6c98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c9a:	4694      	mov	ip, r2
    6c9c:	4463      	add	r3, ip
    6c9e:	930c      	str	r3, [sp, #48]	; 0x30
    6ca0:	2300      	movs	r3, #0
    6ca2:	920f      	str	r2, [sp, #60]	; 0x3c
    6ca4:	9308      	str	r3, [sp, #32]
    6ca6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6ca8:	2501      	movs	r5, #1
    6caa:	2b09      	cmp	r3, #9
    6cac:	d900      	bls.n	6cb0 <_dtoa_r+0x1c8>
    6cae:	e091      	b.n	6dd4 <_dtoa_r+0x2ec>
    6cb0:	2b05      	cmp	r3, #5
    6cb2:	dd02      	ble.n	6cba <_dtoa_r+0x1d2>
    6cb4:	2500      	movs	r5, #0
    6cb6:	3b04      	subs	r3, #4
    6cb8:	9322      	str	r3, [sp, #136]	; 0x88
    6cba:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6cbc:	1e98      	subs	r0, r3, #2
    6cbe:	2803      	cmp	r0, #3
    6cc0:	d900      	bls.n	6cc4 <_dtoa_r+0x1dc>
    6cc2:	e091      	b.n	6de8 <_dtoa_r+0x300>
    6cc4:	f001 fd10 	bl	86e8 <__gnu_thumb1_case_uqi>
    6cc8:	76298482 	.word	0x76298482
    6ccc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6cce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    6cd0:	189e      	adds	r6, r3, r2
    6cd2:	4b64      	ldr	r3, [pc, #400]	; (6e64 <_dtoa_r+0x37c>)
    6cd4:	18f2      	adds	r2, r6, r3
    6cd6:	2a20      	cmp	r2, #32
    6cd8:	dd0f      	ble.n	6cfa <_dtoa_r+0x212>
    6cda:	4b63      	ldr	r3, [pc, #396]	; (6e68 <_dtoa_r+0x380>)
    6cdc:	9806      	ldr	r0, [sp, #24]
    6cde:	18f3      	adds	r3, r6, r3
    6ce0:	40d8      	lsrs	r0, r3
    6ce2:	2340      	movs	r3, #64	; 0x40
    6ce4:	1a9b      	subs	r3, r3, r2
    6ce6:	409c      	lsls	r4, r3
    6ce8:	4320      	orrs	r0, r4
    6cea:	f004 f981 	bl	aff0 <__aeabi_ui2d>
    6cee:	2301      	movs	r3, #1
    6cf0:	4c5e      	ldr	r4, [pc, #376]	; (6e6c <_dtoa_r+0x384>)
    6cf2:	3e01      	subs	r6, #1
    6cf4:	1909      	adds	r1, r1, r4
    6cf6:	9318      	str	r3, [sp, #96]	; 0x60
    6cf8:	e771      	b.n	6bde <_dtoa_r+0xf6>
    6cfa:	2320      	movs	r3, #32
    6cfc:	9806      	ldr	r0, [sp, #24]
    6cfe:	1a9b      	subs	r3, r3, r2
    6d00:	4098      	lsls	r0, r3
    6d02:	e7f2      	b.n	6cea <_dtoa_r+0x202>
    6d04:	9016      	str	r0, [sp, #88]	; 0x58
    6d06:	e7b6      	b.n	6c76 <_dtoa_r+0x18e>
    6d08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d0a:	9a03      	ldr	r2, [sp, #12]
    6d0c:	1a9b      	subs	r3, r3, r2
    6d0e:	930b      	str	r3, [sp, #44]	; 0x2c
    6d10:	4253      	negs	r3, r2
    6d12:	9308      	str	r3, [sp, #32]
    6d14:	2300      	movs	r3, #0
    6d16:	930f      	str	r3, [sp, #60]	; 0x3c
    6d18:	e7c5      	b.n	6ca6 <_dtoa_r+0x1be>
    6d1a:	2301      	movs	r3, #1
    6d1c:	930e      	str	r3, [sp, #56]	; 0x38
    6d1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6d20:	2b00      	cmp	r3, #0
    6d22:	dd65      	ble.n	6df0 <_dtoa_r+0x308>
    6d24:	001f      	movs	r7, r3
    6d26:	930d      	str	r3, [sp, #52]	; 0x34
    6d28:	9a04      	ldr	r2, [sp, #16]
    6d2a:	6a54      	ldr	r4, [r2, #36]	; 0x24
    6d2c:	2200      	movs	r2, #0
    6d2e:	6062      	str	r2, [r4, #4]
    6d30:	3204      	adds	r2, #4
    6d32:	0011      	movs	r1, r2
    6d34:	3114      	adds	r1, #20
    6d36:	4299      	cmp	r1, r3
    6d38:	d95f      	bls.n	6dfa <_dtoa_r+0x312>
    6d3a:	6861      	ldr	r1, [r4, #4]
    6d3c:	9804      	ldr	r0, [sp, #16]
    6d3e:	f000 fed0 	bl	7ae2 <_Balloc>
    6d42:	9b04      	ldr	r3, [sp, #16]
    6d44:	6020      	str	r0, [r4, #0]
    6d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6d48:	681b      	ldr	r3, [r3, #0]
    6d4a:	930a      	str	r3, [sp, #40]	; 0x28
    6d4c:	2f0e      	cmp	r7, #14
    6d4e:	d900      	bls.n	6d52 <_dtoa_r+0x26a>
    6d50:	e105      	b.n	6f5e <_dtoa_r+0x476>
    6d52:	2d00      	cmp	r5, #0
    6d54:	d100      	bne.n	6d58 <_dtoa_r+0x270>
    6d56:	e102      	b.n	6f5e <_dtoa_r+0x476>
    6d58:	9b06      	ldr	r3, [sp, #24]
    6d5a:	9c07      	ldr	r4, [sp, #28]
    6d5c:	9314      	str	r3, [sp, #80]	; 0x50
    6d5e:	9415      	str	r4, [sp, #84]	; 0x54
    6d60:	9b03      	ldr	r3, [sp, #12]
    6d62:	2b00      	cmp	r3, #0
    6d64:	dc00      	bgt.n	6d68 <_dtoa_r+0x280>
    6d66:	e085      	b.n	6e74 <_dtoa_r+0x38c>
    6d68:	001a      	movs	r2, r3
    6d6a:	210f      	movs	r1, #15
    6d6c:	4b3c      	ldr	r3, [pc, #240]	; (6e60 <_dtoa_r+0x378>)
    6d6e:	400a      	ands	r2, r1
    6d70:	00d2      	lsls	r2, r2, #3
    6d72:	189b      	adds	r3, r3, r2
    6d74:	685c      	ldr	r4, [r3, #4]
    6d76:	681b      	ldr	r3, [r3, #0]
    6d78:	9310      	str	r3, [sp, #64]	; 0x40
    6d7a:	9411      	str	r4, [sp, #68]	; 0x44
    6d7c:	9b03      	ldr	r3, [sp, #12]
    6d7e:	2402      	movs	r4, #2
    6d80:	111d      	asrs	r5, r3, #4
    6d82:	06eb      	lsls	r3, r5, #27
    6d84:	d50a      	bpl.n	6d9c <_dtoa_r+0x2b4>
    6d86:	4b3a      	ldr	r3, [pc, #232]	; (6e70 <_dtoa_r+0x388>)
    6d88:	400d      	ands	r5, r1
    6d8a:	6a1a      	ldr	r2, [r3, #32]
    6d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6d8e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6d90:	9915      	ldr	r1, [sp, #84]	; 0x54
    6d92:	f002 fecd 	bl	9b30 <__aeabi_ddiv>
    6d96:	9006      	str	r0, [sp, #24]
    6d98:	9107      	str	r1, [sp, #28]
    6d9a:	3401      	adds	r4, #1
    6d9c:	4e34      	ldr	r6, [pc, #208]	; (6e70 <_dtoa_r+0x388>)
    6d9e:	2d00      	cmp	r5, #0
    6da0:	d130      	bne.n	6e04 <_dtoa_r+0x31c>
    6da2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6da4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6da6:	9806      	ldr	r0, [sp, #24]
    6da8:	9907      	ldr	r1, [sp, #28]
    6daa:	f002 fec1 	bl	9b30 <__aeabi_ddiv>
    6dae:	9006      	str	r0, [sp, #24]
    6db0:	9107      	str	r1, [sp, #28]
    6db2:	e07a      	b.n	6eaa <_dtoa_r+0x3c2>
    6db4:	2301      	movs	r3, #1
    6db6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    6db8:	930e      	str	r3, [sp, #56]	; 0x38
    6dba:	4694      	mov	ip, r2
    6dbc:	9b03      	ldr	r3, [sp, #12]
    6dbe:	4463      	add	r3, ip
    6dc0:	1c5f      	adds	r7, r3, #1
    6dc2:	930d      	str	r3, [sp, #52]	; 0x34
    6dc4:	1e3b      	subs	r3, r7, #0
    6dc6:	dcaf      	bgt.n	6d28 <_dtoa_r+0x240>
    6dc8:	2301      	movs	r3, #1
    6dca:	e7ad      	b.n	6d28 <_dtoa_r+0x240>
    6dcc:	2300      	movs	r3, #0
    6dce:	e7a5      	b.n	6d1c <_dtoa_r+0x234>
    6dd0:	2300      	movs	r3, #0
    6dd2:	e7f0      	b.n	6db6 <_dtoa_r+0x2ce>
    6dd4:	2300      	movs	r3, #0
    6dd6:	950e      	str	r5, [sp, #56]	; 0x38
    6dd8:	9322      	str	r3, [sp, #136]	; 0x88
    6dda:	3b01      	subs	r3, #1
    6ddc:	2200      	movs	r2, #0
    6dde:	930d      	str	r3, [sp, #52]	; 0x34
    6de0:	001f      	movs	r7, r3
    6de2:	3313      	adds	r3, #19
    6de4:	9223      	str	r2, [sp, #140]	; 0x8c
    6de6:	e79f      	b.n	6d28 <_dtoa_r+0x240>
    6de8:	2301      	movs	r3, #1
    6dea:	930e      	str	r3, [sp, #56]	; 0x38
    6dec:	3b02      	subs	r3, #2
    6dee:	e7f5      	b.n	6ddc <_dtoa_r+0x2f4>
    6df0:	2301      	movs	r3, #1
    6df2:	930d      	str	r3, [sp, #52]	; 0x34
    6df4:	001f      	movs	r7, r3
    6df6:	001a      	movs	r2, r3
    6df8:	e7f4      	b.n	6de4 <_dtoa_r+0x2fc>
    6dfa:	6861      	ldr	r1, [r4, #4]
    6dfc:	0052      	lsls	r2, r2, #1
    6dfe:	3101      	adds	r1, #1
    6e00:	6061      	str	r1, [r4, #4]
    6e02:	e796      	b.n	6d32 <_dtoa_r+0x24a>
    6e04:	2301      	movs	r3, #1
    6e06:	421d      	tst	r5, r3
    6e08:	d008      	beq.n	6e1c <_dtoa_r+0x334>
    6e0a:	9810      	ldr	r0, [sp, #64]	; 0x40
    6e0c:	9911      	ldr	r1, [sp, #68]	; 0x44
    6e0e:	18e4      	adds	r4, r4, r3
    6e10:	6832      	ldr	r2, [r6, #0]
    6e12:	6873      	ldr	r3, [r6, #4]
    6e14:	f003 fac0 	bl	a398 <__aeabi_dmul>
    6e18:	9010      	str	r0, [sp, #64]	; 0x40
    6e1a:	9111      	str	r1, [sp, #68]	; 0x44
    6e1c:	106d      	asrs	r5, r5, #1
    6e1e:	3608      	adds	r6, #8
    6e20:	e7bd      	b.n	6d9e <_dtoa_r+0x2b6>
    6e22:	46c0      	nop			; (mov r8, r8)
    6e24:	7ff00000 	.word	0x7ff00000
    6e28:	0000270f 	.word	0x0000270f
    6e2c:	0000b485 	.word	0x0000b485
    6e30:	0000b488 	.word	0x0000b488
    6e34:	0000b458 	.word	0x0000b458
    6e38:	0000b459 	.word	0x0000b459
    6e3c:	3ff00000 	.word	0x3ff00000
    6e40:	fffffc01 	.word	0xfffffc01
    6e44:	3ff80000 	.word	0x3ff80000
    6e48:	636f4361 	.word	0x636f4361
    6e4c:	3fd287a7 	.word	0x3fd287a7
    6e50:	8b60c8b3 	.word	0x8b60c8b3
    6e54:	3fc68a28 	.word	0x3fc68a28
    6e58:	509f79fb 	.word	0x509f79fb
    6e5c:	3fd34413 	.word	0x3fd34413
    6e60:	0000b518 	.word	0x0000b518
    6e64:	00000432 	.word	0x00000432
    6e68:	00000412 	.word	0x00000412
    6e6c:	fe100000 	.word	0xfe100000
    6e70:	0000b4f0 	.word	0x0000b4f0
    6e74:	9b03      	ldr	r3, [sp, #12]
    6e76:	2402      	movs	r4, #2
    6e78:	2b00      	cmp	r3, #0
    6e7a:	d016      	beq.n	6eaa <_dtoa_r+0x3c2>
    6e7c:	9814      	ldr	r0, [sp, #80]	; 0x50
    6e7e:	9915      	ldr	r1, [sp, #84]	; 0x54
    6e80:	425d      	negs	r5, r3
    6e82:	230f      	movs	r3, #15
    6e84:	4aca      	ldr	r2, [pc, #808]	; (71b0 <_dtoa_r+0x6c8>)
    6e86:	402b      	ands	r3, r5
    6e88:	00db      	lsls	r3, r3, #3
    6e8a:	18d3      	adds	r3, r2, r3
    6e8c:	681a      	ldr	r2, [r3, #0]
    6e8e:	685b      	ldr	r3, [r3, #4]
    6e90:	f003 fa82 	bl	a398 <__aeabi_dmul>
    6e94:	2300      	movs	r3, #0
    6e96:	9006      	str	r0, [sp, #24]
    6e98:	9107      	str	r1, [sp, #28]
    6e9a:	4ec6      	ldr	r6, [pc, #792]	; (71b4 <_dtoa_r+0x6cc>)
    6e9c:	112d      	asrs	r5, r5, #4
    6e9e:	2d00      	cmp	r5, #0
    6ea0:	d000      	beq.n	6ea4 <_dtoa_r+0x3bc>
    6ea2:	e08c      	b.n	6fbe <_dtoa_r+0x4d6>
    6ea4:	2b00      	cmp	r3, #0
    6ea6:	d000      	beq.n	6eaa <_dtoa_r+0x3c2>
    6ea8:	e781      	b.n	6dae <_dtoa_r+0x2c6>
    6eaa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6eac:	2b00      	cmp	r3, #0
    6eae:	d100      	bne.n	6eb2 <_dtoa_r+0x3ca>
    6eb0:	e091      	b.n	6fd6 <_dtoa_r+0x4ee>
    6eb2:	9a06      	ldr	r2, [sp, #24]
    6eb4:	9b07      	ldr	r3, [sp, #28]
    6eb6:	9210      	str	r2, [sp, #64]	; 0x40
    6eb8:	9311      	str	r3, [sp, #68]	; 0x44
    6eba:	9810      	ldr	r0, [sp, #64]	; 0x40
    6ebc:	9911      	ldr	r1, [sp, #68]	; 0x44
    6ebe:	2200      	movs	r2, #0
    6ec0:	4bbd      	ldr	r3, [pc, #756]	; (71b8 <_dtoa_r+0x6d0>)
    6ec2:	f001 fda7 	bl	8a14 <__aeabi_dcmplt>
    6ec6:	2800      	cmp	r0, #0
    6ec8:	d100      	bne.n	6ecc <_dtoa_r+0x3e4>
    6eca:	e084      	b.n	6fd6 <_dtoa_r+0x4ee>
    6ecc:	2f00      	cmp	r7, #0
    6ece:	d100      	bne.n	6ed2 <_dtoa_r+0x3ea>
    6ed0:	e081      	b.n	6fd6 <_dtoa_r+0x4ee>
    6ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6ed4:	2b00      	cmp	r3, #0
    6ed6:	dd3e      	ble.n	6f56 <_dtoa_r+0x46e>
    6ed8:	9810      	ldr	r0, [sp, #64]	; 0x40
    6eda:	9911      	ldr	r1, [sp, #68]	; 0x44
    6edc:	9b03      	ldr	r3, [sp, #12]
    6ede:	2200      	movs	r2, #0
    6ee0:	1e5e      	subs	r6, r3, #1
    6ee2:	4bb6      	ldr	r3, [pc, #728]	; (71bc <_dtoa_r+0x6d4>)
    6ee4:	f003 fa58 	bl	a398 <__aeabi_dmul>
    6ee8:	9006      	str	r0, [sp, #24]
    6eea:	9107      	str	r1, [sp, #28]
    6eec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6eee:	3401      	adds	r4, #1
    6ef0:	0020      	movs	r0, r4
    6ef2:	f004 f83b 	bl	af6c <__aeabi_i2d>
    6ef6:	9a06      	ldr	r2, [sp, #24]
    6ef8:	9b07      	ldr	r3, [sp, #28]
    6efa:	f003 fa4d 	bl	a398 <__aeabi_dmul>
    6efe:	2200      	movs	r2, #0
    6f00:	4baf      	ldr	r3, [pc, #700]	; (71c0 <_dtoa_r+0x6d8>)
    6f02:	f002 fb05 	bl	9510 <__aeabi_dadd>
    6f06:	9012      	str	r0, [sp, #72]	; 0x48
    6f08:	9113      	str	r1, [sp, #76]	; 0x4c
    6f0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6f0c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    6f0e:	4aad      	ldr	r2, [pc, #692]	; (71c4 <_dtoa_r+0x6dc>)
    6f10:	9310      	str	r3, [sp, #64]	; 0x40
    6f12:	9411      	str	r4, [sp, #68]	; 0x44
    6f14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6f16:	189c      	adds	r4, r3, r2
    6f18:	9411      	str	r4, [sp, #68]	; 0x44
    6f1a:	2d00      	cmp	r5, #0
    6f1c:	d15e      	bne.n	6fdc <_dtoa_r+0x4f4>
    6f1e:	9806      	ldr	r0, [sp, #24]
    6f20:	9907      	ldr	r1, [sp, #28]
    6f22:	2200      	movs	r2, #0
    6f24:	4ba8      	ldr	r3, [pc, #672]	; (71c8 <_dtoa_r+0x6e0>)
    6f26:	f003 fcb7 	bl	a898 <__aeabi_dsub>
    6f2a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6f2c:	0023      	movs	r3, r4
    6f2e:	9006      	str	r0, [sp, #24]
    6f30:	9107      	str	r1, [sp, #28]
    6f32:	f001 fd83 	bl	8a3c <__aeabi_dcmpgt>
    6f36:	2800      	cmp	r0, #0
    6f38:	d000      	beq.n	6f3c <_dtoa_r+0x454>
    6f3a:	e301      	b.n	7540 <_dtoa_r+0xa58>
    6f3c:	48a3      	ldr	r0, [pc, #652]	; (71cc <_dtoa_r+0x6e4>)
    6f3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6f40:	4684      	mov	ip, r0
    6f42:	4461      	add	r1, ip
    6f44:	000b      	movs	r3, r1
    6f46:	9806      	ldr	r0, [sp, #24]
    6f48:	9907      	ldr	r1, [sp, #28]
    6f4a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6f4c:	f001 fd62 	bl	8a14 <__aeabi_dcmplt>
    6f50:	2800      	cmp	r0, #0
    6f52:	d000      	beq.n	6f56 <_dtoa_r+0x46e>
    6f54:	e2e8      	b.n	7528 <_dtoa_r+0xa40>
    6f56:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6f58:	9c15      	ldr	r4, [sp, #84]	; 0x54
    6f5a:	9306      	str	r3, [sp, #24]
    6f5c:	9407      	str	r4, [sp, #28]
    6f5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6f60:	2b00      	cmp	r3, #0
    6f62:	da00      	bge.n	6f66 <_dtoa_r+0x47e>
    6f64:	e157      	b.n	7216 <_dtoa_r+0x72e>
    6f66:	9a03      	ldr	r2, [sp, #12]
    6f68:	2a0e      	cmp	r2, #14
    6f6a:	dd00      	ble.n	6f6e <_dtoa_r+0x486>
    6f6c:	e153      	b.n	7216 <_dtoa_r+0x72e>
    6f6e:	4b90      	ldr	r3, [pc, #576]	; (71b0 <_dtoa_r+0x6c8>)
    6f70:	00d2      	lsls	r2, r2, #3
    6f72:	189b      	adds	r3, r3, r2
    6f74:	685c      	ldr	r4, [r3, #4]
    6f76:	681b      	ldr	r3, [r3, #0]
    6f78:	9308      	str	r3, [sp, #32]
    6f7a:	9409      	str	r4, [sp, #36]	; 0x24
    6f7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6f7e:	2b00      	cmp	r3, #0
    6f80:	db00      	blt.n	6f84 <_dtoa_r+0x49c>
    6f82:	e0ce      	b.n	7122 <_dtoa_r+0x63a>
    6f84:	2f00      	cmp	r7, #0
    6f86:	dd00      	ble.n	6f8a <_dtoa_r+0x4a2>
    6f88:	e0cb      	b.n	7122 <_dtoa_r+0x63a>
    6f8a:	d000      	beq.n	6f8e <_dtoa_r+0x4a6>
    6f8c:	e2cf      	b.n	752e <_dtoa_r+0xa46>
    6f8e:	9808      	ldr	r0, [sp, #32]
    6f90:	9909      	ldr	r1, [sp, #36]	; 0x24
    6f92:	2200      	movs	r2, #0
    6f94:	4b8c      	ldr	r3, [pc, #560]	; (71c8 <_dtoa_r+0x6e0>)
    6f96:	f003 f9ff 	bl	a398 <__aeabi_dmul>
    6f9a:	9a06      	ldr	r2, [sp, #24]
    6f9c:	9b07      	ldr	r3, [sp, #28]
    6f9e:	f001 fd57 	bl	8a50 <__aeabi_dcmpge>
    6fa2:	003e      	movs	r6, r7
    6fa4:	9708      	str	r7, [sp, #32]
    6fa6:	2800      	cmp	r0, #0
    6fa8:	d000      	beq.n	6fac <_dtoa_r+0x4c4>
    6faa:	e2a4      	b.n	74f6 <_dtoa_r+0xa0e>
    6fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6fb0:	1c5d      	adds	r5, r3, #1
    6fb2:	2331      	movs	r3, #49	; 0x31
    6fb4:	7013      	strb	r3, [r2, #0]
    6fb6:	9b03      	ldr	r3, [sp, #12]
    6fb8:	3301      	adds	r3, #1
    6fba:	9303      	str	r3, [sp, #12]
    6fbc:	e29f      	b.n	74fe <_dtoa_r+0xa16>
    6fbe:	2201      	movs	r2, #1
    6fc0:	4215      	tst	r5, r2
    6fc2:	d005      	beq.n	6fd0 <_dtoa_r+0x4e8>
    6fc4:	18a4      	adds	r4, r4, r2
    6fc6:	6832      	ldr	r2, [r6, #0]
    6fc8:	6873      	ldr	r3, [r6, #4]
    6fca:	f003 f9e5 	bl	a398 <__aeabi_dmul>
    6fce:	2301      	movs	r3, #1
    6fd0:	106d      	asrs	r5, r5, #1
    6fd2:	3608      	adds	r6, #8
    6fd4:	e763      	b.n	6e9e <_dtoa_r+0x3b6>
    6fd6:	9e03      	ldr	r6, [sp, #12]
    6fd8:	003d      	movs	r5, r7
    6fda:	e789      	b.n	6ef0 <_dtoa_r+0x408>
    6fdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6fde:	1e69      	subs	r1, r5, #1
    6fe0:	1952      	adds	r2, r2, r5
    6fe2:	9217      	str	r2, [sp, #92]	; 0x5c
    6fe4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6fe6:	4b72      	ldr	r3, [pc, #456]	; (71b0 <_dtoa_r+0x6c8>)
    6fe8:	00c9      	lsls	r1, r1, #3
    6fea:	2a00      	cmp	r2, #0
    6fec:	d04a      	beq.n	7084 <_dtoa_r+0x59c>
    6fee:	185b      	adds	r3, r3, r1
    6ff0:	681a      	ldr	r2, [r3, #0]
    6ff2:	685b      	ldr	r3, [r3, #4]
    6ff4:	2000      	movs	r0, #0
    6ff6:	4976      	ldr	r1, [pc, #472]	; (71d0 <_dtoa_r+0x6e8>)
    6ff8:	f002 fd9a 	bl	9b30 <__aeabi_ddiv>
    6ffc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6ffe:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7000:	f003 fc4a 	bl	a898 <__aeabi_dsub>
    7004:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7006:	9010      	str	r0, [sp, #64]	; 0x40
    7008:	9111      	str	r1, [sp, #68]	; 0x44
    700a:	9312      	str	r3, [sp, #72]	; 0x48
    700c:	9806      	ldr	r0, [sp, #24]
    700e:	9907      	ldr	r1, [sp, #28]
    7010:	f003 ff78 	bl	af04 <__aeabi_d2iz>
    7014:	0004      	movs	r4, r0
    7016:	f003 ffa9 	bl	af6c <__aeabi_i2d>
    701a:	0002      	movs	r2, r0
    701c:	000b      	movs	r3, r1
    701e:	9806      	ldr	r0, [sp, #24]
    7020:	9907      	ldr	r1, [sp, #28]
    7022:	f003 fc39 	bl	a898 <__aeabi_dsub>
    7026:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7028:	3430      	adds	r4, #48	; 0x30
    702a:	1c5d      	adds	r5, r3, #1
    702c:	701c      	strb	r4, [r3, #0]
    702e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7030:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7032:	9006      	str	r0, [sp, #24]
    7034:	9107      	str	r1, [sp, #28]
    7036:	f001 fced 	bl	8a14 <__aeabi_dcmplt>
    703a:	2800      	cmp	r0, #0
    703c:	d165      	bne.n	710a <_dtoa_r+0x622>
    703e:	9a06      	ldr	r2, [sp, #24]
    7040:	9b07      	ldr	r3, [sp, #28]
    7042:	2000      	movs	r0, #0
    7044:	495c      	ldr	r1, [pc, #368]	; (71b8 <_dtoa_r+0x6d0>)
    7046:	f003 fc27 	bl	a898 <__aeabi_dsub>
    704a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    704c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    704e:	f001 fce1 	bl	8a14 <__aeabi_dcmplt>
    7052:	2800      	cmp	r0, #0
    7054:	d000      	beq.n	7058 <_dtoa_r+0x570>
    7056:	e0be      	b.n	71d6 <_dtoa_r+0x6ee>
    7058:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    705a:	429d      	cmp	r5, r3
    705c:	d100      	bne.n	7060 <_dtoa_r+0x578>
    705e:	e77a      	b.n	6f56 <_dtoa_r+0x46e>
    7060:	9810      	ldr	r0, [sp, #64]	; 0x40
    7062:	9911      	ldr	r1, [sp, #68]	; 0x44
    7064:	2200      	movs	r2, #0
    7066:	4b55      	ldr	r3, [pc, #340]	; (71bc <_dtoa_r+0x6d4>)
    7068:	f003 f996 	bl	a398 <__aeabi_dmul>
    706c:	2200      	movs	r2, #0
    706e:	9010      	str	r0, [sp, #64]	; 0x40
    7070:	9111      	str	r1, [sp, #68]	; 0x44
    7072:	9806      	ldr	r0, [sp, #24]
    7074:	9907      	ldr	r1, [sp, #28]
    7076:	4b51      	ldr	r3, [pc, #324]	; (71bc <_dtoa_r+0x6d4>)
    7078:	f003 f98e 	bl	a398 <__aeabi_dmul>
    707c:	9512      	str	r5, [sp, #72]	; 0x48
    707e:	9006      	str	r0, [sp, #24]
    7080:	9107      	str	r1, [sp, #28]
    7082:	e7c3      	b.n	700c <_dtoa_r+0x524>
    7084:	1859      	adds	r1, r3, r1
    7086:	6808      	ldr	r0, [r1, #0]
    7088:	6849      	ldr	r1, [r1, #4]
    708a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    708c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    708e:	f003 f983 	bl	a398 <__aeabi_dmul>
    7092:	9010      	str	r0, [sp, #64]	; 0x40
    7094:	9111      	str	r1, [sp, #68]	; 0x44
    7096:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    7098:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    709a:	9806      	ldr	r0, [sp, #24]
    709c:	9907      	ldr	r1, [sp, #28]
    709e:	f003 ff31 	bl	af04 <__aeabi_d2iz>
    70a2:	9012      	str	r0, [sp, #72]	; 0x48
    70a4:	f003 ff62 	bl	af6c <__aeabi_i2d>
    70a8:	0002      	movs	r2, r0
    70aa:	000b      	movs	r3, r1
    70ac:	9806      	ldr	r0, [sp, #24]
    70ae:	9907      	ldr	r1, [sp, #28]
    70b0:	f003 fbf2 	bl	a898 <__aeabi_dsub>
    70b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    70b6:	9006      	str	r0, [sp, #24]
    70b8:	9107      	str	r1, [sp, #28]
    70ba:	3330      	adds	r3, #48	; 0x30
    70bc:	7023      	strb	r3, [r4, #0]
    70be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    70c0:	3401      	adds	r4, #1
    70c2:	2200      	movs	r2, #0
    70c4:	42a3      	cmp	r3, r4
    70c6:	d124      	bne.n	7112 <_dtoa_r+0x62a>
    70c8:	4b41      	ldr	r3, [pc, #260]	; (71d0 <_dtoa_r+0x6e8>)
    70ca:	9810      	ldr	r0, [sp, #64]	; 0x40
    70cc:	9911      	ldr	r1, [sp, #68]	; 0x44
    70ce:	f002 fa1f 	bl	9510 <__aeabi_dadd>
    70d2:	0002      	movs	r2, r0
    70d4:	000b      	movs	r3, r1
    70d6:	9806      	ldr	r0, [sp, #24]
    70d8:	9907      	ldr	r1, [sp, #28]
    70da:	f001 fcaf 	bl	8a3c <__aeabi_dcmpgt>
    70de:	2800      	cmp	r0, #0
    70e0:	d000      	beq.n	70e4 <_dtoa_r+0x5fc>
    70e2:	e078      	b.n	71d6 <_dtoa_r+0x6ee>
    70e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    70e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    70e8:	2000      	movs	r0, #0
    70ea:	4939      	ldr	r1, [pc, #228]	; (71d0 <_dtoa_r+0x6e8>)
    70ec:	f003 fbd4 	bl	a898 <__aeabi_dsub>
    70f0:	0002      	movs	r2, r0
    70f2:	000b      	movs	r3, r1
    70f4:	9806      	ldr	r0, [sp, #24]
    70f6:	9907      	ldr	r1, [sp, #28]
    70f8:	f001 fc8c 	bl	8a14 <__aeabi_dcmplt>
    70fc:	2800      	cmp	r0, #0
    70fe:	d100      	bne.n	7102 <_dtoa_r+0x61a>
    7100:	e729      	b.n	6f56 <_dtoa_r+0x46e>
    7102:	1e6b      	subs	r3, r5, #1
    7104:	781a      	ldrb	r2, [r3, #0]
    7106:	2a30      	cmp	r2, #48	; 0x30
    7108:	d001      	beq.n	710e <_dtoa_r+0x626>
    710a:	9603      	str	r6, [sp, #12]
    710c:	e03f      	b.n	718e <_dtoa_r+0x6a6>
    710e:	001d      	movs	r5, r3
    7110:	e7f7      	b.n	7102 <_dtoa_r+0x61a>
    7112:	9806      	ldr	r0, [sp, #24]
    7114:	9907      	ldr	r1, [sp, #28]
    7116:	4b29      	ldr	r3, [pc, #164]	; (71bc <_dtoa_r+0x6d4>)
    7118:	f003 f93e 	bl	a398 <__aeabi_dmul>
    711c:	9006      	str	r0, [sp, #24]
    711e:	9107      	str	r1, [sp, #28]
    7120:	e7bb      	b.n	709a <_dtoa_r+0x5b2>
    7122:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    7124:	9a08      	ldr	r2, [sp, #32]
    7126:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7128:	9806      	ldr	r0, [sp, #24]
    712a:	9907      	ldr	r1, [sp, #28]
    712c:	f002 fd00 	bl	9b30 <__aeabi_ddiv>
    7130:	f003 fee8 	bl	af04 <__aeabi_d2iz>
    7134:	0004      	movs	r4, r0
    7136:	f003 ff19 	bl	af6c <__aeabi_i2d>
    713a:	9a08      	ldr	r2, [sp, #32]
    713c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    713e:	f003 f92b 	bl	a398 <__aeabi_dmul>
    7142:	000b      	movs	r3, r1
    7144:	0002      	movs	r2, r0
    7146:	9806      	ldr	r0, [sp, #24]
    7148:	9907      	ldr	r1, [sp, #28]
    714a:	f003 fba5 	bl	a898 <__aeabi_dsub>
    714e:	0023      	movs	r3, r4
    7150:	3330      	adds	r3, #48	; 0x30
    7152:	7033      	strb	r3, [r6, #0]
    7154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7156:	1c75      	adds	r5, r6, #1
    7158:	1aeb      	subs	r3, r5, r3
    715a:	429f      	cmp	r7, r3
    715c:	d14c      	bne.n	71f8 <_dtoa_r+0x710>
    715e:	0002      	movs	r2, r0
    7160:	000b      	movs	r3, r1
    7162:	f002 f9d5 	bl	9510 <__aeabi_dadd>
    7166:	0006      	movs	r6, r0
    7168:	000f      	movs	r7, r1
    716a:	0002      	movs	r2, r0
    716c:	000b      	movs	r3, r1
    716e:	9808      	ldr	r0, [sp, #32]
    7170:	9909      	ldr	r1, [sp, #36]	; 0x24
    7172:	f001 fc4f 	bl	8a14 <__aeabi_dcmplt>
    7176:	2800      	cmp	r0, #0
    7178:	d12c      	bne.n	71d4 <_dtoa_r+0x6ec>
    717a:	9808      	ldr	r0, [sp, #32]
    717c:	9909      	ldr	r1, [sp, #36]	; 0x24
    717e:	0032      	movs	r2, r6
    7180:	003b      	movs	r3, r7
    7182:	f001 fc41 	bl	8a08 <__aeabi_dcmpeq>
    7186:	2800      	cmp	r0, #0
    7188:	d001      	beq.n	718e <_dtoa_r+0x6a6>
    718a:	07e3      	lsls	r3, r4, #31
    718c:	d422      	bmi.n	71d4 <_dtoa_r+0x6ec>
    718e:	9905      	ldr	r1, [sp, #20]
    7190:	9804      	ldr	r0, [sp, #16]
    7192:	f000 fcde 	bl	7b52 <_Bfree>
    7196:	2300      	movs	r3, #0
    7198:	702b      	strb	r3, [r5, #0]
    719a:	9b03      	ldr	r3, [sp, #12]
    719c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    719e:	3301      	adds	r3, #1
    71a0:	6013      	str	r3, [r2, #0]
    71a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    71a4:	2b00      	cmp	r3, #0
    71a6:	d100      	bne.n	71aa <_dtoa_r+0x6c2>
    71a8:	e275      	b.n	7696 <_dtoa_r+0xbae>
    71aa:	601d      	str	r5, [r3, #0]
    71ac:	e273      	b.n	7696 <_dtoa_r+0xbae>
    71ae:	46c0      	nop			; (mov r8, r8)
    71b0:	0000b518 	.word	0x0000b518
    71b4:	0000b4f0 	.word	0x0000b4f0
    71b8:	3ff00000 	.word	0x3ff00000
    71bc:	40240000 	.word	0x40240000
    71c0:	401c0000 	.word	0x401c0000
    71c4:	fcc00000 	.word	0xfcc00000
    71c8:	40140000 	.word	0x40140000
    71cc:	7cc00000 	.word	0x7cc00000
    71d0:	3fe00000 	.word	0x3fe00000
    71d4:	9e03      	ldr	r6, [sp, #12]
    71d6:	1e6b      	subs	r3, r5, #1
    71d8:	781a      	ldrb	r2, [r3, #0]
    71da:	2a39      	cmp	r2, #57	; 0x39
    71dc:	d106      	bne.n	71ec <_dtoa_r+0x704>
    71de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    71e0:	429a      	cmp	r2, r3
    71e2:	d107      	bne.n	71f4 <_dtoa_r+0x70c>
    71e4:	2330      	movs	r3, #48	; 0x30
    71e6:	7013      	strb	r3, [r2, #0]
    71e8:	0013      	movs	r3, r2
    71ea:	3601      	adds	r6, #1
    71ec:	781a      	ldrb	r2, [r3, #0]
    71ee:	3201      	adds	r2, #1
    71f0:	701a      	strb	r2, [r3, #0]
    71f2:	e78a      	b.n	710a <_dtoa_r+0x622>
    71f4:	001d      	movs	r5, r3
    71f6:	e7ee      	b.n	71d6 <_dtoa_r+0x6ee>
    71f8:	2200      	movs	r2, #0
    71fa:	4bcf      	ldr	r3, [pc, #828]	; (7538 <_dtoa_r+0xa50>)
    71fc:	f003 f8cc 	bl	a398 <__aeabi_dmul>
    7200:	2200      	movs	r2, #0
    7202:	2300      	movs	r3, #0
    7204:	9006      	str	r0, [sp, #24]
    7206:	9107      	str	r1, [sp, #28]
    7208:	002e      	movs	r6, r5
    720a:	f001 fbfd 	bl	8a08 <__aeabi_dcmpeq>
    720e:	2800      	cmp	r0, #0
    7210:	d100      	bne.n	7214 <_dtoa_r+0x72c>
    7212:	e787      	b.n	7124 <_dtoa_r+0x63c>
    7214:	e7bb      	b.n	718e <_dtoa_r+0x6a6>
    7216:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    7218:	2a00      	cmp	r2, #0
    721a:	d100      	bne.n	721e <_dtoa_r+0x736>
    721c:	e087      	b.n	732e <_dtoa_r+0x846>
    721e:	9a22      	ldr	r2, [sp, #136]	; 0x88
    7220:	2a01      	cmp	r2, #1
    7222:	dc6e      	bgt.n	7302 <_dtoa_r+0x81a>
    7224:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7226:	2a00      	cmp	r2, #0
    7228:	d067      	beq.n	72fa <_dtoa_r+0x812>
    722a:	4ac4      	ldr	r2, [pc, #784]	; (753c <_dtoa_r+0xa54>)
    722c:	189b      	adds	r3, r3, r2
    722e:	9d08      	ldr	r5, [sp, #32]
    7230:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    7232:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7234:	2101      	movs	r1, #1
    7236:	18d2      	adds	r2, r2, r3
    7238:	920b      	str	r2, [sp, #44]	; 0x2c
    723a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    723c:	9804      	ldr	r0, [sp, #16]
    723e:	18d3      	adds	r3, r2, r3
    7240:	930c      	str	r3, [sp, #48]	; 0x30
    7242:	f000 fd24 	bl	7c8e <__i2b>
    7246:	0006      	movs	r6, r0
    7248:	2c00      	cmp	r4, #0
    724a:	dd0e      	ble.n	726a <_dtoa_r+0x782>
    724c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    724e:	2b00      	cmp	r3, #0
    7250:	dd0b      	ble.n	726a <_dtoa_r+0x782>
    7252:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7254:	0023      	movs	r3, r4
    7256:	4294      	cmp	r4, r2
    7258:	dd00      	ble.n	725c <_dtoa_r+0x774>
    725a:	0013      	movs	r3, r2
    725c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    725e:	1ae4      	subs	r4, r4, r3
    7260:	1ad2      	subs	r2, r2, r3
    7262:	920b      	str	r2, [sp, #44]	; 0x2c
    7264:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7266:	1ad3      	subs	r3, r2, r3
    7268:	930c      	str	r3, [sp, #48]	; 0x30
    726a:	9b08      	ldr	r3, [sp, #32]
    726c:	2b00      	cmp	r3, #0
    726e:	d01e      	beq.n	72ae <_dtoa_r+0x7c6>
    7270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7272:	2b00      	cmp	r3, #0
    7274:	d05f      	beq.n	7336 <_dtoa_r+0x84e>
    7276:	2d00      	cmp	r5, #0
    7278:	dd11      	ble.n	729e <_dtoa_r+0x7b6>
    727a:	0031      	movs	r1, r6
    727c:	002a      	movs	r2, r5
    727e:	9804      	ldr	r0, [sp, #16]
    7280:	f000 fd9e 	bl	7dc0 <__pow5mult>
    7284:	9a05      	ldr	r2, [sp, #20]
    7286:	0001      	movs	r1, r0
    7288:	0006      	movs	r6, r0
    728a:	9804      	ldr	r0, [sp, #16]
    728c:	f000 fd08 	bl	7ca0 <__multiply>
    7290:	9905      	ldr	r1, [sp, #20]
    7292:	9010      	str	r0, [sp, #64]	; 0x40
    7294:	9804      	ldr	r0, [sp, #16]
    7296:	f000 fc5c 	bl	7b52 <_Bfree>
    729a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    729c:	9305      	str	r3, [sp, #20]
    729e:	9b08      	ldr	r3, [sp, #32]
    72a0:	1b5a      	subs	r2, r3, r5
    72a2:	d004      	beq.n	72ae <_dtoa_r+0x7c6>
    72a4:	9905      	ldr	r1, [sp, #20]
    72a6:	9804      	ldr	r0, [sp, #16]
    72a8:	f000 fd8a 	bl	7dc0 <__pow5mult>
    72ac:	9005      	str	r0, [sp, #20]
    72ae:	2101      	movs	r1, #1
    72b0:	9804      	ldr	r0, [sp, #16]
    72b2:	f000 fcec 	bl	7c8e <__i2b>
    72b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    72b8:	9008      	str	r0, [sp, #32]
    72ba:	2b00      	cmp	r3, #0
    72bc:	dd3d      	ble.n	733a <_dtoa_r+0x852>
    72be:	001a      	movs	r2, r3
    72c0:	0001      	movs	r1, r0
    72c2:	9804      	ldr	r0, [sp, #16]
    72c4:	f000 fd7c 	bl	7dc0 <__pow5mult>
    72c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    72ca:	9008      	str	r0, [sp, #32]
    72cc:	2500      	movs	r5, #0
    72ce:	2b01      	cmp	r3, #1
    72d0:	dc3b      	bgt.n	734a <_dtoa_r+0x862>
    72d2:	2500      	movs	r5, #0
    72d4:	9b06      	ldr	r3, [sp, #24]
    72d6:	42ab      	cmp	r3, r5
    72d8:	d133      	bne.n	7342 <_dtoa_r+0x85a>
    72da:	9b07      	ldr	r3, [sp, #28]
    72dc:	031b      	lsls	r3, r3, #12
    72de:	42ab      	cmp	r3, r5
    72e0:	d12f      	bne.n	7342 <_dtoa_r+0x85a>
    72e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    72e4:	9a07      	ldr	r2, [sp, #28]
    72e6:	4213      	tst	r3, r2
    72e8:	d02b      	beq.n	7342 <_dtoa_r+0x85a>
    72ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    72ec:	3501      	adds	r5, #1
    72ee:	3301      	adds	r3, #1
    72f0:	930b      	str	r3, [sp, #44]	; 0x2c
    72f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    72f4:	3301      	adds	r3, #1
    72f6:	930c      	str	r3, [sp, #48]	; 0x30
    72f8:	e023      	b.n	7342 <_dtoa_r+0x85a>
    72fa:	2336      	movs	r3, #54	; 0x36
    72fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    72fe:	1a9b      	subs	r3, r3, r2
    7300:	e795      	b.n	722e <_dtoa_r+0x746>
    7302:	9b08      	ldr	r3, [sp, #32]
    7304:	1e7d      	subs	r5, r7, #1
    7306:	42ab      	cmp	r3, r5
    7308:	db06      	blt.n	7318 <_dtoa_r+0x830>
    730a:	1b5d      	subs	r5, r3, r5
    730c:	2f00      	cmp	r7, #0
    730e:	da0b      	bge.n	7328 <_dtoa_r+0x840>
    7310:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7312:	1bdc      	subs	r4, r3, r7
    7314:	2300      	movs	r3, #0
    7316:	e78c      	b.n	7232 <_dtoa_r+0x74a>
    7318:	9b08      	ldr	r3, [sp, #32]
    731a:	9508      	str	r5, [sp, #32]
    731c:	1aea      	subs	r2, r5, r3
    731e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7320:	2500      	movs	r5, #0
    7322:	189b      	adds	r3, r3, r2
    7324:	930f      	str	r3, [sp, #60]	; 0x3c
    7326:	e7f1      	b.n	730c <_dtoa_r+0x824>
    7328:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    732a:	003b      	movs	r3, r7
    732c:	e781      	b.n	7232 <_dtoa_r+0x74a>
    732e:	9d08      	ldr	r5, [sp, #32]
    7330:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    7332:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7334:	e788      	b.n	7248 <_dtoa_r+0x760>
    7336:	9a08      	ldr	r2, [sp, #32]
    7338:	e7b4      	b.n	72a4 <_dtoa_r+0x7bc>
    733a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    733c:	2500      	movs	r5, #0
    733e:	2b01      	cmp	r3, #1
    7340:	ddc7      	ble.n	72d2 <_dtoa_r+0x7ea>
    7342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7344:	2001      	movs	r0, #1
    7346:	2b00      	cmp	r3, #0
    7348:	d00b      	beq.n	7362 <_dtoa_r+0x87a>
    734a:	9b08      	ldr	r3, [sp, #32]
    734c:	9a08      	ldr	r2, [sp, #32]
    734e:	691b      	ldr	r3, [r3, #16]
    7350:	930f      	str	r3, [sp, #60]	; 0x3c
    7352:	3303      	adds	r3, #3
    7354:	009b      	lsls	r3, r3, #2
    7356:	18d3      	adds	r3, r2, r3
    7358:	6858      	ldr	r0, [r3, #4]
    735a:	f000 fc4f 	bl	7bfc <__hi0bits>
    735e:	2320      	movs	r3, #32
    7360:	1a18      	subs	r0, r3, r0
    7362:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7364:	18c0      	adds	r0, r0, r3
    7366:	231f      	movs	r3, #31
    7368:	4018      	ands	r0, r3
    736a:	d100      	bne.n	736e <_dtoa_r+0x886>
    736c:	e0ab      	b.n	74c6 <_dtoa_r+0x9de>
    736e:	3301      	adds	r3, #1
    7370:	1a1b      	subs	r3, r3, r0
    7372:	2b04      	cmp	r3, #4
    7374:	dc00      	bgt.n	7378 <_dtoa_r+0x890>
    7376:	e09b      	b.n	74b0 <_dtoa_r+0x9c8>
    7378:	231c      	movs	r3, #28
    737a:	1a18      	subs	r0, r3, r0
    737c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    737e:	1824      	adds	r4, r4, r0
    7380:	181b      	adds	r3, r3, r0
    7382:	930b      	str	r3, [sp, #44]	; 0x2c
    7384:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7386:	181b      	adds	r3, r3, r0
    7388:	930c      	str	r3, [sp, #48]	; 0x30
    738a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    738c:	2b00      	cmp	r3, #0
    738e:	dd05      	ble.n	739c <_dtoa_r+0x8b4>
    7390:	001a      	movs	r2, r3
    7392:	9905      	ldr	r1, [sp, #20]
    7394:	9804      	ldr	r0, [sp, #16]
    7396:	f000 fd65 	bl	7e64 <__lshift>
    739a:	9005      	str	r0, [sp, #20]
    739c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    739e:	2b00      	cmp	r3, #0
    73a0:	dd05      	ble.n	73ae <_dtoa_r+0x8c6>
    73a2:	001a      	movs	r2, r3
    73a4:	9908      	ldr	r1, [sp, #32]
    73a6:	9804      	ldr	r0, [sp, #16]
    73a8:	f000 fd5c 	bl	7e64 <__lshift>
    73ac:	9008      	str	r0, [sp, #32]
    73ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
    73b0:	2b00      	cmp	r3, #0
    73b2:	d100      	bne.n	73b6 <_dtoa_r+0x8ce>
    73b4:	e089      	b.n	74ca <_dtoa_r+0x9e2>
    73b6:	9908      	ldr	r1, [sp, #32]
    73b8:	9805      	ldr	r0, [sp, #20]
    73ba:	f000 fda4 	bl	7f06 <__mcmp>
    73be:	2800      	cmp	r0, #0
    73c0:	db00      	blt.n	73c4 <_dtoa_r+0x8dc>
    73c2:	e082      	b.n	74ca <_dtoa_r+0x9e2>
    73c4:	9b03      	ldr	r3, [sp, #12]
    73c6:	220a      	movs	r2, #10
    73c8:	3b01      	subs	r3, #1
    73ca:	9303      	str	r3, [sp, #12]
    73cc:	9905      	ldr	r1, [sp, #20]
    73ce:	2300      	movs	r3, #0
    73d0:	9804      	ldr	r0, [sp, #16]
    73d2:	f000 fbd7 	bl	7b84 <__multadd>
    73d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    73d8:	9005      	str	r0, [sp, #20]
    73da:	2b00      	cmp	r3, #0
    73dc:	d100      	bne.n	73e0 <_dtoa_r+0x8f8>
    73de:	e15d      	b.n	769c <_dtoa_r+0xbb4>
    73e0:	2300      	movs	r3, #0
    73e2:	0031      	movs	r1, r6
    73e4:	220a      	movs	r2, #10
    73e6:	9804      	ldr	r0, [sp, #16]
    73e8:	f000 fbcc 	bl	7b84 <__multadd>
    73ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    73ee:	0006      	movs	r6, r0
    73f0:	2b00      	cmp	r3, #0
    73f2:	dc02      	bgt.n	73fa <_dtoa_r+0x912>
    73f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    73f6:	2b02      	cmp	r3, #2
    73f8:	dc6d      	bgt.n	74d6 <_dtoa_r+0x9ee>
    73fa:	2c00      	cmp	r4, #0
    73fc:	dd05      	ble.n	740a <_dtoa_r+0x922>
    73fe:	0031      	movs	r1, r6
    7400:	0022      	movs	r2, r4
    7402:	9804      	ldr	r0, [sp, #16]
    7404:	f000 fd2e 	bl	7e64 <__lshift>
    7408:	0006      	movs	r6, r0
    740a:	0030      	movs	r0, r6
    740c:	2d00      	cmp	r5, #0
    740e:	d011      	beq.n	7434 <_dtoa_r+0x94c>
    7410:	6871      	ldr	r1, [r6, #4]
    7412:	9804      	ldr	r0, [sp, #16]
    7414:	f000 fb65 	bl	7ae2 <_Balloc>
    7418:	0031      	movs	r1, r6
    741a:	0004      	movs	r4, r0
    741c:	6933      	ldr	r3, [r6, #16]
    741e:	310c      	adds	r1, #12
    7420:	1c9a      	adds	r2, r3, #2
    7422:	0092      	lsls	r2, r2, #2
    7424:	300c      	adds	r0, #12
    7426:	f7fe fbfb 	bl	5c20 <memcpy>
    742a:	2201      	movs	r2, #1
    742c:	0021      	movs	r1, r4
    742e:	9804      	ldr	r0, [sp, #16]
    7430:	f000 fd18 	bl	7e64 <__lshift>
    7434:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    7436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7438:	3f01      	subs	r7, #1
    743a:	930b      	str	r3, [sp, #44]	; 0x2c
    743c:	19db      	adds	r3, r3, r7
    743e:	0037      	movs	r7, r6
    7440:	0006      	movs	r6, r0
    7442:	930f      	str	r3, [sp, #60]	; 0x3c
    7444:	9908      	ldr	r1, [sp, #32]
    7446:	9805      	ldr	r0, [sp, #20]
    7448:	f7ff faca 	bl	69e0 <quorem>
    744c:	0039      	movs	r1, r7
    744e:	900d      	str	r0, [sp, #52]	; 0x34
    7450:	0004      	movs	r4, r0
    7452:	9805      	ldr	r0, [sp, #20]
    7454:	f000 fd57 	bl	7f06 <__mcmp>
    7458:	0032      	movs	r2, r6
    745a:	900e      	str	r0, [sp, #56]	; 0x38
    745c:	9908      	ldr	r1, [sp, #32]
    745e:	9804      	ldr	r0, [sp, #16]
    7460:	f000 fd6a 	bl	7f38 <__mdiff>
    7464:	2301      	movs	r3, #1
    7466:	930c      	str	r3, [sp, #48]	; 0x30
    7468:	68c3      	ldr	r3, [r0, #12]
    746a:	3430      	adds	r4, #48	; 0x30
    746c:	0005      	movs	r5, r0
    746e:	2b00      	cmp	r3, #0
    7470:	d104      	bne.n	747c <_dtoa_r+0x994>
    7472:	0001      	movs	r1, r0
    7474:	9805      	ldr	r0, [sp, #20]
    7476:	f000 fd46 	bl	7f06 <__mcmp>
    747a:	900c      	str	r0, [sp, #48]	; 0x30
    747c:	0029      	movs	r1, r5
    747e:	9804      	ldr	r0, [sp, #16]
    7480:	f000 fb67 	bl	7b52 <_Bfree>
    7484:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7486:	9a22      	ldr	r2, [sp, #136]	; 0x88
    7488:	4313      	orrs	r3, r2
    748a:	d000      	beq.n	748e <_dtoa_r+0x9a6>
    748c:	e089      	b.n	75a2 <_dtoa_r+0xaba>
    748e:	9a06      	ldr	r2, [sp, #24]
    7490:	3301      	adds	r3, #1
    7492:	4213      	tst	r3, r2
    7494:	d000      	beq.n	7498 <_dtoa_r+0x9b0>
    7496:	e084      	b.n	75a2 <_dtoa_r+0xaba>
    7498:	2c39      	cmp	r4, #57	; 0x39
    749a:	d100      	bne.n	749e <_dtoa_r+0x9b6>
    749c:	e0a3      	b.n	75e6 <_dtoa_r+0xafe>
    749e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    74a0:	2b00      	cmp	r3, #0
    74a2:	dd01      	ble.n	74a8 <_dtoa_r+0x9c0>
    74a4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    74a6:	3431      	adds	r4, #49	; 0x31
    74a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    74aa:	1c5d      	adds	r5, r3, #1
    74ac:	701c      	strb	r4, [r3, #0]
    74ae:	e027      	b.n	7500 <_dtoa_r+0xa18>
    74b0:	2b04      	cmp	r3, #4
    74b2:	d100      	bne.n	74b6 <_dtoa_r+0x9ce>
    74b4:	e769      	b.n	738a <_dtoa_r+0x8a2>
    74b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    74b8:	331c      	adds	r3, #28
    74ba:	18d2      	adds	r2, r2, r3
    74bc:	920b      	str	r2, [sp, #44]	; 0x2c
    74be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    74c0:	18e4      	adds	r4, r4, r3
    74c2:	18d3      	adds	r3, r2, r3
    74c4:	e760      	b.n	7388 <_dtoa_r+0x8a0>
    74c6:	0003      	movs	r3, r0
    74c8:	e7f5      	b.n	74b6 <_dtoa_r+0x9ce>
    74ca:	2f00      	cmp	r7, #0
    74cc:	dc3c      	bgt.n	7548 <_dtoa_r+0xa60>
    74ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
    74d0:	2b02      	cmp	r3, #2
    74d2:	dd39      	ble.n	7548 <_dtoa_r+0xa60>
    74d4:	970d      	str	r7, [sp, #52]	; 0x34
    74d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    74d8:	2b00      	cmp	r3, #0
    74da:	d10c      	bne.n	74f6 <_dtoa_r+0xa0e>
    74dc:	9908      	ldr	r1, [sp, #32]
    74de:	2205      	movs	r2, #5
    74e0:	9804      	ldr	r0, [sp, #16]
    74e2:	f000 fb4f 	bl	7b84 <__multadd>
    74e6:	9008      	str	r0, [sp, #32]
    74e8:	0001      	movs	r1, r0
    74ea:	9805      	ldr	r0, [sp, #20]
    74ec:	f000 fd0b 	bl	7f06 <__mcmp>
    74f0:	2800      	cmp	r0, #0
    74f2:	dd00      	ble.n	74f6 <_dtoa_r+0xa0e>
    74f4:	e55a      	b.n	6fac <_dtoa_r+0x4c4>
    74f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    74f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    74fa:	43db      	mvns	r3, r3
    74fc:	9303      	str	r3, [sp, #12]
    74fe:	2700      	movs	r7, #0
    7500:	9908      	ldr	r1, [sp, #32]
    7502:	9804      	ldr	r0, [sp, #16]
    7504:	f000 fb25 	bl	7b52 <_Bfree>
    7508:	2e00      	cmp	r6, #0
    750a:	d100      	bne.n	750e <_dtoa_r+0xa26>
    750c:	e63f      	b.n	718e <_dtoa_r+0x6a6>
    750e:	2f00      	cmp	r7, #0
    7510:	d005      	beq.n	751e <_dtoa_r+0xa36>
    7512:	42b7      	cmp	r7, r6
    7514:	d003      	beq.n	751e <_dtoa_r+0xa36>
    7516:	0039      	movs	r1, r7
    7518:	9804      	ldr	r0, [sp, #16]
    751a:	f000 fb1a 	bl	7b52 <_Bfree>
    751e:	0031      	movs	r1, r6
    7520:	9804      	ldr	r0, [sp, #16]
    7522:	f000 fb16 	bl	7b52 <_Bfree>
    7526:	e632      	b.n	718e <_dtoa_r+0x6a6>
    7528:	9508      	str	r5, [sp, #32]
    752a:	002e      	movs	r6, r5
    752c:	e7e3      	b.n	74f6 <_dtoa_r+0xa0e>
    752e:	2300      	movs	r3, #0
    7530:	9308      	str	r3, [sp, #32]
    7532:	001e      	movs	r6, r3
    7534:	e7df      	b.n	74f6 <_dtoa_r+0xa0e>
    7536:	46c0      	nop			; (mov r8, r8)
    7538:	40240000 	.word	0x40240000
    753c:	00000433 	.word	0x00000433
    7540:	9603      	str	r6, [sp, #12]
    7542:	9508      	str	r5, [sp, #32]
    7544:	002e      	movs	r6, r5
    7546:	e531      	b.n	6fac <_dtoa_r+0x4c4>
    7548:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    754a:	970d      	str	r7, [sp, #52]	; 0x34
    754c:	2b00      	cmp	r3, #0
    754e:	d000      	beq.n	7552 <_dtoa_r+0xa6a>
    7550:	e753      	b.n	73fa <_dtoa_r+0x912>
    7552:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7554:	9908      	ldr	r1, [sp, #32]
    7556:	9805      	ldr	r0, [sp, #20]
    7558:	f7ff fa42 	bl	69e0 <quorem>
    755c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    755e:	3030      	adds	r0, #48	; 0x30
    7560:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    7562:	7028      	strb	r0, [r5, #0]
    7564:	3501      	adds	r5, #1
    7566:	0004      	movs	r4, r0
    7568:	1aeb      	subs	r3, r5, r3
    756a:	429a      	cmp	r2, r3
    756c:	dc78      	bgt.n	7660 <_dtoa_r+0xb78>
    756e:	1e15      	subs	r5, r2, #0
    7570:	dc00      	bgt.n	7574 <_dtoa_r+0xa8c>
    7572:	2501      	movs	r5, #1
    7574:	2700      	movs	r7, #0
    7576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7578:	195d      	adds	r5, r3, r5
    757a:	9905      	ldr	r1, [sp, #20]
    757c:	2201      	movs	r2, #1
    757e:	9804      	ldr	r0, [sp, #16]
    7580:	f000 fc70 	bl	7e64 <__lshift>
    7584:	9908      	ldr	r1, [sp, #32]
    7586:	9005      	str	r0, [sp, #20]
    7588:	f000 fcbd 	bl	7f06 <__mcmp>
    758c:	2800      	cmp	r0, #0
    758e:	dc2f      	bgt.n	75f0 <_dtoa_r+0xb08>
    7590:	d101      	bne.n	7596 <_dtoa_r+0xaae>
    7592:	07e3      	lsls	r3, r4, #31
    7594:	d42c      	bmi.n	75f0 <_dtoa_r+0xb08>
    7596:	1e6b      	subs	r3, r5, #1
    7598:	781a      	ldrb	r2, [r3, #0]
    759a:	2a30      	cmp	r2, #48	; 0x30
    759c:	d1b0      	bne.n	7500 <_dtoa_r+0xa18>
    759e:	001d      	movs	r5, r3
    75a0:	e7f9      	b.n	7596 <_dtoa_r+0xaae>
    75a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    75a4:	2b00      	cmp	r3, #0
    75a6:	db07      	blt.n	75b8 <_dtoa_r+0xad0>
    75a8:	001d      	movs	r5, r3
    75aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
    75ac:	431d      	orrs	r5, r3
    75ae:	d126      	bne.n	75fe <_dtoa_r+0xb16>
    75b0:	2301      	movs	r3, #1
    75b2:	9a06      	ldr	r2, [sp, #24]
    75b4:	4213      	tst	r3, r2
    75b6:	d122      	bne.n	75fe <_dtoa_r+0xb16>
    75b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    75ba:	2b00      	cmp	r3, #0
    75bc:	dc00      	bgt.n	75c0 <_dtoa_r+0xad8>
    75be:	e773      	b.n	74a8 <_dtoa_r+0x9c0>
    75c0:	9905      	ldr	r1, [sp, #20]
    75c2:	2201      	movs	r2, #1
    75c4:	9804      	ldr	r0, [sp, #16]
    75c6:	f000 fc4d 	bl	7e64 <__lshift>
    75ca:	9908      	ldr	r1, [sp, #32]
    75cc:	9005      	str	r0, [sp, #20]
    75ce:	f000 fc9a 	bl	7f06 <__mcmp>
    75d2:	2800      	cmp	r0, #0
    75d4:	dc04      	bgt.n	75e0 <_dtoa_r+0xaf8>
    75d6:	d000      	beq.n	75da <_dtoa_r+0xaf2>
    75d8:	e766      	b.n	74a8 <_dtoa_r+0x9c0>
    75da:	07e3      	lsls	r3, r4, #31
    75dc:	d400      	bmi.n	75e0 <_dtoa_r+0xaf8>
    75de:	e763      	b.n	74a8 <_dtoa_r+0x9c0>
    75e0:	2c39      	cmp	r4, #57	; 0x39
    75e2:	d000      	beq.n	75e6 <_dtoa_r+0xafe>
    75e4:	e75e      	b.n	74a4 <_dtoa_r+0x9bc>
    75e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    75e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    75ea:	1c5d      	adds	r5, r3, #1
    75ec:	2339      	movs	r3, #57	; 0x39
    75ee:	7013      	strb	r3, [r2, #0]
    75f0:	1e6b      	subs	r3, r5, #1
    75f2:	781a      	ldrb	r2, [r3, #0]
    75f4:	2a39      	cmp	r2, #57	; 0x39
    75f6:	d03b      	beq.n	7670 <_dtoa_r+0xb88>
    75f8:	3201      	adds	r2, #1
    75fa:	701a      	strb	r2, [r3, #0]
    75fc:	e780      	b.n	7500 <_dtoa_r+0xa18>
    75fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7600:	3301      	adds	r3, #1
    7602:	930d      	str	r3, [sp, #52]	; 0x34
    7604:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7606:	2b00      	cmp	r3, #0
    7608:	dd05      	ble.n	7616 <_dtoa_r+0xb2e>
    760a:	2c39      	cmp	r4, #57	; 0x39
    760c:	d0eb      	beq.n	75e6 <_dtoa_r+0xafe>
    760e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    7610:	3401      	adds	r4, #1
    7612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7614:	e74a      	b.n	74ac <_dtoa_r+0x9c4>
    7616:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7618:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    761a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    761c:	701c      	strb	r4, [r3, #0]
    761e:	4293      	cmp	r3, r2
    7620:	d0ab      	beq.n	757a <_dtoa_r+0xa92>
    7622:	2300      	movs	r3, #0
    7624:	220a      	movs	r2, #10
    7626:	9905      	ldr	r1, [sp, #20]
    7628:	9804      	ldr	r0, [sp, #16]
    762a:	f000 faab 	bl	7b84 <__multadd>
    762e:	2300      	movs	r3, #0
    7630:	9005      	str	r0, [sp, #20]
    7632:	220a      	movs	r2, #10
    7634:	0039      	movs	r1, r7
    7636:	9804      	ldr	r0, [sp, #16]
    7638:	42b7      	cmp	r7, r6
    763a:	d106      	bne.n	764a <_dtoa_r+0xb62>
    763c:	f000 faa2 	bl	7b84 <__multadd>
    7640:	0007      	movs	r7, r0
    7642:	0006      	movs	r6, r0
    7644:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7646:	930b      	str	r3, [sp, #44]	; 0x2c
    7648:	e6fc      	b.n	7444 <_dtoa_r+0x95c>
    764a:	f000 fa9b 	bl	7b84 <__multadd>
    764e:	0031      	movs	r1, r6
    7650:	0007      	movs	r7, r0
    7652:	2300      	movs	r3, #0
    7654:	220a      	movs	r2, #10
    7656:	9804      	ldr	r0, [sp, #16]
    7658:	f000 fa94 	bl	7b84 <__multadd>
    765c:	0006      	movs	r6, r0
    765e:	e7f1      	b.n	7644 <_dtoa_r+0xb5c>
    7660:	2300      	movs	r3, #0
    7662:	220a      	movs	r2, #10
    7664:	9905      	ldr	r1, [sp, #20]
    7666:	9804      	ldr	r0, [sp, #16]
    7668:	f000 fa8c 	bl	7b84 <__multadd>
    766c:	9005      	str	r0, [sp, #20]
    766e:	e771      	b.n	7554 <_dtoa_r+0xa6c>
    7670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7672:	429a      	cmp	r2, r3
    7674:	d105      	bne.n	7682 <_dtoa_r+0xb9a>
    7676:	9b03      	ldr	r3, [sp, #12]
    7678:	3301      	adds	r3, #1
    767a:	9303      	str	r3, [sp, #12]
    767c:	2331      	movs	r3, #49	; 0x31
    767e:	7013      	strb	r3, [r2, #0]
    7680:	e73e      	b.n	7500 <_dtoa_r+0xa18>
    7682:	001d      	movs	r5, r3
    7684:	e7b4      	b.n	75f0 <_dtoa_r+0xb08>
    7686:	4b0a      	ldr	r3, [pc, #40]	; (76b0 <_dtoa_r+0xbc8>)
    7688:	9a26      	ldr	r2, [sp, #152]	; 0x98
    768a:	930a      	str	r3, [sp, #40]	; 0x28
    768c:	4b09      	ldr	r3, [pc, #36]	; (76b4 <_dtoa_r+0xbcc>)
    768e:	2a00      	cmp	r2, #0
    7690:	d001      	beq.n	7696 <_dtoa_r+0xbae>
    7692:	9a26      	ldr	r2, [sp, #152]	; 0x98
    7694:	6013      	str	r3, [r2, #0]
    7696:	980a      	ldr	r0, [sp, #40]	; 0x28
    7698:	b01d      	add	sp, #116	; 0x74
    769a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    769c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    769e:	2b00      	cmp	r3, #0
    76a0:	dd00      	ble.n	76a4 <_dtoa_r+0xbbc>
    76a2:	e756      	b.n	7552 <_dtoa_r+0xa6a>
    76a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    76a6:	2b02      	cmp	r3, #2
    76a8:	dc00      	bgt.n	76ac <_dtoa_r+0xbc4>
    76aa:	e752      	b.n	7552 <_dtoa_r+0xa6a>
    76ac:	e713      	b.n	74d6 <_dtoa_r+0x9ee>
    76ae:	46c0      	nop			; (mov r8, r8)
    76b0:	0000b47c 	.word	0x0000b47c
    76b4:	0000b484 	.word	0x0000b484

000076b8 <__sflush_r>:
    76b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    76ba:	898a      	ldrh	r2, [r1, #12]
    76bc:	0005      	movs	r5, r0
    76be:	000c      	movs	r4, r1
    76c0:	0713      	lsls	r3, r2, #28
    76c2:	d460      	bmi.n	7786 <__sflush_r+0xce>
    76c4:	684b      	ldr	r3, [r1, #4]
    76c6:	2b00      	cmp	r3, #0
    76c8:	dc04      	bgt.n	76d4 <__sflush_r+0x1c>
    76ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    76cc:	2b00      	cmp	r3, #0
    76ce:	dc01      	bgt.n	76d4 <__sflush_r+0x1c>
    76d0:	2000      	movs	r0, #0
    76d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    76d4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    76d6:	2f00      	cmp	r7, #0
    76d8:	d0fa      	beq.n	76d0 <__sflush_r+0x18>
    76da:	2300      	movs	r3, #0
    76dc:	682e      	ldr	r6, [r5, #0]
    76de:	602b      	str	r3, [r5, #0]
    76e0:	2380      	movs	r3, #128	; 0x80
    76e2:	015b      	lsls	r3, r3, #5
    76e4:	401a      	ands	r2, r3
    76e6:	d034      	beq.n	7752 <__sflush_r+0x9a>
    76e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    76ea:	89a3      	ldrh	r3, [r4, #12]
    76ec:	075b      	lsls	r3, r3, #29
    76ee:	d506      	bpl.n	76fe <__sflush_r+0x46>
    76f0:	6863      	ldr	r3, [r4, #4]
    76f2:	1ac0      	subs	r0, r0, r3
    76f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    76f6:	2b00      	cmp	r3, #0
    76f8:	d001      	beq.n	76fe <__sflush_r+0x46>
    76fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
    76fc:	1ac0      	subs	r0, r0, r3
    76fe:	0002      	movs	r2, r0
    7700:	6a21      	ldr	r1, [r4, #32]
    7702:	2300      	movs	r3, #0
    7704:	0028      	movs	r0, r5
    7706:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    7708:	47b8      	blx	r7
    770a:	89a1      	ldrh	r1, [r4, #12]
    770c:	1c43      	adds	r3, r0, #1
    770e:	d106      	bne.n	771e <__sflush_r+0x66>
    7710:	682b      	ldr	r3, [r5, #0]
    7712:	2b1d      	cmp	r3, #29
    7714:	d831      	bhi.n	777a <__sflush_r+0xc2>
    7716:	4a2c      	ldr	r2, [pc, #176]	; (77c8 <__sflush_r+0x110>)
    7718:	40da      	lsrs	r2, r3
    771a:	07d3      	lsls	r3, r2, #31
    771c:	d52d      	bpl.n	777a <__sflush_r+0xc2>
    771e:	2300      	movs	r3, #0
    7720:	6063      	str	r3, [r4, #4]
    7722:	6923      	ldr	r3, [r4, #16]
    7724:	6023      	str	r3, [r4, #0]
    7726:	04cb      	lsls	r3, r1, #19
    7728:	d505      	bpl.n	7736 <__sflush_r+0x7e>
    772a:	1c43      	adds	r3, r0, #1
    772c:	d102      	bne.n	7734 <__sflush_r+0x7c>
    772e:	682b      	ldr	r3, [r5, #0]
    7730:	2b00      	cmp	r3, #0
    7732:	d100      	bne.n	7736 <__sflush_r+0x7e>
    7734:	6560      	str	r0, [r4, #84]	; 0x54
    7736:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7738:	602e      	str	r6, [r5, #0]
    773a:	2900      	cmp	r1, #0
    773c:	d0c8      	beq.n	76d0 <__sflush_r+0x18>
    773e:	0023      	movs	r3, r4
    7740:	3344      	adds	r3, #68	; 0x44
    7742:	4299      	cmp	r1, r3
    7744:	d002      	beq.n	774c <__sflush_r+0x94>
    7746:	0028      	movs	r0, r5
    7748:	f000 fcbc 	bl	80c4 <_free_r>
    774c:	2000      	movs	r0, #0
    774e:	6360      	str	r0, [r4, #52]	; 0x34
    7750:	e7bf      	b.n	76d2 <__sflush_r+0x1a>
    7752:	2301      	movs	r3, #1
    7754:	6a21      	ldr	r1, [r4, #32]
    7756:	0028      	movs	r0, r5
    7758:	47b8      	blx	r7
    775a:	1c43      	adds	r3, r0, #1
    775c:	d1c5      	bne.n	76ea <__sflush_r+0x32>
    775e:	682b      	ldr	r3, [r5, #0]
    7760:	2b00      	cmp	r3, #0
    7762:	d0c2      	beq.n	76ea <__sflush_r+0x32>
    7764:	2b1d      	cmp	r3, #29
    7766:	d001      	beq.n	776c <__sflush_r+0xb4>
    7768:	2b16      	cmp	r3, #22
    776a:	d101      	bne.n	7770 <__sflush_r+0xb8>
    776c:	602e      	str	r6, [r5, #0]
    776e:	e7af      	b.n	76d0 <__sflush_r+0x18>
    7770:	2340      	movs	r3, #64	; 0x40
    7772:	89a2      	ldrh	r2, [r4, #12]
    7774:	4313      	orrs	r3, r2
    7776:	81a3      	strh	r3, [r4, #12]
    7778:	e7ab      	b.n	76d2 <__sflush_r+0x1a>
    777a:	2340      	movs	r3, #64	; 0x40
    777c:	430b      	orrs	r3, r1
    777e:	2001      	movs	r0, #1
    7780:	81a3      	strh	r3, [r4, #12]
    7782:	4240      	negs	r0, r0
    7784:	e7a5      	b.n	76d2 <__sflush_r+0x1a>
    7786:	690f      	ldr	r7, [r1, #16]
    7788:	2f00      	cmp	r7, #0
    778a:	d0a1      	beq.n	76d0 <__sflush_r+0x18>
    778c:	680b      	ldr	r3, [r1, #0]
    778e:	600f      	str	r7, [r1, #0]
    7790:	1bdb      	subs	r3, r3, r7
    7792:	9301      	str	r3, [sp, #4]
    7794:	2300      	movs	r3, #0
    7796:	0792      	lsls	r2, r2, #30
    7798:	d100      	bne.n	779c <__sflush_r+0xe4>
    779a:	694b      	ldr	r3, [r1, #20]
    779c:	60a3      	str	r3, [r4, #8]
    779e:	9b01      	ldr	r3, [sp, #4]
    77a0:	2b00      	cmp	r3, #0
    77a2:	dc00      	bgt.n	77a6 <__sflush_r+0xee>
    77a4:	e794      	b.n	76d0 <__sflush_r+0x18>
    77a6:	9b01      	ldr	r3, [sp, #4]
    77a8:	003a      	movs	r2, r7
    77aa:	6a21      	ldr	r1, [r4, #32]
    77ac:	0028      	movs	r0, r5
    77ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    77b0:	47b0      	blx	r6
    77b2:	2800      	cmp	r0, #0
    77b4:	dc03      	bgt.n	77be <__sflush_r+0x106>
    77b6:	2340      	movs	r3, #64	; 0x40
    77b8:	89a2      	ldrh	r2, [r4, #12]
    77ba:	4313      	orrs	r3, r2
    77bc:	e7df      	b.n	777e <__sflush_r+0xc6>
    77be:	9b01      	ldr	r3, [sp, #4]
    77c0:	183f      	adds	r7, r7, r0
    77c2:	1a1b      	subs	r3, r3, r0
    77c4:	9301      	str	r3, [sp, #4]
    77c6:	e7ea      	b.n	779e <__sflush_r+0xe6>
    77c8:	20400001 	.word	0x20400001

000077cc <_fflush_r>:
    77cc:	690b      	ldr	r3, [r1, #16]
    77ce:	b570      	push	{r4, r5, r6, lr}
    77d0:	0005      	movs	r5, r0
    77d2:	000c      	movs	r4, r1
    77d4:	2b00      	cmp	r3, #0
    77d6:	d101      	bne.n	77dc <_fflush_r+0x10>
    77d8:	2000      	movs	r0, #0
    77da:	bd70      	pop	{r4, r5, r6, pc}
    77dc:	2800      	cmp	r0, #0
    77de:	d004      	beq.n	77ea <_fflush_r+0x1e>
    77e0:	6983      	ldr	r3, [r0, #24]
    77e2:	2b00      	cmp	r3, #0
    77e4:	d101      	bne.n	77ea <_fflush_r+0x1e>
    77e6:	f000 f85f 	bl	78a8 <__sinit>
    77ea:	4b0b      	ldr	r3, [pc, #44]	; (7818 <_fflush_r+0x4c>)
    77ec:	429c      	cmp	r4, r3
    77ee:	d109      	bne.n	7804 <_fflush_r+0x38>
    77f0:	686c      	ldr	r4, [r5, #4]
    77f2:	220c      	movs	r2, #12
    77f4:	5ea3      	ldrsh	r3, [r4, r2]
    77f6:	2b00      	cmp	r3, #0
    77f8:	d0ee      	beq.n	77d8 <_fflush_r+0xc>
    77fa:	0021      	movs	r1, r4
    77fc:	0028      	movs	r0, r5
    77fe:	f7ff ff5b 	bl	76b8 <__sflush_r>
    7802:	e7ea      	b.n	77da <_fflush_r+0xe>
    7804:	4b05      	ldr	r3, [pc, #20]	; (781c <_fflush_r+0x50>)
    7806:	429c      	cmp	r4, r3
    7808:	d101      	bne.n	780e <_fflush_r+0x42>
    780a:	68ac      	ldr	r4, [r5, #8]
    780c:	e7f1      	b.n	77f2 <_fflush_r+0x26>
    780e:	4b04      	ldr	r3, [pc, #16]	; (7820 <_fflush_r+0x54>)
    7810:	429c      	cmp	r4, r3
    7812:	d1ee      	bne.n	77f2 <_fflush_r+0x26>
    7814:	68ec      	ldr	r4, [r5, #12]
    7816:	e7ec      	b.n	77f2 <_fflush_r+0x26>
    7818:	0000b4ac 	.word	0x0000b4ac
    781c:	0000b4cc 	.word	0x0000b4cc
    7820:	0000b48c 	.word	0x0000b48c

00007824 <_cleanup_r>:
    7824:	b510      	push	{r4, lr}
    7826:	4902      	ldr	r1, [pc, #8]	; (7830 <_cleanup_r+0xc>)
    7828:	f000 f8b2 	bl	7990 <_fwalk_reent>
    782c:	bd10      	pop	{r4, pc}
    782e:	46c0      	nop			; (mov r8, r8)
    7830:	000077cd 	.word	0x000077cd

00007834 <std.isra.0>:
    7834:	2300      	movs	r3, #0
    7836:	b510      	push	{r4, lr}
    7838:	0004      	movs	r4, r0
    783a:	6003      	str	r3, [r0, #0]
    783c:	6043      	str	r3, [r0, #4]
    783e:	6083      	str	r3, [r0, #8]
    7840:	8181      	strh	r1, [r0, #12]
    7842:	6643      	str	r3, [r0, #100]	; 0x64
    7844:	81c2      	strh	r2, [r0, #14]
    7846:	6103      	str	r3, [r0, #16]
    7848:	6143      	str	r3, [r0, #20]
    784a:	6183      	str	r3, [r0, #24]
    784c:	0019      	movs	r1, r3
    784e:	2208      	movs	r2, #8
    7850:	305c      	adds	r0, #92	; 0x5c
    7852:	f7fe f9ee 	bl	5c32 <memset>
    7856:	4b05      	ldr	r3, [pc, #20]	; (786c <std.isra.0+0x38>)
    7858:	6224      	str	r4, [r4, #32]
    785a:	6263      	str	r3, [r4, #36]	; 0x24
    785c:	4b04      	ldr	r3, [pc, #16]	; (7870 <std.isra.0+0x3c>)
    785e:	62a3      	str	r3, [r4, #40]	; 0x28
    7860:	4b04      	ldr	r3, [pc, #16]	; (7874 <std.isra.0+0x40>)
    7862:	62e3      	str	r3, [r4, #44]	; 0x2c
    7864:	4b04      	ldr	r3, [pc, #16]	; (7878 <std.isra.0+0x44>)
    7866:	6323      	str	r3, [r4, #48]	; 0x30
    7868:	bd10      	pop	{r4, pc}
    786a:	46c0      	nop			; (mov r8, r8)
    786c:	0000852d 	.word	0x0000852d
    7870:	00008555 	.word	0x00008555
    7874:	0000858d 	.word	0x0000858d
    7878:	000085b9 	.word	0x000085b9

0000787c <__sfmoreglue>:
    787c:	b570      	push	{r4, r5, r6, lr}
    787e:	2568      	movs	r5, #104	; 0x68
    7880:	1e4a      	subs	r2, r1, #1
    7882:	4355      	muls	r5, r2
    7884:	000e      	movs	r6, r1
    7886:	0029      	movs	r1, r5
    7888:	3174      	adds	r1, #116	; 0x74
    788a:	f000 fc65 	bl	8158 <_malloc_r>
    788e:	1e04      	subs	r4, r0, #0
    7890:	d008      	beq.n	78a4 <__sfmoreglue+0x28>
    7892:	2100      	movs	r1, #0
    7894:	002a      	movs	r2, r5
    7896:	6001      	str	r1, [r0, #0]
    7898:	6046      	str	r6, [r0, #4]
    789a:	300c      	adds	r0, #12
    789c:	60a0      	str	r0, [r4, #8]
    789e:	3268      	adds	r2, #104	; 0x68
    78a0:	f7fe f9c7 	bl	5c32 <memset>
    78a4:	0020      	movs	r0, r4
    78a6:	bd70      	pop	{r4, r5, r6, pc}

000078a8 <__sinit>:
    78a8:	6983      	ldr	r3, [r0, #24]
    78aa:	b513      	push	{r0, r1, r4, lr}
    78ac:	0004      	movs	r4, r0
    78ae:	2b00      	cmp	r3, #0
    78b0:	d128      	bne.n	7904 <__sinit+0x5c>
    78b2:	6483      	str	r3, [r0, #72]	; 0x48
    78b4:	64c3      	str	r3, [r0, #76]	; 0x4c
    78b6:	6503      	str	r3, [r0, #80]	; 0x50
    78b8:	4b13      	ldr	r3, [pc, #76]	; (7908 <__sinit+0x60>)
    78ba:	4a14      	ldr	r2, [pc, #80]	; (790c <__sinit+0x64>)
    78bc:	681b      	ldr	r3, [r3, #0]
    78be:	6282      	str	r2, [r0, #40]	; 0x28
    78c0:	9301      	str	r3, [sp, #4]
    78c2:	4298      	cmp	r0, r3
    78c4:	d101      	bne.n	78ca <__sinit+0x22>
    78c6:	2301      	movs	r3, #1
    78c8:	6183      	str	r3, [r0, #24]
    78ca:	0020      	movs	r0, r4
    78cc:	f000 f820 	bl	7910 <__sfp>
    78d0:	6060      	str	r0, [r4, #4]
    78d2:	0020      	movs	r0, r4
    78d4:	f000 f81c 	bl	7910 <__sfp>
    78d8:	60a0      	str	r0, [r4, #8]
    78da:	0020      	movs	r0, r4
    78dc:	f000 f818 	bl	7910 <__sfp>
    78e0:	2200      	movs	r2, #0
    78e2:	60e0      	str	r0, [r4, #12]
    78e4:	2104      	movs	r1, #4
    78e6:	6860      	ldr	r0, [r4, #4]
    78e8:	f7ff ffa4 	bl	7834 <std.isra.0>
    78ec:	2201      	movs	r2, #1
    78ee:	2109      	movs	r1, #9
    78f0:	68a0      	ldr	r0, [r4, #8]
    78f2:	f7ff ff9f 	bl	7834 <std.isra.0>
    78f6:	2202      	movs	r2, #2
    78f8:	2112      	movs	r1, #18
    78fa:	68e0      	ldr	r0, [r4, #12]
    78fc:	f7ff ff9a 	bl	7834 <std.isra.0>
    7900:	2301      	movs	r3, #1
    7902:	61a3      	str	r3, [r4, #24]
    7904:	bd13      	pop	{r0, r1, r4, pc}
    7906:	46c0      	nop			; (mov r8, r8)
    7908:	0000b444 	.word	0x0000b444
    790c:	00007825 	.word	0x00007825

00007910 <__sfp>:
    7910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7912:	4b1e      	ldr	r3, [pc, #120]	; (798c <__sfp+0x7c>)
    7914:	0007      	movs	r7, r0
    7916:	681e      	ldr	r6, [r3, #0]
    7918:	69b3      	ldr	r3, [r6, #24]
    791a:	2b00      	cmp	r3, #0
    791c:	d102      	bne.n	7924 <__sfp+0x14>
    791e:	0030      	movs	r0, r6
    7920:	f7ff ffc2 	bl	78a8 <__sinit>
    7924:	3648      	adds	r6, #72	; 0x48
    7926:	68b4      	ldr	r4, [r6, #8]
    7928:	6873      	ldr	r3, [r6, #4]
    792a:	3b01      	subs	r3, #1
    792c:	d504      	bpl.n	7938 <__sfp+0x28>
    792e:	6833      	ldr	r3, [r6, #0]
    7930:	2b00      	cmp	r3, #0
    7932:	d007      	beq.n	7944 <__sfp+0x34>
    7934:	6836      	ldr	r6, [r6, #0]
    7936:	e7f6      	b.n	7926 <__sfp+0x16>
    7938:	220c      	movs	r2, #12
    793a:	5ea5      	ldrsh	r5, [r4, r2]
    793c:	2d00      	cmp	r5, #0
    793e:	d00d      	beq.n	795c <__sfp+0x4c>
    7940:	3468      	adds	r4, #104	; 0x68
    7942:	e7f2      	b.n	792a <__sfp+0x1a>
    7944:	2104      	movs	r1, #4
    7946:	0038      	movs	r0, r7
    7948:	f7ff ff98 	bl	787c <__sfmoreglue>
    794c:	6030      	str	r0, [r6, #0]
    794e:	2800      	cmp	r0, #0
    7950:	d1f0      	bne.n	7934 <__sfp+0x24>
    7952:	230c      	movs	r3, #12
    7954:	0004      	movs	r4, r0
    7956:	603b      	str	r3, [r7, #0]
    7958:	0020      	movs	r0, r4
    795a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    795c:	2301      	movs	r3, #1
    795e:	0020      	movs	r0, r4
    7960:	425b      	negs	r3, r3
    7962:	81e3      	strh	r3, [r4, #14]
    7964:	3302      	adds	r3, #2
    7966:	81a3      	strh	r3, [r4, #12]
    7968:	6665      	str	r5, [r4, #100]	; 0x64
    796a:	6025      	str	r5, [r4, #0]
    796c:	60a5      	str	r5, [r4, #8]
    796e:	6065      	str	r5, [r4, #4]
    7970:	6125      	str	r5, [r4, #16]
    7972:	6165      	str	r5, [r4, #20]
    7974:	61a5      	str	r5, [r4, #24]
    7976:	2208      	movs	r2, #8
    7978:	0029      	movs	r1, r5
    797a:	305c      	adds	r0, #92	; 0x5c
    797c:	f7fe f959 	bl	5c32 <memset>
    7980:	6365      	str	r5, [r4, #52]	; 0x34
    7982:	63a5      	str	r5, [r4, #56]	; 0x38
    7984:	64a5      	str	r5, [r4, #72]	; 0x48
    7986:	64e5      	str	r5, [r4, #76]	; 0x4c
    7988:	e7e6      	b.n	7958 <__sfp+0x48>
    798a:	46c0      	nop			; (mov r8, r8)
    798c:	0000b444 	.word	0x0000b444

00007990 <_fwalk_reent>:
    7990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7992:	0004      	movs	r4, r0
    7994:	0007      	movs	r7, r0
    7996:	2600      	movs	r6, #0
    7998:	9101      	str	r1, [sp, #4]
    799a:	3448      	adds	r4, #72	; 0x48
    799c:	2c00      	cmp	r4, #0
    799e:	d101      	bne.n	79a4 <_fwalk_reent+0x14>
    79a0:	0030      	movs	r0, r6
    79a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    79a4:	6863      	ldr	r3, [r4, #4]
    79a6:	68a5      	ldr	r5, [r4, #8]
    79a8:	9300      	str	r3, [sp, #0]
    79aa:	9b00      	ldr	r3, [sp, #0]
    79ac:	3b01      	subs	r3, #1
    79ae:	9300      	str	r3, [sp, #0]
    79b0:	d501      	bpl.n	79b6 <_fwalk_reent+0x26>
    79b2:	6824      	ldr	r4, [r4, #0]
    79b4:	e7f2      	b.n	799c <_fwalk_reent+0xc>
    79b6:	89ab      	ldrh	r3, [r5, #12]
    79b8:	2b01      	cmp	r3, #1
    79ba:	d908      	bls.n	79ce <_fwalk_reent+0x3e>
    79bc:	220e      	movs	r2, #14
    79be:	5eab      	ldrsh	r3, [r5, r2]
    79c0:	3301      	adds	r3, #1
    79c2:	d004      	beq.n	79ce <_fwalk_reent+0x3e>
    79c4:	0029      	movs	r1, r5
    79c6:	0038      	movs	r0, r7
    79c8:	9b01      	ldr	r3, [sp, #4]
    79ca:	4798      	blx	r3
    79cc:	4306      	orrs	r6, r0
    79ce:	3568      	adds	r5, #104	; 0x68
    79d0:	e7eb      	b.n	79aa <_fwalk_reent+0x1a>
	...

000079d4 <_localeconv_r>:
    79d4:	4b03      	ldr	r3, [pc, #12]	; (79e4 <_localeconv_r+0x10>)
    79d6:	681b      	ldr	r3, [r3, #0]
    79d8:	6a18      	ldr	r0, [r3, #32]
    79da:	2800      	cmp	r0, #0
    79dc:	d100      	bne.n	79e0 <_localeconv_r+0xc>
    79de:	4802      	ldr	r0, [pc, #8]	; (79e8 <_localeconv_r+0x14>)
    79e0:	30f0      	adds	r0, #240	; 0xf0
    79e2:	4770      	bx	lr
    79e4:	20000010 	.word	0x20000010
    79e8:	20000074 	.word	0x20000074

000079ec <__swhatbuf_r>:
    79ec:	b570      	push	{r4, r5, r6, lr}
    79ee:	000e      	movs	r6, r1
    79f0:	001d      	movs	r5, r3
    79f2:	230e      	movs	r3, #14
    79f4:	5ec9      	ldrsh	r1, [r1, r3]
    79f6:	b090      	sub	sp, #64	; 0x40
    79f8:	0014      	movs	r4, r2
    79fa:	2900      	cmp	r1, #0
    79fc:	da07      	bge.n	7a0e <__swhatbuf_r+0x22>
    79fe:	2300      	movs	r3, #0
    7a00:	602b      	str	r3, [r5, #0]
    7a02:	89b3      	ldrh	r3, [r6, #12]
    7a04:	061b      	lsls	r3, r3, #24
    7a06:	d411      	bmi.n	7a2c <__swhatbuf_r+0x40>
    7a08:	2380      	movs	r3, #128	; 0x80
    7a0a:	00db      	lsls	r3, r3, #3
    7a0c:	e00f      	b.n	7a2e <__swhatbuf_r+0x42>
    7a0e:	aa01      	add	r2, sp, #4
    7a10:	f000 fdfe 	bl	8610 <_fstat_r>
    7a14:	2800      	cmp	r0, #0
    7a16:	dbf2      	blt.n	79fe <__swhatbuf_r+0x12>
    7a18:	22f0      	movs	r2, #240	; 0xf0
    7a1a:	9b02      	ldr	r3, [sp, #8]
    7a1c:	0212      	lsls	r2, r2, #8
    7a1e:	4013      	ands	r3, r2
    7a20:	4a05      	ldr	r2, [pc, #20]	; (7a38 <__swhatbuf_r+0x4c>)
    7a22:	189b      	adds	r3, r3, r2
    7a24:	425a      	negs	r2, r3
    7a26:	4153      	adcs	r3, r2
    7a28:	602b      	str	r3, [r5, #0]
    7a2a:	e7ed      	b.n	7a08 <__swhatbuf_r+0x1c>
    7a2c:	2340      	movs	r3, #64	; 0x40
    7a2e:	2000      	movs	r0, #0
    7a30:	6023      	str	r3, [r4, #0]
    7a32:	b010      	add	sp, #64	; 0x40
    7a34:	bd70      	pop	{r4, r5, r6, pc}
    7a36:	46c0      	nop			; (mov r8, r8)
    7a38:	ffffe000 	.word	0xffffe000

00007a3c <__smakebuf_r>:
    7a3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7a3e:	2602      	movs	r6, #2
    7a40:	898b      	ldrh	r3, [r1, #12]
    7a42:	0005      	movs	r5, r0
    7a44:	000c      	movs	r4, r1
    7a46:	4233      	tst	r3, r6
    7a48:	d006      	beq.n	7a58 <__smakebuf_r+0x1c>
    7a4a:	0023      	movs	r3, r4
    7a4c:	3347      	adds	r3, #71	; 0x47
    7a4e:	6023      	str	r3, [r4, #0]
    7a50:	6123      	str	r3, [r4, #16]
    7a52:	2301      	movs	r3, #1
    7a54:	6163      	str	r3, [r4, #20]
    7a56:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    7a58:	ab01      	add	r3, sp, #4
    7a5a:	466a      	mov	r2, sp
    7a5c:	f7ff ffc6 	bl	79ec <__swhatbuf_r>
    7a60:	9900      	ldr	r1, [sp, #0]
    7a62:	0007      	movs	r7, r0
    7a64:	0028      	movs	r0, r5
    7a66:	f000 fb77 	bl	8158 <_malloc_r>
    7a6a:	2800      	cmp	r0, #0
    7a6c:	d106      	bne.n	7a7c <__smakebuf_r+0x40>
    7a6e:	220c      	movs	r2, #12
    7a70:	5ea3      	ldrsh	r3, [r4, r2]
    7a72:	059a      	lsls	r2, r3, #22
    7a74:	d4ef      	bmi.n	7a56 <__smakebuf_r+0x1a>
    7a76:	431e      	orrs	r6, r3
    7a78:	81a6      	strh	r6, [r4, #12]
    7a7a:	e7e6      	b.n	7a4a <__smakebuf_r+0xe>
    7a7c:	4b0d      	ldr	r3, [pc, #52]	; (7ab4 <__smakebuf_r+0x78>)
    7a7e:	62ab      	str	r3, [r5, #40]	; 0x28
    7a80:	2380      	movs	r3, #128	; 0x80
    7a82:	89a2      	ldrh	r2, [r4, #12]
    7a84:	6020      	str	r0, [r4, #0]
    7a86:	4313      	orrs	r3, r2
    7a88:	81a3      	strh	r3, [r4, #12]
    7a8a:	9b00      	ldr	r3, [sp, #0]
    7a8c:	6120      	str	r0, [r4, #16]
    7a8e:	6163      	str	r3, [r4, #20]
    7a90:	9b01      	ldr	r3, [sp, #4]
    7a92:	2b00      	cmp	r3, #0
    7a94:	d00a      	beq.n	7aac <__smakebuf_r+0x70>
    7a96:	230e      	movs	r3, #14
    7a98:	5ee1      	ldrsh	r1, [r4, r3]
    7a9a:	0028      	movs	r0, r5
    7a9c:	f000 fdca 	bl	8634 <_isatty_r>
    7aa0:	2800      	cmp	r0, #0
    7aa2:	d003      	beq.n	7aac <__smakebuf_r+0x70>
    7aa4:	2301      	movs	r3, #1
    7aa6:	89a2      	ldrh	r2, [r4, #12]
    7aa8:	4313      	orrs	r3, r2
    7aaa:	81a3      	strh	r3, [r4, #12]
    7aac:	89a0      	ldrh	r0, [r4, #12]
    7aae:	4338      	orrs	r0, r7
    7ab0:	81a0      	strh	r0, [r4, #12]
    7ab2:	e7d0      	b.n	7a56 <__smakebuf_r+0x1a>
    7ab4:	00007825 	.word	0x00007825

00007ab8 <malloc>:
    7ab8:	b510      	push	{r4, lr}
    7aba:	4b03      	ldr	r3, [pc, #12]	; (7ac8 <malloc+0x10>)
    7abc:	0001      	movs	r1, r0
    7abe:	6818      	ldr	r0, [r3, #0]
    7ac0:	f000 fb4a 	bl	8158 <_malloc_r>
    7ac4:	bd10      	pop	{r4, pc}
    7ac6:	46c0      	nop			; (mov r8, r8)
    7ac8:	20000010 	.word	0x20000010

00007acc <memchr>:
    7acc:	b2c9      	uxtb	r1, r1
    7ace:	1882      	adds	r2, r0, r2
    7ad0:	4290      	cmp	r0, r2
    7ad2:	d101      	bne.n	7ad8 <memchr+0xc>
    7ad4:	2000      	movs	r0, #0
    7ad6:	4770      	bx	lr
    7ad8:	7803      	ldrb	r3, [r0, #0]
    7ada:	428b      	cmp	r3, r1
    7adc:	d0fb      	beq.n	7ad6 <memchr+0xa>
    7ade:	3001      	adds	r0, #1
    7ae0:	e7f6      	b.n	7ad0 <memchr+0x4>

00007ae2 <_Balloc>:
    7ae2:	b570      	push	{r4, r5, r6, lr}
    7ae4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    7ae6:	0004      	movs	r4, r0
    7ae8:	000d      	movs	r5, r1
    7aea:	2e00      	cmp	r6, #0
    7aec:	d107      	bne.n	7afe <_Balloc+0x1c>
    7aee:	2010      	movs	r0, #16
    7af0:	f7ff ffe2 	bl	7ab8 <malloc>
    7af4:	6260      	str	r0, [r4, #36]	; 0x24
    7af6:	6046      	str	r6, [r0, #4]
    7af8:	6086      	str	r6, [r0, #8]
    7afa:	6006      	str	r6, [r0, #0]
    7afc:	60c6      	str	r6, [r0, #12]
    7afe:	6a66      	ldr	r6, [r4, #36]	; 0x24
    7b00:	68f3      	ldr	r3, [r6, #12]
    7b02:	2b00      	cmp	r3, #0
    7b04:	d013      	beq.n	7b2e <_Balloc+0x4c>
    7b06:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7b08:	00aa      	lsls	r2, r5, #2
    7b0a:	68db      	ldr	r3, [r3, #12]
    7b0c:	189b      	adds	r3, r3, r2
    7b0e:	6818      	ldr	r0, [r3, #0]
    7b10:	2800      	cmp	r0, #0
    7b12:	d118      	bne.n	7b46 <_Balloc+0x64>
    7b14:	2101      	movs	r1, #1
    7b16:	000e      	movs	r6, r1
    7b18:	40ae      	lsls	r6, r5
    7b1a:	1d72      	adds	r2, r6, #5
    7b1c:	0092      	lsls	r2, r2, #2
    7b1e:	0020      	movs	r0, r4
    7b20:	f000 fac2 	bl	80a8 <_calloc_r>
    7b24:	2800      	cmp	r0, #0
    7b26:	d00c      	beq.n	7b42 <_Balloc+0x60>
    7b28:	6045      	str	r5, [r0, #4]
    7b2a:	6086      	str	r6, [r0, #8]
    7b2c:	e00d      	b.n	7b4a <_Balloc+0x68>
    7b2e:	2221      	movs	r2, #33	; 0x21
    7b30:	2104      	movs	r1, #4
    7b32:	0020      	movs	r0, r4
    7b34:	f000 fab8 	bl	80a8 <_calloc_r>
    7b38:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7b3a:	60f0      	str	r0, [r6, #12]
    7b3c:	68db      	ldr	r3, [r3, #12]
    7b3e:	2b00      	cmp	r3, #0
    7b40:	d1e1      	bne.n	7b06 <_Balloc+0x24>
    7b42:	2000      	movs	r0, #0
    7b44:	bd70      	pop	{r4, r5, r6, pc}
    7b46:	6802      	ldr	r2, [r0, #0]
    7b48:	601a      	str	r2, [r3, #0]
    7b4a:	2300      	movs	r3, #0
    7b4c:	6103      	str	r3, [r0, #16]
    7b4e:	60c3      	str	r3, [r0, #12]
    7b50:	e7f8      	b.n	7b44 <_Balloc+0x62>

00007b52 <_Bfree>:
    7b52:	b570      	push	{r4, r5, r6, lr}
    7b54:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7b56:	0006      	movs	r6, r0
    7b58:	000d      	movs	r5, r1
    7b5a:	2c00      	cmp	r4, #0
    7b5c:	d107      	bne.n	7b6e <_Bfree+0x1c>
    7b5e:	2010      	movs	r0, #16
    7b60:	f7ff ffaa 	bl	7ab8 <malloc>
    7b64:	6270      	str	r0, [r6, #36]	; 0x24
    7b66:	6044      	str	r4, [r0, #4]
    7b68:	6084      	str	r4, [r0, #8]
    7b6a:	6004      	str	r4, [r0, #0]
    7b6c:	60c4      	str	r4, [r0, #12]
    7b6e:	2d00      	cmp	r5, #0
    7b70:	d007      	beq.n	7b82 <_Bfree+0x30>
    7b72:	6a73      	ldr	r3, [r6, #36]	; 0x24
    7b74:	686a      	ldr	r2, [r5, #4]
    7b76:	68db      	ldr	r3, [r3, #12]
    7b78:	0092      	lsls	r2, r2, #2
    7b7a:	189b      	adds	r3, r3, r2
    7b7c:	681a      	ldr	r2, [r3, #0]
    7b7e:	602a      	str	r2, [r5, #0]
    7b80:	601d      	str	r5, [r3, #0]
    7b82:	bd70      	pop	{r4, r5, r6, pc}

00007b84 <__multadd>:
    7b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7b86:	001e      	movs	r6, r3
    7b88:	2314      	movs	r3, #20
    7b8a:	469c      	mov	ip, r3
    7b8c:	0007      	movs	r7, r0
    7b8e:	000c      	movs	r4, r1
    7b90:	2000      	movs	r0, #0
    7b92:	690d      	ldr	r5, [r1, #16]
    7b94:	448c      	add	ip, r1
    7b96:	4663      	mov	r3, ip
    7b98:	8819      	ldrh	r1, [r3, #0]
    7b9a:	681b      	ldr	r3, [r3, #0]
    7b9c:	4351      	muls	r1, r2
    7b9e:	0c1b      	lsrs	r3, r3, #16
    7ba0:	4353      	muls	r3, r2
    7ba2:	1989      	adds	r1, r1, r6
    7ba4:	0c0e      	lsrs	r6, r1, #16
    7ba6:	199b      	adds	r3, r3, r6
    7ba8:	b289      	uxth	r1, r1
    7baa:	0c1e      	lsrs	r6, r3, #16
    7bac:	041b      	lsls	r3, r3, #16
    7bae:	185b      	adds	r3, r3, r1
    7bb0:	4661      	mov	r1, ip
    7bb2:	3001      	adds	r0, #1
    7bb4:	c108      	stmia	r1!, {r3}
    7bb6:	468c      	mov	ip, r1
    7bb8:	4285      	cmp	r5, r0
    7bba:	dcec      	bgt.n	7b96 <__multadd+0x12>
    7bbc:	2e00      	cmp	r6, #0
    7bbe:	d01b      	beq.n	7bf8 <__multadd+0x74>
    7bc0:	68a3      	ldr	r3, [r4, #8]
    7bc2:	429d      	cmp	r5, r3
    7bc4:	db12      	blt.n	7bec <__multadd+0x68>
    7bc6:	6863      	ldr	r3, [r4, #4]
    7bc8:	0038      	movs	r0, r7
    7bca:	1c59      	adds	r1, r3, #1
    7bcc:	f7ff ff89 	bl	7ae2 <_Balloc>
    7bd0:	0021      	movs	r1, r4
    7bd2:	6923      	ldr	r3, [r4, #16]
    7bd4:	9001      	str	r0, [sp, #4]
    7bd6:	1c9a      	adds	r2, r3, #2
    7bd8:	0092      	lsls	r2, r2, #2
    7bda:	310c      	adds	r1, #12
    7bdc:	300c      	adds	r0, #12
    7bde:	f7fe f81f 	bl	5c20 <memcpy>
    7be2:	0021      	movs	r1, r4
    7be4:	0038      	movs	r0, r7
    7be6:	f7ff ffb4 	bl	7b52 <_Bfree>
    7bea:	9c01      	ldr	r4, [sp, #4]
    7bec:	1d2b      	adds	r3, r5, #4
    7bee:	009b      	lsls	r3, r3, #2
    7bf0:	18e3      	adds	r3, r4, r3
    7bf2:	3501      	adds	r5, #1
    7bf4:	605e      	str	r6, [r3, #4]
    7bf6:	6125      	str	r5, [r4, #16]
    7bf8:	0020      	movs	r0, r4
    7bfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007bfc <__hi0bits>:
    7bfc:	0003      	movs	r3, r0
    7bfe:	0c02      	lsrs	r2, r0, #16
    7c00:	2000      	movs	r0, #0
    7c02:	4282      	cmp	r2, r0
    7c04:	d101      	bne.n	7c0a <__hi0bits+0xe>
    7c06:	041b      	lsls	r3, r3, #16
    7c08:	3010      	adds	r0, #16
    7c0a:	0e1a      	lsrs	r2, r3, #24
    7c0c:	d101      	bne.n	7c12 <__hi0bits+0x16>
    7c0e:	3008      	adds	r0, #8
    7c10:	021b      	lsls	r3, r3, #8
    7c12:	0f1a      	lsrs	r2, r3, #28
    7c14:	d101      	bne.n	7c1a <__hi0bits+0x1e>
    7c16:	3004      	adds	r0, #4
    7c18:	011b      	lsls	r3, r3, #4
    7c1a:	0f9a      	lsrs	r2, r3, #30
    7c1c:	d101      	bne.n	7c22 <__hi0bits+0x26>
    7c1e:	3002      	adds	r0, #2
    7c20:	009b      	lsls	r3, r3, #2
    7c22:	2b00      	cmp	r3, #0
    7c24:	db03      	blt.n	7c2e <__hi0bits+0x32>
    7c26:	3001      	adds	r0, #1
    7c28:	005b      	lsls	r3, r3, #1
    7c2a:	d400      	bmi.n	7c2e <__hi0bits+0x32>
    7c2c:	2020      	movs	r0, #32
    7c2e:	4770      	bx	lr

00007c30 <__lo0bits>:
    7c30:	2207      	movs	r2, #7
    7c32:	6803      	ldr	r3, [r0, #0]
    7c34:	b510      	push	{r4, lr}
    7c36:	0001      	movs	r1, r0
    7c38:	401a      	ands	r2, r3
    7c3a:	d00d      	beq.n	7c58 <__lo0bits+0x28>
    7c3c:	2401      	movs	r4, #1
    7c3e:	2000      	movs	r0, #0
    7c40:	4223      	tst	r3, r4
    7c42:	d105      	bne.n	7c50 <__lo0bits+0x20>
    7c44:	3002      	adds	r0, #2
    7c46:	4203      	tst	r3, r0
    7c48:	d003      	beq.n	7c52 <__lo0bits+0x22>
    7c4a:	40e3      	lsrs	r3, r4
    7c4c:	0020      	movs	r0, r4
    7c4e:	600b      	str	r3, [r1, #0]
    7c50:	bd10      	pop	{r4, pc}
    7c52:	089b      	lsrs	r3, r3, #2
    7c54:	600b      	str	r3, [r1, #0]
    7c56:	e7fb      	b.n	7c50 <__lo0bits+0x20>
    7c58:	b29c      	uxth	r4, r3
    7c5a:	0010      	movs	r0, r2
    7c5c:	2c00      	cmp	r4, #0
    7c5e:	d101      	bne.n	7c64 <__lo0bits+0x34>
    7c60:	2010      	movs	r0, #16
    7c62:	0c1b      	lsrs	r3, r3, #16
    7c64:	b2da      	uxtb	r2, r3
    7c66:	2a00      	cmp	r2, #0
    7c68:	d101      	bne.n	7c6e <__lo0bits+0x3e>
    7c6a:	3008      	adds	r0, #8
    7c6c:	0a1b      	lsrs	r3, r3, #8
    7c6e:	071a      	lsls	r2, r3, #28
    7c70:	d101      	bne.n	7c76 <__lo0bits+0x46>
    7c72:	3004      	adds	r0, #4
    7c74:	091b      	lsrs	r3, r3, #4
    7c76:	079a      	lsls	r2, r3, #30
    7c78:	d101      	bne.n	7c7e <__lo0bits+0x4e>
    7c7a:	3002      	adds	r0, #2
    7c7c:	089b      	lsrs	r3, r3, #2
    7c7e:	07da      	lsls	r2, r3, #31
    7c80:	d4e8      	bmi.n	7c54 <__lo0bits+0x24>
    7c82:	085b      	lsrs	r3, r3, #1
    7c84:	d001      	beq.n	7c8a <__lo0bits+0x5a>
    7c86:	3001      	adds	r0, #1
    7c88:	e7e4      	b.n	7c54 <__lo0bits+0x24>
    7c8a:	2020      	movs	r0, #32
    7c8c:	e7e0      	b.n	7c50 <__lo0bits+0x20>

00007c8e <__i2b>:
    7c8e:	b510      	push	{r4, lr}
    7c90:	000c      	movs	r4, r1
    7c92:	2101      	movs	r1, #1
    7c94:	f7ff ff25 	bl	7ae2 <_Balloc>
    7c98:	2301      	movs	r3, #1
    7c9a:	6144      	str	r4, [r0, #20]
    7c9c:	6103      	str	r3, [r0, #16]
    7c9e:	bd10      	pop	{r4, pc}

00007ca0 <__multiply>:
    7ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ca2:	690b      	ldr	r3, [r1, #16]
    7ca4:	0015      	movs	r5, r2
    7ca6:	6912      	ldr	r2, [r2, #16]
    7ca8:	b089      	sub	sp, #36	; 0x24
    7caa:	000c      	movs	r4, r1
    7cac:	4293      	cmp	r3, r2
    7cae:	da01      	bge.n	7cb4 <__multiply+0x14>
    7cb0:	002c      	movs	r4, r5
    7cb2:	000d      	movs	r5, r1
    7cb4:	6927      	ldr	r7, [r4, #16]
    7cb6:	692e      	ldr	r6, [r5, #16]
    7cb8:	68a2      	ldr	r2, [r4, #8]
    7cba:	19bb      	adds	r3, r7, r6
    7cbc:	6861      	ldr	r1, [r4, #4]
    7cbe:	9301      	str	r3, [sp, #4]
    7cc0:	4293      	cmp	r3, r2
    7cc2:	dd00      	ble.n	7cc6 <__multiply+0x26>
    7cc4:	3101      	adds	r1, #1
    7cc6:	f7ff ff0c 	bl	7ae2 <_Balloc>
    7cca:	0003      	movs	r3, r0
    7ccc:	3314      	adds	r3, #20
    7cce:	9300      	str	r3, [sp, #0]
    7cd0:	9a00      	ldr	r2, [sp, #0]
    7cd2:	19bb      	adds	r3, r7, r6
    7cd4:	4694      	mov	ip, r2
    7cd6:	009b      	lsls	r3, r3, #2
    7cd8:	449c      	add	ip, r3
    7cda:	0013      	movs	r3, r2
    7cdc:	2200      	movs	r2, #0
    7cde:	9004      	str	r0, [sp, #16]
    7ce0:	4563      	cmp	r3, ip
    7ce2:	d31c      	bcc.n	7d1e <__multiply+0x7e>
    7ce4:	002a      	movs	r2, r5
    7ce6:	3414      	adds	r4, #20
    7ce8:	00bf      	lsls	r7, r7, #2
    7cea:	19e3      	adds	r3, r4, r7
    7cec:	3214      	adds	r2, #20
    7cee:	00b6      	lsls	r6, r6, #2
    7cf0:	9305      	str	r3, [sp, #20]
    7cf2:	1993      	adds	r3, r2, r6
    7cf4:	9402      	str	r4, [sp, #8]
    7cf6:	9306      	str	r3, [sp, #24]
    7cf8:	9b06      	ldr	r3, [sp, #24]
    7cfa:	429a      	cmp	r2, r3
    7cfc:	d311      	bcc.n	7d22 <__multiply+0x82>
    7cfe:	9b01      	ldr	r3, [sp, #4]
    7d00:	2b00      	cmp	r3, #0
    7d02:	dd06      	ble.n	7d12 <__multiply+0x72>
    7d04:	2304      	movs	r3, #4
    7d06:	425b      	negs	r3, r3
    7d08:	449c      	add	ip, r3
    7d0a:	4663      	mov	r3, ip
    7d0c:	681b      	ldr	r3, [r3, #0]
    7d0e:	2b00      	cmp	r3, #0
    7d10:	d051      	beq.n	7db6 <__multiply+0x116>
    7d12:	9b04      	ldr	r3, [sp, #16]
    7d14:	9a01      	ldr	r2, [sp, #4]
    7d16:	0018      	movs	r0, r3
    7d18:	611a      	str	r2, [r3, #16]
    7d1a:	b009      	add	sp, #36	; 0x24
    7d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7d1e:	c304      	stmia	r3!, {r2}
    7d20:	e7de      	b.n	7ce0 <__multiply+0x40>
    7d22:	8814      	ldrh	r4, [r2, #0]
    7d24:	2c00      	cmp	r4, #0
    7d26:	d01e      	beq.n	7d66 <__multiply+0xc6>
    7d28:	2600      	movs	r6, #0
    7d2a:	9d00      	ldr	r5, [sp, #0]
    7d2c:	9f02      	ldr	r7, [sp, #8]
    7d2e:	cf01      	ldmia	r7!, {r0}
    7d30:	9507      	str	r5, [sp, #28]
    7d32:	cd08      	ldmia	r5!, {r3}
    7d34:	9303      	str	r3, [sp, #12]
    7d36:	b283      	uxth	r3, r0
    7d38:	4363      	muls	r3, r4
    7d3a:	0019      	movs	r1, r3
    7d3c:	466b      	mov	r3, sp
    7d3e:	0c00      	lsrs	r0, r0, #16
    7d40:	899b      	ldrh	r3, [r3, #12]
    7d42:	4360      	muls	r0, r4
    7d44:	18cb      	adds	r3, r1, r3
    7d46:	9903      	ldr	r1, [sp, #12]
    7d48:	199b      	adds	r3, r3, r6
    7d4a:	0c09      	lsrs	r1, r1, #16
    7d4c:	1841      	adds	r1, r0, r1
    7d4e:	0c18      	lsrs	r0, r3, #16
    7d50:	1809      	adds	r1, r1, r0
    7d52:	0c0e      	lsrs	r6, r1, #16
    7d54:	b29b      	uxth	r3, r3
    7d56:	0409      	lsls	r1, r1, #16
    7d58:	430b      	orrs	r3, r1
    7d5a:	9907      	ldr	r1, [sp, #28]
    7d5c:	600b      	str	r3, [r1, #0]
    7d5e:	9b05      	ldr	r3, [sp, #20]
    7d60:	42bb      	cmp	r3, r7
    7d62:	d8e4      	bhi.n	7d2e <__multiply+0x8e>
    7d64:	602e      	str	r6, [r5, #0]
    7d66:	6813      	ldr	r3, [r2, #0]
    7d68:	0c1b      	lsrs	r3, r3, #16
    7d6a:	9303      	str	r3, [sp, #12]
    7d6c:	d01e      	beq.n	7dac <__multiply+0x10c>
    7d6e:	2600      	movs	r6, #0
    7d70:	9b00      	ldr	r3, [sp, #0]
    7d72:	9c02      	ldr	r4, [sp, #8]
    7d74:	681b      	ldr	r3, [r3, #0]
    7d76:	9800      	ldr	r0, [sp, #0]
    7d78:	0007      	movs	r7, r0
    7d7a:	8821      	ldrh	r1, [r4, #0]
    7d7c:	9d03      	ldr	r5, [sp, #12]
    7d7e:	b29b      	uxth	r3, r3
    7d80:	4369      	muls	r1, r5
    7d82:	c820      	ldmia	r0!, {r5}
    7d84:	0c2d      	lsrs	r5, r5, #16
    7d86:	1949      	adds	r1, r1, r5
    7d88:	198e      	adds	r6, r1, r6
    7d8a:	0431      	lsls	r1, r6, #16
    7d8c:	430b      	orrs	r3, r1
    7d8e:	603b      	str	r3, [r7, #0]
    7d90:	cc08      	ldmia	r4!, {r3}
    7d92:	9903      	ldr	r1, [sp, #12]
    7d94:	0c1b      	lsrs	r3, r3, #16
    7d96:	434b      	muls	r3, r1
    7d98:	6879      	ldr	r1, [r7, #4]
    7d9a:	0c36      	lsrs	r6, r6, #16
    7d9c:	b289      	uxth	r1, r1
    7d9e:	185b      	adds	r3, r3, r1
    7da0:	9905      	ldr	r1, [sp, #20]
    7da2:	199b      	adds	r3, r3, r6
    7da4:	0c1e      	lsrs	r6, r3, #16
    7da6:	42a1      	cmp	r1, r4
    7da8:	d8e6      	bhi.n	7d78 <__multiply+0xd8>
    7daa:	6003      	str	r3, [r0, #0]
    7dac:	9b00      	ldr	r3, [sp, #0]
    7dae:	3204      	adds	r2, #4
    7db0:	3304      	adds	r3, #4
    7db2:	9300      	str	r3, [sp, #0]
    7db4:	e7a0      	b.n	7cf8 <__multiply+0x58>
    7db6:	9b01      	ldr	r3, [sp, #4]
    7db8:	3b01      	subs	r3, #1
    7dba:	9301      	str	r3, [sp, #4]
    7dbc:	e79f      	b.n	7cfe <__multiply+0x5e>
	...

00007dc0 <__pow5mult>:
    7dc0:	2303      	movs	r3, #3
    7dc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7dc4:	4013      	ands	r3, r2
    7dc6:	0005      	movs	r5, r0
    7dc8:	000e      	movs	r6, r1
    7dca:	0014      	movs	r4, r2
    7dcc:	2b00      	cmp	r3, #0
    7dce:	d008      	beq.n	7de2 <__pow5mult+0x22>
    7dd0:	4922      	ldr	r1, [pc, #136]	; (7e5c <__pow5mult+0x9c>)
    7dd2:	3b01      	subs	r3, #1
    7dd4:	009a      	lsls	r2, r3, #2
    7dd6:	5852      	ldr	r2, [r2, r1]
    7dd8:	2300      	movs	r3, #0
    7dda:	0031      	movs	r1, r6
    7ddc:	f7ff fed2 	bl	7b84 <__multadd>
    7de0:	0006      	movs	r6, r0
    7de2:	10a3      	asrs	r3, r4, #2
    7de4:	9301      	str	r3, [sp, #4]
    7de6:	d036      	beq.n	7e56 <__pow5mult+0x96>
    7de8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7dea:	2c00      	cmp	r4, #0
    7dec:	d107      	bne.n	7dfe <__pow5mult+0x3e>
    7dee:	2010      	movs	r0, #16
    7df0:	f7ff fe62 	bl	7ab8 <malloc>
    7df4:	6268      	str	r0, [r5, #36]	; 0x24
    7df6:	6044      	str	r4, [r0, #4]
    7df8:	6084      	str	r4, [r0, #8]
    7dfa:	6004      	str	r4, [r0, #0]
    7dfc:	60c4      	str	r4, [r0, #12]
    7dfe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7e00:	68bc      	ldr	r4, [r7, #8]
    7e02:	2c00      	cmp	r4, #0
    7e04:	d107      	bne.n	7e16 <__pow5mult+0x56>
    7e06:	4916      	ldr	r1, [pc, #88]	; (7e60 <__pow5mult+0xa0>)
    7e08:	0028      	movs	r0, r5
    7e0a:	f7ff ff40 	bl	7c8e <__i2b>
    7e0e:	2300      	movs	r3, #0
    7e10:	0004      	movs	r4, r0
    7e12:	60b8      	str	r0, [r7, #8]
    7e14:	6003      	str	r3, [r0, #0]
    7e16:	2201      	movs	r2, #1
    7e18:	9b01      	ldr	r3, [sp, #4]
    7e1a:	4213      	tst	r3, r2
    7e1c:	d00a      	beq.n	7e34 <__pow5mult+0x74>
    7e1e:	0031      	movs	r1, r6
    7e20:	0022      	movs	r2, r4
    7e22:	0028      	movs	r0, r5
    7e24:	f7ff ff3c 	bl	7ca0 <__multiply>
    7e28:	0007      	movs	r7, r0
    7e2a:	0031      	movs	r1, r6
    7e2c:	0028      	movs	r0, r5
    7e2e:	f7ff fe90 	bl	7b52 <_Bfree>
    7e32:	003e      	movs	r6, r7
    7e34:	9b01      	ldr	r3, [sp, #4]
    7e36:	105b      	asrs	r3, r3, #1
    7e38:	9301      	str	r3, [sp, #4]
    7e3a:	d00c      	beq.n	7e56 <__pow5mult+0x96>
    7e3c:	6820      	ldr	r0, [r4, #0]
    7e3e:	2800      	cmp	r0, #0
    7e40:	d107      	bne.n	7e52 <__pow5mult+0x92>
    7e42:	0022      	movs	r2, r4
    7e44:	0021      	movs	r1, r4
    7e46:	0028      	movs	r0, r5
    7e48:	f7ff ff2a 	bl	7ca0 <__multiply>
    7e4c:	2300      	movs	r3, #0
    7e4e:	6020      	str	r0, [r4, #0]
    7e50:	6003      	str	r3, [r0, #0]
    7e52:	0004      	movs	r4, r0
    7e54:	e7df      	b.n	7e16 <__pow5mult+0x56>
    7e56:	0030      	movs	r0, r6
    7e58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7e5a:	46c0      	nop			; (mov r8, r8)
    7e5c:	0000b5e0 	.word	0x0000b5e0
    7e60:	00000271 	.word	0x00000271

00007e64 <__lshift>:
    7e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e66:	000d      	movs	r5, r1
    7e68:	0017      	movs	r7, r2
    7e6a:	692b      	ldr	r3, [r5, #16]
    7e6c:	1154      	asrs	r4, r2, #5
    7e6e:	b085      	sub	sp, #20
    7e70:	18e3      	adds	r3, r4, r3
    7e72:	9302      	str	r3, [sp, #8]
    7e74:	3301      	adds	r3, #1
    7e76:	9301      	str	r3, [sp, #4]
    7e78:	6849      	ldr	r1, [r1, #4]
    7e7a:	68ab      	ldr	r3, [r5, #8]
    7e7c:	9003      	str	r0, [sp, #12]
    7e7e:	9a01      	ldr	r2, [sp, #4]
    7e80:	4293      	cmp	r3, r2
    7e82:	db34      	blt.n	7eee <__lshift+0x8a>
    7e84:	9803      	ldr	r0, [sp, #12]
    7e86:	f7ff fe2c 	bl	7ae2 <_Balloc>
    7e8a:	2300      	movs	r3, #0
    7e8c:	0002      	movs	r2, r0
    7e8e:	0006      	movs	r6, r0
    7e90:	0019      	movs	r1, r3
    7e92:	3214      	adds	r2, #20
    7e94:	42a3      	cmp	r3, r4
    7e96:	db2d      	blt.n	7ef4 <__lshift+0x90>
    7e98:	43e3      	mvns	r3, r4
    7e9a:	17db      	asrs	r3, r3, #31
    7e9c:	401c      	ands	r4, r3
    7e9e:	002b      	movs	r3, r5
    7ea0:	211f      	movs	r1, #31
    7ea2:	00a4      	lsls	r4, r4, #2
    7ea4:	1914      	adds	r4, r2, r4
    7ea6:	692a      	ldr	r2, [r5, #16]
    7ea8:	3314      	adds	r3, #20
    7eaa:	0092      	lsls	r2, r2, #2
    7eac:	189a      	adds	r2, r3, r2
    7eae:	400f      	ands	r7, r1
    7eb0:	d024      	beq.n	7efc <__lshift+0x98>
    7eb2:	3101      	adds	r1, #1
    7eb4:	1bc9      	subs	r1, r1, r7
    7eb6:	468c      	mov	ip, r1
    7eb8:	2100      	movs	r1, #0
    7eba:	6818      	ldr	r0, [r3, #0]
    7ebc:	40b8      	lsls	r0, r7
    7ebe:	4301      	orrs	r1, r0
    7ec0:	4660      	mov	r0, ip
    7ec2:	6021      	str	r1, [r4, #0]
    7ec4:	cb02      	ldmia	r3!, {r1}
    7ec6:	3404      	adds	r4, #4
    7ec8:	40c1      	lsrs	r1, r0
    7eca:	429a      	cmp	r2, r3
    7ecc:	d8f5      	bhi.n	7eba <__lshift+0x56>
    7ece:	6021      	str	r1, [r4, #0]
    7ed0:	2900      	cmp	r1, #0
    7ed2:	d002      	beq.n	7eda <__lshift+0x76>
    7ed4:	9b02      	ldr	r3, [sp, #8]
    7ed6:	3302      	adds	r3, #2
    7ed8:	9301      	str	r3, [sp, #4]
    7eda:	9b01      	ldr	r3, [sp, #4]
    7edc:	9803      	ldr	r0, [sp, #12]
    7ede:	3b01      	subs	r3, #1
    7ee0:	6133      	str	r3, [r6, #16]
    7ee2:	0029      	movs	r1, r5
    7ee4:	f7ff fe35 	bl	7b52 <_Bfree>
    7ee8:	0030      	movs	r0, r6
    7eea:	b005      	add	sp, #20
    7eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7eee:	3101      	adds	r1, #1
    7ef0:	005b      	lsls	r3, r3, #1
    7ef2:	e7c4      	b.n	7e7e <__lshift+0x1a>
    7ef4:	0098      	lsls	r0, r3, #2
    7ef6:	5011      	str	r1, [r2, r0]
    7ef8:	3301      	adds	r3, #1
    7efa:	e7cb      	b.n	7e94 <__lshift+0x30>
    7efc:	cb02      	ldmia	r3!, {r1}
    7efe:	c402      	stmia	r4!, {r1}
    7f00:	429a      	cmp	r2, r3
    7f02:	d8fb      	bhi.n	7efc <__lshift+0x98>
    7f04:	e7e9      	b.n	7eda <__lshift+0x76>

00007f06 <__mcmp>:
    7f06:	690a      	ldr	r2, [r1, #16]
    7f08:	6903      	ldr	r3, [r0, #16]
    7f0a:	b530      	push	{r4, r5, lr}
    7f0c:	1a9b      	subs	r3, r3, r2
    7f0e:	d10e      	bne.n	7f2e <__mcmp+0x28>
    7f10:	0092      	lsls	r2, r2, #2
    7f12:	3014      	adds	r0, #20
    7f14:	3114      	adds	r1, #20
    7f16:	1884      	adds	r4, r0, r2
    7f18:	1889      	adds	r1, r1, r2
    7f1a:	3c04      	subs	r4, #4
    7f1c:	3904      	subs	r1, #4
    7f1e:	6822      	ldr	r2, [r4, #0]
    7f20:	680d      	ldr	r5, [r1, #0]
    7f22:	42aa      	cmp	r2, r5
    7f24:	d005      	beq.n	7f32 <__mcmp+0x2c>
    7f26:	42aa      	cmp	r2, r5
    7f28:	4192      	sbcs	r2, r2
    7f2a:	2301      	movs	r3, #1
    7f2c:	4313      	orrs	r3, r2
    7f2e:	0018      	movs	r0, r3
    7f30:	bd30      	pop	{r4, r5, pc}
    7f32:	42a0      	cmp	r0, r4
    7f34:	d3f1      	bcc.n	7f1a <__mcmp+0x14>
    7f36:	e7fa      	b.n	7f2e <__mcmp+0x28>

00007f38 <__mdiff>:
    7f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f3a:	000d      	movs	r5, r1
    7f3c:	b085      	sub	sp, #20
    7f3e:	0007      	movs	r7, r0
    7f40:	0011      	movs	r1, r2
    7f42:	0028      	movs	r0, r5
    7f44:	0014      	movs	r4, r2
    7f46:	f7ff ffde 	bl	7f06 <__mcmp>
    7f4a:	1e06      	subs	r6, r0, #0
    7f4c:	d108      	bne.n	7f60 <__mdiff+0x28>
    7f4e:	0001      	movs	r1, r0
    7f50:	0038      	movs	r0, r7
    7f52:	f7ff fdc6 	bl	7ae2 <_Balloc>
    7f56:	2301      	movs	r3, #1
    7f58:	6146      	str	r6, [r0, #20]
    7f5a:	6103      	str	r3, [r0, #16]
    7f5c:	b005      	add	sp, #20
    7f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f60:	2301      	movs	r3, #1
    7f62:	9301      	str	r3, [sp, #4]
    7f64:	2800      	cmp	r0, #0
    7f66:	db04      	blt.n	7f72 <__mdiff+0x3a>
    7f68:	0023      	movs	r3, r4
    7f6a:	002c      	movs	r4, r5
    7f6c:	001d      	movs	r5, r3
    7f6e:	2300      	movs	r3, #0
    7f70:	9301      	str	r3, [sp, #4]
    7f72:	6861      	ldr	r1, [r4, #4]
    7f74:	0038      	movs	r0, r7
    7f76:	f7ff fdb4 	bl	7ae2 <_Balloc>
    7f7a:	002f      	movs	r7, r5
    7f7c:	2200      	movs	r2, #0
    7f7e:	9b01      	ldr	r3, [sp, #4]
    7f80:	6926      	ldr	r6, [r4, #16]
    7f82:	60c3      	str	r3, [r0, #12]
    7f84:	3414      	adds	r4, #20
    7f86:	00b3      	lsls	r3, r6, #2
    7f88:	18e3      	adds	r3, r4, r3
    7f8a:	9302      	str	r3, [sp, #8]
    7f8c:	692b      	ldr	r3, [r5, #16]
    7f8e:	3714      	adds	r7, #20
    7f90:	009b      	lsls	r3, r3, #2
    7f92:	18fb      	adds	r3, r7, r3
    7f94:	9303      	str	r3, [sp, #12]
    7f96:	0003      	movs	r3, r0
    7f98:	4694      	mov	ip, r2
    7f9a:	3314      	adds	r3, #20
    7f9c:	cc20      	ldmia	r4!, {r5}
    7f9e:	cf04      	ldmia	r7!, {r2}
    7fa0:	9201      	str	r2, [sp, #4]
    7fa2:	b2aa      	uxth	r2, r5
    7fa4:	4494      	add	ip, r2
    7fa6:	466a      	mov	r2, sp
    7fa8:	4661      	mov	r1, ip
    7faa:	8892      	ldrh	r2, [r2, #4]
    7fac:	0c2d      	lsrs	r5, r5, #16
    7fae:	1a8a      	subs	r2, r1, r2
    7fb0:	9901      	ldr	r1, [sp, #4]
    7fb2:	0c09      	lsrs	r1, r1, #16
    7fb4:	1a69      	subs	r1, r5, r1
    7fb6:	1415      	asrs	r5, r2, #16
    7fb8:	1949      	adds	r1, r1, r5
    7fba:	140d      	asrs	r5, r1, #16
    7fbc:	b292      	uxth	r2, r2
    7fbe:	0409      	lsls	r1, r1, #16
    7fc0:	430a      	orrs	r2, r1
    7fc2:	601a      	str	r2, [r3, #0]
    7fc4:	9a03      	ldr	r2, [sp, #12]
    7fc6:	46ac      	mov	ip, r5
    7fc8:	3304      	adds	r3, #4
    7fca:	42ba      	cmp	r2, r7
    7fcc:	d8e6      	bhi.n	7f9c <__mdiff+0x64>
    7fce:	9902      	ldr	r1, [sp, #8]
    7fd0:	001a      	movs	r2, r3
    7fd2:	428c      	cmp	r4, r1
    7fd4:	d305      	bcc.n	7fe2 <__mdiff+0xaa>
    7fd6:	3a04      	subs	r2, #4
    7fd8:	6813      	ldr	r3, [r2, #0]
    7fda:	2b00      	cmp	r3, #0
    7fdc:	d00e      	beq.n	7ffc <__mdiff+0xc4>
    7fde:	6106      	str	r6, [r0, #16]
    7fe0:	e7bc      	b.n	7f5c <__mdiff+0x24>
    7fe2:	cc04      	ldmia	r4!, {r2}
    7fe4:	b291      	uxth	r1, r2
    7fe6:	4461      	add	r1, ip
    7fe8:	140d      	asrs	r5, r1, #16
    7fea:	0c12      	lsrs	r2, r2, #16
    7fec:	1952      	adds	r2, r2, r5
    7fee:	1415      	asrs	r5, r2, #16
    7ff0:	b289      	uxth	r1, r1
    7ff2:	0412      	lsls	r2, r2, #16
    7ff4:	430a      	orrs	r2, r1
    7ff6:	46ac      	mov	ip, r5
    7ff8:	c304      	stmia	r3!, {r2}
    7ffa:	e7e8      	b.n	7fce <__mdiff+0x96>
    7ffc:	3e01      	subs	r6, #1
    7ffe:	e7ea      	b.n	7fd6 <__mdiff+0x9e>

00008000 <__d2b>:
    8000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    8002:	001d      	movs	r5, r3
    8004:	2101      	movs	r1, #1
    8006:	9f08      	ldr	r7, [sp, #32]
    8008:	0014      	movs	r4, r2
    800a:	f7ff fd6a 	bl	7ae2 <_Balloc>
    800e:	032b      	lsls	r3, r5, #12
    8010:	006d      	lsls	r5, r5, #1
    8012:	0006      	movs	r6, r0
    8014:	0b1b      	lsrs	r3, r3, #12
    8016:	0d6d      	lsrs	r5, r5, #21
    8018:	d124      	bne.n	8064 <__d2b+0x64>
    801a:	9301      	str	r3, [sp, #4]
    801c:	2c00      	cmp	r4, #0
    801e:	d027      	beq.n	8070 <__d2b+0x70>
    8020:	4668      	mov	r0, sp
    8022:	9400      	str	r4, [sp, #0]
    8024:	f7ff fe04 	bl	7c30 <__lo0bits>
    8028:	9c00      	ldr	r4, [sp, #0]
    802a:	2800      	cmp	r0, #0
    802c:	d01e      	beq.n	806c <__d2b+0x6c>
    802e:	9b01      	ldr	r3, [sp, #4]
    8030:	2120      	movs	r1, #32
    8032:	001a      	movs	r2, r3
    8034:	1a09      	subs	r1, r1, r0
    8036:	408a      	lsls	r2, r1
    8038:	40c3      	lsrs	r3, r0
    803a:	4322      	orrs	r2, r4
    803c:	6172      	str	r2, [r6, #20]
    803e:	9301      	str	r3, [sp, #4]
    8040:	9c01      	ldr	r4, [sp, #4]
    8042:	61b4      	str	r4, [r6, #24]
    8044:	1e63      	subs	r3, r4, #1
    8046:	419c      	sbcs	r4, r3
    8048:	3401      	adds	r4, #1
    804a:	6134      	str	r4, [r6, #16]
    804c:	2d00      	cmp	r5, #0
    804e:	d018      	beq.n	8082 <__d2b+0x82>
    8050:	4b12      	ldr	r3, [pc, #72]	; (809c <__d2b+0x9c>)
    8052:	18ed      	adds	r5, r5, r3
    8054:	2335      	movs	r3, #53	; 0x35
    8056:	182d      	adds	r5, r5, r0
    8058:	603d      	str	r5, [r7, #0]
    805a:	1a18      	subs	r0, r3, r0
    805c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    805e:	6018      	str	r0, [r3, #0]
    8060:	0030      	movs	r0, r6
    8062:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    8064:	2280      	movs	r2, #128	; 0x80
    8066:	0352      	lsls	r2, r2, #13
    8068:	4313      	orrs	r3, r2
    806a:	e7d6      	b.n	801a <__d2b+0x1a>
    806c:	6174      	str	r4, [r6, #20]
    806e:	e7e7      	b.n	8040 <__d2b+0x40>
    8070:	a801      	add	r0, sp, #4
    8072:	f7ff fddd 	bl	7c30 <__lo0bits>
    8076:	2401      	movs	r4, #1
    8078:	9b01      	ldr	r3, [sp, #4]
    807a:	6134      	str	r4, [r6, #16]
    807c:	6173      	str	r3, [r6, #20]
    807e:	3020      	adds	r0, #32
    8080:	e7e4      	b.n	804c <__d2b+0x4c>
    8082:	4b07      	ldr	r3, [pc, #28]	; (80a0 <__d2b+0xa0>)
    8084:	18c0      	adds	r0, r0, r3
    8086:	4b07      	ldr	r3, [pc, #28]	; (80a4 <__d2b+0xa4>)
    8088:	6038      	str	r0, [r7, #0]
    808a:	18e3      	adds	r3, r4, r3
    808c:	009b      	lsls	r3, r3, #2
    808e:	18f3      	adds	r3, r6, r3
    8090:	6958      	ldr	r0, [r3, #20]
    8092:	f7ff fdb3 	bl	7bfc <__hi0bits>
    8096:	0164      	lsls	r4, r4, #5
    8098:	1a20      	subs	r0, r4, r0
    809a:	e7df      	b.n	805c <__d2b+0x5c>
    809c:	fffffbcd 	.word	0xfffffbcd
    80a0:	fffffbce 	.word	0xfffffbce
    80a4:	3fffffff 	.word	0x3fffffff

000080a8 <_calloc_r>:
    80a8:	434a      	muls	r2, r1
    80aa:	b570      	push	{r4, r5, r6, lr}
    80ac:	0011      	movs	r1, r2
    80ae:	0014      	movs	r4, r2
    80b0:	f000 f852 	bl	8158 <_malloc_r>
    80b4:	1e05      	subs	r5, r0, #0
    80b6:	d003      	beq.n	80c0 <_calloc_r+0x18>
    80b8:	0022      	movs	r2, r4
    80ba:	2100      	movs	r1, #0
    80bc:	f7fd fdb9 	bl	5c32 <memset>
    80c0:	0028      	movs	r0, r5
    80c2:	bd70      	pop	{r4, r5, r6, pc}

000080c4 <_free_r>:
    80c4:	b570      	push	{r4, r5, r6, lr}
    80c6:	0005      	movs	r5, r0
    80c8:	2900      	cmp	r1, #0
    80ca:	d010      	beq.n	80ee <_free_r+0x2a>
    80cc:	1f0c      	subs	r4, r1, #4
    80ce:	6823      	ldr	r3, [r4, #0]
    80d0:	2b00      	cmp	r3, #0
    80d2:	da00      	bge.n	80d6 <_free_r+0x12>
    80d4:	18e4      	adds	r4, r4, r3
    80d6:	0028      	movs	r0, r5
    80d8:	f000 fae4 	bl	86a4 <__malloc_lock>
    80dc:	4a1d      	ldr	r2, [pc, #116]	; (8154 <_free_r+0x90>)
    80de:	6813      	ldr	r3, [r2, #0]
    80e0:	2b00      	cmp	r3, #0
    80e2:	d105      	bne.n	80f0 <_free_r+0x2c>
    80e4:	6063      	str	r3, [r4, #4]
    80e6:	6014      	str	r4, [r2, #0]
    80e8:	0028      	movs	r0, r5
    80ea:	f000 fadc 	bl	86a6 <__malloc_unlock>
    80ee:	bd70      	pop	{r4, r5, r6, pc}
    80f0:	42a3      	cmp	r3, r4
    80f2:	d909      	bls.n	8108 <_free_r+0x44>
    80f4:	6821      	ldr	r1, [r4, #0]
    80f6:	1860      	adds	r0, r4, r1
    80f8:	4283      	cmp	r3, r0
    80fa:	d1f3      	bne.n	80e4 <_free_r+0x20>
    80fc:	6818      	ldr	r0, [r3, #0]
    80fe:	685b      	ldr	r3, [r3, #4]
    8100:	1841      	adds	r1, r0, r1
    8102:	6021      	str	r1, [r4, #0]
    8104:	e7ee      	b.n	80e4 <_free_r+0x20>
    8106:	0013      	movs	r3, r2
    8108:	685a      	ldr	r2, [r3, #4]
    810a:	2a00      	cmp	r2, #0
    810c:	d001      	beq.n	8112 <_free_r+0x4e>
    810e:	42a2      	cmp	r2, r4
    8110:	d9f9      	bls.n	8106 <_free_r+0x42>
    8112:	6819      	ldr	r1, [r3, #0]
    8114:	1858      	adds	r0, r3, r1
    8116:	42a0      	cmp	r0, r4
    8118:	d10b      	bne.n	8132 <_free_r+0x6e>
    811a:	6820      	ldr	r0, [r4, #0]
    811c:	1809      	adds	r1, r1, r0
    811e:	1858      	adds	r0, r3, r1
    8120:	6019      	str	r1, [r3, #0]
    8122:	4282      	cmp	r2, r0
    8124:	d1e0      	bne.n	80e8 <_free_r+0x24>
    8126:	6810      	ldr	r0, [r2, #0]
    8128:	6852      	ldr	r2, [r2, #4]
    812a:	1841      	adds	r1, r0, r1
    812c:	6019      	str	r1, [r3, #0]
    812e:	605a      	str	r2, [r3, #4]
    8130:	e7da      	b.n	80e8 <_free_r+0x24>
    8132:	42a0      	cmp	r0, r4
    8134:	d902      	bls.n	813c <_free_r+0x78>
    8136:	230c      	movs	r3, #12
    8138:	602b      	str	r3, [r5, #0]
    813a:	e7d5      	b.n	80e8 <_free_r+0x24>
    813c:	6821      	ldr	r1, [r4, #0]
    813e:	1860      	adds	r0, r4, r1
    8140:	4282      	cmp	r2, r0
    8142:	d103      	bne.n	814c <_free_r+0x88>
    8144:	6810      	ldr	r0, [r2, #0]
    8146:	6852      	ldr	r2, [r2, #4]
    8148:	1841      	adds	r1, r0, r1
    814a:	6021      	str	r1, [r4, #0]
    814c:	6062      	str	r2, [r4, #4]
    814e:	605c      	str	r4, [r3, #4]
    8150:	e7ca      	b.n	80e8 <_free_r+0x24>
    8152:	46c0      	nop			; (mov r8, r8)
    8154:	200008bc 	.word	0x200008bc

00008158 <_malloc_r>:
    8158:	2303      	movs	r3, #3
    815a:	b570      	push	{r4, r5, r6, lr}
    815c:	1ccd      	adds	r5, r1, #3
    815e:	439d      	bics	r5, r3
    8160:	3508      	adds	r5, #8
    8162:	0006      	movs	r6, r0
    8164:	2d0c      	cmp	r5, #12
    8166:	d21e      	bcs.n	81a6 <_malloc_r+0x4e>
    8168:	250c      	movs	r5, #12
    816a:	42a9      	cmp	r1, r5
    816c:	d81d      	bhi.n	81aa <_malloc_r+0x52>
    816e:	0030      	movs	r0, r6
    8170:	f000 fa98 	bl	86a4 <__malloc_lock>
    8174:	4a25      	ldr	r2, [pc, #148]	; (820c <_malloc_r+0xb4>)
    8176:	6814      	ldr	r4, [r2, #0]
    8178:	0021      	movs	r1, r4
    817a:	2900      	cmp	r1, #0
    817c:	d119      	bne.n	81b2 <_malloc_r+0x5a>
    817e:	4c24      	ldr	r4, [pc, #144]	; (8210 <_malloc_r+0xb8>)
    8180:	6823      	ldr	r3, [r4, #0]
    8182:	2b00      	cmp	r3, #0
    8184:	d103      	bne.n	818e <_malloc_r+0x36>
    8186:	0030      	movs	r0, r6
    8188:	f000 f9be 	bl	8508 <_sbrk_r>
    818c:	6020      	str	r0, [r4, #0]
    818e:	0029      	movs	r1, r5
    8190:	0030      	movs	r0, r6
    8192:	f000 f9b9 	bl	8508 <_sbrk_r>
    8196:	1c43      	adds	r3, r0, #1
    8198:	d12c      	bne.n	81f4 <_malloc_r+0x9c>
    819a:	230c      	movs	r3, #12
    819c:	0030      	movs	r0, r6
    819e:	6033      	str	r3, [r6, #0]
    81a0:	f000 fa81 	bl	86a6 <__malloc_unlock>
    81a4:	e003      	b.n	81ae <_malloc_r+0x56>
    81a6:	2d00      	cmp	r5, #0
    81a8:	dadf      	bge.n	816a <_malloc_r+0x12>
    81aa:	230c      	movs	r3, #12
    81ac:	6033      	str	r3, [r6, #0]
    81ae:	2000      	movs	r0, #0
    81b0:	bd70      	pop	{r4, r5, r6, pc}
    81b2:	680b      	ldr	r3, [r1, #0]
    81b4:	1b5b      	subs	r3, r3, r5
    81b6:	d41a      	bmi.n	81ee <_malloc_r+0x96>
    81b8:	2b0b      	cmp	r3, #11
    81ba:	d903      	bls.n	81c4 <_malloc_r+0x6c>
    81bc:	600b      	str	r3, [r1, #0]
    81be:	18cc      	adds	r4, r1, r3
    81c0:	6025      	str	r5, [r4, #0]
    81c2:	e003      	b.n	81cc <_malloc_r+0x74>
    81c4:	428c      	cmp	r4, r1
    81c6:	d10e      	bne.n	81e6 <_malloc_r+0x8e>
    81c8:	6863      	ldr	r3, [r4, #4]
    81ca:	6013      	str	r3, [r2, #0]
    81cc:	0030      	movs	r0, r6
    81ce:	f000 fa6a 	bl	86a6 <__malloc_unlock>
    81d2:	0020      	movs	r0, r4
    81d4:	2207      	movs	r2, #7
    81d6:	300b      	adds	r0, #11
    81d8:	1d23      	adds	r3, r4, #4
    81da:	4390      	bics	r0, r2
    81dc:	1ac3      	subs	r3, r0, r3
    81de:	d0e7      	beq.n	81b0 <_malloc_r+0x58>
    81e0:	425a      	negs	r2, r3
    81e2:	50e2      	str	r2, [r4, r3]
    81e4:	e7e4      	b.n	81b0 <_malloc_r+0x58>
    81e6:	684b      	ldr	r3, [r1, #4]
    81e8:	6063      	str	r3, [r4, #4]
    81ea:	000c      	movs	r4, r1
    81ec:	e7ee      	b.n	81cc <_malloc_r+0x74>
    81ee:	000c      	movs	r4, r1
    81f0:	6849      	ldr	r1, [r1, #4]
    81f2:	e7c2      	b.n	817a <_malloc_r+0x22>
    81f4:	2303      	movs	r3, #3
    81f6:	1cc4      	adds	r4, r0, #3
    81f8:	439c      	bics	r4, r3
    81fa:	42a0      	cmp	r0, r4
    81fc:	d0e0      	beq.n	81c0 <_malloc_r+0x68>
    81fe:	1a21      	subs	r1, r4, r0
    8200:	0030      	movs	r0, r6
    8202:	f000 f981 	bl	8508 <_sbrk_r>
    8206:	1c43      	adds	r3, r0, #1
    8208:	d1da      	bne.n	81c0 <_malloc_r+0x68>
    820a:	e7c6      	b.n	819a <_malloc_r+0x42>
    820c:	200008bc 	.word	0x200008bc
    8210:	200008c0 	.word	0x200008c0

00008214 <__sfputc_r>:
    8214:	6893      	ldr	r3, [r2, #8]
    8216:	b510      	push	{r4, lr}
    8218:	3b01      	subs	r3, #1
    821a:	6093      	str	r3, [r2, #8]
    821c:	2b00      	cmp	r3, #0
    821e:	da05      	bge.n	822c <__sfputc_r+0x18>
    8220:	6994      	ldr	r4, [r2, #24]
    8222:	42a3      	cmp	r3, r4
    8224:	db08      	blt.n	8238 <__sfputc_r+0x24>
    8226:	b2cb      	uxtb	r3, r1
    8228:	2b0a      	cmp	r3, #10
    822a:	d005      	beq.n	8238 <__sfputc_r+0x24>
    822c:	6813      	ldr	r3, [r2, #0]
    822e:	1c58      	adds	r0, r3, #1
    8230:	6010      	str	r0, [r2, #0]
    8232:	7019      	strb	r1, [r3, #0]
    8234:	b2c8      	uxtb	r0, r1
    8236:	bd10      	pop	{r4, pc}
    8238:	f7fe fb06 	bl	6848 <__swbuf_r>
    823c:	e7fb      	b.n	8236 <__sfputc_r+0x22>

0000823e <__sfputs_r>:
    823e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8240:	0006      	movs	r6, r0
    8242:	000f      	movs	r7, r1
    8244:	0014      	movs	r4, r2
    8246:	18d5      	adds	r5, r2, r3
    8248:	42ac      	cmp	r4, r5
    824a:	d101      	bne.n	8250 <__sfputs_r+0x12>
    824c:	2000      	movs	r0, #0
    824e:	e007      	b.n	8260 <__sfputs_r+0x22>
    8250:	7821      	ldrb	r1, [r4, #0]
    8252:	003a      	movs	r2, r7
    8254:	0030      	movs	r0, r6
    8256:	f7ff ffdd 	bl	8214 <__sfputc_r>
    825a:	3401      	adds	r4, #1
    825c:	1c43      	adds	r3, r0, #1
    825e:	d1f3      	bne.n	8248 <__sfputs_r+0xa>
    8260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00008264 <_vfiprintf_r>:
    8264:	b5f0      	push	{r4, r5, r6, r7, lr}
    8266:	b09f      	sub	sp, #124	; 0x7c
    8268:	0006      	movs	r6, r0
    826a:	000f      	movs	r7, r1
    826c:	0014      	movs	r4, r2
    826e:	9305      	str	r3, [sp, #20]
    8270:	2800      	cmp	r0, #0
    8272:	d004      	beq.n	827e <_vfiprintf_r+0x1a>
    8274:	6983      	ldr	r3, [r0, #24]
    8276:	2b00      	cmp	r3, #0
    8278:	d101      	bne.n	827e <_vfiprintf_r+0x1a>
    827a:	f7ff fb15 	bl	78a8 <__sinit>
    827e:	4b7f      	ldr	r3, [pc, #508]	; (847c <_vfiprintf_r+0x218>)
    8280:	429f      	cmp	r7, r3
    8282:	d15c      	bne.n	833e <_vfiprintf_r+0xda>
    8284:	6877      	ldr	r7, [r6, #4]
    8286:	89bb      	ldrh	r3, [r7, #12]
    8288:	071b      	lsls	r3, r3, #28
    828a:	d562      	bpl.n	8352 <_vfiprintf_r+0xee>
    828c:	693b      	ldr	r3, [r7, #16]
    828e:	2b00      	cmp	r3, #0
    8290:	d05f      	beq.n	8352 <_vfiprintf_r+0xee>
    8292:	2300      	movs	r3, #0
    8294:	ad06      	add	r5, sp, #24
    8296:	616b      	str	r3, [r5, #20]
    8298:	3320      	adds	r3, #32
    829a:	766b      	strb	r3, [r5, #25]
    829c:	3310      	adds	r3, #16
    829e:	76ab      	strb	r3, [r5, #26]
    82a0:	9402      	str	r4, [sp, #8]
    82a2:	9c02      	ldr	r4, [sp, #8]
    82a4:	7823      	ldrb	r3, [r4, #0]
    82a6:	2b00      	cmp	r3, #0
    82a8:	d15d      	bne.n	8366 <_vfiprintf_r+0x102>
    82aa:	9b02      	ldr	r3, [sp, #8]
    82ac:	1ae3      	subs	r3, r4, r3
    82ae:	9304      	str	r3, [sp, #16]
    82b0:	d00d      	beq.n	82ce <_vfiprintf_r+0x6a>
    82b2:	9b04      	ldr	r3, [sp, #16]
    82b4:	9a02      	ldr	r2, [sp, #8]
    82b6:	0039      	movs	r1, r7
    82b8:	0030      	movs	r0, r6
    82ba:	f7ff ffc0 	bl	823e <__sfputs_r>
    82be:	1c43      	adds	r3, r0, #1
    82c0:	d100      	bne.n	82c4 <_vfiprintf_r+0x60>
    82c2:	e0cc      	b.n	845e <_vfiprintf_r+0x1fa>
    82c4:	696a      	ldr	r2, [r5, #20]
    82c6:	9b04      	ldr	r3, [sp, #16]
    82c8:	4694      	mov	ip, r2
    82ca:	4463      	add	r3, ip
    82cc:	616b      	str	r3, [r5, #20]
    82ce:	7823      	ldrb	r3, [r4, #0]
    82d0:	2b00      	cmp	r3, #0
    82d2:	d100      	bne.n	82d6 <_vfiprintf_r+0x72>
    82d4:	e0c3      	b.n	845e <_vfiprintf_r+0x1fa>
    82d6:	2201      	movs	r2, #1
    82d8:	2300      	movs	r3, #0
    82da:	4252      	negs	r2, r2
    82dc:	606a      	str	r2, [r5, #4]
    82de:	a902      	add	r1, sp, #8
    82e0:	3254      	adds	r2, #84	; 0x54
    82e2:	1852      	adds	r2, r2, r1
    82e4:	3401      	adds	r4, #1
    82e6:	602b      	str	r3, [r5, #0]
    82e8:	60eb      	str	r3, [r5, #12]
    82ea:	60ab      	str	r3, [r5, #8]
    82ec:	7013      	strb	r3, [r2, #0]
    82ee:	65ab      	str	r3, [r5, #88]	; 0x58
    82f0:	7821      	ldrb	r1, [r4, #0]
    82f2:	2205      	movs	r2, #5
    82f4:	4862      	ldr	r0, [pc, #392]	; (8480 <_vfiprintf_r+0x21c>)
    82f6:	f7ff fbe9 	bl	7acc <memchr>
    82fa:	1c63      	adds	r3, r4, #1
    82fc:	469c      	mov	ip, r3
    82fe:	2800      	cmp	r0, #0
    8300:	d135      	bne.n	836e <_vfiprintf_r+0x10a>
    8302:	6829      	ldr	r1, [r5, #0]
    8304:	06cb      	lsls	r3, r1, #27
    8306:	d504      	bpl.n	8312 <_vfiprintf_r+0xae>
    8308:	2353      	movs	r3, #83	; 0x53
    830a:	aa02      	add	r2, sp, #8
    830c:	3020      	adds	r0, #32
    830e:	189b      	adds	r3, r3, r2
    8310:	7018      	strb	r0, [r3, #0]
    8312:	070b      	lsls	r3, r1, #28
    8314:	d504      	bpl.n	8320 <_vfiprintf_r+0xbc>
    8316:	2353      	movs	r3, #83	; 0x53
    8318:	202b      	movs	r0, #43	; 0x2b
    831a:	aa02      	add	r2, sp, #8
    831c:	189b      	adds	r3, r3, r2
    831e:	7018      	strb	r0, [r3, #0]
    8320:	7823      	ldrb	r3, [r4, #0]
    8322:	2b2a      	cmp	r3, #42	; 0x2a
    8324:	d02c      	beq.n	8380 <_vfiprintf_r+0x11c>
    8326:	2000      	movs	r0, #0
    8328:	210a      	movs	r1, #10
    832a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    832c:	7822      	ldrb	r2, [r4, #0]
    832e:	3a30      	subs	r2, #48	; 0x30
    8330:	2a09      	cmp	r2, #9
    8332:	d800      	bhi.n	8336 <_vfiprintf_r+0xd2>
    8334:	e06b      	b.n	840e <_vfiprintf_r+0x1aa>
    8336:	2800      	cmp	r0, #0
    8338:	d02a      	beq.n	8390 <_vfiprintf_r+0x12c>
    833a:	9309      	str	r3, [sp, #36]	; 0x24
    833c:	e028      	b.n	8390 <_vfiprintf_r+0x12c>
    833e:	4b51      	ldr	r3, [pc, #324]	; (8484 <_vfiprintf_r+0x220>)
    8340:	429f      	cmp	r7, r3
    8342:	d101      	bne.n	8348 <_vfiprintf_r+0xe4>
    8344:	68b7      	ldr	r7, [r6, #8]
    8346:	e79e      	b.n	8286 <_vfiprintf_r+0x22>
    8348:	4b4f      	ldr	r3, [pc, #316]	; (8488 <_vfiprintf_r+0x224>)
    834a:	429f      	cmp	r7, r3
    834c:	d19b      	bne.n	8286 <_vfiprintf_r+0x22>
    834e:	68f7      	ldr	r7, [r6, #12]
    8350:	e799      	b.n	8286 <_vfiprintf_r+0x22>
    8352:	0039      	movs	r1, r7
    8354:	0030      	movs	r0, r6
    8356:	f7fe facd 	bl	68f4 <__swsetup_r>
    835a:	2800      	cmp	r0, #0
    835c:	d099      	beq.n	8292 <_vfiprintf_r+0x2e>
    835e:	2001      	movs	r0, #1
    8360:	4240      	negs	r0, r0
    8362:	b01f      	add	sp, #124	; 0x7c
    8364:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8366:	2b25      	cmp	r3, #37	; 0x25
    8368:	d09f      	beq.n	82aa <_vfiprintf_r+0x46>
    836a:	3401      	adds	r4, #1
    836c:	e79a      	b.n	82a4 <_vfiprintf_r+0x40>
    836e:	4b44      	ldr	r3, [pc, #272]	; (8480 <_vfiprintf_r+0x21c>)
    8370:	6829      	ldr	r1, [r5, #0]
    8372:	1ac0      	subs	r0, r0, r3
    8374:	2301      	movs	r3, #1
    8376:	4083      	lsls	r3, r0
    8378:	430b      	orrs	r3, r1
    837a:	602b      	str	r3, [r5, #0]
    837c:	4664      	mov	r4, ip
    837e:	e7b7      	b.n	82f0 <_vfiprintf_r+0x8c>
    8380:	9b05      	ldr	r3, [sp, #20]
    8382:	1d18      	adds	r0, r3, #4
    8384:	681b      	ldr	r3, [r3, #0]
    8386:	9005      	str	r0, [sp, #20]
    8388:	2b00      	cmp	r3, #0
    838a:	db3a      	blt.n	8402 <_vfiprintf_r+0x19e>
    838c:	9309      	str	r3, [sp, #36]	; 0x24
    838e:	4664      	mov	r4, ip
    8390:	7823      	ldrb	r3, [r4, #0]
    8392:	2b2e      	cmp	r3, #46	; 0x2e
    8394:	d10b      	bne.n	83ae <_vfiprintf_r+0x14a>
    8396:	7863      	ldrb	r3, [r4, #1]
    8398:	1c62      	adds	r2, r4, #1
    839a:	2b2a      	cmp	r3, #42	; 0x2a
    839c:	d13f      	bne.n	841e <_vfiprintf_r+0x1ba>
    839e:	9b05      	ldr	r3, [sp, #20]
    83a0:	3402      	adds	r4, #2
    83a2:	1d1a      	adds	r2, r3, #4
    83a4:	681b      	ldr	r3, [r3, #0]
    83a6:	9205      	str	r2, [sp, #20]
    83a8:	2b00      	cmp	r3, #0
    83aa:	db35      	blt.n	8418 <_vfiprintf_r+0x1b4>
    83ac:	9307      	str	r3, [sp, #28]
    83ae:	7821      	ldrb	r1, [r4, #0]
    83b0:	2203      	movs	r2, #3
    83b2:	4836      	ldr	r0, [pc, #216]	; (848c <_vfiprintf_r+0x228>)
    83b4:	f7ff fb8a 	bl	7acc <memchr>
    83b8:	2800      	cmp	r0, #0
    83ba:	d007      	beq.n	83cc <_vfiprintf_r+0x168>
    83bc:	4b33      	ldr	r3, [pc, #204]	; (848c <_vfiprintf_r+0x228>)
    83be:	682a      	ldr	r2, [r5, #0]
    83c0:	1ac0      	subs	r0, r0, r3
    83c2:	2340      	movs	r3, #64	; 0x40
    83c4:	4083      	lsls	r3, r0
    83c6:	4313      	orrs	r3, r2
    83c8:	602b      	str	r3, [r5, #0]
    83ca:	3401      	adds	r4, #1
    83cc:	7821      	ldrb	r1, [r4, #0]
    83ce:	1c63      	adds	r3, r4, #1
    83d0:	2206      	movs	r2, #6
    83d2:	482f      	ldr	r0, [pc, #188]	; (8490 <_vfiprintf_r+0x22c>)
    83d4:	9302      	str	r3, [sp, #8]
    83d6:	7629      	strb	r1, [r5, #24]
    83d8:	f7ff fb78 	bl	7acc <memchr>
    83dc:	2800      	cmp	r0, #0
    83de:	d044      	beq.n	846a <_vfiprintf_r+0x206>
    83e0:	4b2c      	ldr	r3, [pc, #176]	; (8494 <_vfiprintf_r+0x230>)
    83e2:	2b00      	cmp	r3, #0
    83e4:	d12f      	bne.n	8446 <_vfiprintf_r+0x1e2>
    83e6:	6829      	ldr	r1, [r5, #0]
    83e8:	9b05      	ldr	r3, [sp, #20]
    83ea:	2207      	movs	r2, #7
    83ec:	05c9      	lsls	r1, r1, #23
    83ee:	d528      	bpl.n	8442 <_vfiprintf_r+0x1de>
    83f0:	189b      	adds	r3, r3, r2
    83f2:	4393      	bics	r3, r2
    83f4:	3308      	adds	r3, #8
    83f6:	9305      	str	r3, [sp, #20]
    83f8:	696b      	ldr	r3, [r5, #20]
    83fa:	9a03      	ldr	r2, [sp, #12]
    83fc:	189b      	adds	r3, r3, r2
    83fe:	616b      	str	r3, [r5, #20]
    8400:	e74f      	b.n	82a2 <_vfiprintf_r+0x3e>
    8402:	425b      	negs	r3, r3
    8404:	60eb      	str	r3, [r5, #12]
    8406:	2302      	movs	r3, #2
    8408:	430b      	orrs	r3, r1
    840a:	602b      	str	r3, [r5, #0]
    840c:	e7bf      	b.n	838e <_vfiprintf_r+0x12a>
    840e:	434b      	muls	r3, r1
    8410:	3401      	adds	r4, #1
    8412:	189b      	adds	r3, r3, r2
    8414:	2001      	movs	r0, #1
    8416:	e789      	b.n	832c <_vfiprintf_r+0xc8>
    8418:	2301      	movs	r3, #1
    841a:	425b      	negs	r3, r3
    841c:	e7c6      	b.n	83ac <_vfiprintf_r+0x148>
    841e:	2300      	movs	r3, #0
    8420:	0014      	movs	r4, r2
    8422:	200a      	movs	r0, #10
    8424:	001a      	movs	r2, r3
    8426:	606b      	str	r3, [r5, #4]
    8428:	7821      	ldrb	r1, [r4, #0]
    842a:	3930      	subs	r1, #48	; 0x30
    842c:	2909      	cmp	r1, #9
    842e:	d903      	bls.n	8438 <_vfiprintf_r+0x1d4>
    8430:	2b00      	cmp	r3, #0
    8432:	d0bc      	beq.n	83ae <_vfiprintf_r+0x14a>
    8434:	9207      	str	r2, [sp, #28]
    8436:	e7ba      	b.n	83ae <_vfiprintf_r+0x14a>
    8438:	4342      	muls	r2, r0
    843a:	3401      	adds	r4, #1
    843c:	1852      	adds	r2, r2, r1
    843e:	2301      	movs	r3, #1
    8440:	e7f2      	b.n	8428 <_vfiprintf_r+0x1c4>
    8442:	3307      	adds	r3, #7
    8444:	e7d5      	b.n	83f2 <_vfiprintf_r+0x18e>
    8446:	ab05      	add	r3, sp, #20
    8448:	9300      	str	r3, [sp, #0]
    844a:	003a      	movs	r2, r7
    844c:	4b12      	ldr	r3, [pc, #72]	; (8498 <_vfiprintf_r+0x234>)
    844e:	0029      	movs	r1, r5
    8450:	0030      	movs	r0, r6
    8452:	f7fd fc93 	bl	5d7c <_printf_float>
    8456:	9003      	str	r0, [sp, #12]
    8458:	9b03      	ldr	r3, [sp, #12]
    845a:	3301      	adds	r3, #1
    845c:	d1cc      	bne.n	83f8 <_vfiprintf_r+0x194>
    845e:	89bb      	ldrh	r3, [r7, #12]
    8460:	065b      	lsls	r3, r3, #25
    8462:	d500      	bpl.n	8466 <_vfiprintf_r+0x202>
    8464:	e77b      	b.n	835e <_vfiprintf_r+0xfa>
    8466:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8468:	e77b      	b.n	8362 <_vfiprintf_r+0xfe>
    846a:	ab05      	add	r3, sp, #20
    846c:	9300      	str	r3, [sp, #0]
    846e:	003a      	movs	r2, r7
    8470:	4b09      	ldr	r3, [pc, #36]	; (8498 <_vfiprintf_r+0x234>)
    8472:	0029      	movs	r1, r5
    8474:	0030      	movs	r0, r6
    8476:	f7fd ff3b 	bl	62f0 <_printf_i>
    847a:	e7ec      	b.n	8456 <_vfiprintf_r+0x1f2>
    847c:	0000b4ac 	.word	0x0000b4ac
    8480:	0000b5ec 	.word	0x0000b5ec
    8484:	0000b4cc 	.word	0x0000b4cc
    8488:	0000b48c 	.word	0x0000b48c
    848c:	0000b5f2 	.word	0x0000b5f2
    8490:	0000b5f6 	.word	0x0000b5f6
    8494:	00005d7d 	.word	0x00005d7d
    8498:	0000823f 	.word	0x0000823f

0000849c <_putc_r>:
    849c:	b570      	push	{r4, r5, r6, lr}
    849e:	0006      	movs	r6, r0
    84a0:	000d      	movs	r5, r1
    84a2:	0014      	movs	r4, r2
    84a4:	2800      	cmp	r0, #0
    84a6:	d004      	beq.n	84b2 <_putc_r+0x16>
    84a8:	6983      	ldr	r3, [r0, #24]
    84aa:	2b00      	cmp	r3, #0
    84ac:	d101      	bne.n	84b2 <_putc_r+0x16>
    84ae:	f7ff f9fb 	bl	78a8 <__sinit>
    84b2:	4b12      	ldr	r3, [pc, #72]	; (84fc <_putc_r+0x60>)
    84b4:	429c      	cmp	r4, r3
    84b6:	d111      	bne.n	84dc <_putc_r+0x40>
    84b8:	6874      	ldr	r4, [r6, #4]
    84ba:	68a3      	ldr	r3, [r4, #8]
    84bc:	3b01      	subs	r3, #1
    84be:	60a3      	str	r3, [r4, #8]
    84c0:	2b00      	cmp	r3, #0
    84c2:	da05      	bge.n	84d0 <_putc_r+0x34>
    84c4:	69a2      	ldr	r2, [r4, #24]
    84c6:	4293      	cmp	r3, r2
    84c8:	db12      	blt.n	84f0 <_putc_r+0x54>
    84ca:	b2eb      	uxtb	r3, r5
    84cc:	2b0a      	cmp	r3, #10
    84ce:	d00f      	beq.n	84f0 <_putc_r+0x54>
    84d0:	6823      	ldr	r3, [r4, #0]
    84d2:	b2e8      	uxtb	r0, r5
    84d4:	1c5a      	adds	r2, r3, #1
    84d6:	6022      	str	r2, [r4, #0]
    84d8:	701d      	strb	r5, [r3, #0]
    84da:	bd70      	pop	{r4, r5, r6, pc}
    84dc:	4b08      	ldr	r3, [pc, #32]	; (8500 <_putc_r+0x64>)
    84de:	429c      	cmp	r4, r3
    84e0:	d101      	bne.n	84e6 <_putc_r+0x4a>
    84e2:	68b4      	ldr	r4, [r6, #8]
    84e4:	e7e9      	b.n	84ba <_putc_r+0x1e>
    84e6:	4b07      	ldr	r3, [pc, #28]	; (8504 <_putc_r+0x68>)
    84e8:	429c      	cmp	r4, r3
    84ea:	d1e6      	bne.n	84ba <_putc_r+0x1e>
    84ec:	68f4      	ldr	r4, [r6, #12]
    84ee:	e7e4      	b.n	84ba <_putc_r+0x1e>
    84f0:	0022      	movs	r2, r4
    84f2:	0029      	movs	r1, r5
    84f4:	0030      	movs	r0, r6
    84f6:	f7fe f9a7 	bl	6848 <__swbuf_r>
    84fa:	e7ee      	b.n	84da <_putc_r+0x3e>
    84fc:	0000b4ac 	.word	0x0000b4ac
    8500:	0000b4cc 	.word	0x0000b4cc
    8504:	0000b48c 	.word	0x0000b48c

00008508 <_sbrk_r>:
    8508:	2300      	movs	r3, #0
    850a:	b570      	push	{r4, r5, r6, lr}
    850c:	4c06      	ldr	r4, [pc, #24]	; (8528 <_sbrk_r+0x20>)
    850e:	0005      	movs	r5, r0
    8510:	0008      	movs	r0, r1
    8512:	6023      	str	r3, [r4, #0]
    8514:	f7fb f812 	bl	353c <_sbrk>
    8518:	1c43      	adds	r3, r0, #1
    851a:	d103      	bne.n	8524 <_sbrk_r+0x1c>
    851c:	6823      	ldr	r3, [r4, #0]
    851e:	2b00      	cmp	r3, #0
    8520:	d000      	beq.n	8524 <_sbrk_r+0x1c>
    8522:	602b      	str	r3, [r5, #0]
    8524:	bd70      	pop	{r4, r5, r6, pc}
    8526:	46c0      	nop			; (mov r8, r8)
    8528:	20001270 	.word	0x20001270

0000852c <__sread>:
    852c:	b570      	push	{r4, r5, r6, lr}
    852e:	000c      	movs	r4, r1
    8530:	250e      	movs	r5, #14
    8532:	5f49      	ldrsh	r1, [r1, r5]
    8534:	f000 f8b8 	bl	86a8 <_read_r>
    8538:	2800      	cmp	r0, #0
    853a:	db03      	blt.n	8544 <__sread+0x18>
    853c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    853e:	181b      	adds	r3, r3, r0
    8540:	6563      	str	r3, [r4, #84]	; 0x54
    8542:	bd70      	pop	{r4, r5, r6, pc}
    8544:	89a3      	ldrh	r3, [r4, #12]
    8546:	4a02      	ldr	r2, [pc, #8]	; (8550 <__sread+0x24>)
    8548:	4013      	ands	r3, r2
    854a:	81a3      	strh	r3, [r4, #12]
    854c:	e7f9      	b.n	8542 <__sread+0x16>
    854e:	46c0      	nop			; (mov r8, r8)
    8550:	ffffefff 	.word	0xffffefff

00008554 <__swrite>:
    8554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8556:	001f      	movs	r7, r3
    8558:	898b      	ldrh	r3, [r1, #12]
    855a:	0005      	movs	r5, r0
    855c:	000c      	movs	r4, r1
    855e:	0016      	movs	r6, r2
    8560:	05db      	lsls	r3, r3, #23
    8562:	d505      	bpl.n	8570 <__swrite+0x1c>
    8564:	230e      	movs	r3, #14
    8566:	5ec9      	ldrsh	r1, [r1, r3]
    8568:	2200      	movs	r2, #0
    856a:	2302      	movs	r3, #2
    856c:	f000 f874 	bl	8658 <_lseek_r>
    8570:	89a3      	ldrh	r3, [r4, #12]
    8572:	4a05      	ldr	r2, [pc, #20]	; (8588 <__swrite+0x34>)
    8574:	0028      	movs	r0, r5
    8576:	4013      	ands	r3, r2
    8578:	81a3      	strh	r3, [r4, #12]
    857a:	0032      	movs	r2, r6
    857c:	230e      	movs	r3, #14
    857e:	5ee1      	ldrsh	r1, [r4, r3]
    8580:	003b      	movs	r3, r7
    8582:	f000 f81f 	bl	85c4 <_write_r>
    8586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8588:	ffffefff 	.word	0xffffefff

0000858c <__sseek>:
    858c:	b570      	push	{r4, r5, r6, lr}
    858e:	000c      	movs	r4, r1
    8590:	250e      	movs	r5, #14
    8592:	5f49      	ldrsh	r1, [r1, r5]
    8594:	f000 f860 	bl	8658 <_lseek_r>
    8598:	89a3      	ldrh	r3, [r4, #12]
    859a:	1c42      	adds	r2, r0, #1
    859c:	d103      	bne.n	85a6 <__sseek+0x1a>
    859e:	4a05      	ldr	r2, [pc, #20]	; (85b4 <__sseek+0x28>)
    85a0:	4013      	ands	r3, r2
    85a2:	81a3      	strh	r3, [r4, #12]
    85a4:	bd70      	pop	{r4, r5, r6, pc}
    85a6:	2280      	movs	r2, #128	; 0x80
    85a8:	0152      	lsls	r2, r2, #5
    85aa:	4313      	orrs	r3, r2
    85ac:	81a3      	strh	r3, [r4, #12]
    85ae:	6560      	str	r0, [r4, #84]	; 0x54
    85b0:	e7f8      	b.n	85a4 <__sseek+0x18>
    85b2:	46c0      	nop			; (mov r8, r8)
    85b4:	ffffefff 	.word	0xffffefff

000085b8 <__sclose>:
    85b8:	b510      	push	{r4, lr}
    85ba:	230e      	movs	r3, #14
    85bc:	5ec9      	ldrsh	r1, [r1, r3]
    85be:	f000 f815 	bl	85ec <_close_r>
    85c2:	bd10      	pop	{r4, pc}

000085c4 <_write_r>:
    85c4:	b570      	push	{r4, r5, r6, lr}
    85c6:	0005      	movs	r5, r0
    85c8:	0008      	movs	r0, r1
    85ca:	0011      	movs	r1, r2
    85cc:	2200      	movs	r2, #0
    85ce:	4c06      	ldr	r4, [pc, #24]	; (85e8 <_write_r+0x24>)
    85d0:	6022      	str	r2, [r4, #0]
    85d2:	001a      	movs	r2, r3
    85d4:	f7fa ff8a 	bl	34ec <_write>
    85d8:	1c43      	adds	r3, r0, #1
    85da:	d103      	bne.n	85e4 <_write_r+0x20>
    85dc:	6823      	ldr	r3, [r4, #0]
    85de:	2b00      	cmp	r3, #0
    85e0:	d000      	beq.n	85e4 <_write_r+0x20>
    85e2:	602b      	str	r3, [r5, #0]
    85e4:	bd70      	pop	{r4, r5, r6, pc}
    85e6:	46c0      	nop			; (mov r8, r8)
    85e8:	20001270 	.word	0x20001270

000085ec <_close_r>:
    85ec:	2300      	movs	r3, #0
    85ee:	b570      	push	{r4, r5, r6, lr}
    85f0:	4c06      	ldr	r4, [pc, #24]	; (860c <_close_r+0x20>)
    85f2:	0005      	movs	r5, r0
    85f4:	0008      	movs	r0, r1
    85f6:	6023      	str	r3, [r4, #0]
    85f8:	f7fa ffb2 	bl	3560 <_close>
    85fc:	1c43      	adds	r3, r0, #1
    85fe:	d103      	bne.n	8608 <_close_r+0x1c>
    8600:	6823      	ldr	r3, [r4, #0]
    8602:	2b00      	cmp	r3, #0
    8604:	d000      	beq.n	8608 <_close_r+0x1c>
    8606:	602b      	str	r3, [r5, #0]
    8608:	bd70      	pop	{r4, r5, r6, pc}
    860a:	46c0      	nop			; (mov r8, r8)
    860c:	20001270 	.word	0x20001270

00008610 <_fstat_r>:
    8610:	2300      	movs	r3, #0
    8612:	b570      	push	{r4, r5, r6, lr}
    8614:	4c06      	ldr	r4, [pc, #24]	; (8630 <_fstat_r+0x20>)
    8616:	0005      	movs	r5, r0
    8618:	0008      	movs	r0, r1
    861a:	0011      	movs	r1, r2
    861c:	6023      	str	r3, [r4, #0]
    861e:	f7fa ffa2 	bl	3566 <_fstat>
    8622:	1c43      	adds	r3, r0, #1
    8624:	d103      	bne.n	862e <_fstat_r+0x1e>
    8626:	6823      	ldr	r3, [r4, #0]
    8628:	2b00      	cmp	r3, #0
    862a:	d000      	beq.n	862e <_fstat_r+0x1e>
    862c:	602b      	str	r3, [r5, #0]
    862e:	bd70      	pop	{r4, r5, r6, pc}
    8630:	20001270 	.word	0x20001270

00008634 <_isatty_r>:
    8634:	2300      	movs	r3, #0
    8636:	b570      	push	{r4, r5, r6, lr}
    8638:	4c06      	ldr	r4, [pc, #24]	; (8654 <_isatty_r+0x20>)
    863a:	0005      	movs	r5, r0
    863c:	0008      	movs	r0, r1
    863e:	6023      	str	r3, [r4, #0]
    8640:	f7fa ff96 	bl	3570 <_isatty>
    8644:	1c43      	adds	r3, r0, #1
    8646:	d103      	bne.n	8650 <_isatty_r+0x1c>
    8648:	6823      	ldr	r3, [r4, #0]
    864a:	2b00      	cmp	r3, #0
    864c:	d000      	beq.n	8650 <_isatty_r+0x1c>
    864e:	602b      	str	r3, [r5, #0]
    8650:	bd70      	pop	{r4, r5, r6, pc}
    8652:	46c0      	nop			; (mov r8, r8)
    8654:	20001270 	.word	0x20001270

00008658 <_lseek_r>:
    8658:	b570      	push	{r4, r5, r6, lr}
    865a:	0005      	movs	r5, r0
    865c:	0008      	movs	r0, r1
    865e:	0011      	movs	r1, r2
    8660:	2200      	movs	r2, #0
    8662:	4c06      	ldr	r4, [pc, #24]	; (867c <_lseek_r+0x24>)
    8664:	6022      	str	r2, [r4, #0]
    8666:	001a      	movs	r2, r3
    8668:	f7fa ff84 	bl	3574 <_lseek>
    866c:	1c43      	adds	r3, r0, #1
    866e:	d103      	bne.n	8678 <_lseek_r+0x20>
    8670:	6823      	ldr	r3, [r4, #0]
    8672:	2b00      	cmp	r3, #0
    8674:	d000      	beq.n	8678 <_lseek_r+0x20>
    8676:	602b      	str	r3, [r5, #0]
    8678:	bd70      	pop	{r4, r5, r6, pc}
    867a:	46c0      	nop			; (mov r8, r8)
    867c:	20001270 	.word	0x20001270

00008680 <__ascii_mbtowc>:
    8680:	b082      	sub	sp, #8
    8682:	2900      	cmp	r1, #0
    8684:	d100      	bne.n	8688 <__ascii_mbtowc+0x8>
    8686:	a901      	add	r1, sp, #4
    8688:	1e10      	subs	r0, r2, #0
    868a:	d006      	beq.n	869a <__ascii_mbtowc+0x1a>
    868c:	2b00      	cmp	r3, #0
    868e:	d006      	beq.n	869e <__ascii_mbtowc+0x1e>
    8690:	7813      	ldrb	r3, [r2, #0]
    8692:	600b      	str	r3, [r1, #0]
    8694:	7810      	ldrb	r0, [r2, #0]
    8696:	1e43      	subs	r3, r0, #1
    8698:	4198      	sbcs	r0, r3
    869a:	b002      	add	sp, #8
    869c:	4770      	bx	lr
    869e:	2002      	movs	r0, #2
    86a0:	4240      	negs	r0, r0
    86a2:	e7fa      	b.n	869a <__ascii_mbtowc+0x1a>

000086a4 <__malloc_lock>:
    86a4:	4770      	bx	lr

000086a6 <__malloc_unlock>:
    86a6:	4770      	bx	lr

000086a8 <_read_r>:
    86a8:	b570      	push	{r4, r5, r6, lr}
    86aa:	0005      	movs	r5, r0
    86ac:	0008      	movs	r0, r1
    86ae:	0011      	movs	r1, r2
    86b0:	2200      	movs	r2, #0
    86b2:	4c06      	ldr	r4, [pc, #24]	; (86cc <_read_r+0x24>)
    86b4:	6022      	str	r2, [r4, #0]
    86b6:	001a      	movs	r2, r3
    86b8:	f7fa fef6 	bl	34a8 <_read>
    86bc:	1c43      	adds	r3, r0, #1
    86be:	d103      	bne.n	86c8 <_read_r+0x20>
    86c0:	6823      	ldr	r3, [r4, #0]
    86c2:	2b00      	cmp	r3, #0
    86c4:	d000      	beq.n	86c8 <_read_r+0x20>
    86c6:	602b      	str	r3, [r5, #0]
    86c8:	bd70      	pop	{r4, r5, r6, pc}
    86ca:	46c0      	nop			; (mov r8, r8)
    86cc:	20001270 	.word	0x20001270

000086d0 <__ascii_wctomb>:
    86d0:	1e0b      	subs	r3, r1, #0
    86d2:	d004      	beq.n	86de <__ascii_wctomb+0xe>
    86d4:	2aff      	cmp	r2, #255	; 0xff
    86d6:	d904      	bls.n	86e2 <__ascii_wctomb+0x12>
    86d8:	238a      	movs	r3, #138	; 0x8a
    86da:	6003      	str	r3, [r0, #0]
    86dc:	3b8b      	subs	r3, #139	; 0x8b
    86de:	0018      	movs	r0, r3
    86e0:	4770      	bx	lr
    86e2:	700a      	strb	r2, [r1, #0]
    86e4:	2301      	movs	r3, #1
    86e6:	e7fa      	b.n	86de <__ascii_wctomb+0xe>

000086e8 <__gnu_thumb1_case_uqi>:
    86e8:	b402      	push	{r1}
    86ea:	4671      	mov	r1, lr
    86ec:	0849      	lsrs	r1, r1, #1
    86ee:	0049      	lsls	r1, r1, #1
    86f0:	5c09      	ldrb	r1, [r1, r0]
    86f2:	0049      	lsls	r1, r1, #1
    86f4:	448e      	add	lr, r1
    86f6:	bc02      	pop	{r1}
    86f8:	4770      	bx	lr
    86fa:	46c0      	nop			; (mov r8, r8)

000086fc <__udivsi3>:
    86fc:	2200      	movs	r2, #0
    86fe:	0843      	lsrs	r3, r0, #1
    8700:	428b      	cmp	r3, r1
    8702:	d374      	bcc.n	87ee <__udivsi3+0xf2>
    8704:	0903      	lsrs	r3, r0, #4
    8706:	428b      	cmp	r3, r1
    8708:	d35f      	bcc.n	87ca <__udivsi3+0xce>
    870a:	0a03      	lsrs	r3, r0, #8
    870c:	428b      	cmp	r3, r1
    870e:	d344      	bcc.n	879a <__udivsi3+0x9e>
    8710:	0b03      	lsrs	r3, r0, #12
    8712:	428b      	cmp	r3, r1
    8714:	d328      	bcc.n	8768 <__udivsi3+0x6c>
    8716:	0c03      	lsrs	r3, r0, #16
    8718:	428b      	cmp	r3, r1
    871a:	d30d      	bcc.n	8738 <__udivsi3+0x3c>
    871c:	22ff      	movs	r2, #255	; 0xff
    871e:	0209      	lsls	r1, r1, #8
    8720:	ba12      	rev	r2, r2
    8722:	0c03      	lsrs	r3, r0, #16
    8724:	428b      	cmp	r3, r1
    8726:	d302      	bcc.n	872e <__udivsi3+0x32>
    8728:	1212      	asrs	r2, r2, #8
    872a:	0209      	lsls	r1, r1, #8
    872c:	d065      	beq.n	87fa <__udivsi3+0xfe>
    872e:	0b03      	lsrs	r3, r0, #12
    8730:	428b      	cmp	r3, r1
    8732:	d319      	bcc.n	8768 <__udivsi3+0x6c>
    8734:	e000      	b.n	8738 <__udivsi3+0x3c>
    8736:	0a09      	lsrs	r1, r1, #8
    8738:	0bc3      	lsrs	r3, r0, #15
    873a:	428b      	cmp	r3, r1
    873c:	d301      	bcc.n	8742 <__udivsi3+0x46>
    873e:	03cb      	lsls	r3, r1, #15
    8740:	1ac0      	subs	r0, r0, r3
    8742:	4152      	adcs	r2, r2
    8744:	0b83      	lsrs	r3, r0, #14
    8746:	428b      	cmp	r3, r1
    8748:	d301      	bcc.n	874e <__udivsi3+0x52>
    874a:	038b      	lsls	r3, r1, #14
    874c:	1ac0      	subs	r0, r0, r3
    874e:	4152      	adcs	r2, r2
    8750:	0b43      	lsrs	r3, r0, #13
    8752:	428b      	cmp	r3, r1
    8754:	d301      	bcc.n	875a <__udivsi3+0x5e>
    8756:	034b      	lsls	r3, r1, #13
    8758:	1ac0      	subs	r0, r0, r3
    875a:	4152      	adcs	r2, r2
    875c:	0b03      	lsrs	r3, r0, #12
    875e:	428b      	cmp	r3, r1
    8760:	d301      	bcc.n	8766 <__udivsi3+0x6a>
    8762:	030b      	lsls	r3, r1, #12
    8764:	1ac0      	subs	r0, r0, r3
    8766:	4152      	adcs	r2, r2
    8768:	0ac3      	lsrs	r3, r0, #11
    876a:	428b      	cmp	r3, r1
    876c:	d301      	bcc.n	8772 <__udivsi3+0x76>
    876e:	02cb      	lsls	r3, r1, #11
    8770:	1ac0      	subs	r0, r0, r3
    8772:	4152      	adcs	r2, r2
    8774:	0a83      	lsrs	r3, r0, #10
    8776:	428b      	cmp	r3, r1
    8778:	d301      	bcc.n	877e <__udivsi3+0x82>
    877a:	028b      	lsls	r3, r1, #10
    877c:	1ac0      	subs	r0, r0, r3
    877e:	4152      	adcs	r2, r2
    8780:	0a43      	lsrs	r3, r0, #9
    8782:	428b      	cmp	r3, r1
    8784:	d301      	bcc.n	878a <__udivsi3+0x8e>
    8786:	024b      	lsls	r3, r1, #9
    8788:	1ac0      	subs	r0, r0, r3
    878a:	4152      	adcs	r2, r2
    878c:	0a03      	lsrs	r3, r0, #8
    878e:	428b      	cmp	r3, r1
    8790:	d301      	bcc.n	8796 <__udivsi3+0x9a>
    8792:	020b      	lsls	r3, r1, #8
    8794:	1ac0      	subs	r0, r0, r3
    8796:	4152      	adcs	r2, r2
    8798:	d2cd      	bcs.n	8736 <__udivsi3+0x3a>
    879a:	09c3      	lsrs	r3, r0, #7
    879c:	428b      	cmp	r3, r1
    879e:	d301      	bcc.n	87a4 <__udivsi3+0xa8>
    87a0:	01cb      	lsls	r3, r1, #7
    87a2:	1ac0      	subs	r0, r0, r3
    87a4:	4152      	adcs	r2, r2
    87a6:	0983      	lsrs	r3, r0, #6
    87a8:	428b      	cmp	r3, r1
    87aa:	d301      	bcc.n	87b0 <__udivsi3+0xb4>
    87ac:	018b      	lsls	r3, r1, #6
    87ae:	1ac0      	subs	r0, r0, r3
    87b0:	4152      	adcs	r2, r2
    87b2:	0943      	lsrs	r3, r0, #5
    87b4:	428b      	cmp	r3, r1
    87b6:	d301      	bcc.n	87bc <__udivsi3+0xc0>
    87b8:	014b      	lsls	r3, r1, #5
    87ba:	1ac0      	subs	r0, r0, r3
    87bc:	4152      	adcs	r2, r2
    87be:	0903      	lsrs	r3, r0, #4
    87c0:	428b      	cmp	r3, r1
    87c2:	d301      	bcc.n	87c8 <__udivsi3+0xcc>
    87c4:	010b      	lsls	r3, r1, #4
    87c6:	1ac0      	subs	r0, r0, r3
    87c8:	4152      	adcs	r2, r2
    87ca:	08c3      	lsrs	r3, r0, #3
    87cc:	428b      	cmp	r3, r1
    87ce:	d301      	bcc.n	87d4 <__udivsi3+0xd8>
    87d0:	00cb      	lsls	r3, r1, #3
    87d2:	1ac0      	subs	r0, r0, r3
    87d4:	4152      	adcs	r2, r2
    87d6:	0883      	lsrs	r3, r0, #2
    87d8:	428b      	cmp	r3, r1
    87da:	d301      	bcc.n	87e0 <__udivsi3+0xe4>
    87dc:	008b      	lsls	r3, r1, #2
    87de:	1ac0      	subs	r0, r0, r3
    87e0:	4152      	adcs	r2, r2
    87e2:	0843      	lsrs	r3, r0, #1
    87e4:	428b      	cmp	r3, r1
    87e6:	d301      	bcc.n	87ec <__udivsi3+0xf0>
    87e8:	004b      	lsls	r3, r1, #1
    87ea:	1ac0      	subs	r0, r0, r3
    87ec:	4152      	adcs	r2, r2
    87ee:	1a41      	subs	r1, r0, r1
    87f0:	d200      	bcs.n	87f4 <__udivsi3+0xf8>
    87f2:	4601      	mov	r1, r0
    87f4:	4152      	adcs	r2, r2
    87f6:	4610      	mov	r0, r2
    87f8:	4770      	bx	lr
    87fa:	e7ff      	b.n	87fc <__udivsi3+0x100>
    87fc:	b501      	push	{r0, lr}
    87fe:	2000      	movs	r0, #0
    8800:	f000 f8f0 	bl	89e4 <__aeabi_idiv0>
    8804:	bd02      	pop	{r1, pc}
    8806:	46c0      	nop			; (mov r8, r8)

00008808 <__aeabi_uidivmod>:
    8808:	2900      	cmp	r1, #0
    880a:	d0f7      	beq.n	87fc <__udivsi3+0x100>
    880c:	e776      	b.n	86fc <__udivsi3>
    880e:	4770      	bx	lr

00008810 <__divsi3>:
    8810:	4603      	mov	r3, r0
    8812:	430b      	orrs	r3, r1
    8814:	d47f      	bmi.n	8916 <__divsi3+0x106>
    8816:	2200      	movs	r2, #0
    8818:	0843      	lsrs	r3, r0, #1
    881a:	428b      	cmp	r3, r1
    881c:	d374      	bcc.n	8908 <__divsi3+0xf8>
    881e:	0903      	lsrs	r3, r0, #4
    8820:	428b      	cmp	r3, r1
    8822:	d35f      	bcc.n	88e4 <__divsi3+0xd4>
    8824:	0a03      	lsrs	r3, r0, #8
    8826:	428b      	cmp	r3, r1
    8828:	d344      	bcc.n	88b4 <__divsi3+0xa4>
    882a:	0b03      	lsrs	r3, r0, #12
    882c:	428b      	cmp	r3, r1
    882e:	d328      	bcc.n	8882 <__divsi3+0x72>
    8830:	0c03      	lsrs	r3, r0, #16
    8832:	428b      	cmp	r3, r1
    8834:	d30d      	bcc.n	8852 <__divsi3+0x42>
    8836:	22ff      	movs	r2, #255	; 0xff
    8838:	0209      	lsls	r1, r1, #8
    883a:	ba12      	rev	r2, r2
    883c:	0c03      	lsrs	r3, r0, #16
    883e:	428b      	cmp	r3, r1
    8840:	d302      	bcc.n	8848 <__divsi3+0x38>
    8842:	1212      	asrs	r2, r2, #8
    8844:	0209      	lsls	r1, r1, #8
    8846:	d065      	beq.n	8914 <__divsi3+0x104>
    8848:	0b03      	lsrs	r3, r0, #12
    884a:	428b      	cmp	r3, r1
    884c:	d319      	bcc.n	8882 <__divsi3+0x72>
    884e:	e000      	b.n	8852 <__divsi3+0x42>
    8850:	0a09      	lsrs	r1, r1, #8
    8852:	0bc3      	lsrs	r3, r0, #15
    8854:	428b      	cmp	r3, r1
    8856:	d301      	bcc.n	885c <__divsi3+0x4c>
    8858:	03cb      	lsls	r3, r1, #15
    885a:	1ac0      	subs	r0, r0, r3
    885c:	4152      	adcs	r2, r2
    885e:	0b83      	lsrs	r3, r0, #14
    8860:	428b      	cmp	r3, r1
    8862:	d301      	bcc.n	8868 <__divsi3+0x58>
    8864:	038b      	lsls	r3, r1, #14
    8866:	1ac0      	subs	r0, r0, r3
    8868:	4152      	adcs	r2, r2
    886a:	0b43      	lsrs	r3, r0, #13
    886c:	428b      	cmp	r3, r1
    886e:	d301      	bcc.n	8874 <__divsi3+0x64>
    8870:	034b      	lsls	r3, r1, #13
    8872:	1ac0      	subs	r0, r0, r3
    8874:	4152      	adcs	r2, r2
    8876:	0b03      	lsrs	r3, r0, #12
    8878:	428b      	cmp	r3, r1
    887a:	d301      	bcc.n	8880 <__divsi3+0x70>
    887c:	030b      	lsls	r3, r1, #12
    887e:	1ac0      	subs	r0, r0, r3
    8880:	4152      	adcs	r2, r2
    8882:	0ac3      	lsrs	r3, r0, #11
    8884:	428b      	cmp	r3, r1
    8886:	d301      	bcc.n	888c <__divsi3+0x7c>
    8888:	02cb      	lsls	r3, r1, #11
    888a:	1ac0      	subs	r0, r0, r3
    888c:	4152      	adcs	r2, r2
    888e:	0a83      	lsrs	r3, r0, #10
    8890:	428b      	cmp	r3, r1
    8892:	d301      	bcc.n	8898 <__divsi3+0x88>
    8894:	028b      	lsls	r3, r1, #10
    8896:	1ac0      	subs	r0, r0, r3
    8898:	4152      	adcs	r2, r2
    889a:	0a43      	lsrs	r3, r0, #9
    889c:	428b      	cmp	r3, r1
    889e:	d301      	bcc.n	88a4 <__divsi3+0x94>
    88a0:	024b      	lsls	r3, r1, #9
    88a2:	1ac0      	subs	r0, r0, r3
    88a4:	4152      	adcs	r2, r2
    88a6:	0a03      	lsrs	r3, r0, #8
    88a8:	428b      	cmp	r3, r1
    88aa:	d301      	bcc.n	88b0 <__divsi3+0xa0>
    88ac:	020b      	lsls	r3, r1, #8
    88ae:	1ac0      	subs	r0, r0, r3
    88b0:	4152      	adcs	r2, r2
    88b2:	d2cd      	bcs.n	8850 <__divsi3+0x40>
    88b4:	09c3      	lsrs	r3, r0, #7
    88b6:	428b      	cmp	r3, r1
    88b8:	d301      	bcc.n	88be <__divsi3+0xae>
    88ba:	01cb      	lsls	r3, r1, #7
    88bc:	1ac0      	subs	r0, r0, r3
    88be:	4152      	adcs	r2, r2
    88c0:	0983      	lsrs	r3, r0, #6
    88c2:	428b      	cmp	r3, r1
    88c4:	d301      	bcc.n	88ca <__divsi3+0xba>
    88c6:	018b      	lsls	r3, r1, #6
    88c8:	1ac0      	subs	r0, r0, r3
    88ca:	4152      	adcs	r2, r2
    88cc:	0943      	lsrs	r3, r0, #5
    88ce:	428b      	cmp	r3, r1
    88d0:	d301      	bcc.n	88d6 <__divsi3+0xc6>
    88d2:	014b      	lsls	r3, r1, #5
    88d4:	1ac0      	subs	r0, r0, r3
    88d6:	4152      	adcs	r2, r2
    88d8:	0903      	lsrs	r3, r0, #4
    88da:	428b      	cmp	r3, r1
    88dc:	d301      	bcc.n	88e2 <__divsi3+0xd2>
    88de:	010b      	lsls	r3, r1, #4
    88e0:	1ac0      	subs	r0, r0, r3
    88e2:	4152      	adcs	r2, r2
    88e4:	08c3      	lsrs	r3, r0, #3
    88e6:	428b      	cmp	r3, r1
    88e8:	d301      	bcc.n	88ee <__divsi3+0xde>
    88ea:	00cb      	lsls	r3, r1, #3
    88ec:	1ac0      	subs	r0, r0, r3
    88ee:	4152      	adcs	r2, r2
    88f0:	0883      	lsrs	r3, r0, #2
    88f2:	428b      	cmp	r3, r1
    88f4:	d301      	bcc.n	88fa <__divsi3+0xea>
    88f6:	008b      	lsls	r3, r1, #2
    88f8:	1ac0      	subs	r0, r0, r3
    88fa:	4152      	adcs	r2, r2
    88fc:	0843      	lsrs	r3, r0, #1
    88fe:	428b      	cmp	r3, r1
    8900:	d301      	bcc.n	8906 <__divsi3+0xf6>
    8902:	004b      	lsls	r3, r1, #1
    8904:	1ac0      	subs	r0, r0, r3
    8906:	4152      	adcs	r2, r2
    8908:	1a41      	subs	r1, r0, r1
    890a:	d200      	bcs.n	890e <__divsi3+0xfe>
    890c:	4601      	mov	r1, r0
    890e:	4152      	adcs	r2, r2
    8910:	4610      	mov	r0, r2
    8912:	4770      	bx	lr
    8914:	e05d      	b.n	89d2 <__divsi3+0x1c2>
    8916:	0fca      	lsrs	r2, r1, #31
    8918:	d000      	beq.n	891c <__divsi3+0x10c>
    891a:	4249      	negs	r1, r1
    891c:	1003      	asrs	r3, r0, #32
    891e:	d300      	bcc.n	8922 <__divsi3+0x112>
    8920:	4240      	negs	r0, r0
    8922:	4053      	eors	r3, r2
    8924:	2200      	movs	r2, #0
    8926:	469c      	mov	ip, r3
    8928:	0903      	lsrs	r3, r0, #4
    892a:	428b      	cmp	r3, r1
    892c:	d32d      	bcc.n	898a <__divsi3+0x17a>
    892e:	0a03      	lsrs	r3, r0, #8
    8930:	428b      	cmp	r3, r1
    8932:	d312      	bcc.n	895a <__divsi3+0x14a>
    8934:	22fc      	movs	r2, #252	; 0xfc
    8936:	0189      	lsls	r1, r1, #6
    8938:	ba12      	rev	r2, r2
    893a:	0a03      	lsrs	r3, r0, #8
    893c:	428b      	cmp	r3, r1
    893e:	d30c      	bcc.n	895a <__divsi3+0x14a>
    8940:	0189      	lsls	r1, r1, #6
    8942:	1192      	asrs	r2, r2, #6
    8944:	428b      	cmp	r3, r1
    8946:	d308      	bcc.n	895a <__divsi3+0x14a>
    8948:	0189      	lsls	r1, r1, #6
    894a:	1192      	asrs	r2, r2, #6
    894c:	428b      	cmp	r3, r1
    894e:	d304      	bcc.n	895a <__divsi3+0x14a>
    8950:	0189      	lsls	r1, r1, #6
    8952:	d03a      	beq.n	89ca <__divsi3+0x1ba>
    8954:	1192      	asrs	r2, r2, #6
    8956:	e000      	b.n	895a <__divsi3+0x14a>
    8958:	0989      	lsrs	r1, r1, #6
    895a:	09c3      	lsrs	r3, r0, #7
    895c:	428b      	cmp	r3, r1
    895e:	d301      	bcc.n	8964 <__divsi3+0x154>
    8960:	01cb      	lsls	r3, r1, #7
    8962:	1ac0      	subs	r0, r0, r3
    8964:	4152      	adcs	r2, r2
    8966:	0983      	lsrs	r3, r0, #6
    8968:	428b      	cmp	r3, r1
    896a:	d301      	bcc.n	8970 <__divsi3+0x160>
    896c:	018b      	lsls	r3, r1, #6
    896e:	1ac0      	subs	r0, r0, r3
    8970:	4152      	adcs	r2, r2
    8972:	0943      	lsrs	r3, r0, #5
    8974:	428b      	cmp	r3, r1
    8976:	d301      	bcc.n	897c <__divsi3+0x16c>
    8978:	014b      	lsls	r3, r1, #5
    897a:	1ac0      	subs	r0, r0, r3
    897c:	4152      	adcs	r2, r2
    897e:	0903      	lsrs	r3, r0, #4
    8980:	428b      	cmp	r3, r1
    8982:	d301      	bcc.n	8988 <__divsi3+0x178>
    8984:	010b      	lsls	r3, r1, #4
    8986:	1ac0      	subs	r0, r0, r3
    8988:	4152      	adcs	r2, r2
    898a:	08c3      	lsrs	r3, r0, #3
    898c:	428b      	cmp	r3, r1
    898e:	d301      	bcc.n	8994 <__divsi3+0x184>
    8990:	00cb      	lsls	r3, r1, #3
    8992:	1ac0      	subs	r0, r0, r3
    8994:	4152      	adcs	r2, r2
    8996:	0883      	lsrs	r3, r0, #2
    8998:	428b      	cmp	r3, r1
    899a:	d301      	bcc.n	89a0 <__divsi3+0x190>
    899c:	008b      	lsls	r3, r1, #2
    899e:	1ac0      	subs	r0, r0, r3
    89a0:	4152      	adcs	r2, r2
    89a2:	d2d9      	bcs.n	8958 <__divsi3+0x148>
    89a4:	0843      	lsrs	r3, r0, #1
    89a6:	428b      	cmp	r3, r1
    89a8:	d301      	bcc.n	89ae <__divsi3+0x19e>
    89aa:	004b      	lsls	r3, r1, #1
    89ac:	1ac0      	subs	r0, r0, r3
    89ae:	4152      	adcs	r2, r2
    89b0:	1a41      	subs	r1, r0, r1
    89b2:	d200      	bcs.n	89b6 <__divsi3+0x1a6>
    89b4:	4601      	mov	r1, r0
    89b6:	4663      	mov	r3, ip
    89b8:	4152      	adcs	r2, r2
    89ba:	105b      	asrs	r3, r3, #1
    89bc:	4610      	mov	r0, r2
    89be:	d301      	bcc.n	89c4 <__divsi3+0x1b4>
    89c0:	4240      	negs	r0, r0
    89c2:	2b00      	cmp	r3, #0
    89c4:	d500      	bpl.n	89c8 <__divsi3+0x1b8>
    89c6:	4249      	negs	r1, r1
    89c8:	4770      	bx	lr
    89ca:	4663      	mov	r3, ip
    89cc:	105b      	asrs	r3, r3, #1
    89ce:	d300      	bcc.n	89d2 <__divsi3+0x1c2>
    89d0:	4240      	negs	r0, r0
    89d2:	b501      	push	{r0, lr}
    89d4:	2000      	movs	r0, #0
    89d6:	f000 f805 	bl	89e4 <__aeabi_idiv0>
    89da:	bd02      	pop	{r1, pc}

000089dc <__aeabi_idivmod>:
    89dc:	2900      	cmp	r1, #0
    89de:	d0f8      	beq.n	89d2 <__divsi3+0x1c2>
    89e0:	e716      	b.n	8810 <__divsi3>
    89e2:	4770      	bx	lr

000089e4 <__aeabi_idiv0>:
    89e4:	4770      	bx	lr
    89e6:	46c0      	nop			; (mov r8, r8)

000089e8 <__aeabi_cdrcmple>:
    89e8:	4684      	mov	ip, r0
    89ea:	1c10      	adds	r0, r2, #0
    89ec:	4662      	mov	r2, ip
    89ee:	468c      	mov	ip, r1
    89f0:	1c19      	adds	r1, r3, #0
    89f2:	4663      	mov	r3, ip
    89f4:	e000      	b.n	89f8 <__aeabi_cdcmpeq>
    89f6:	46c0      	nop			; (mov r8, r8)

000089f8 <__aeabi_cdcmpeq>:
    89f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    89fa:	f001 fc6b 	bl	a2d4 <__ledf2>
    89fe:	2800      	cmp	r0, #0
    8a00:	d401      	bmi.n	8a06 <__aeabi_cdcmpeq+0xe>
    8a02:	2100      	movs	r1, #0
    8a04:	42c8      	cmn	r0, r1
    8a06:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008a08 <__aeabi_dcmpeq>:
    8a08:	b510      	push	{r4, lr}
    8a0a:	f001 fbc5 	bl	a198 <__eqdf2>
    8a0e:	4240      	negs	r0, r0
    8a10:	3001      	adds	r0, #1
    8a12:	bd10      	pop	{r4, pc}

00008a14 <__aeabi_dcmplt>:
    8a14:	b510      	push	{r4, lr}
    8a16:	f001 fc5d 	bl	a2d4 <__ledf2>
    8a1a:	2800      	cmp	r0, #0
    8a1c:	db01      	blt.n	8a22 <__aeabi_dcmplt+0xe>
    8a1e:	2000      	movs	r0, #0
    8a20:	bd10      	pop	{r4, pc}
    8a22:	2001      	movs	r0, #1
    8a24:	bd10      	pop	{r4, pc}
    8a26:	46c0      	nop			; (mov r8, r8)

00008a28 <__aeabi_dcmple>:
    8a28:	b510      	push	{r4, lr}
    8a2a:	f001 fc53 	bl	a2d4 <__ledf2>
    8a2e:	2800      	cmp	r0, #0
    8a30:	dd01      	ble.n	8a36 <__aeabi_dcmple+0xe>
    8a32:	2000      	movs	r0, #0
    8a34:	bd10      	pop	{r4, pc}
    8a36:	2001      	movs	r0, #1
    8a38:	bd10      	pop	{r4, pc}
    8a3a:	46c0      	nop			; (mov r8, r8)

00008a3c <__aeabi_dcmpgt>:
    8a3c:	b510      	push	{r4, lr}
    8a3e:	f001 fbe5 	bl	a20c <__gedf2>
    8a42:	2800      	cmp	r0, #0
    8a44:	dc01      	bgt.n	8a4a <__aeabi_dcmpgt+0xe>
    8a46:	2000      	movs	r0, #0
    8a48:	bd10      	pop	{r4, pc}
    8a4a:	2001      	movs	r0, #1
    8a4c:	bd10      	pop	{r4, pc}
    8a4e:	46c0      	nop			; (mov r8, r8)

00008a50 <__aeabi_dcmpge>:
    8a50:	b510      	push	{r4, lr}
    8a52:	f001 fbdb 	bl	a20c <__gedf2>
    8a56:	2800      	cmp	r0, #0
    8a58:	da01      	bge.n	8a5e <__aeabi_dcmpge+0xe>
    8a5a:	2000      	movs	r0, #0
    8a5c:	bd10      	pop	{r4, pc}
    8a5e:	2001      	movs	r0, #1
    8a60:	bd10      	pop	{r4, pc}
    8a62:	46c0      	nop			; (mov r8, r8)

00008a64 <__aeabi_cfrcmple>:
    8a64:	4684      	mov	ip, r0
    8a66:	1c08      	adds	r0, r1, #0
    8a68:	4661      	mov	r1, ip
    8a6a:	e7ff      	b.n	8a6c <__aeabi_cfcmpeq>

00008a6c <__aeabi_cfcmpeq>:
    8a6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8a6e:	f000 fb9d 	bl	91ac <__lesf2>
    8a72:	2800      	cmp	r0, #0
    8a74:	d401      	bmi.n	8a7a <__aeabi_cfcmpeq+0xe>
    8a76:	2100      	movs	r1, #0
    8a78:	42c8      	cmn	r0, r1
    8a7a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008a7c <__aeabi_fcmpeq>:
    8a7c:	b510      	push	{r4, lr}
    8a7e:	f000 fb2f 	bl	90e0 <__eqsf2>
    8a82:	4240      	negs	r0, r0
    8a84:	3001      	adds	r0, #1
    8a86:	bd10      	pop	{r4, pc}

00008a88 <__aeabi_fcmplt>:
    8a88:	b510      	push	{r4, lr}
    8a8a:	f000 fb8f 	bl	91ac <__lesf2>
    8a8e:	2800      	cmp	r0, #0
    8a90:	db01      	blt.n	8a96 <__aeabi_fcmplt+0xe>
    8a92:	2000      	movs	r0, #0
    8a94:	bd10      	pop	{r4, pc}
    8a96:	2001      	movs	r0, #1
    8a98:	bd10      	pop	{r4, pc}
    8a9a:	46c0      	nop			; (mov r8, r8)

00008a9c <__aeabi_fcmple>:
    8a9c:	b510      	push	{r4, lr}
    8a9e:	f000 fb85 	bl	91ac <__lesf2>
    8aa2:	2800      	cmp	r0, #0
    8aa4:	dd01      	ble.n	8aaa <__aeabi_fcmple+0xe>
    8aa6:	2000      	movs	r0, #0
    8aa8:	bd10      	pop	{r4, pc}
    8aaa:	2001      	movs	r0, #1
    8aac:	bd10      	pop	{r4, pc}
    8aae:	46c0      	nop			; (mov r8, r8)

00008ab0 <__aeabi_fcmpgt>:
    8ab0:	b510      	push	{r4, lr}
    8ab2:	f000 fb3b 	bl	912c <__gesf2>
    8ab6:	2800      	cmp	r0, #0
    8ab8:	dc01      	bgt.n	8abe <__aeabi_fcmpgt+0xe>
    8aba:	2000      	movs	r0, #0
    8abc:	bd10      	pop	{r4, pc}
    8abe:	2001      	movs	r0, #1
    8ac0:	bd10      	pop	{r4, pc}
    8ac2:	46c0      	nop			; (mov r8, r8)

00008ac4 <__aeabi_fcmpge>:
    8ac4:	b510      	push	{r4, lr}
    8ac6:	f000 fb31 	bl	912c <__gesf2>
    8aca:	2800      	cmp	r0, #0
    8acc:	da01      	bge.n	8ad2 <__aeabi_fcmpge+0xe>
    8ace:	2000      	movs	r0, #0
    8ad0:	bd10      	pop	{r4, pc}
    8ad2:	2001      	movs	r0, #1
    8ad4:	bd10      	pop	{r4, pc}
    8ad6:	46c0      	nop			; (mov r8, r8)

00008ad8 <__aeabi_lmul>:
    8ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8ada:	46ce      	mov	lr, r9
    8adc:	4647      	mov	r7, r8
    8ade:	0415      	lsls	r5, r2, #16
    8ae0:	0c2d      	lsrs	r5, r5, #16
    8ae2:	002e      	movs	r6, r5
    8ae4:	b580      	push	{r7, lr}
    8ae6:	0407      	lsls	r7, r0, #16
    8ae8:	0c14      	lsrs	r4, r2, #16
    8aea:	0c3f      	lsrs	r7, r7, #16
    8aec:	4699      	mov	r9, r3
    8aee:	0c03      	lsrs	r3, r0, #16
    8af0:	437e      	muls	r6, r7
    8af2:	435d      	muls	r5, r3
    8af4:	4367      	muls	r7, r4
    8af6:	4363      	muls	r3, r4
    8af8:	197f      	adds	r7, r7, r5
    8afa:	0c34      	lsrs	r4, r6, #16
    8afc:	19e4      	adds	r4, r4, r7
    8afe:	469c      	mov	ip, r3
    8b00:	42a5      	cmp	r5, r4
    8b02:	d903      	bls.n	8b0c <__aeabi_lmul+0x34>
    8b04:	2380      	movs	r3, #128	; 0x80
    8b06:	025b      	lsls	r3, r3, #9
    8b08:	4698      	mov	r8, r3
    8b0a:	44c4      	add	ip, r8
    8b0c:	464b      	mov	r3, r9
    8b0e:	4351      	muls	r1, r2
    8b10:	4343      	muls	r3, r0
    8b12:	0436      	lsls	r6, r6, #16
    8b14:	0c36      	lsrs	r6, r6, #16
    8b16:	0c25      	lsrs	r5, r4, #16
    8b18:	0424      	lsls	r4, r4, #16
    8b1a:	4465      	add	r5, ip
    8b1c:	19a4      	adds	r4, r4, r6
    8b1e:	1859      	adds	r1, r3, r1
    8b20:	1949      	adds	r1, r1, r5
    8b22:	0020      	movs	r0, r4
    8b24:	bc0c      	pop	{r2, r3}
    8b26:	4690      	mov	r8, r2
    8b28:	4699      	mov	r9, r3
    8b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008b2c <__aeabi_fadd>:
    8b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b2e:	46c6      	mov	lr, r8
    8b30:	024e      	lsls	r6, r1, #9
    8b32:	0247      	lsls	r7, r0, #9
    8b34:	0a76      	lsrs	r6, r6, #9
    8b36:	0a7b      	lsrs	r3, r7, #9
    8b38:	0044      	lsls	r4, r0, #1
    8b3a:	0fc5      	lsrs	r5, r0, #31
    8b3c:	00f7      	lsls	r7, r6, #3
    8b3e:	0048      	lsls	r0, r1, #1
    8b40:	4698      	mov	r8, r3
    8b42:	b500      	push	{lr}
    8b44:	0e24      	lsrs	r4, r4, #24
    8b46:	002a      	movs	r2, r5
    8b48:	00db      	lsls	r3, r3, #3
    8b4a:	0e00      	lsrs	r0, r0, #24
    8b4c:	0fc9      	lsrs	r1, r1, #31
    8b4e:	46bc      	mov	ip, r7
    8b50:	428d      	cmp	r5, r1
    8b52:	d067      	beq.n	8c24 <__aeabi_fadd+0xf8>
    8b54:	1a22      	subs	r2, r4, r0
    8b56:	2a00      	cmp	r2, #0
    8b58:	dc00      	bgt.n	8b5c <__aeabi_fadd+0x30>
    8b5a:	e0a5      	b.n	8ca8 <__aeabi_fadd+0x17c>
    8b5c:	2800      	cmp	r0, #0
    8b5e:	d13a      	bne.n	8bd6 <__aeabi_fadd+0xaa>
    8b60:	2f00      	cmp	r7, #0
    8b62:	d100      	bne.n	8b66 <__aeabi_fadd+0x3a>
    8b64:	e093      	b.n	8c8e <__aeabi_fadd+0x162>
    8b66:	1e51      	subs	r1, r2, #1
    8b68:	2900      	cmp	r1, #0
    8b6a:	d000      	beq.n	8b6e <__aeabi_fadd+0x42>
    8b6c:	e0bc      	b.n	8ce8 <__aeabi_fadd+0x1bc>
    8b6e:	2401      	movs	r4, #1
    8b70:	1bdb      	subs	r3, r3, r7
    8b72:	015a      	lsls	r2, r3, #5
    8b74:	d546      	bpl.n	8c04 <__aeabi_fadd+0xd8>
    8b76:	019b      	lsls	r3, r3, #6
    8b78:	099e      	lsrs	r6, r3, #6
    8b7a:	0030      	movs	r0, r6
    8b7c:	f002 fb4c 	bl	b218 <__clzsi2>
    8b80:	3805      	subs	r0, #5
    8b82:	4086      	lsls	r6, r0
    8b84:	4284      	cmp	r4, r0
    8b86:	dd00      	ble.n	8b8a <__aeabi_fadd+0x5e>
    8b88:	e09d      	b.n	8cc6 <__aeabi_fadd+0x19a>
    8b8a:	1b04      	subs	r4, r0, r4
    8b8c:	0032      	movs	r2, r6
    8b8e:	2020      	movs	r0, #32
    8b90:	3401      	adds	r4, #1
    8b92:	40e2      	lsrs	r2, r4
    8b94:	1b04      	subs	r4, r0, r4
    8b96:	40a6      	lsls	r6, r4
    8b98:	0033      	movs	r3, r6
    8b9a:	1e5e      	subs	r6, r3, #1
    8b9c:	41b3      	sbcs	r3, r6
    8b9e:	2400      	movs	r4, #0
    8ba0:	4313      	orrs	r3, r2
    8ba2:	075a      	lsls	r2, r3, #29
    8ba4:	d004      	beq.n	8bb0 <__aeabi_fadd+0x84>
    8ba6:	220f      	movs	r2, #15
    8ba8:	401a      	ands	r2, r3
    8baa:	2a04      	cmp	r2, #4
    8bac:	d000      	beq.n	8bb0 <__aeabi_fadd+0x84>
    8bae:	3304      	adds	r3, #4
    8bb0:	015a      	lsls	r2, r3, #5
    8bb2:	d529      	bpl.n	8c08 <__aeabi_fadd+0xdc>
    8bb4:	3401      	adds	r4, #1
    8bb6:	2cff      	cmp	r4, #255	; 0xff
    8bb8:	d100      	bne.n	8bbc <__aeabi_fadd+0x90>
    8bba:	e081      	b.n	8cc0 <__aeabi_fadd+0x194>
    8bbc:	002a      	movs	r2, r5
    8bbe:	019b      	lsls	r3, r3, #6
    8bc0:	0a5b      	lsrs	r3, r3, #9
    8bc2:	b2e4      	uxtb	r4, r4
    8bc4:	025b      	lsls	r3, r3, #9
    8bc6:	05e4      	lsls	r4, r4, #23
    8bc8:	0a58      	lsrs	r0, r3, #9
    8bca:	07d2      	lsls	r2, r2, #31
    8bcc:	4320      	orrs	r0, r4
    8bce:	4310      	orrs	r0, r2
    8bd0:	bc04      	pop	{r2}
    8bd2:	4690      	mov	r8, r2
    8bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bd6:	2cff      	cmp	r4, #255	; 0xff
    8bd8:	d0e3      	beq.n	8ba2 <__aeabi_fadd+0x76>
    8bda:	2180      	movs	r1, #128	; 0x80
    8bdc:	0038      	movs	r0, r7
    8bde:	04c9      	lsls	r1, r1, #19
    8be0:	4308      	orrs	r0, r1
    8be2:	4684      	mov	ip, r0
    8be4:	2a1b      	cmp	r2, #27
    8be6:	dd00      	ble.n	8bea <__aeabi_fadd+0xbe>
    8be8:	e082      	b.n	8cf0 <__aeabi_fadd+0x1c4>
    8bea:	2020      	movs	r0, #32
    8bec:	4661      	mov	r1, ip
    8bee:	40d1      	lsrs	r1, r2
    8bf0:	1a82      	subs	r2, r0, r2
    8bf2:	4660      	mov	r0, ip
    8bf4:	4090      	lsls	r0, r2
    8bf6:	0002      	movs	r2, r0
    8bf8:	1e50      	subs	r0, r2, #1
    8bfa:	4182      	sbcs	r2, r0
    8bfc:	430a      	orrs	r2, r1
    8bfe:	1a9b      	subs	r3, r3, r2
    8c00:	015a      	lsls	r2, r3, #5
    8c02:	d4b8      	bmi.n	8b76 <__aeabi_fadd+0x4a>
    8c04:	075a      	lsls	r2, r3, #29
    8c06:	d1ce      	bne.n	8ba6 <__aeabi_fadd+0x7a>
    8c08:	08de      	lsrs	r6, r3, #3
    8c0a:	002a      	movs	r2, r5
    8c0c:	2cff      	cmp	r4, #255	; 0xff
    8c0e:	d13a      	bne.n	8c86 <__aeabi_fadd+0x15a>
    8c10:	2e00      	cmp	r6, #0
    8c12:	d100      	bne.n	8c16 <__aeabi_fadd+0xea>
    8c14:	e0ae      	b.n	8d74 <__aeabi_fadd+0x248>
    8c16:	2380      	movs	r3, #128	; 0x80
    8c18:	03db      	lsls	r3, r3, #15
    8c1a:	4333      	orrs	r3, r6
    8c1c:	025b      	lsls	r3, r3, #9
    8c1e:	0a5b      	lsrs	r3, r3, #9
    8c20:	24ff      	movs	r4, #255	; 0xff
    8c22:	e7cf      	b.n	8bc4 <__aeabi_fadd+0x98>
    8c24:	1a21      	subs	r1, r4, r0
    8c26:	2900      	cmp	r1, #0
    8c28:	dd52      	ble.n	8cd0 <__aeabi_fadd+0x1a4>
    8c2a:	2800      	cmp	r0, #0
    8c2c:	d031      	beq.n	8c92 <__aeabi_fadd+0x166>
    8c2e:	2cff      	cmp	r4, #255	; 0xff
    8c30:	d0b7      	beq.n	8ba2 <__aeabi_fadd+0x76>
    8c32:	2080      	movs	r0, #128	; 0x80
    8c34:	003e      	movs	r6, r7
    8c36:	04c0      	lsls	r0, r0, #19
    8c38:	4306      	orrs	r6, r0
    8c3a:	46b4      	mov	ip, r6
    8c3c:	291b      	cmp	r1, #27
    8c3e:	dd00      	ble.n	8c42 <__aeabi_fadd+0x116>
    8c40:	e0aa      	b.n	8d98 <__aeabi_fadd+0x26c>
    8c42:	2620      	movs	r6, #32
    8c44:	4660      	mov	r0, ip
    8c46:	40c8      	lsrs	r0, r1
    8c48:	1a71      	subs	r1, r6, r1
    8c4a:	4666      	mov	r6, ip
    8c4c:	408e      	lsls	r6, r1
    8c4e:	0031      	movs	r1, r6
    8c50:	1e4e      	subs	r6, r1, #1
    8c52:	41b1      	sbcs	r1, r6
    8c54:	4301      	orrs	r1, r0
    8c56:	185b      	adds	r3, r3, r1
    8c58:	0159      	lsls	r1, r3, #5
    8c5a:	d5d3      	bpl.n	8c04 <__aeabi_fadd+0xd8>
    8c5c:	3401      	adds	r4, #1
    8c5e:	2cff      	cmp	r4, #255	; 0xff
    8c60:	d100      	bne.n	8c64 <__aeabi_fadd+0x138>
    8c62:	e087      	b.n	8d74 <__aeabi_fadd+0x248>
    8c64:	2201      	movs	r2, #1
    8c66:	4978      	ldr	r1, [pc, #480]	; (8e48 <__aeabi_fadd+0x31c>)
    8c68:	401a      	ands	r2, r3
    8c6a:	085b      	lsrs	r3, r3, #1
    8c6c:	400b      	ands	r3, r1
    8c6e:	4313      	orrs	r3, r2
    8c70:	e797      	b.n	8ba2 <__aeabi_fadd+0x76>
    8c72:	2c00      	cmp	r4, #0
    8c74:	d000      	beq.n	8c78 <__aeabi_fadd+0x14c>
    8c76:	e0a7      	b.n	8dc8 <__aeabi_fadd+0x29c>
    8c78:	2b00      	cmp	r3, #0
    8c7a:	d000      	beq.n	8c7e <__aeabi_fadd+0x152>
    8c7c:	e0b6      	b.n	8dec <__aeabi_fadd+0x2c0>
    8c7e:	1e3b      	subs	r3, r7, #0
    8c80:	d162      	bne.n	8d48 <__aeabi_fadd+0x21c>
    8c82:	2600      	movs	r6, #0
    8c84:	2200      	movs	r2, #0
    8c86:	0273      	lsls	r3, r6, #9
    8c88:	0a5b      	lsrs	r3, r3, #9
    8c8a:	b2e4      	uxtb	r4, r4
    8c8c:	e79a      	b.n	8bc4 <__aeabi_fadd+0x98>
    8c8e:	0014      	movs	r4, r2
    8c90:	e787      	b.n	8ba2 <__aeabi_fadd+0x76>
    8c92:	2f00      	cmp	r7, #0
    8c94:	d04d      	beq.n	8d32 <__aeabi_fadd+0x206>
    8c96:	1e48      	subs	r0, r1, #1
    8c98:	2800      	cmp	r0, #0
    8c9a:	d157      	bne.n	8d4c <__aeabi_fadd+0x220>
    8c9c:	4463      	add	r3, ip
    8c9e:	2401      	movs	r4, #1
    8ca0:	015a      	lsls	r2, r3, #5
    8ca2:	d5af      	bpl.n	8c04 <__aeabi_fadd+0xd8>
    8ca4:	2402      	movs	r4, #2
    8ca6:	e7dd      	b.n	8c64 <__aeabi_fadd+0x138>
    8ca8:	2a00      	cmp	r2, #0
    8caa:	d124      	bne.n	8cf6 <__aeabi_fadd+0x1ca>
    8cac:	1c62      	adds	r2, r4, #1
    8cae:	b2d2      	uxtb	r2, r2
    8cb0:	2a01      	cmp	r2, #1
    8cb2:	ddde      	ble.n	8c72 <__aeabi_fadd+0x146>
    8cb4:	1bde      	subs	r6, r3, r7
    8cb6:	0172      	lsls	r2, r6, #5
    8cb8:	d535      	bpl.n	8d26 <__aeabi_fadd+0x1fa>
    8cba:	1afe      	subs	r6, r7, r3
    8cbc:	000d      	movs	r5, r1
    8cbe:	e75c      	b.n	8b7a <__aeabi_fadd+0x4e>
    8cc0:	002a      	movs	r2, r5
    8cc2:	2300      	movs	r3, #0
    8cc4:	e77e      	b.n	8bc4 <__aeabi_fadd+0x98>
    8cc6:	0033      	movs	r3, r6
    8cc8:	4a60      	ldr	r2, [pc, #384]	; (8e4c <__aeabi_fadd+0x320>)
    8cca:	1a24      	subs	r4, r4, r0
    8ccc:	4013      	ands	r3, r2
    8cce:	e768      	b.n	8ba2 <__aeabi_fadd+0x76>
    8cd0:	2900      	cmp	r1, #0
    8cd2:	d163      	bne.n	8d9c <__aeabi_fadd+0x270>
    8cd4:	1c61      	adds	r1, r4, #1
    8cd6:	b2c8      	uxtb	r0, r1
    8cd8:	2801      	cmp	r0, #1
    8cda:	dd4e      	ble.n	8d7a <__aeabi_fadd+0x24e>
    8cdc:	29ff      	cmp	r1, #255	; 0xff
    8cde:	d049      	beq.n	8d74 <__aeabi_fadd+0x248>
    8ce0:	4463      	add	r3, ip
    8ce2:	085b      	lsrs	r3, r3, #1
    8ce4:	000c      	movs	r4, r1
    8ce6:	e75c      	b.n	8ba2 <__aeabi_fadd+0x76>
    8ce8:	2aff      	cmp	r2, #255	; 0xff
    8cea:	d041      	beq.n	8d70 <__aeabi_fadd+0x244>
    8cec:	000a      	movs	r2, r1
    8cee:	e779      	b.n	8be4 <__aeabi_fadd+0xb8>
    8cf0:	2201      	movs	r2, #1
    8cf2:	1a9b      	subs	r3, r3, r2
    8cf4:	e784      	b.n	8c00 <__aeabi_fadd+0xd4>
    8cf6:	2c00      	cmp	r4, #0
    8cf8:	d01d      	beq.n	8d36 <__aeabi_fadd+0x20a>
    8cfa:	28ff      	cmp	r0, #255	; 0xff
    8cfc:	d022      	beq.n	8d44 <__aeabi_fadd+0x218>
    8cfe:	2480      	movs	r4, #128	; 0x80
    8d00:	04e4      	lsls	r4, r4, #19
    8d02:	4252      	negs	r2, r2
    8d04:	4323      	orrs	r3, r4
    8d06:	2a1b      	cmp	r2, #27
    8d08:	dd00      	ble.n	8d0c <__aeabi_fadd+0x1e0>
    8d0a:	e08a      	b.n	8e22 <__aeabi_fadd+0x2f6>
    8d0c:	001c      	movs	r4, r3
    8d0e:	2520      	movs	r5, #32
    8d10:	40d4      	lsrs	r4, r2
    8d12:	1aaa      	subs	r2, r5, r2
    8d14:	4093      	lsls	r3, r2
    8d16:	1e5a      	subs	r2, r3, #1
    8d18:	4193      	sbcs	r3, r2
    8d1a:	4323      	orrs	r3, r4
    8d1c:	4662      	mov	r2, ip
    8d1e:	0004      	movs	r4, r0
    8d20:	1ad3      	subs	r3, r2, r3
    8d22:	000d      	movs	r5, r1
    8d24:	e725      	b.n	8b72 <__aeabi_fadd+0x46>
    8d26:	2e00      	cmp	r6, #0
    8d28:	d000      	beq.n	8d2c <__aeabi_fadd+0x200>
    8d2a:	e726      	b.n	8b7a <__aeabi_fadd+0x4e>
    8d2c:	2200      	movs	r2, #0
    8d2e:	2400      	movs	r4, #0
    8d30:	e7a9      	b.n	8c86 <__aeabi_fadd+0x15a>
    8d32:	000c      	movs	r4, r1
    8d34:	e735      	b.n	8ba2 <__aeabi_fadd+0x76>
    8d36:	2b00      	cmp	r3, #0
    8d38:	d04d      	beq.n	8dd6 <__aeabi_fadd+0x2aa>
    8d3a:	43d2      	mvns	r2, r2
    8d3c:	2a00      	cmp	r2, #0
    8d3e:	d0ed      	beq.n	8d1c <__aeabi_fadd+0x1f0>
    8d40:	28ff      	cmp	r0, #255	; 0xff
    8d42:	d1e0      	bne.n	8d06 <__aeabi_fadd+0x1da>
    8d44:	4663      	mov	r3, ip
    8d46:	24ff      	movs	r4, #255	; 0xff
    8d48:	000d      	movs	r5, r1
    8d4a:	e72a      	b.n	8ba2 <__aeabi_fadd+0x76>
    8d4c:	29ff      	cmp	r1, #255	; 0xff
    8d4e:	d00f      	beq.n	8d70 <__aeabi_fadd+0x244>
    8d50:	0001      	movs	r1, r0
    8d52:	e773      	b.n	8c3c <__aeabi_fadd+0x110>
    8d54:	2b00      	cmp	r3, #0
    8d56:	d061      	beq.n	8e1c <__aeabi_fadd+0x2f0>
    8d58:	24ff      	movs	r4, #255	; 0xff
    8d5a:	2f00      	cmp	r7, #0
    8d5c:	d100      	bne.n	8d60 <__aeabi_fadd+0x234>
    8d5e:	e720      	b.n	8ba2 <__aeabi_fadd+0x76>
    8d60:	2280      	movs	r2, #128	; 0x80
    8d62:	4641      	mov	r1, r8
    8d64:	03d2      	lsls	r2, r2, #15
    8d66:	4211      	tst	r1, r2
    8d68:	d002      	beq.n	8d70 <__aeabi_fadd+0x244>
    8d6a:	4216      	tst	r6, r2
    8d6c:	d100      	bne.n	8d70 <__aeabi_fadd+0x244>
    8d6e:	003b      	movs	r3, r7
    8d70:	24ff      	movs	r4, #255	; 0xff
    8d72:	e716      	b.n	8ba2 <__aeabi_fadd+0x76>
    8d74:	24ff      	movs	r4, #255	; 0xff
    8d76:	2300      	movs	r3, #0
    8d78:	e724      	b.n	8bc4 <__aeabi_fadd+0x98>
    8d7a:	2c00      	cmp	r4, #0
    8d7c:	d1ea      	bne.n	8d54 <__aeabi_fadd+0x228>
    8d7e:	2b00      	cmp	r3, #0
    8d80:	d058      	beq.n	8e34 <__aeabi_fadd+0x308>
    8d82:	2f00      	cmp	r7, #0
    8d84:	d100      	bne.n	8d88 <__aeabi_fadd+0x25c>
    8d86:	e70c      	b.n	8ba2 <__aeabi_fadd+0x76>
    8d88:	4463      	add	r3, ip
    8d8a:	015a      	lsls	r2, r3, #5
    8d8c:	d400      	bmi.n	8d90 <__aeabi_fadd+0x264>
    8d8e:	e739      	b.n	8c04 <__aeabi_fadd+0xd8>
    8d90:	4a2e      	ldr	r2, [pc, #184]	; (8e4c <__aeabi_fadd+0x320>)
    8d92:	000c      	movs	r4, r1
    8d94:	4013      	ands	r3, r2
    8d96:	e704      	b.n	8ba2 <__aeabi_fadd+0x76>
    8d98:	2101      	movs	r1, #1
    8d9a:	e75c      	b.n	8c56 <__aeabi_fadd+0x12a>
    8d9c:	2c00      	cmp	r4, #0
    8d9e:	d11e      	bne.n	8dde <__aeabi_fadd+0x2b2>
    8da0:	2b00      	cmp	r3, #0
    8da2:	d040      	beq.n	8e26 <__aeabi_fadd+0x2fa>
    8da4:	43c9      	mvns	r1, r1
    8da6:	2900      	cmp	r1, #0
    8da8:	d00b      	beq.n	8dc2 <__aeabi_fadd+0x296>
    8daa:	28ff      	cmp	r0, #255	; 0xff
    8dac:	d036      	beq.n	8e1c <__aeabi_fadd+0x2f0>
    8dae:	291b      	cmp	r1, #27
    8db0:	dc47      	bgt.n	8e42 <__aeabi_fadd+0x316>
    8db2:	001c      	movs	r4, r3
    8db4:	2620      	movs	r6, #32
    8db6:	40cc      	lsrs	r4, r1
    8db8:	1a71      	subs	r1, r6, r1
    8dba:	408b      	lsls	r3, r1
    8dbc:	1e59      	subs	r1, r3, #1
    8dbe:	418b      	sbcs	r3, r1
    8dc0:	4323      	orrs	r3, r4
    8dc2:	4463      	add	r3, ip
    8dc4:	0004      	movs	r4, r0
    8dc6:	e747      	b.n	8c58 <__aeabi_fadd+0x12c>
    8dc8:	2b00      	cmp	r3, #0
    8dca:	d118      	bne.n	8dfe <__aeabi_fadd+0x2d2>
    8dcc:	1e3b      	subs	r3, r7, #0
    8dce:	d02d      	beq.n	8e2c <__aeabi_fadd+0x300>
    8dd0:	000d      	movs	r5, r1
    8dd2:	24ff      	movs	r4, #255	; 0xff
    8dd4:	e6e5      	b.n	8ba2 <__aeabi_fadd+0x76>
    8dd6:	003b      	movs	r3, r7
    8dd8:	0004      	movs	r4, r0
    8dda:	000d      	movs	r5, r1
    8ddc:	e6e1      	b.n	8ba2 <__aeabi_fadd+0x76>
    8dde:	28ff      	cmp	r0, #255	; 0xff
    8de0:	d01c      	beq.n	8e1c <__aeabi_fadd+0x2f0>
    8de2:	2480      	movs	r4, #128	; 0x80
    8de4:	04e4      	lsls	r4, r4, #19
    8de6:	4249      	negs	r1, r1
    8de8:	4323      	orrs	r3, r4
    8dea:	e7e0      	b.n	8dae <__aeabi_fadd+0x282>
    8dec:	2f00      	cmp	r7, #0
    8dee:	d100      	bne.n	8df2 <__aeabi_fadd+0x2c6>
    8df0:	e6d7      	b.n	8ba2 <__aeabi_fadd+0x76>
    8df2:	1bde      	subs	r6, r3, r7
    8df4:	0172      	lsls	r2, r6, #5
    8df6:	d51f      	bpl.n	8e38 <__aeabi_fadd+0x30c>
    8df8:	1afb      	subs	r3, r7, r3
    8dfa:	000d      	movs	r5, r1
    8dfc:	e6d1      	b.n	8ba2 <__aeabi_fadd+0x76>
    8dfe:	24ff      	movs	r4, #255	; 0xff
    8e00:	2f00      	cmp	r7, #0
    8e02:	d100      	bne.n	8e06 <__aeabi_fadd+0x2da>
    8e04:	e6cd      	b.n	8ba2 <__aeabi_fadd+0x76>
    8e06:	2280      	movs	r2, #128	; 0x80
    8e08:	4640      	mov	r0, r8
    8e0a:	03d2      	lsls	r2, r2, #15
    8e0c:	4210      	tst	r0, r2
    8e0e:	d0af      	beq.n	8d70 <__aeabi_fadd+0x244>
    8e10:	4216      	tst	r6, r2
    8e12:	d1ad      	bne.n	8d70 <__aeabi_fadd+0x244>
    8e14:	003b      	movs	r3, r7
    8e16:	000d      	movs	r5, r1
    8e18:	24ff      	movs	r4, #255	; 0xff
    8e1a:	e6c2      	b.n	8ba2 <__aeabi_fadd+0x76>
    8e1c:	4663      	mov	r3, ip
    8e1e:	24ff      	movs	r4, #255	; 0xff
    8e20:	e6bf      	b.n	8ba2 <__aeabi_fadd+0x76>
    8e22:	2301      	movs	r3, #1
    8e24:	e77a      	b.n	8d1c <__aeabi_fadd+0x1f0>
    8e26:	003b      	movs	r3, r7
    8e28:	0004      	movs	r4, r0
    8e2a:	e6ba      	b.n	8ba2 <__aeabi_fadd+0x76>
    8e2c:	2680      	movs	r6, #128	; 0x80
    8e2e:	2200      	movs	r2, #0
    8e30:	03f6      	lsls	r6, r6, #15
    8e32:	e6f0      	b.n	8c16 <__aeabi_fadd+0xea>
    8e34:	003b      	movs	r3, r7
    8e36:	e6b4      	b.n	8ba2 <__aeabi_fadd+0x76>
    8e38:	1e33      	subs	r3, r6, #0
    8e3a:	d000      	beq.n	8e3e <__aeabi_fadd+0x312>
    8e3c:	e6e2      	b.n	8c04 <__aeabi_fadd+0xd8>
    8e3e:	2200      	movs	r2, #0
    8e40:	e721      	b.n	8c86 <__aeabi_fadd+0x15a>
    8e42:	2301      	movs	r3, #1
    8e44:	e7bd      	b.n	8dc2 <__aeabi_fadd+0x296>
    8e46:	46c0      	nop			; (mov r8, r8)
    8e48:	7dffffff 	.word	0x7dffffff
    8e4c:	fbffffff 	.word	0xfbffffff

00008e50 <__aeabi_fdiv>:
    8e50:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e52:	4657      	mov	r7, sl
    8e54:	464e      	mov	r6, r9
    8e56:	46de      	mov	lr, fp
    8e58:	4645      	mov	r5, r8
    8e5a:	b5e0      	push	{r5, r6, r7, lr}
    8e5c:	0244      	lsls	r4, r0, #9
    8e5e:	0043      	lsls	r3, r0, #1
    8e60:	0fc6      	lsrs	r6, r0, #31
    8e62:	b083      	sub	sp, #12
    8e64:	1c0f      	adds	r7, r1, #0
    8e66:	0a64      	lsrs	r4, r4, #9
    8e68:	0e1b      	lsrs	r3, r3, #24
    8e6a:	46b2      	mov	sl, r6
    8e6c:	d053      	beq.n	8f16 <__aeabi_fdiv+0xc6>
    8e6e:	2bff      	cmp	r3, #255	; 0xff
    8e70:	d027      	beq.n	8ec2 <__aeabi_fdiv+0x72>
    8e72:	2280      	movs	r2, #128	; 0x80
    8e74:	00e4      	lsls	r4, r4, #3
    8e76:	04d2      	lsls	r2, r2, #19
    8e78:	4314      	orrs	r4, r2
    8e7a:	227f      	movs	r2, #127	; 0x7f
    8e7c:	4252      	negs	r2, r2
    8e7e:	4690      	mov	r8, r2
    8e80:	4498      	add	r8, r3
    8e82:	2300      	movs	r3, #0
    8e84:	4699      	mov	r9, r3
    8e86:	469b      	mov	fp, r3
    8e88:	027d      	lsls	r5, r7, #9
    8e8a:	0078      	lsls	r0, r7, #1
    8e8c:	0ffb      	lsrs	r3, r7, #31
    8e8e:	0a6d      	lsrs	r5, r5, #9
    8e90:	0e00      	lsrs	r0, r0, #24
    8e92:	9300      	str	r3, [sp, #0]
    8e94:	d024      	beq.n	8ee0 <__aeabi_fdiv+0x90>
    8e96:	28ff      	cmp	r0, #255	; 0xff
    8e98:	d046      	beq.n	8f28 <__aeabi_fdiv+0xd8>
    8e9a:	2380      	movs	r3, #128	; 0x80
    8e9c:	2100      	movs	r1, #0
    8e9e:	00ed      	lsls	r5, r5, #3
    8ea0:	04db      	lsls	r3, r3, #19
    8ea2:	431d      	orrs	r5, r3
    8ea4:	387f      	subs	r0, #127	; 0x7f
    8ea6:	4647      	mov	r7, r8
    8ea8:	1a38      	subs	r0, r7, r0
    8eaa:	464f      	mov	r7, r9
    8eac:	430f      	orrs	r7, r1
    8eae:	00bf      	lsls	r7, r7, #2
    8eb0:	46b9      	mov	r9, r7
    8eb2:	0033      	movs	r3, r6
    8eb4:	9a00      	ldr	r2, [sp, #0]
    8eb6:	4f87      	ldr	r7, [pc, #540]	; (90d4 <__aeabi_fdiv+0x284>)
    8eb8:	4053      	eors	r3, r2
    8eba:	464a      	mov	r2, r9
    8ebc:	58ba      	ldr	r2, [r7, r2]
    8ebe:	9301      	str	r3, [sp, #4]
    8ec0:	4697      	mov	pc, r2
    8ec2:	2c00      	cmp	r4, #0
    8ec4:	d14e      	bne.n	8f64 <__aeabi_fdiv+0x114>
    8ec6:	2308      	movs	r3, #8
    8ec8:	4699      	mov	r9, r3
    8eca:	33f7      	adds	r3, #247	; 0xf7
    8ecc:	4698      	mov	r8, r3
    8ece:	3bfd      	subs	r3, #253	; 0xfd
    8ed0:	469b      	mov	fp, r3
    8ed2:	027d      	lsls	r5, r7, #9
    8ed4:	0078      	lsls	r0, r7, #1
    8ed6:	0ffb      	lsrs	r3, r7, #31
    8ed8:	0a6d      	lsrs	r5, r5, #9
    8eda:	0e00      	lsrs	r0, r0, #24
    8edc:	9300      	str	r3, [sp, #0]
    8ede:	d1da      	bne.n	8e96 <__aeabi_fdiv+0x46>
    8ee0:	2d00      	cmp	r5, #0
    8ee2:	d126      	bne.n	8f32 <__aeabi_fdiv+0xe2>
    8ee4:	2000      	movs	r0, #0
    8ee6:	2101      	movs	r1, #1
    8ee8:	0033      	movs	r3, r6
    8eea:	9a00      	ldr	r2, [sp, #0]
    8eec:	4f7a      	ldr	r7, [pc, #488]	; (90d8 <__aeabi_fdiv+0x288>)
    8eee:	4053      	eors	r3, r2
    8ef0:	4642      	mov	r2, r8
    8ef2:	1a10      	subs	r0, r2, r0
    8ef4:	464a      	mov	r2, r9
    8ef6:	430a      	orrs	r2, r1
    8ef8:	0092      	lsls	r2, r2, #2
    8efa:	58ba      	ldr	r2, [r7, r2]
    8efc:	001d      	movs	r5, r3
    8efe:	4697      	mov	pc, r2
    8f00:	9b00      	ldr	r3, [sp, #0]
    8f02:	002c      	movs	r4, r5
    8f04:	469a      	mov	sl, r3
    8f06:	468b      	mov	fp, r1
    8f08:	465b      	mov	r3, fp
    8f0a:	2b02      	cmp	r3, #2
    8f0c:	d131      	bne.n	8f72 <__aeabi_fdiv+0x122>
    8f0e:	4653      	mov	r3, sl
    8f10:	21ff      	movs	r1, #255	; 0xff
    8f12:	2400      	movs	r4, #0
    8f14:	e038      	b.n	8f88 <__aeabi_fdiv+0x138>
    8f16:	2c00      	cmp	r4, #0
    8f18:	d117      	bne.n	8f4a <__aeabi_fdiv+0xfa>
    8f1a:	2304      	movs	r3, #4
    8f1c:	4699      	mov	r9, r3
    8f1e:	2300      	movs	r3, #0
    8f20:	4698      	mov	r8, r3
    8f22:	3301      	adds	r3, #1
    8f24:	469b      	mov	fp, r3
    8f26:	e7af      	b.n	8e88 <__aeabi_fdiv+0x38>
    8f28:	20ff      	movs	r0, #255	; 0xff
    8f2a:	2d00      	cmp	r5, #0
    8f2c:	d10b      	bne.n	8f46 <__aeabi_fdiv+0xf6>
    8f2e:	2102      	movs	r1, #2
    8f30:	e7da      	b.n	8ee8 <__aeabi_fdiv+0x98>
    8f32:	0028      	movs	r0, r5
    8f34:	f002 f970 	bl	b218 <__clzsi2>
    8f38:	1f43      	subs	r3, r0, #5
    8f3a:	409d      	lsls	r5, r3
    8f3c:	2376      	movs	r3, #118	; 0x76
    8f3e:	425b      	negs	r3, r3
    8f40:	1a18      	subs	r0, r3, r0
    8f42:	2100      	movs	r1, #0
    8f44:	e7af      	b.n	8ea6 <__aeabi_fdiv+0x56>
    8f46:	2103      	movs	r1, #3
    8f48:	e7ad      	b.n	8ea6 <__aeabi_fdiv+0x56>
    8f4a:	0020      	movs	r0, r4
    8f4c:	f002 f964 	bl	b218 <__clzsi2>
    8f50:	1f43      	subs	r3, r0, #5
    8f52:	409c      	lsls	r4, r3
    8f54:	2376      	movs	r3, #118	; 0x76
    8f56:	425b      	negs	r3, r3
    8f58:	1a1b      	subs	r3, r3, r0
    8f5a:	4698      	mov	r8, r3
    8f5c:	2300      	movs	r3, #0
    8f5e:	4699      	mov	r9, r3
    8f60:	469b      	mov	fp, r3
    8f62:	e791      	b.n	8e88 <__aeabi_fdiv+0x38>
    8f64:	230c      	movs	r3, #12
    8f66:	4699      	mov	r9, r3
    8f68:	33f3      	adds	r3, #243	; 0xf3
    8f6a:	4698      	mov	r8, r3
    8f6c:	3bfc      	subs	r3, #252	; 0xfc
    8f6e:	469b      	mov	fp, r3
    8f70:	e78a      	b.n	8e88 <__aeabi_fdiv+0x38>
    8f72:	2b03      	cmp	r3, #3
    8f74:	d100      	bne.n	8f78 <__aeabi_fdiv+0x128>
    8f76:	e0a5      	b.n	90c4 <__aeabi_fdiv+0x274>
    8f78:	4655      	mov	r5, sl
    8f7a:	2b01      	cmp	r3, #1
    8f7c:	d000      	beq.n	8f80 <__aeabi_fdiv+0x130>
    8f7e:	e081      	b.n	9084 <__aeabi_fdiv+0x234>
    8f80:	2301      	movs	r3, #1
    8f82:	2100      	movs	r1, #0
    8f84:	2400      	movs	r4, #0
    8f86:	402b      	ands	r3, r5
    8f88:	0264      	lsls	r4, r4, #9
    8f8a:	05c9      	lsls	r1, r1, #23
    8f8c:	0a60      	lsrs	r0, r4, #9
    8f8e:	07db      	lsls	r3, r3, #31
    8f90:	4308      	orrs	r0, r1
    8f92:	4318      	orrs	r0, r3
    8f94:	b003      	add	sp, #12
    8f96:	bc3c      	pop	{r2, r3, r4, r5}
    8f98:	4690      	mov	r8, r2
    8f9a:	4699      	mov	r9, r3
    8f9c:	46a2      	mov	sl, r4
    8f9e:	46ab      	mov	fp, r5
    8fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8fa2:	2480      	movs	r4, #128	; 0x80
    8fa4:	2300      	movs	r3, #0
    8fa6:	03e4      	lsls	r4, r4, #15
    8fa8:	21ff      	movs	r1, #255	; 0xff
    8faa:	e7ed      	b.n	8f88 <__aeabi_fdiv+0x138>
    8fac:	21ff      	movs	r1, #255	; 0xff
    8fae:	2400      	movs	r4, #0
    8fb0:	e7ea      	b.n	8f88 <__aeabi_fdiv+0x138>
    8fb2:	2301      	movs	r3, #1
    8fb4:	1a59      	subs	r1, r3, r1
    8fb6:	291b      	cmp	r1, #27
    8fb8:	dd66      	ble.n	9088 <__aeabi_fdiv+0x238>
    8fba:	9a01      	ldr	r2, [sp, #4]
    8fbc:	4013      	ands	r3, r2
    8fbe:	2100      	movs	r1, #0
    8fc0:	2400      	movs	r4, #0
    8fc2:	e7e1      	b.n	8f88 <__aeabi_fdiv+0x138>
    8fc4:	2380      	movs	r3, #128	; 0x80
    8fc6:	03db      	lsls	r3, r3, #15
    8fc8:	421c      	tst	r4, r3
    8fca:	d038      	beq.n	903e <__aeabi_fdiv+0x1ee>
    8fcc:	421d      	tst	r5, r3
    8fce:	d051      	beq.n	9074 <__aeabi_fdiv+0x224>
    8fd0:	431c      	orrs	r4, r3
    8fd2:	0264      	lsls	r4, r4, #9
    8fd4:	0a64      	lsrs	r4, r4, #9
    8fd6:	0033      	movs	r3, r6
    8fd8:	21ff      	movs	r1, #255	; 0xff
    8fda:	e7d5      	b.n	8f88 <__aeabi_fdiv+0x138>
    8fdc:	0163      	lsls	r3, r4, #5
    8fde:	016c      	lsls	r4, r5, #5
    8fe0:	42a3      	cmp	r3, r4
    8fe2:	d23b      	bcs.n	905c <__aeabi_fdiv+0x20c>
    8fe4:	261b      	movs	r6, #27
    8fe6:	2100      	movs	r1, #0
    8fe8:	3801      	subs	r0, #1
    8fea:	2501      	movs	r5, #1
    8fec:	001f      	movs	r7, r3
    8fee:	0049      	lsls	r1, r1, #1
    8ff0:	005b      	lsls	r3, r3, #1
    8ff2:	2f00      	cmp	r7, #0
    8ff4:	db01      	blt.n	8ffa <__aeabi_fdiv+0x1aa>
    8ff6:	429c      	cmp	r4, r3
    8ff8:	d801      	bhi.n	8ffe <__aeabi_fdiv+0x1ae>
    8ffa:	1b1b      	subs	r3, r3, r4
    8ffc:	4329      	orrs	r1, r5
    8ffe:	3e01      	subs	r6, #1
    9000:	2e00      	cmp	r6, #0
    9002:	d1f3      	bne.n	8fec <__aeabi_fdiv+0x19c>
    9004:	001c      	movs	r4, r3
    9006:	1e63      	subs	r3, r4, #1
    9008:	419c      	sbcs	r4, r3
    900a:	430c      	orrs	r4, r1
    900c:	0001      	movs	r1, r0
    900e:	317f      	adds	r1, #127	; 0x7f
    9010:	2900      	cmp	r1, #0
    9012:	ddce      	ble.n	8fb2 <__aeabi_fdiv+0x162>
    9014:	0763      	lsls	r3, r4, #29
    9016:	d004      	beq.n	9022 <__aeabi_fdiv+0x1d2>
    9018:	230f      	movs	r3, #15
    901a:	4023      	ands	r3, r4
    901c:	2b04      	cmp	r3, #4
    901e:	d000      	beq.n	9022 <__aeabi_fdiv+0x1d2>
    9020:	3404      	adds	r4, #4
    9022:	0123      	lsls	r3, r4, #4
    9024:	d503      	bpl.n	902e <__aeabi_fdiv+0x1de>
    9026:	0001      	movs	r1, r0
    9028:	4b2c      	ldr	r3, [pc, #176]	; (90dc <__aeabi_fdiv+0x28c>)
    902a:	3180      	adds	r1, #128	; 0x80
    902c:	401c      	ands	r4, r3
    902e:	29fe      	cmp	r1, #254	; 0xfe
    9030:	dd0d      	ble.n	904e <__aeabi_fdiv+0x1fe>
    9032:	2301      	movs	r3, #1
    9034:	9a01      	ldr	r2, [sp, #4]
    9036:	21ff      	movs	r1, #255	; 0xff
    9038:	4013      	ands	r3, r2
    903a:	2400      	movs	r4, #0
    903c:	e7a4      	b.n	8f88 <__aeabi_fdiv+0x138>
    903e:	2380      	movs	r3, #128	; 0x80
    9040:	03db      	lsls	r3, r3, #15
    9042:	431c      	orrs	r4, r3
    9044:	0264      	lsls	r4, r4, #9
    9046:	0a64      	lsrs	r4, r4, #9
    9048:	0033      	movs	r3, r6
    904a:	21ff      	movs	r1, #255	; 0xff
    904c:	e79c      	b.n	8f88 <__aeabi_fdiv+0x138>
    904e:	2301      	movs	r3, #1
    9050:	9a01      	ldr	r2, [sp, #4]
    9052:	01a4      	lsls	r4, r4, #6
    9054:	0a64      	lsrs	r4, r4, #9
    9056:	b2c9      	uxtb	r1, r1
    9058:	4013      	ands	r3, r2
    905a:	e795      	b.n	8f88 <__aeabi_fdiv+0x138>
    905c:	1b1b      	subs	r3, r3, r4
    905e:	261a      	movs	r6, #26
    9060:	2101      	movs	r1, #1
    9062:	e7c2      	b.n	8fea <__aeabi_fdiv+0x19a>
    9064:	9b00      	ldr	r3, [sp, #0]
    9066:	468b      	mov	fp, r1
    9068:	469a      	mov	sl, r3
    906a:	2400      	movs	r4, #0
    906c:	e74c      	b.n	8f08 <__aeabi_fdiv+0xb8>
    906e:	0263      	lsls	r3, r4, #9
    9070:	d5e5      	bpl.n	903e <__aeabi_fdiv+0x1ee>
    9072:	2500      	movs	r5, #0
    9074:	2480      	movs	r4, #128	; 0x80
    9076:	03e4      	lsls	r4, r4, #15
    9078:	432c      	orrs	r4, r5
    907a:	0264      	lsls	r4, r4, #9
    907c:	0a64      	lsrs	r4, r4, #9
    907e:	9b00      	ldr	r3, [sp, #0]
    9080:	21ff      	movs	r1, #255	; 0xff
    9082:	e781      	b.n	8f88 <__aeabi_fdiv+0x138>
    9084:	9501      	str	r5, [sp, #4]
    9086:	e7c1      	b.n	900c <__aeabi_fdiv+0x1bc>
    9088:	0023      	movs	r3, r4
    908a:	2020      	movs	r0, #32
    908c:	40cb      	lsrs	r3, r1
    908e:	1a41      	subs	r1, r0, r1
    9090:	408c      	lsls	r4, r1
    9092:	1e61      	subs	r1, r4, #1
    9094:	418c      	sbcs	r4, r1
    9096:	431c      	orrs	r4, r3
    9098:	0763      	lsls	r3, r4, #29
    909a:	d004      	beq.n	90a6 <__aeabi_fdiv+0x256>
    909c:	230f      	movs	r3, #15
    909e:	4023      	ands	r3, r4
    90a0:	2b04      	cmp	r3, #4
    90a2:	d000      	beq.n	90a6 <__aeabi_fdiv+0x256>
    90a4:	3404      	adds	r4, #4
    90a6:	0163      	lsls	r3, r4, #5
    90a8:	d505      	bpl.n	90b6 <__aeabi_fdiv+0x266>
    90aa:	2301      	movs	r3, #1
    90ac:	9a01      	ldr	r2, [sp, #4]
    90ae:	2101      	movs	r1, #1
    90b0:	4013      	ands	r3, r2
    90b2:	2400      	movs	r4, #0
    90b4:	e768      	b.n	8f88 <__aeabi_fdiv+0x138>
    90b6:	2301      	movs	r3, #1
    90b8:	9a01      	ldr	r2, [sp, #4]
    90ba:	01a4      	lsls	r4, r4, #6
    90bc:	0a64      	lsrs	r4, r4, #9
    90be:	4013      	ands	r3, r2
    90c0:	2100      	movs	r1, #0
    90c2:	e761      	b.n	8f88 <__aeabi_fdiv+0x138>
    90c4:	2380      	movs	r3, #128	; 0x80
    90c6:	03db      	lsls	r3, r3, #15
    90c8:	431c      	orrs	r4, r3
    90ca:	0264      	lsls	r4, r4, #9
    90cc:	0a64      	lsrs	r4, r4, #9
    90ce:	4653      	mov	r3, sl
    90d0:	21ff      	movs	r1, #255	; 0xff
    90d2:	e759      	b.n	8f88 <__aeabi_fdiv+0x138>
    90d4:	0000b708 	.word	0x0000b708
    90d8:	0000b748 	.word	0x0000b748
    90dc:	f7ffffff 	.word	0xf7ffffff

000090e0 <__eqsf2>:
    90e0:	b570      	push	{r4, r5, r6, lr}
    90e2:	0042      	lsls	r2, r0, #1
    90e4:	0245      	lsls	r5, r0, #9
    90e6:	024e      	lsls	r6, r1, #9
    90e8:	004c      	lsls	r4, r1, #1
    90ea:	0fc3      	lsrs	r3, r0, #31
    90ec:	0a6d      	lsrs	r5, r5, #9
    90ee:	0e12      	lsrs	r2, r2, #24
    90f0:	0a76      	lsrs	r6, r6, #9
    90f2:	0e24      	lsrs	r4, r4, #24
    90f4:	0fc9      	lsrs	r1, r1, #31
    90f6:	2001      	movs	r0, #1
    90f8:	2aff      	cmp	r2, #255	; 0xff
    90fa:	d006      	beq.n	910a <__eqsf2+0x2a>
    90fc:	2cff      	cmp	r4, #255	; 0xff
    90fe:	d003      	beq.n	9108 <__eqsf2+0x28>
    9100:	42a2      	cmp	r2, r4
    9102:	d101      	bne.n	9108 <__eqsf2+0x28>
    9104:	42b5      	cmp	r5, r6
    9106:	d006      	beq.n	9116 <__eqsf2+0x36>
    9108:	bd70      	pop	{r4, r5, r6, pc}
    910a:	2d00      	cmp	r5, #0
    910c:	d1fc      	bne.n	9108 <__eqsf2+0x28>
    910e:	2cff      	cmp	r4, #255	; 0xff
    9110:	d1fa      	bne.n	9108 <__eqsf2+0x28>
    9112:	2e00      	cmp	r6, #0
    9114:	d1f8      	bne.n	9108 <__eqsf2+0x28>
    9116:	428b      	cmp	r3, r1
    9118:	d006      	beq.n	9128 <__eqsf2+0x48>
    911a:	2001      	movs	r0, #1
    911c:	2a00      	cmp	r2, #0
    911e:	d1f3      	bne.n	9108 <__eqsf2+0x28>
    9120:	0028      	movs	r0, r5
    9122:	1e45      	subs	r5, r0, #1
    9124:	41a8      	sbcs	r0, r5
    9126:	e7ef      	b.n	9108 <__eqsf2+0x28>
    9128:	2000      	movs	r0, #0
    912a:	e7ed      	b.n	9108 <__eqsf2+0x28>

0000912c <__gesf2>:
    912c:	b5f0      	push	{r4, r5, r6, r7, lr}
    912e:	0042      	lsls	r2, r0, #1
    9130:	0245      	lsls	r5, r0, #9
    9132:	024c      	lsls	r4, r1, #9
    9134:	0fc3      	lsrs	r3, r0, #31
    9136:	0048      	lsls	r0, r1, #1
    9138:	0a6d      	lsrs	r5, r5, #9
    913a:	0e12      	lsrs	r2, r2, #24
    913c:	0a64      	lsrs	r4, r4, #9
    913e:	0e00      	lsrs	r0, r0, #24
    9140:	0fc9      	lsrs	r1, r1, #31
    9142:	2aff      	cmp	r2, #255	; 0xff
    9144:	d01e      	beq.n	9184 <__gesf2+0x58>
    9146:	28ff      	cmp	r0, #255	; 0xff
    9148:	d021      	beq.n	918e <__gesf2+0x62>
    914a:	2a00      	cmp	r2, #0
    914c:	d10a      	bne.n	9164 <__gesf2+0x38>
    914e:	426e      	negs	r6, r5
    9150:	416e      	adcs	r6, r5
    9152:	b2f6      	uxtb	r6, r6
    9154:	2800      	cmp	r0, #0
    9156:	d10f      	bne.n	9178 <__gesf2+0x4c>
    9158:	2c00      	cmp	r4, #0
    915a:	d10d      	bne.n	9178 <__gesf2+0x4c>
    915c:	2000      	movs	r0, #0
    915e:	2d00      	cmp	r5, #0
    9160:	d009      	beq.n	9176 <__gesf2+0x4a>
    9162:	e005      	b.n	9170 <__gesf2+0x44>
    9164:	2800      	cmp	r0, #0
    9166:	d101      	bne.n	916c <__gesf2+0x40>
    9168:	2c00      	cmp	r4, #0
    916a:	d001      	beq.n	9170 <__gesf2+0x44>
    916c:	428b      	cmp	r3, r1
    916e:	d011      	beq.n	9194 <__gesf2+0x68>
    9170:	2101      	movs	r1, #1
    9172:	4258      	negs	r0, r3
    9174:	4308      	orrs	r0, r1
    9176:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9178:	2e00      	cmp	r6, #0
    917a:	d0f7      	beq.n	916c <__gesf2+0x40>
    917c:	2001      	movs	r0, #1
    917e:	3901      	subs	r1, #1
    9180:	4308      	orrs	r0, r1
    9182:	e7f8      	b.n	9176 <__gesf2+0x4a>
    9184:	2d00      	cmp	r5, #0
    9186:	d0de      	beq.n	9146 <__gesf2+0x1a>
    9188:	2002      	movs	r0, #2
    918a:	4240      	negs	r0, r0
    918c:	e7f3      	b.n	9176 <__gesf2+0x4a>
    918e:	2c00      	cmp	r4, #0
    9190:	d0db      	beq.n	914a <__gesf2+0x1e>
    9192:	e7f9      	b.n	9188 <__gesf2+0x5c>
    9194:	4282      	cmp	r2, r0
    9196:	dceb      	bgt.n	9170 <__gesf2+0x44>
    9198:	db04      	blt.n	91a4 <__gesf2+0x78>
    919a:	42a5      	cmp	r5, r4
    919c:	d8e8      	bhi.n	9170 <__gesf2+0x44>
    919e:	2000      	movs	r0, #0
    91a0:	42a5      	cmp	r5, r4
    91a2:	d2e8      	bcs.n	9176 <__gesf2+0x4a>
    91a4:	2101      	movs	r1, #1
    91a6:	1e58      	subs	r0, r3, #1
    91a8:	4308      	orrs	r0, r1
    91aa:	e7e4      	b.n	9176 <__gesf2+0x4a>

000091ac <__lesf2>:
    91ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    91ae:	0042      	lsls	r2, r0, #1
    91b0:	024d      	lsls	r5, r1, #9
    91b2:	004c      	lsls	r4, r1, #1
    91b4:	0246      	lsls	r6, r0, #9
    91b6:	0a76      	lsrs	r6, r6, #9
    91b8:	0e12      	lsrs	r2, r2, #24
    91ba:	0fc3      	lsrs	r3, r0, #31
    91bc:	0a6d      	lsrs	r5, r5, #9
    91be:	0e24      	lsrs	r4, r4, #24
    91c0:	0fc9      	lsrs	r1, r1, #31
    91c2:	2aff      	cmp	r2, #255	; 0xff
    91c4:	d016      	beq.n	91f4 <__lesf2+0x48>
    91c6:	2cff      	cmp	r4, #255	; 0xff
    91c8:	d018      	beq.n	91fc <__lesf2+0x50>
    91ca:	2a00      	cmp	r2, #0
    91cc:	d10a      	bne.n	91e4 <__lesf2+0x38>
    91ce:	4270      	negs	r0, r6
    91d0:	4170      	adcs	r0, r6
    91d2:	b2c0      	uxtb	r0, r0
    91d4:	2c00      	cmp	r4, #0
    91d6:	d015      	beq.n	9204 <__lesf2+0x58>
    91d8:	2800      	cmp	r0, #0
    91da:	d005      	beq.n	91e8 <__lesf2+0x3c>
    91dc:	2001      	movs	r0, #1
    91de:	3901      	subs	r1, #1
    91e0:	4308      	orrs	r0, r1
    91e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    91e4:	2c00      	cmp	r4, #0
    91e6:	d013      	beq.n	9210 <__lesf2+0x64>
    91e8:	4299      	cmp	r1, r3
    91ea:	d014      	beq.n	9216 <__lesf2+0x6a>
    91ec:	2001      	movs	r0, #1
    91ee:	425b      	negs	r3, r3
    91f0:	4318      	orrs	r0, r3
    91f2:	e7f6      	b.n	91e2 <__lesf2+0x36>
    91f4:	2002      	movs	r0, #2
    91f6:	2e00      	cmp	r6, #0
    91f8:	d1f3      	bne.n	91e2 <__lesf2+0x36>
    91fa:	e7e4      	b.n	91c6 <__lesf2+0x1a>
    91fc:	2002      	movs	r0, #2
    91fe:	2d00      	cmp	r5, #0
    9200:	d1ef      	bne.n	91e2 <__lesf2+0x36>
    9202:	e7e2      	b.n	91ca <__lesf2+0x1e>
    9204:	2d00      	cmp	r5, #0
    9206:	d1e7      	bne.n	91d8 <__lesf2+0x2c>
    9208:	2000      	movs	r0, #0
    920a:	2e00      	cmp	r6, #0
    920c:	d0e9      	beq.n	91e2 <__lesf2+0x36>
    920e:	e7ed      	b.n	91ec <__lesf2+0x40>
    9210:	2d00      	cmp	r5, #0
    9212:	d1e9      	bne.n	91e8 <__lesf2+0x3c>
    9214:	e7ea      	b.n	91ec <__lesf2+0x40>
    9216:	42a2      	cmp	r2, r4
    9218:	dc06      	bgt.n	9228 <__lesf2+0x7c>
    921a:	dbdf      	blt.n	91dc <__lesf2+0x30>
    921c:	42ae      	cmp	r6, r5
    921e:	d803      	bhi.n	9228 <__lesf2+0x7c>
    9220:	2000      	movs	r0, #0
    9222:	42ae      	cmp	r6, r5
    9224:	d3da      	bcc.n	91dc <__lesf2+0x30>
    9226:	e7dc      	b.n	91e2 <__lesf2+0x36>
    9228:	2001      	movs	r0, #1
    922a:	4249      	negs	r1, r1
    922c:	4308      	orrs	r0, r1
    922e:	e7d8      	b.n	91e2 <__lesf2+0x36>

00009230 <__aeabi_fmul>:
    9230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9232:	4657      	mov	r7, sl
    9234:	464e      	mov	r6, r9
    9236:	4645      	mov	r5, r8
    9238:	46de      	mov	lr, fp
    923a:	b5e0      	push	{r5, r6, r7, lr}
    923c:	0247      	lsls	r7, r0, #9
    923e:	0046      	lsls	r6, r0, #1
    9240:	4688      	mov	r8, r1
    9242:	0a7f      	lsrs	r7, r7, #9
    9244:	0e36      	lsrs	r6, r6, #24
    9246:	0fc4      	lsrs	r4, r0, #31
    9248:	2e00      	cmp	r6, #0
    924a:	d047      	beq.n	92dc <__aeabi_fmul+0xac>
    924c:	2eff      	cmp	r6, #255	; 0xff
    924e:	d024      	beq.n	929a <__aeabi_fmul+0x6a>
    9250:	00fb      	lsls	r3, r7, #3
    9252:	2780      	movs	r7, #128	; 0x80
    9254:	04ff      	lsls	r7, r7, #19
    9256:	431f      	orrs	r7, r3
    9258:	2300      	movs	r3, #0
    925a:	4699      	mov	r9, r3
    925c:	469a      	mov	sl, r3
    925e:	3e7f      	subs	r6, #127	; 0x7f
    9260:	4643      	mov	r3, r8
    9262:	025d      	lsls	r5, r3, #9
    9264:	0058      	lsls	r0, r3, #1
    9266:	0fdb      	lsrs	r3, r3, #31
    9268:	0a6d      	lsrs	r5, r5, #9
    926a:	0e00      	lsrs	r0, r0, #24
    926c:	4698      	mov	r8, r3
    926e:	d043      	beq.n	92f8 <__aeabi_fmul+0xc8>
    9270:	28ff      	cmp	r0, #255	; 0xff
    9272:	d03b      	beq.n	92ec <__aeabi_fmul+0xbc>
    9274:	00eb      	lsls	r3, r5, #3
    9276:	2580      	movs	r5, #128	; 0x80
    9278:	2200      	movs	r2, #0
    927a:	04ed      	lsls	r5, r5, #19
    927c:	431d      	orrs	r5, r3
    927e:	387f      	subs	r0, #127	; 0x7f
    9280:	1836      	adds	r6, r6, r0
    9282:	1c73      	adds	r3, r6, #1
    9284:	4641      	mov	r1, r8
    9286:	469b      	mov	fp, r3
    9288:	464b      	mov	r3, r9
    928a:	4061      	eors	r1, r4
    928c:	4313      	orrs	r3, r2
    928e:	2b0f      	cmp	r3, #15
    9290:	d864      	bhi.n	935c <__aeabi_fmul+0x12c>
    9292:	4875      	ldr	r0, [pc, #468]	; (9468 <__aeabi_fmul+0x238>)
    9294:	009b      	lsls	r3, r3, #2
    9296:	58c3      	ldr	r3, [r0, r3]
    9298:	469f      	mov	pc, r3
    929a:	2f00      	cmp	r7, #0
    929c:	d142      	bne.n	9324 <__aeabi_fmul+0xf4>
    929e:	2308      	movs	r3, #8
    92a0:	4699      	mov	r9, r3
    92a2:	3b06      	subs	r3, #6
    92a4:	26ff      	movs	r6, #255	; 0xff
    92a6:	469a      	mov	sl, r3
    92a8:	e7da      	b.n	9260 <__aeabi_fmul+0x30>
    92aa:	4641      	mov	r1, r8
    92ac:	2a02      	cmp	r2, #2
    92ae:	d028      	beq.n	9302 <__aeabi_fmul+0xd2>
    92b0:	2a03      	cmp	r2, #3
    92b2:	d100      	bne.n	92b6 <__aeabi_fmul+0x86>
    92b4:	e0ce      	b.n	9454 <__aeabi_fmul+0x224>
    92b6:	2a01      	cmp	r2, #1
    92b8:	d000      	beq.n	92bc <__aeabi_fmul+0x8c>
    92ba:	e0ac      	b.n	9416 <__aeabi_fmul+0x1e6>
    92bc:	4011      	ands	r1, r2
    92be:	2000      	movs	r0, #0
    92c0:	2200      	movs	r2, #0
    92c2:	b2cc      	uxtb	r4, r1
    92c4:	0240      	lsls	r0, r0, #9
    92c6:	05d2      	lsls	r2, r2, #23
    92c8:	0a40      	lsrs	r0, r0, #9
    92ca:	07e4      	lsls	r4, r4, #31
    92cc:	4310      	orrs	r0, r2
    92ce:	4320      	orrs	r0, r4
    92d0:	bc3c      	pop	{r2, r3, r4, r5}
    92d2:	4690      	mov	r8, r2
    92d4:	4699      	mov	r9, r3
    92d6:	46a2      	mov	sl, r4
    92d8:	46ab      	mov	fp, r5
    92da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    92dc:	2f00      	cmp	r7, #0
    92de:	d115      	bne.n	930c <__aeabi_fmul+0xdc>
    92e0:	2304      	movs	r3, #4
    92e2:	4699      	mov	r9, r3
    92e4:	3b03      	subs	r3, #3
    92e6:	2600      	movs	r6, #0
    92e8:	469a      	mov	sl, r3
    92ea:	e7b9      	b.n	9260 <__aeabi_fmul+0x30>
    92ec:	20ff      	movs	r0, #255	; 0xff
    92ee:	2202      	movs	r2, #2
    92f0:	2d00      	cmp	r5, #0
    92f2:	d0c5      	beq.n	9280 <__aeabi_fmul+0x50>
    92f4:	2203      	movs	r2, #3
    92f6:	e7c3      	b.n	9280 <__aeabi_fmul+0x50>
    92f8:	2d00      	cmp	r5, #0
    92fa:	d119      	bne.n	9330 <__aeabi_fmul+0x100>
    92fc:	2000      	movs	r0, #0
    92fe:	2201      	movs	r2, #1
    9300:	e7be      	b.n	9280 <__aeabi_fmul+0x50>
    9302:	2401      	movs	r4, #1
    9304:	22ff      	movs	r2, #255	; 0xff
    9306:	400c      	ands	r4, r1
    9308:	2000      	movs	r0, #0
    930a:	e7db      	b.n	92c4 <__aeabi_fmul+0x94>
    930c:	0038      	movs	r0, r7
    930e:	f001 ff83 	bl	b218 <__clzsi2>
    9312:	2676      	movs	r6, #118	; 0x76
    9314:	1f43      	subs	r3, r0, #5
    9316:	409f      	lsls	r7, r3
    9318:	2300      	movs	r3, #0
    931a:	4276      	negs	r6, r6
    931c:	1a36      	subs	r6, r6, r0
    931e:	4699      	mov	r9, r3
    9320:	469a      	mov	sl, r3
    9322:	e79d      	b.n	9260 <__aeabi_fmul+0x30>
    9324:	230c      	movs	r3, #12
    9326:	4699      	mov	r9, r3
    9328:	3b09      	subs	r3, #9
    932a:	26ff      	movs	r6, #255	; 0xff
    932c:	469a      	mov	sl, r3
    932e:	e797      	b.n	9260 <__aeabi_fmul+0x30>
    9330:	0028      	movs	r0, r5
    9332:	f001 ff71 	bl	b218 <__clzsi2>
    9336:	1f43      	subs	r3, r0, #5
    9338:	409d      	lsls	r5, r3
    933a:	2376      	movs	r3, #118	; 0x76
    933c:	425b      	negs	r3, r3
    933e:	1a18      	subs	r0, r3, r0
    9340:	2200      	movs	r2, #0
    9342:	e79d      	b.n	9280 <__aeabi_fmul+0x50>
    9344:	2080      	movs	r0, #128	; 0x80
    9346:	2400      	movs	r4, #0
    9348:	03c0      	lsls	r0, r0, #15
    934a:	22ff      	movs	r2, #255	; 0xff
    934c:	e7ba      	b.n	92c4 <__aeabi_fmul+0x94>
    934e:	003d      	movs	r5, r7
    9350:	4652      	mov	r2, sl
    9352:	e7ab      	b.n	92ac <__aeabi_fmul+0x7c>
    9354:	003d      	movs	r5, r7
    9356:	0021      	movs	r1, r4
    9358:	4652      	mov	r2, sl
    935a:	e7a7      	b.n	92ac <__aeabi_fmul+0x7c>
    935c:	0c3b      	lsrs	r3, r7, #16
    935e:	469c      	mov	ip, r3
    9360:	042a      	lsls	r2, r5, #16
    9362:	0c12      	lsrs	r2, r2, #16
    9364:	0c2b      	lsrs	r3, r5, #16
    9366:	0014      	movs	r4, r2
    9368:	4660      	mov	r0, ip
    936a:	4665      	mov	r5, ip
    936c:	043f      	lsls	r7, r7, #16
    936e:	0c3f      	lsrs	r7, r7, #16
    9370:	437c      	muls	r4, r7
    9372:	4342      	muls	r2, r0
    9374:	435d      	muls	r5, r3
    9376:	437b      	muls	r3, r7
    9378:	0c27      	lsrs	r7, r4, #16
    937a:	189b      	adds	r3, r3, r2
    937c:	18ff      	adds	r7, r7, r3
    937e:	42ba      	cmp	r2, r7
    9380:	d903      	bls.n	938a <__aeabi_fmul+0x15a>
    9382:	2380      	movs	r3, #128	; 0x80
    9384:	025b      	lsls	r3, r3, #9
    9386:	469c      	mov	ip, r3
    9388:	4465      	add	r5, ip
    938a:	0424      	lsls	r4, r4, #16
    938c:	043a      	lsls	r2, r7, #16
    938e:	0c24      	lsrs	r4, r4, #16
    9390:	1912      	adds	r2, r2, r4
    9392:	0193      	lsls	r3, r2, #6
    9394:	1e5c      	subs	r4, r3, #1
    9396:	41a3      	sbcs	r3, r4
    9398:	0c3f      	lsrs	r7, r7, #16
    939a:	0e92      	lsrs	r2, r2, #26
    939c:	197d      	adds	r5, r7, r5
    939e:	431a      	orrs	r2, r3
    93a0:	01ad      	lsls	r5, r5, #6
    93a2:	4315      	orrs	r5, r2
    93a4:	012b      	lsls	r3, r5, #4
    93a6:	d504      	bpl.n	93b2 <__aeabi_fmul+0x182>
    93a8:	2301      	movs	r3, #1
    93aa:	465e      	mov	r6, fp
    93ac:	086a      	lsrs	r2, r5, #1
    93ae:	401d      	ands	r5, r3
    93b0:	4315      	orrs	r5, r2
    93b2:	0032      	movs	r2, r6
    93b4:	327f      	adds	r2, #127	; 0x7f
    93b6:	2a00      	cmp	r2, #0
    93b8:	dd25      	ble.n	9406 <__aeabi_fmul+0x1d6>
    93ba:	076b      	lsls	r3, r5, #29
    93bc:	d004      	beq.n	93c8 <__aeabi_fmul+0x198>
    93be:	230f      	movs	r3, #15
    93c0:	402b      	ands	r3, r5
    93c2:	2b04      	cmp	r3, #4
    93c4:	d000      	beq.n	93c8 <__aeabi_fmul+0x198>
    93c6:	3504      	adds	r5, #4
    93c8:	012b      	lsls	r3, r5, #4
    93ca:	d503      	bpl.n	93d4 <__aeabi_fmul+0x1a4>
    93cc:	0032      	movs	r2, r6
    93ce:	4b27      	ldr	r3, [pc, #156]	; (946c <__aeabi_fmul+0x23c>)
    93d0:	3280      	adds	r2, #128	; 0x80
    93d2:	401d      	ands	r5, r3
    93d4:	2afe      	cmp	r2, #254	; 0xfe
    93d6:	dc94      	bgt.n	9302 <__aeabi_fmul+0xd2>
    93d8:	2401      	movs	r4, #1
    93da:	01a8      	lsls	r0, r5, #6
    93dc:	0a40      	lsrs	r0, r0, #9
    93de:	b2d2      	uxtb	r2, r2
    93e0:	400c      	ands	r4, r1
    93e2:	e76f      	b.n	92c4 <__aeabi_fmul+0x94>
    93e4:	2080      	movs	r0, #128	; 0x80
    93e6:	03c0      	lsls	r0, r0, #15
    93e8:	4207      	tst	r7, r0
    93ea:	d007      	beq.n	93fc <__aeabi_fmul+0x1cc>
    93ec:	4205      	tst	r5, r0
    93ee:	d105      	bne.n	93fc <__aeabi_fmul+0x1cc>
    93f0:	4328      	orrs	r0, r5
    93f2:	0240      	lsls	r0, r0, #9
    93f4:	0a40      	lsrs	r0, r0, #9
    93f6:	4644      	mov	r4, r8
    93f8:	22ff      	movs	r2, #255	; 0xff
    93fa:	e763      	b.n	92c4 <__aeabi_fmul+0x94>
    93fc:	4338      	orrs	r0, r7
    93fe:	0240      	lsls	r0, r0, #9
    9400:	0a40      	lsrs	r0, r0, #9
    9402:	22ff      	movs	r2, #255	; 0xff
    9404:	e75e      	b.n	92c4 <__aeabi_fmul+0x94>
    9406:	2401      	movs	r4, #1
    9408:	1aa3      	subs	r3, r4, r2
    940a:	2b1b      	cmp	r3, #27
    940c:	dd05      	ble.n	941a <__aeabi_fmul+0x1ea>
    940e:	400c      	ands	r4, r1
    9410:	2200      	movs	r2, #0
    9412:	2000      	movs	r0, #0
    9414:	e756      	b.n	92c4 <__aeabi_fmul+0x94>
    9416:	465e      	mov	r6, fp
    9418:	e7cb      	b.n	93b2 <__aeabi_fmul+0x182>
    941a:	002a      	movs	r2, r5
    941c:	2020      	movs	r0, #32
    941e:	40da      	lsrs	r2, r3
    9420:	1ac3      	subs	r3, r0, r3
    9422:	409d      	lsls	r5, r3
    9424:	002b      	movs	r3, r5
    9426:	1e5d      	subs	r5, r3, #1
    9428:	41ab      	sbcs	r3, r5
    942a:	4313      	orrs	r3, r2
    942c:	075a      	lsls	r2, r3, #29
    942e:	d004      	beq.n	943a <__aeabi_fmul+0x20a>
    9430:	220f      	movs	r2, #15
    9432:	401a      	ands	r2, r3
    9434:	2a04      	cmp	r2, #4
    9436:	d000      	beq.n	943a <__aeabi_fmul+0x20a>
    9438:	3304      	adds	r3, #4
    943a:	015a      	lsls	r2, r3, #5
    943c:	d504      	bpl.n	9448 <__aeabi_fmul+0x218>
    943e:	2401      	movs	r4, #1
    9440:	2201      	movs	r2, #1
    9442:	400c      	ands	r4, r1
    9444:	2000      	movs	r0, #0
    9446:	e73d      	b.n	92c4 <__aeabi_fmul+0x94>
    9448:	2401      	movs	r4, #1
    944a:	019b      	lsls	r3, r3, #6
    944c:	0a58      	lsrs	r0, r3, #9
    944e:	400c      	ands	r4, r1
    9450:	2200      	movs	r2, #0
    9452:	e737      	b.n	92c4 <__aeabi_fmul+0x94>
    9454:	2080      	movs	r0, #128	; 0x80
    9456:	2401      	movs	r4, #1
    9458:	03c0      	lsls	r0, r0, #15
    945a:	4328      	orrs	r0, r5
    945c:	0240      	lsls	r0, r0, #9
    945e:	0a40      	lsrs	r0, r0, #9
    9460:	400c      	ands	r4, r1
    9462:	22ff      	movs	r2, #255	; 0xff
    9464:	e72e      	b.n	92c4 <__aeabi_fmul+0x94>
    9466:	46c0      	nop			; (mov r8, r8)
    9468:	0000b788 	.word	0x0000b788
    946c:	f7ffffff 	.word	0xf7ffffff

00009470 <__aeabi_i2f>:
    9470:	b570      	push	{r4, r5, r6, lr}
    9472:	2800      	cmp	r0, #0
    9474:	d030      	beq.n	94d8 <__aeabi_i2f+0x68>
    9476:	17c3      	asrs	r3, r0, #31
    9478:	18c4      	adds	r4, r0, r3
    947a:	405c      	eors	r4, r3
    947c:	0fc5      	lsrs	r5, r0, #31
    947e:	0020      	movs	r0, r4
    9480:	f001 feca 	bl	b218 <__clzsi2>
    9484:	239e      	movs	r3, #158	; 0x9e
    9486:	1a1b      	subs	r3, r3, r0
    9488:	2b96      	cmp	r3, #150	; 0x96
    948a:	dc0d      	bgt.n	94a8 <__aeabi_i2f+0x38>
    948c:	2296      	movs	r2, #150	; 0x96
    948e:	1ad2      	subs	r2, r2, r3
    9490:	4094      	lsls	r4, r2
    9492:	002a      	movs	r2, r5
    9494:	0264      	lsls	r4, r4, #9
    9496:	0a64      	lsrs	r4, r4, #9
    9498:	b2db      	uxtb	r3, r3
    949a:	0264      	lsls	r4, r4, #9
    949c:	05db      	lsls	r3, r3, #23
    949e:	0a60      	lsrs	r0, r4, #9
    94a0:	07d2      	lsls	r2, r2, #31
    94a2:	4318      	orrs	r0, r3
    94a4:	4310      	orrs	r0, r2
    94a6:	bd70      	pop	{r4, r5, r6, pc}
    94a8:	2b99      	cmp	r3, #153	; 0x99
    94aa:	dc19      	bgt.n	94e0 <__aeabi_i2f+0x70>
    94ac:	2299      	movs	r2, #153	; 0x99
    94ae:	1ad2      	subs	r2, r2, r3
    94b0:	2a00      	cmp	r2, #0
    94b2:	dd29      	ble.n	9508 <__aeabi_i2f+0x98>
    94b4:	4094      	lsls	r4, r2
    94b6:	0022      	movs	r2, r4
    94b8:	4c14      	ldr	r4, [pc, #80]	; (950c <__aeabi_i2f+0x9c>)
    94ba:	4014      	ands	r4, r2
    94bc:	0751      	lsls	r1, r2, #29
    94be:	d004      	beq.n	94ca <__aeabi_i2f+0x5a>
    94c0:	210f      	movs	r1, #15
    94c2:	400a      	ands	r2, r1
    94c4:	2a04      	cmp	r2, #4
    94c6:	d000      	beq.n	94ca <__aeabi_i2f+0x5a>
    94c8:	3404      	adds	r4, #4
    94ca:	0162      	lsls	r2, r4, #5
    94cc:	d413      	bmi.n	94f6 <__aeabi_i2f+0x86>
    94ce:	01a4      	lsls	r4, r4, #6
    94d0:	0a64      	lsrs	r4, r4, #9
    94d2:	b2db      	uxtb	r3, r3
    94d4:	002a      	movs	r2, r5
    94d6:	e7e0      	b.n	949a <__aeabi_i2f+0x2a>
    94d8:	2200      	movs	r2, #0
    94da:	2300      	movs	r3, #0
    94dc:	2400      	movs	r4, #0
    94de:	e7dc      	b.n	949a <__aeabi_i2f+0x2a>
    94e0:	2205      	movs	r2, #5
    94e2:	0021      	movs	r1, r4
    94e4:	1a12      	subs	r2, r2, r0
    94e6:	40d1      	lsrs	r1, r2
    94e8:	22b9      	movs	r2, #185	; 0xb9
    94ea:	1ad2      	subs	r2, r2, r3
    94ec:	4094      	lsls	r4, r2
    94ee:	1e62      	subs	r2, r4, #1
    94f0:	4194      	sbcs	r4, r2
    94f2:	430c      	orrs	r4, r1
    94f4:	e7da      	b.n	94ac <__aeabi_i2f+0x3c>
    94f6:	4b05      	ldr	r3, [pc, #20]	; (950c <__aeabi_i2f+0x9c>)
    94f8:	002a      	movs	r2, r5
    94fa:	401c      	ands	r4, r3
    94fc:	239f      	movs	r3, #159	; 0x9f
    94fe:	01a4      	lsls	r4, r4, #6
    9500:	1a1b      	subs	r3, r3, r0
    9502:	0a64      	lsrs	r4, r4, #9
    9504:	b2db      	uxtb	r3, r3
    9506:	e7c8      	b.n	949a <__aeabi_i2f+0x2a>
    9508:	0022      	movs	r2, r4
    950a:	e7d5      	b.n	94b8 <__aeabi_i2f+0x48>
    950c:	fbffffff 	.word	0xfbffffff

00009510 <__aeabi_dadd>:
    9510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9512:	4645      	mov	r5, r8
    9514:	46de      	mov	lr, fp
    9516:	4657      	mov	r7, sl
    9518:	464e      	mov	r6, r9
    951a:	030c      	lsls	r4, r1, #12
    951c:	b5e0      	push	{r5, r6, r7, lr}
    951e:	004e      	lsls	r6, r1, #1
    9520:	0fc9      	lsrs	r1, r1, #31
    9522:	4688      	mov	r8, r1
    9524:	000d      	movs	r5, r1
    9526:	0a61      	lsrs	r1, r4, #9
    9528:	0f44      	lsrs	r4, r0, #29
    952a:	430c      	orrs	r4, r1
    952c:	00c7      	lsls	r7, r0, #3
    952e:	0319      	lsls	r1, r3, #12
    9530:	0058      	lsls	r0, r3, #1
    9532:	0fdb      	lsrs	r3, r3, #31
    9534:	469b      	mov	fp, r3
    9536:	0a4b      	lsrs	r3, r1, #9
    9538:	0f51      	lsrs	r1, r2, #29
    953a:	430b      	orrs	r3, r1
    953c:	0d76      	lsrs	r6, r6, #21
    953e:	0d40      	lsrs	r0, r0, #21
    9540:	0019      	movs	r1, r3
    9542:	00d2      	lsls	r2, r2, #3
    9544:	45d8      	cmp	r8, fp
    9546:	d100      	bne.n	954a <__aeabi_dadd+0x3a>
    9548:	e0ae      	b.n	96a8 <__aeabi_dadd+0x198>
    954a:	1a35      	subs	r5, r6, r0
    954c:	2d00      	cmp	r5, #0
    954e:	dc00      	bgt.n	9552 <__aeabi_dadd+0x42>
    9550:	e0f6      	b.n	9740 <__aeabi_dadd+0x230>
    9552:	2800      	cmp	r0, #0
    9554:	d10f      	bne.n	9576 <__aeabi_dadd+0x66>
    9556:	4313      	orrs	r3, r2
    9558:	d100      	bne.n	955c <__aeabi_dadd+0x4c>
    955a:	e0db      	b.n	9714 <__aeabi_dadd+0x204>
    955c:	1e6b      	subs	r3, r5, #1
    955e:	2b00      	cmp	r3, #0
    9560:	d000      	beq.n	9564 <__aeabi_dadd+0x54>
    9562:	e137      	b.n	97d4 <__aeabi_dadd+0x2c4>
    9564:	1aba      	subs	r2, r7, r2
    9566:	4297      	cmp	r7, r2
    9568:	41bf      	sbcs	r7, r7
    956a:	1a64      	subs	r4, r4, r1
    956c:	427f      	negs	r7, r7
    956e:	1be4      	subs	r4, r4, r7
    9570:	2601      	movs	r6, #1
    9572:	0017      	movs	r7, r2
    9574:	e024      	b.n	95c0 <__aeabi_dadd+0xb0>
    9576:	4bc6      	ldr	r3, [pc, #792]	; (9890 <__aeabi_dadd+0x380>)
    9578:	429e      	cmp	r6, r3
    957a:	d04d      	beq.n	9618 <__aeabi_dadd+0x108>
    957c:	2380      	movs	r3, #128	; 0x80
    957e:	041b      	lsls	r3, r3, #16
    9580:	4319      	orrs	r1, r3
    9582:	2d38      	cmp	r5, #56	; 0x38
    9584:	dd00      	ble.n	9588 <__aeabi_dadd+0x78>
    9586:	e107      	b.n	9798 <__aeabi_dadd+0x288>
    9588:	2d1f      	cmp	r5, #31
    958a:	dd00      	ble.n	958e <__aeabi_dadd+0x7e>
    958c:	e138      	b.n	9800 <__aeabi_dadd+0x2f0>
    958e:	2020      	movs	r0, #32
    9590:	1b43      	subs	r3, r0, r5
    9592:	469a      	mov	sl, r3
    9594:	000b      	movs	r3, r1
    9596:	4650      	mov	r0, sl
    9598:	4083      	lsls	r3, r0
    959a:	4699      	mov	r9, r3
    959c:	0013      	movs	r3, r2
    959e:	4648      	mov	r0, r9
    95a0:	40eb      	lsrs	r3, r5
    95a2:	4318      	orrs	r0, r3
    95a4:	0003      	movs	r3, r0
    95a6:	4650      	mov	r0, sl
    95a8:	4082      	lsls	r2, r0
    95aa:	1e50      	subs	r0, r2, #1
    95ac:	4182      	sbcs	r2, r0
    95ae:	40e9      	lsrs	r1, r5
    95b0:	431a      	orrs	r2, r3
    95b2:	1aba      	subs	r2, r7, r2
    95b4:	1a61      	subs	r1, r4, r1
    95b6:	4297      	cmp	r7, r2
    95b8:	41a4      	sbcs	r4, r4
    95ba:	0017      	movs	r7, r2
    95bc:	4264      	negs	r4, r4
    95be:	1b0c      	subs	r4, r1, r4
    95c0:	0223      	lsls	r3, r4, #8
    95c2:	d562      	bpl.n	968a <__aeabi_dadd+0x17a>
    95c4:	0264      	lsls	r4, r4, #9
    95c6:	0a65      	lsrs	r5, r4, #9
    95c8:	2d00      	cmp	r5, #0
    95ca:	d100      	bne.n	95ce <__aeabi_dadd+0xbe>
    95cc:	e0df      	b.n	978e <__aeabi_dadd+0x27e>
    95ce:	0028      	movs	r0, r5
    95d0:	f001 fe22 	bl	b218 <__clzsi2>
    95d4:	0003      	movs	r3, r0
    95d6:	3b08      	subs	r3, #8
    95d8:	2b1f      	cmp	r3, #31
    95da:	dd00      	ble.n	95de <__aeabi_dadd+0xce>
    95dc:	e0d2      	b.n	9784 <__aeabi_dadd+0x274>
    95de:	2220      	movs	r2, #32
    95e0:	003c      	movs	r4, r7
    95e2:	1ad2      	subs	r2, r2, r3
    95e4:	409d      	lsls	r5, r3
    95e6:	40d4      	lsrs	r4, r2
    95e8:	409f      	lsls	r7, r3
    95ea:	4325      	orrs	r5, r4
    95ec:	429e      	cmp	r6, r3
    95ee:	dd00      	ble.n	95f2 <__aeabi_dadd+0xe2>
    95f0:	e0c4      	b.n	977c <__aeabi_dadd+0x26c>
    95f2:	1b9e      	subs	r6, r3, r6
    95f4:	1c73      	adds	r3, r6, #1
    95f6:	2b1f      	cmp	r3, #31
    95f8:	dd00      	ble.n	95fc <__aeabi_dadd+0xec>
    95fa:	e0f1      	b.n	97e0 <__aeabi_dadd+0x2d0>
    95fc:	2220      	movs	r2, #32
    95fe:	0038      	movs	r0, r7
    9600:	0029      	movs	r1, r5
    9602:	1ad2      	subs	r2, r2, r3
    9604:	40d8      	lsrs	r0, r3
    9606:	4091      	lsls	r1, r2
    9608:	4097      	lsls	r7, r2
    960a:	002c      	movs	r4, r5
    960c:	4301      	orrs	r1, r0
    960e:	1e78      	subs	r0, r7, #1
    9610:	4187      	sbcs	r7, r0
    9612:	40dc      	lsrs	r4, r3
    9614:	2600      	movs	r6, #0
    9616:	430f      	orrs	r7, r1
    9618:	077b      	lsls	r3, r7, #29
    961a:	d009      	beq.n	9630 <__aeabi_dadd+0x120>
    961c:	230f      	movs	r3, #15
    961e:	403b      	ands	r3, r7
    9620:	2b04      	cmp	r3, #4
    9622:	d005      	beq.n	9630 <__aeabi_dadd+0x120>
    9624:	1d3b      	adds	r3, r7, #4
    9626:	42bb      	cmp	r3, r7
    9628:	41bf      	sbcs	r7, r7
    962a:	427f      	negs	r7, r7
    962c:	19e4      	adds	r4, r4, r7
    962e:	001f      	movs	r7, r3
    9630:	0223      	lsls	r3, r4, #8
    9632:	d52c      	bpl.n	968e <__aeabi_dadd+0x17e>
    9634:	4b96      	ldr	r3, [pc, #600]	; (9890 <__aeabi_dadd+0x380>)
    9636:	3601      	adds	r6, #1
    9638:	429e      	cmp	r6, r3
    963a:	d100      	bne.n	963e <__aeabi_dadd+0x12e>
    963c:	e09a      	b.n	9774 <__aeabi_dadd+0x264>
    963e:	4645      	mov	r5, r8
    9640:	4b94      	ldr	r3, [pc, #592]	; (9894 <__aeabi_dadd+0x384>)
    9642:	08ff      	lsrs	r7, r7, #3
    9644:	401c      	ands	r4, r3
    9646:	0760      	lsls	r0, r4, #29
    9648:	0576      	lsls	r6, r6, #21
    964a:	0264      	lsls	r4, r4, #9
    964c:	4307      	orrs	r7, r0
    964e:	0b24      	lsrs	r4, r4, #12
    9650:	0d76      	lsrs	r6, r6, #21
    9652:	2100      	movs	r1, #0
    9654:	0324      	lsls	r4, r4, #12
    9656:	0b23      	lsrs	r3, r4, #12
    9658:	0d0c      	lsrs	r4, r1, #20
    965a:	4a8f      	ldr	r2, [pc, #572]	; (9898 <__aeabi_dadd+0x388>)
    965c:	0524      	lsls	r4, r4, #20
    965e:	431c      	orrs	r4, r3
    9660:	4014      	ands	r4, r2
    9662:	0533      	lsls	r3, r6, #20
    9664:	4323      	orrs	r3, r4
    9666:	005b      	lsls	r3, r3, #1
    9668:	07ed      	lsls	r5, r5, #31
    966a:	085b      	lsrs	r3, r3, #1
    966c:	432b      	orrs	r3, r5
    966e:	0038      	movs	r0, r7
    9670:	0019      	movs	r1, r3
    9672:	bc3c      	pop	{r2, r3, r4, r5}
    9674:	4690      	mov	r8, r2
    9676:	4699      	mov	r9, r3
    9678:	46a2      	mov	sl, r4
    967a:	46ab      	mov	fp, r5
    967c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    967e:	4664      	mov	r4, ip
    9680:	4304      	orrs	r4, r0
    9682:	d100      	bne.n	9686 <__aeabi_dadd+0x176>
    9684:	e211      	b.n	9aaa <__aeabi_dadd+0x59a>
    9686:	0004      	movs	r4, r0
    9688:	4667      	mov	r7, ip
    968a:	077b      	lsls	r3, r7, #29
    968c:	d1c6      	bne.n	961c <__aeabi_dadd+0x10c>
    968e:	4645      	mov	r5, r8
    9690:	0760      	lsls	r0, r4, #29
    9692:	08ff      	lsrs	r7, r7, #3
    9694:	4307      	orrs	r7, r0
    9696:	08e4      	lsrs	r4, r4, #3
    9698:	4b7d      	ldr	r3, [pc, #500]	; (9890 <__aeabi_dadd+0x380>)
    969a:	429e      	cmp	r6, r3
    969c:	d030      	beq.n	9700 <__aeabi_dadd+0x1f0>
    969e:	0324      	lsls	r4, r4, #12
    96a0:	0576      	lsls	r6, r6, #21
    96a2:	0b24      	lsrs	r4, r4, #12
    96a4:	0d76      	lsrs	r6, r6, #21
    96a6:	e7d4      	b.n	9652 <__aeabi_dadd+0x142>
    96a8:	1a33      	subs	r3, r6, r0
    96aa:	469a      	mov	sl, r3
    96ac:	2b00      	cmp	r3, #0
    96ae:	dd78      	ble.n	97a2 <__aeabi_dadd+0x292>
    96b0:	2800      	cmp	r0, #0
    96b2:	d031      	beq.n	9718 <__aeabi_dadd+0x208>
    96b4:	4876      	ldr	r0, [pc, #472]	; (9890 <__aeabi_dadd+0x380>)
    96b6:	4286      	cmp	r6, r0
    96b8:	d0ae      	beq.n	9618 <__aeabi_dadd+0x108>
    96ba:	2080      	movs	r0, #128	; 0x80
    96bc:	0400      	lsls	r0, r0, #16
    96be:	4301      	orrs	r1, r0
    96c0:	4653      	mov	r3, sl
    96c2:	2b38      	cmp	r3, #56	; 0x38
    96c4:	dc00      	bgt.n	96c8 <__aeabi_dadd+0x1b8>
    96c6:	e0e9      	b.n	989c <__aeabi_dadd+0x38c>
    96c8:	430a      	orrs	r2, r1
    96ca:	1e51      	subs	r1, r2, #1
    96cc:	418a      	sbcs	r2, r1
    96ce:	2100      	movs	r1, #0
    96d0:	19d2      	adds	r2, r2, r7
    96d2:	42ba      	cmp	r2, r7
    96d4:	41bf      	sbcs	r7, r7
    96d6:	1909      	adds	r1, r1, r4
    96d8:	427c      	negs	r4, r7
    96da:	0017      	movs	r7, r2
    96dc:	190c      	adds	r4, r1, r4
    96de:	0223      	lsls	r3, r4, #8
    96e0:	d5d3      	bpl.n	968a <__aeabi_dadd+0x17a>
    96e2:	4b6b      	ldr	r3, [pc, #428]	; (9890 <__aeabi_dadd+0x380>)
    96e4:	3601      	adds	r6, #1
    96e6:	429e      	cmp	r6, r3
    96e8:	d100      	bne.n	96ec <__aeabi_dadd+0x1dc>
    96ea:	e13a      	b.n	9962 <__aeabi_dadd+0x452>
    96ec:	2001      	movs	r0, #1
    96ee:	4b69      	ldr	r3, [pc, #420]	; (9894 <__aeabi_dadd+0x384>)
    96f0:	401c      	ands	r4, r3
    96f2:	087b      	lsrs	r3, r7, #1
    96f4:	4007      	ands	r7, r0
    96f6:	431f      	orrs	r7, r3
    96f8:	07e0      	lsls	r0, r4, #31
    96fa:	4307      	orrs	r7, r0
    96fc:	0864      	lsrs	r4, r4, #1
    96fe:	e78b      	b.n	9618 <__aeabi_dadd+0x108>
    9700:	0023      	movs	r3, r4
    9702:	433b      	orrs	r3, r7
    9704:	d100      	bne.n	9708 <__aeabi_dadd+0x1f8>
    9706:	e1cb      	b.n	9aa0 <__aeabi_dadd+0x590>
    9708:	2280      	movs	r2, #128	; 0x80
    970a:	0312      	lsls	r2, r2, #12
    970c:	4314      	orrs	r4, r2
    970e:	0324      	lsls	r4, r4, #12
    9710:	0b24      	lsrs	r4, r4, #12
    9712:	e79e      	b.n	9652 <__aeabi_dadd+0x142>
    9714:	002e      	movs	r6, r5
    9716:	e77f      	b.n	9618 <__aeabi_dadd+0x108>
    9718:	0008      	movs	r0, r1
    971a:	4310      	orrs	r0, r2
    971c:	d100      	bne.n	9720 <__aeabi_dadd+0x210>
    971e:	e0b4      	b.n	988a <__aeabi_dadd+0x37a>
    9720:	1e58      	subs	r0, r3, #1
    9722:	2800      	cmp	r0, #0
    9724:	d000      	beq.n	9728 <__aeabi_dadd+0x218>
    9726:	e0de      	b.n	98e6 <__aeabi_dadd+0x3d6>
    9728:	18ba      	adds	r2, r7, r2
    972a:	42ba      	cmp	r2, r7
    972c:	419b      	sbcs	r3, r3
    972e:	1864      	adds	r4, r4, r1
    9730:	425b      	negs	r3, r3
    9732:	18e4      	adds	r4, r4, r3
    9734:	0017      	movs	r7, r2
    9736:	2601      	movs	r6, #1
    9738:	0223      	lsls	r3, r4, #8
    973a:	d5a6      	bpl.n	968a <__aeabi_dadd+0x17a>
    973c:	2602      	movs	r6, #2
    973e:	e7d5      	b.n	96ec <__aeabi_dadd+0x1dc>
    9740:	2d00      	cmp	r5, #0
    9742:	d16e      	bne.n	9822 <__aeabi_dadd+0x312>
    9744:	1c70      	adds	r0, r6, #1
    9746:	0540      	lsls	r0, r0, #21
    9748:	0d40      	lsrs	r0, r0, #21
    974a:	2801      	cmp	r0, #1
    974c:	dc00      	bgt.n	9750 <__aeabi_dadd+0x240>
    974e:	e0f9      	b.n	9944 <__aeabi_dadd+0x434>
    9750:	1ab8      	subs	r0, r7, r2
    9752:	4684      	mov	ip, r0
    9754:	4287      	cmp	r7, r0
    9756:	4180      	sbcs	r0, r0
    9758:	1ae5      	subs	r5, r4, r3
    975a:	4240      	negs	r0, r0
    975c:	1a2d      	subs	r5, r5, r0
    975e:	0228      	lsls	r0, r5, #8
    9760:	d400      	bmi.n	9764 <__aeabi_dadd+0x254>
    9762:	e089      	b.n	9878 <__aeabi_dadd+0x368>
    9764:	1bd7      	subs	r7, r2, r7
    9766:	42ba      	cmp	r2, r7
    9768:	4192      	sbcs	r2, r2
    976a:	1b1c      	subs	r4, r3, r4
    976c:	4252      	negs	r2, r2
    976e:	1aa5      	subs	r5, r4, r2
    9770:	46d8      	mov	r8, fp
    9772:	e729      	b.n	95c8 <__aeabi_dadd+0xb8>
    9774:	4645      	mov	r5, r8
    9776:	2400      	movs	r4, #0
    9778:	2700      	movs	r7, #0
    977a:	e76a      	b.n	9652 <__aeabi_dadd+0x142>
    977c:	4c45      	ldr	r4, [pc, #276]	; (9894 <__aeabi_dadd+0x384>)
    977e:	1af6      	subs	r6, r6, r3
    9780:	402c      	ands	r4, r5
    9782:	e749      	b.n	9618 <__aeabi_dadd+0x108>
    9784:	003d      	movs	r5, r7
    9786:	3828      	subs	r0, #40	; 0x28
    9788:	4085      	lsls	r5, r0
    978a:	2700      	movs	r7, #0
    978c:	e72e      	b.n	95ec <__aeabi_dadd+0xdc>
    978e:	0038      	movs	r0, r7
    9790:	f001 fd42 	bl	b218 <__clzsi2>
    9794:	3020      	adds	r0, #32
    9796:	e71d      	b.n	95d4 <__aeabi_dadd+0xc4>
    9798:	430a      	orrs	r2, r1
    979a:	1e51      	subs	r1, r2, #1
    979c:	418a      	sbcs	r2, r1
    979e:	2100      	movs	r1, #0
    97a0:	e707      	b.n	95b2 <__aeabi_dadd+0xa2>
    97a2:	2b00      	cmp	r3, #0
    97a4:	d000      	beq.n	97a8 <__aeabi_dadd+0x298>
    97a6:	e0f3      	b.n	9990 <__aeabi_dadd+0x480>
    97a8:	1c70      	adds	r0, r6, #1
    97aa:	0543      	lsls	r3, r0, #21
    97ac:	0d5b      	lsrs	r3, r3, #21
    97ae:	2b01      	cmp	r3, #1
    97b0:	dc00      	bgt.n	97b4 <__aeabi_dadd+0x2a4>
    97b2:	e0ad      	b.n	9910 <__aeabi_dadd+0x400>
    97b4:	4b36      	ldr	r3, [pc, #216]	; (9890 <__aeabi_dadd+0x380>)
    97b6:	4298      	cmp	r0, r3
    97b8:	d100      	bne.n	97bc <__aeabi_dadd+0x2ac>
    97ba:	e0d1      	b.n	9960 <__aeabi_dadd+0x450>
    97bc:	18ba      	adds	r2, r7, r2
    97be:	42ba      	cmp	r2, r7
    97c0:	41bf      	sbcs	r7, r7
    97c2:	1864      	adds	r4, r4, r1
    97c4:	427f      	negs	r7, r7
    97c6:	19e4      	adds	r4, r4, r7
    97c8:	07e7      	lsls	r7, r4, #31
    97ca:	0852      	lsrs	r2, r2, #1
    97cc:	4317      	orrs	r7, r2
    97ce:	0864      	lsrs	r4, r4, #1
    97d0:	0006      	movs	r6, r0
    97d2:	e721      	b.n	9618 <__aeabi_dadd+0x108>
    97d4:	482e      	ldr	r0, [pc, #184]	; (9890 <__aeabi_dadd+0x380>)
    97d6:	4285      	cmp	r5, r0
    97d8:	d100      	bne.n	97dc <__aeabi_dadd+0x2cc>
    97da:	e093      	b.n	9904 <__aeabi_dadd+0x3f4>
    97dc:	001d      	movs	r5, r3
    97de:	e6d0      	b.n	9582 <__aeabi_dadd+0x72>
    97e0:	0029      	movs	r1, r5
    97e2:	3e1f      	subs	r6, #31
    97e4:	40f1      	lsrs	r1, r6
    97e6:	2b20      	cmp	r3, #32
    97e8:	d100      	bne.n	97ec <__aeabi_dadd+0x2dc>
    97ea:	e08d      	b.n	9908 <__aeabi_dadd+0x3f8>
    97ec:	2240      	movs	r2, #64	; 0x40
    97ee:	1ad3      	subs	r3, r2, r3
    97f0:	409d      	lsls	r5, r3
    97f2:	432f      	orrs	r7, r5
    97f4:	1e7d      	subs	r5, r7, #1
    97f6:	41af      	sbcs	r7, r5
    97f8:	2400      	movs	r4, #0
    97fa:	430f      	orrs	r7, r1
    97fc:	2600      	movs	r6, #0
    97fe:	e744      	b.n	968a <__aeabi_dadd+0x17a>
    9800:	002b      	movs	r3, r5
    9802:	0008      	movs	r0, r1
    9804:	3b20      	subs	r3, #32
    9806:	40d8      	lsrs	r0, r3
    9808:	0003      	movs	r3, r0
    980a:	2d20      	cmp	r5, #32
    980c:	d100      	bne.n	9810 <__aeabi_dadd+0x300>
    980e:	e07d      	b.n	990c <__aeabi_dadd+0x3fc>
    9810:	2040      	movs	r0, #64	; 0x40
    9812:	1b45      	subs	r5, r0, r5
    9814:	40a9      	lsls	r1, r5
    9816:	430a      	orrs	r2, r1
    9818:	1e51      	subs	r1, r2, #1
    981a:	418a      	sbcs	r2, r1
    981c:	2100      	movs	r1, #0
    981e:	431a      	orrs	r2, r3
    9820:	e6c7      	b.n	95b2 <__aeabi_dadd+0xa2>
    9822:	2e00      	cmp	r6, #0
    9824:	d050      	beq.n	98c8 <__aeabi_dadd+0x3b8>
    9826:	4e1a      	ldr	r6, [pc, #104]	; (9890 <__aeabi_dadd+0x380>)
    9828:	42b0      	cmp	r0, r6
    982a:	d057      	beq.n	98dc <__aeabi_dadd+0x3cc>
    982c:	2680      	movs	r6, #128	; 0x80
    982e:	426b      	negs	r3, r5
    9830:	4699      	mov	r9, r3
    9832:	0436      	lsls	r6, r6, #16
    9834:	4334      	orrs	r4, r6
    9836:	464b      	mov	r3, r9
    9838:	2b38      	cmp	r3, #56	; 0x38
    983a:	dd00      	ble.n	983e <__aeabi_dadd+0x32e>
    983c:	e0d6      	b.n	99ec <__aeabi_dadd+0x4dc>
    983e:	2b1f      	cmp	r3, #31
    9840:	dd00      	ble.n	9844 <__aeabi_dadd+0x334>
    9842:	e135      	b.n	9ab0 <__aeabi_dadd+0x5a0>
    9844:	2620      	movs	r6, #32
    9846:	1af5      	subs	r5, r6, r3
    9848:	0026      	movs	r6, r4
    984a:	40ae      	lsls	r6, r5
    984c:	46b2      	mov	sl, r6
    984e:	003e      	movs	r6, r7
    9850:	40de      	lsrs	r6, r3
    9852:	46ac      	mov	ip, r5
    9854:	0035      	movs	r5, r6
    9856:	4656      	mov	r6, sl
    9858:	432e      	orrs	r6, r5
    985a:	4665      	mov	r5, ip
    985c:	40af      	lsls	r7, r5
    985e:	1e7d      	subs	r5, r7, #1
    9860:	41af      	sbcs	r7, r5
    9862:	40dc      	lsrs	r4, r3
    9864:	4337      	orrs	r7, r6
    9866:	1bd7      	subs	r7, r2, r7
    9868:	42ba      	cmp	r2, r7
    986a:	4192      	sbcs	r2, r2
    986c:	1b0c      	subs	r4, r1, r4
    986e:	4252      	negs	r2, r2
    9870:	1aa4      	subs	r4, r4, r2
    9872:	0006      	movs	r6, r0
    9874:	46d8      	mov	r8, fp
    9876:	e6a3      	b.n	95c0 <__aeabi_dadd+0xb0>
    9878:	4664      	mov	r4, ip
    987a:	4667      	mov	r7, ip
    987c:	432c      	orrs	r4, r5
    987e:	d000      	beq.n	9882 <__aeabi_dadd+0x372>
    9880:	e6a2      	b.n	95c8 <__aeabi_dadd+0xb8>
    9882:	2500      	movs	r5, #0
    9884:	2600      	movs	r6, #0
    9886:	2700      	movs	r7, #0
    9888:	e706      	b.n	9698 <__aeabi_dadd+0x188>
    988a:	001e      	movs	r6, r3
    988c:	e6c4      	b.n	9618 <__aeabi_dadd+0x108>
    988e:	46c0      	nop			; (mov r8, r8)
    9890:	000007ff 	.word	0x000007ff
    9894:	ff7fffff 	.word	0xff7fffff
    9898:	800fffff 	.word	0x800fffff
    989c:	2b1f      	cmp	r3, #31
    989e:	dc63      	bgt.n	9968 <__aeabi_dadd+0x458>
    98a0:	2020      	movs	r0, #32
    98a2:	1ac3      	subs	r3, r0, r3
    98a4:	0008      	movs	r0, r1
    98a6:	4098      	lsls	r0, r3
    98a8:	469c      	mov	ip, r3
    98aa:	4683      	mov	fp, r0
    98ac:	4653      	mov	r3, sl
    98ae:	0010      	movs	r0, r2
    98b0:	40d8      	lsrs	r0, r3
    98b2:	0003      	movs	r3, r0
    98b4:	4658      	mov	r0, fp
    98b6:	4318      	orrs	r0, r3
    98b8:	4663      	mov	r3, ip
    98ba:	409a      	lsls	r2, r3
    98bc:	1e53      	subs	r3, r2, #1
    98be:	419a      	sbcs	r2, r3
    98c0:	4653      	mov	r3, sl
    98c2:	4302      	orrs	r2, r0
    98c4:	40d9      	lsrs	r1, r3
    98c6:	e703      	b.n	96d0 <__aeabi_dadd+0x1c0>
    98c8:	0026      	movs	r6, r4
    98ca:	433e      	orrs	r6, r7
    98cc:	d006      	beq.n	98dc <__aeabi_dadd+0x3cc>
    98ce:	43eb      	mvns	r3, r5
    98d0:	4699      	mov	r9, r3
    98d2:	2b00      	cmp	r3, #0
    98d4:	d0c7      	beq.n	9866 <__aeabi_dadd+0x356>
    98d6:	4e94      	ldr	r6, [pc, #592]	; (9b28 <__aeabi_dadd+0x618>)
    98d8:	42b0      	cmp	r0, r6
    98da:	d1ac      	bne.n	9836 <__aeabi_dadd+0x326>
    98dc:	000c      	movs	r4, r1
    98de:	0017      	movs	r7, r2
    98e0:	0006      	movs	r6, r0
    98e2:	46d8      	mov	r8, fp
    98e4:	e698      	b.n	9618 <__aeabi_dadd+0x108>
    98e6:	4b90      	ldr	r3, [pc, #576]	; (9b28 <__aeabi_dadd+0x618>)
    98e8:	459a      	cmp	sl, r3
    98ea:	d00b      	beq.n	9904 <__aeabi_dadd+0x3f4>
    98ec:	4682      	mov	sl, r0
    98ee:	e6e7      	b.n	96c0 <__aeabi_dadd+0x1b0>
    98f0:	2800      	cmp	r0, #0
    98f2:	d000      	beq.n	98f6 <__aeabi_dadd+0x3e6>
    98f4:	e09e      	b.n	9a34 <__aeabi_dadd+0x524>
    98f6:	0018      	movs	r0, r3
    98f8:	4310      	orrs	r0, r2
    98fa:	d100      	bne.n	98fe <__aeabi_dadd+0x3ee>
    98fc:	e0e9      	b.n	9ad2 <__aeabi_dadd+0x5c2>
    98fe:	001c      	movs	r4, r3
    9900:	0017      	movs	r7, r2
    9902:	46d8      	mov	r8, fp
    9904:	4e88      	ldr	r6, [pc, #544]	; (9b28 <__aeabi_dadd+0x618>)
    9906:	e687      	b.n	9618 <__aeabi_dadd+0x108>
    9908:	2500      	movs	r5, #0
    990a:	e772      	b.n	97f2 <__aeabi_dadd+0x2e2>
    990c:	2100      	movs	r1, #0
    990e:	e782      	b.n	9816 <__aeabi_dadd+0x306>
    9910:	0023      	movs	r3, r4
    9912:	433b      	orrs	r3, r7
    9914:	2e00      	cmp	r6, #0
    9916:	d000      	beq.n	991a <__aeabi_dadd+0x40a>
    9918:	e0ab      	b.n	9a72 <__aeabi_dadd+0x562>
    991a:	2b00      	cmp	r3, #0
    991c:	d100      	bne.n	9920 <__aeabi_dadd+0x410>
    991e:	e0e7      	b.n	9af0 <__aeabi_dadd+0x5e0>
    9920:	000b      	movs	r3, r1
    9922:	4313      	orrs	r3, r2
    9924:	d100      	bne.n	9928 <__aeabi_dadd+0x418>
    9926:	e677      	b.n	9618 <__aeabi_dadd+0x108>
    9928:	18ba      	adds	r2, r7, r2
    992a:	42ba      	cmp	r2, r7
    992c:	41bf      	sbcs	r7, r7
    992e:	1864      	adds	r4, r4, r1
    9930:	427f      	negs	r7, r7
    9932:	19e4      	adds	r4, r4, r7
    9934:	0223      	lsls	r3, r4, #8
    9936:	d400      	bmi.n	993a <__aeabi_dadd+0x42a>
    9938:	e0f2      	b.n	9b20 <__aeabi_dadd+0x610>
    993a:	4b7c      	ldr	r3, [pc, #496]	; (9b2c <__aeabi_dadd+0x61c>)
    993c:	0017      	movs	r7, r2
    993e:	401c      	ands	r4, r3
    9940:	0006      	movs	r6, r0
    9942:	e669      	b.n	9618 <__aeabi_dadd+0x108>
    9944:	0020      	movs	r0, r4
    9946:	4338      	orrs	r0, r7
    9948:	2e00      	cmp	r6, #0
    994a:	d1d1      	bne.n	98f0 <__aeabi_dadd+0x3e0>
    994c:	2800      	cmp	r0, #0
    994e:	d15b      	bne.n	9a08 <__aeabi_dadd+0x4f8>
    9950:	001c      	movs	r4, r3
    9952:	4314      	orrs	r4, r2
    9954:	d100      	bne.n	9958 <__aeabi_dadd+0x448>
    9956:	e0a8      	b.n	9aaa <__aeabi_dadd+0x59a>
    9958:	001c      	movs	r4, r3
    995a:	0017      	movs	r7, r2
    995c:	46d8      	mov	r8, fp
    995e:	e65b      	b.n	9618 <__aeabi_dadd+0x108>
    9960:	0006      	movs	r6, r0
    9962:	2400      	movs	r4, #0
    9964:	2700      	movs	r7, #0
    9966:	e697      	b.n	9698 <__aeabi_dadd+0x188>
    9968:	4650      	mov	r0, sl
    996a:	000b      	movs	r3, r1
    996c:	3820      	subs	r0, #32
    996e:	40c3      	lsrs	r3, r0
    9970:	4699      	mov	r9, r3
    9972:	4653      	mov	r3, sl
    9974:	2b20      	cmp	r3, #32
    9976:	d100      	bne.n	997a <__aeabi_dadd+0x46a>
    9978:	e095      	b.n	9aa6 <__aeabi_dadd+0x596>
    997a:	2340      	movs	r3, #64	; 0x40
    997c:	4650      	mov	r0, sl
    997e:	1a1b      	subs	r3, r3, r0
    9980:	4099      	lsls	r1, r3
    9982:	430a      	orrs	r2, r1
    9984:	1e51      	subs	r1, r2, #1
    9986:	418a      	sbcs	r2, r1
    9988:	464b      	mov	r3, r9
    998a:	2100      	movs	r1, #0
    998c:	431a      	orrs	r2, r3
    998e:	e69f      	b.n	96d0 <__aeabi_dadd+0x1c0>
    9990:	2e00      	cmp	r6, #0
    9992:	d130      	bne.n	99f6 <__aeabi_dadd+0x4e6>
    9994:	0026      	movs	r6, r4
    9996:	433e      	orrs	r6, r7
    9998:	d067      	beq.n	9a6a <__aeabi_dadd+0x55a>
    999a:	43db      	mvns	r3, r3
    999c:	469a      	mov	sl, r3
    999e:	2b00      	cmp	r3, #0
    99a0:	d01c      	beq.n	99dc <__aeabi_dadd+0x4cc>
    99a2:	4e61      	ldr	r6, [pc, #388]	; (9b28 <__aeabi_dadd+0x618>)
    99a4:	42b0      	cmp	r0, r6
    99a6:	d060      	beq.n	9a6a <__aeabi_dadd+0x55a>
    99a8:	4653      	mov	r3, sl
    99aa:	2b38      	cmp	r3, #56	; 0x38
    99ac:	dd00      	ble.n	99b0 <__aeabi_dadd+0x4a0>
    99ae:	e096      	b.n	9ade <__aeabi_dadd+0x5ce>
    99b0:	2b1f      	cmp	r3, #31
    99b2:	dd00      	ble.n	99b6 <__aeabi_dadd+0x4a6>
    99b4:	e09f      	b.n	9af6 <__aeabi_dadd+0x5e6>
    99b6:	2620      	movs	r6, #32
    99b8:	1af3      	subs	r3, r6, r3
    99ba:	0026      	movs	r6, r4
    99bc:	409e      	lsls	r6, r3
    99be:	469c      	mov	ip, r3
    99c0:	46b3      	mov	fp, r6
    99c2:	4653      	mov	r3, sl
    99c4:	003e      	movs	r6, r7
    99c6:	40de      	lsrs	r6, r3
    99c8:	0033      	movs	r3, r6
    99ca:	465e      	mov	r6, fp
    99cc:	431e      	orrs	r6, r3
    99ce:	4663      	mov	r3, ip
    99d0:	409f      	lsls	r7, r3
    99d2:	1e7b      	subs	r3, r7, #1
    99d4:	419f      	sbcs	r7, r3
    99d6:	4653      	mov	r3, sl
    99d8:	40dc      	lsrs	r4, r3
    99da:	4337      	orrs	r7, r6
    99dc:	18bf      	adds	r7, r7, r2
    99de:	4297      	cmp	r7, r2
    99e0:	4192      	sbcs	r2, r2
    99e2:	1864      	adds	r4, r4, r1
    99e4:	4252      	negs	r2, r2
    99e6:	18a4      	adds	r4, r4, r2
    99e8:	0006      	movs	r6, r0
    99ea:	e678      	b.n	96de <__aeabi_dadd+0x1ce>
    99ec:	4327      	orrs	r7, r4
    99ee:	1e7c      	subs	r4, r7, #1
    99f0:	41a7      	sbcs	r7, r4
    99f2:	2400      	movs	r4, #0
    99f4:	e737      	b.n	9866 <__aeabi_dadd+0x356>
    99f6:	4e4c      	ldr	r6, [pc, #304]	; (9b28 <__aeabi_dadd+0x618>)
    99f8:	42b0      	cmp	r0, r6
    99fa:	d036      	beq.n	9a6a <__aeabi_dadd+0x55a>
    99fc:	2680      	movs	r6, #128	; 0x80
    99fe:	425b      	negs	r3, r3
    9a00:	0436      	lsls	r6, r6, #16
    9a02:	469a      	mov	sl, r3
    9a04:	4334      	orrs	r4, r6
    9a06:	e7cf      	b.n	99a8 <__aeabi_dadd+0x498>
    9a08:	0018      	movs	r0, r3
    9a0a:	4310      	orrs	r0, r2
    9a0c:	d100      	bne.n	9a10 <__aeabi_dadd+0x500>
    9a0e:	e603      	b.n	9618 <__aeabi_dadd+0x108>
    9a10:	1ab8      	subs	r0, r7, r2
    9a12:	4684      	mov	ip, r0
    9a14:	4567      	cmp	r7, ip
    9a16:	41ad      	sbcs	r5, r5
    9a18:	1ae0      	subs	r0, r4, r3
    9a1a:	426d      	negs	r5, r5
    9a1c:	1b40      	subs	r0, r0, r5
    9a1e:	0205      	lsls	r5, r0, #8
    9a20:	d400      	bmi.n	9a24 <__aeabi_dadd+0x514>
    9a22:	e62c      	b.n	967e <__aeabi_dadd+0x16e>
    9a24:	1bd7      	subs	r7, r2, r7
    9a26:	42ba      	cmp	r2, r7
    9a28:	4192      	sbcs	r2, r2
    9a2a:	1b1c      	subs	r4, r3, r4
    9a2c:	4252      	negs	r2, r2
    9a2e:	1aa4      	subs	r4, r4, r2
    9a30:	46d8      	mov	r8, fp
    9a32:	e5f1      	b.n	9618 <__aeabi_dadd+0x108>
    9a34:	0018      	movs	r0, r3
    9a36:	4310      	orrs	r0, r2
    9a38:	d100      	bne.n	9a3c <__aeabi_dadd+0x52c>
    9a3a:	e763      	b.n	9904 <__aeabi_dadd+0x3f4>
    9a3c:	08f8      	lsrs	r0, r7, #3
    9a3e:	0767      	lsls	r7, r4, #29
    9a40:	4307      	orrs	r7, r0
    9a42:	2080      	movs	r0, #128	; 0x80
    9a44:	08e4      	lsrs	r4, r4, #3
    9a46:	0300      	lsls	r0, r0, #12
    9a48:	4204      	tst	r4, r0
    9a4a:	d008      	beq.n	9a5e <__aeabi_dadd+0x54e>
    9a4c:	08dd      	lsrs	r5, r3, #3
    9a4e:	4205      	tst	r5, r0
    9a50:	d105      	bne.n	9a5e <__aeabi_dadd+0x54e>
    9a52:	08d2      	lsrs	r2, r2, #3
    9a54:	0759      	lsls	r1, r3, #29
    9a56:	4311      	orrs	r1, r2
    9a58:	000f      	movs	r7, r1
    9a5a:	002c      	movs	r4, r5
    9a5c:	46d8      	mov	r8, fp
    9a5e:	0f7b      	lsrs	r3, r7, #29
    9a60:	00e4      	lsls	r4, r4, #3
    9a62:	431c      	orrs	r4, r3
    9a64:	00ff      	lsls	r7, r7, #3
    9a66:	4e30      	ldr	r6, [pc, #192]	; (9b28 <__aeabi_dadd+0x618>)
    9a68:	e5d6      	b.n	9618 <__aeabi_dadd+0x108>
    9a6a:	000c      	movs	r4, r1
    9a6c:	0017      	movs	r7, r2
    9a6e:	0006      	movs	r6, r0
    9a70:	e5d2      	b.n	9618 <__aeabi_dadd+0x108>
    9a72:	2b00      	cmp	r3, #0
    9a74:	d038      	beq.n	9ae8 <__aeabi_dadd+0x5d8>
    9a76:	000b      	movs	r3, r1
    9a78:	4313      	orrs	r3, r2
    9a7a:	d100      	bne.n	9a7e <__aeabi_dadd+0x56e>
    9a7c:	e742      	b.n	9904 <__aeabi_dadd+0x3f4>
    9a7e:	08f8      	lsrs	r0, r7, #3
    9a80:	0767      	lsls	r7, r4, #29
    9a82:	4307      	orrs	r7, r0
    9a84:	2080      	movs	r0, #128	; 0x80
    9a86:	08e4      	lsrs	r4, r4, #3
    9a88:	0300      	lsls	r0, r0, #12
    9a8a:	4204      	tst	r4, r0
    9a8c:	d0e7      	beq.n	9a5e <__aeabi_dadd+0x54e>
    9a8e:	08cb      	lsrs	r3, r1, #3
    9a90:	4203      	tst	r3, r0
    9a92:	d1e4      	bne.n	9a5e <__aeabi_dadd+0x54e>
    9a94:	08d2      	lsrs	r2, r2, #3
    9a96:	0749      	lsls	r1, r1, #29
    9a98:	4311      	orrs	r1, r2
    9a9a:	000f      	movs	r7, r1
    9a9c:	001c      	movs	r4, r3
    9a9e:	e7de      	b.n	9a5e <__aeabi_dadd+0x54e>
    9aa0:	2700      	movs	r7, #0
    9aa2:	2400      	movs	r4, #0
    9aa4:	e5d5      	b.n	9652 <__aeabi_dadd+0x142>
    9aa6:	2100      	movs	r1, #0
    9aa8:	e76b      	b.n	9982 <__aeabi_dadd+0x472>
    9aaa:	2500      	movs	r5, #0
    9aac:	2700      	movs	r7, #0
    9aae:	e5f3      	b.n	9698 <__aeabi_dadd+0x188>
    9ab0:	464e      	mov	r6, r9
    9ab2:	0025      	movs	r5, r4
    9ab4:	3e20      	subs	r6, #32
    9ab6:	40f5      	lsrs	r5, r6
    9ab8:	464b      	mov	r3, r9
    9aba:	002e      	movs	r6, r5
    9abc:	2b20      	cmp	r3, #32
    9abe:	d02d      	beq.n	9b1c <__aeabi_dadd+0x60c>
    9ac0:	2540      	movs	r5, #64	; 0x40
    9ac2:	1aed      	subs	r5, r5, r3
    9ac4:	40ac      	lsls	r4, r5
    9ac6:	4327      	orrs	r7, r4
    9ac8:	1e7c      	subs	r4, r7, #1
    9aca:	41a7      	sbcs	r7, r4
    9acc:	2400      	movs	r4, #0
    9ace:	4337      	orrs	r7, r6
    9ad0:	e6c9      	b.n	9866 <__aeabi_dadd+0x356>
    9ad2:	2480      	movs	r4, #128	; 0x80
    9ad4:	2500      	movs	r5, #0
    9ad6:	0324      	lsls	r4, r4, #12
    9ad8:	4e13      	ldr	r6, [pc, #76]	; (9b28 <__aeabi_dadd+0x618>)
    9ada:	2700      	movs	r7, #0
    9adc:	e5dc      	b.n	9698 <__aeabi_dadd+0x188>
    9ade:	4327      	orrs	r7, r4
    9ae0:	1e7c      	subs	r4, r7, #1
    9ae2:	41a7      	sbcs	r7, r4
    9ae4:	2400      	movs	r4, #0
    9ae6:	e779      	b.n	99dc <__aeabi_dadd+0x4cc>
    9ae8:	000c      	movs	r4, r1
    9aea:	0017      	movs	r7, r2
    9aec:	4e0e      	ldr	r6, [pc, #56]	; (9b28 <__aeabi_dadd+0x618>)
    9aee:	e593      	b.n	9618 <__aeabi_dadd+0x108>
    9af0:	000c      	movs	r4, r1
    9af2:	0017      	movs	r7, r2
    9af4:	e590      	b.n	9618 <__aeabi_dadd+0x108>
    9af6:	4656      	mov	r6, sl
    9af8:	0023      	movs	r3, r4
    9afa:	3e20      	subs	r6, #32
    9afc:	40f3      	lsrs	r3, r6
    9afe:	4699      	mov	r9, r3
    9b00:	4653      	mov	r3, sl
    9b02:	2b20      	cmp	r3, #32
    9b04:	d00e      	beq.n	9b24 <__aeabi_dadd+0x614>
    9b06:	2340      	movs	r3, #64	; 0x40
    9b08:	4656      	mov	r6, sl
    9b0a:	1b9b      	subs	r3, r3, r6
    9b0c:	409c      	lsls	r4, r3
    9b0e:	4327      	orrs	r7, r4
    9b10:	1e7c      	subs	r4, r7, #1
    9b12:	41a7      	sbcs	r7, r4
    9b14:	464b      	mov	r3, r9
    9b16:	2400      	movs	r4, #0
    9b18:	431f      	orrs	r7, r3
    9b1a:	e75f      	b.n	99dc <__aeabi_dadd+0x4cc>
    9b1c:	2400      	movs	r4, #0
    9b1e:	e7d2      	b.n	9ac6 <__aeabi_dadd+0x5b6>
    9b20:	0017      	movs	r7, r2
    9b22:	e5b2      	b.n	968a <__aeabi_dadd+0x17a>
    9b24:	2400      	movs	r4, #0
    9b26:	e7f2      	b.n	9b0e <__aeabi_dadd+0x5fe>
    9b28:	000007ff 	.word	0x000007ff
    9b2c:	ff7fffff 	.word	0xff7fffff

00009b30 <__aeabi_ddiv>:
    9b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b32:	4657      	mov	r7, sl
    9b34:	4645      	mov	r5, r8
    9b36:	46de      	mov	lr, fp
    9b38:	464e      	mov	r6, r9
    9b3a:	b5e0      	push	{r5, r6, r7, lr}
    9b3c:	004c      	lsls	r4, r1, #1
    9b3e:	030e      	lsls	r6, r1, #12
    9b40:	b087      	sub	sp, #28
    9b42:	4683      	mov	fp, r0
    9b44:	4692      	mov	sl, r2
    9b46:	001d      	movs	r5, r3
    9b48:	4680      	mov	r8, r0
    9b4a:	0b36      	lsrs	r6, r6, #12
    9b4c:	0d64      	lsrs	r4, r4, #21
    9b4e:	0fcf      	lsrs	r7, r1, #31
    9b50:	2c00      	cmp	r4, #0
    9b52:	d04f      	beq.n	9bf4 <__aeabi_ddiv+0xc4>
    9b54:	4b6f      	ldr	r3, [pc, #444]	; (9d14 <__aeabi_ddiv+0x1e4>)
    9b56:	429c      	cmp	r4, r3
    9b58:	d035      	beq.n	9bc6 <__aeabi_ddiv+0x96>
    9b5a:	2380      	movs	r3, #128	; 0x80
    9b5c:	0f42      	lsrs	r2, r0, #29
    9b5e:	041b      	lsls	r3, r3, #16
    9b60:	00f6      	lsls	r6, r6, #3
    9b62:	4313      	orrs	r3, r2
    9b64:	4333      	orrs	r3, r6
    9b66:	4699      	mov	r9, r3
    9b68:	00c3      	lsls	r3, r0, #3
    9b6a:	4698      	mov	r8, r3
    9b6c:	4b6a      	ldr	r3, [pc, #424]	; (9d18 <__aeabi_ddiv+0x1e8>)
    9b6e:	2600      	movs	r6, #0
    9b70:	469c      	mov	ip, r3
    9b72:	2300      	movs	r3, #0
    9b74:	4464      	add	r4, ip
    9b76:	9303      	str	r3, [sp, #12]
    9b78:	032b      	lsls	r3, r5, #12
    9b7a:	0b1b      	lsrs	r3, r3, #12
    9b7c:	469b      	mov	fp, r3
    9b7e:	006b      	lsls	r3, r5, #1
    9b80:	0fed      	lsrs	r5, r5, #31
    9b82:	4650      	mov	r0, sl
    9b84:	0d5b      	lsrs	r3, r3, #21
    9b86:	9501      	str	r5, [sp, #4]
    9b88:	d05e      	beq.n	9c48 <__aeabi_ddiv+0x118>
    9b8a:	4a62      	ldr	r2, [pc, #392]	; (9d14 <__aeabi_ddiv+0x1e4>)
    9b8c:	4293      	cmp	r3, r2
    9b8e:	d053      	beq.n	9c38 <__aeabi_ddiv+0x108>
    9b90:	465a      	mov	r2, fp
    9b92:	00d1      	lsls	r1, r2, #3
    9b94:	2280      	movs	r2, #128	; 0x80
    9b96:	0f40      	lsrs	r0, r0, #29
    9b98:	0412      	lsls	r2, r2, #16
    9b9a:	4302      	orrs	r2, r0
    9b9c:	430a      	orrs	r2, r1
    9b9e:	4693      	mov	fp, r2
    9ba0:	4652      	mov	r2, sl
    9ba2:	00d1      	lsls	r1, r2, #3
    9ba4:	4a5c      	ldr	r2, [pc, #368]	; (9d18 <__aeabi_ddiv+0x1e8>)
    9ba6:	4694      	mov	ip, r2
    9ba8:	2200      	movs	r2, #0
    9baa:	4463      	add	r3, ip
    9bac:	0038      	movs	r0, r7
    9bae:	4068      	eors	r0, r5
    9bb0:	4684      	mov	ip, r0
    9bb2:	9002      	str	r0, [sp, #8]
    9bb4:	1ae4      	subs	r4, r4, r3
    9bb6:	4316      	orrs	r6, r2
    9bb8:	2e0f      	cmp	r6, #15
    9bba:	d900      	bls.n	9bbe <__aeabi_ddiv+0x8e>
    9bbc:	e0b4      	b.n	9d28 <__aeabi_ddiv+0x1f8>
    9bbe:	4b57      	ldr	r3, [pc, #348]	; (9d1c <__aeabi_ddiv+0x1ec>)
    9bc0:	00b6      	lsls	r6, r6, #2
    9bc2:	599b      	ldr	r3, [r3, r6]
    9bc4:	469f      	mov	pc, r3
    9bc6:	0003      	movs	r3, r0
    9bc8:	4333      	orrs	r3, r6
    9bca:	4699      	mov	r9, r3
    9bcc:	d16c      	bne.n	9ca8 <__aeabi_ddiv+0x178>
    9bce:	2300      	movs	r3, #0
    9bd0:	4698      	mov	r8, r3
    9bd2:	3302      	adds	r3, #2
    9bd4:	2608      	movs	r6, #8
    9bd6:	9303      	str	r3, [sp, #12]
    9bd8:	e7ce      	b.n	9b78 <__aeabi_ddiv+0x48>
    9bda:	46cb      	mov	fp, r9
    9bdc:	4641      	mov	r1, r8
    9bde:	9a03      	ldr	r2, [sp, #12]
    9be0:	9701      	str	r7, [sp, #4]
    9be2:	2a02      	cmp	r2, #2
    9be4:	d165      	bne.n	9cb2 <__aeabi_ddiv+0x182>
    9be6:	9b01      	ldr	r3, [sp, #4]
    9be8:	4c4a      	ldr	r4, [pc, #296]	; (9d14 <__aeabi_ddiv+0x1e4>)
    9bea:	469c      	mov	ip, r3
    9bec:	2300      	movs	r3, #0
    9bee:	2200      	movs	r2, #0
    9bf0:	4698      	mov	r8, r3
    9bf2:	e06b      	b.n	9ccc <__aeabi_ddiv+0x19c>
    9bf4:	0003      	movs	r3, r0
    9bf6:	4333      	orrs	r3, r6
    9bf8:	4699      	mov	r9, r3
    9bfa:	d04e      	beq.n	9c9a <__aeabi_ddiv+0x16a>
    9bfc:	2e00      	cmp	r6, #0
    9bfe:	d100      	bne.n	9c02 <__aeabi_ddiv+0xd2>
    9c00:	e1bc      	b.n	9f7c <__aeabi_ddiv+0x44c>
    9c02:	0030      	movs	r0, r6
    9c04:	f001 fb08 	bl	b218 <__clzsi2>
    9c08:	0003      	movs	r3, r0
    9c0a:	3b0b      	subs	r3, #11
    9c0c:	2b1c      	cmp	r3, #28
    9c0e:	dd00      	ble.n	9c12 <__aeabi_ddiv+0xe2>
    9c10:	e1ac      	b.n	9f6c <__aeabi_ddiv+0x43c>
    9c12:	221d      	movs	r2, #29
    9c14:	1ad3      	subs	r3, r2, r3
    9c16:	465a      	mov	r2, fp
    9c18:	0001      	movs	r1, r0
    9c1a:	40da      	lsrs	r2, r3
    9c1c:	3908      	subs	r1, #8
    9c1e:	408e      	lsls	r6, r1
    9c20:	0013      	movs	r3, r2
    9c22:	4333      	orrs	r3, r6
    9c24:	4699      	mov	r9, r3
    9c26:	465b      	mov	r3, fp
    9c28:	408b      	lsls	r3, r1
    9c2a:	4698      	mov	r8, r3
    9c2c:	2300      	movs	r3, #0
    9c2e:	4c3c      	ldr	r4, [pc, #240]	; (9d20 <__aeabi_ddiv+0x1f0>)
    9c30:	2600      	movs	r6, #0
    9c32:	1a24      	subs	r4, r4, r0
    9c34:	9303      	str	r3, [sp, #12]
    9c36:	e79f      	b.n	9b78 <__aeabi_ddiv+0x48>
    9c38:	4651      	mov	r1, sl
    9c3a:	465a      	mov	r2, fp
    9c3c:	4311      	orrs	r1, r2
    9c3e:	d129      	bne.n	9c94 <__aeabi_ddiv+0x164>
    9c40:	2200      	movs	r2, #0
    9c42:	4693      	mov	fp, r2
    9c44:	3202      	adds	r2, #2
    9c46:	e7b1      	b.n	9bac <__aeabi_ddiv+0x7c>
    9c48:	4659      	mov	r1, fp
    9c4a:	4301      	orrs	r1, r0
    9c4c:	d01e      	beq.n	9c8c <__aeabi_ddiv+0x15c>
    9c4e:	465b      	mov	r3, fp
    9c50:	2b00      	cmp	r3, #0
    9c52:	d100      	bne.n	9c56 <__aeabi_ddiv+0x126>
    9c54:	e19e      	b.n	9f94 <__aeabi_ddiv+0x464>
    9c56:	4658      	mov	r0, fp
    9c58:	f001 fade 	bl	b218 <__clzsi2>
    9c5c:	0003      	movs	r3, r0
    9c5e:	3b0b      	subs	r3, #11
    9c60:	2b1c      	cmp	r3, #28
    9c62:	dd00      	ble.n	9c66 <__aeabi_ddiv+0x136>
    9c64:	e18f      	b.n	9f86 <__aeabi_ddiv+0x456>
    9c66:	0002      	movs	r2, r0
    9c68:	4659      	mov	r1, fp
    9c6a:	3a08      	subs	r2, #8
    9c6c:	4091      	lsls	r1, r2
    9c6e:	468b      	mov	fp, r1
    9c70:	211d      	movs	r1, #29
    9c72:	1acb      	subs	r3, r1, r3
    9c74:	4651      	mov	r1, sl
    9c76:	40d9      	lsrs	r1, r3
    9c78:	000b      	movs	r3, r1
    9c7a:	4659      	mov	r1, fp
    9c7c:	430b      	orrs	r3, r1
    9c7e:	4651      	mov	r1, sl
    9c80:	469b      	mov	fp, r3
    9c82:	4091      	lsls	r1, r2
    9c84:	4b26      	ldr	r3, [pc, #152]	; (9d20 <__aeabi_ddiv+0x1f0>)
    9c86:	2200      	movs	r2, #0
    9c88:	1a1b      	subs	r3, r3, r0
    9c8a:	e78f      	b.n	9bac <__aeabi_ddiv+0x7c>
    9c8c:	2300      	movs	r3, #0
    9c8e:	2201      	movs	r2, #1
    9c90:	469b      	mov	fp, r3
    9c92:	e78b      	b.n	9bac <__aeabi_ddiv+0x7c>
    9c94:	4651      	mov	r1, sl
    9c96:	2203      	movs	r2, #3
    9c98:	e788      	b.n	9bac <__aeabi_ddiv+0x7c>
    9c9a:	2300      	movs	r3, #0
    9c9c:	4698      	mov	r8, r3
    9c9e:	3301      	adds	r3, #1
    9ca0:	2604      	movs	r6, #4
    9ca2:	2400      	movs	r4, #0
    9ca4:	9303      	str	r3, [sp, #12]
    9ca6:	e767      	b.n	9b78 <__aeabi_ddiv+0x48>
    9ca8:	2303      	movs	r3, #3
    9caa:	46b1      	mov	r9, r6
    9cac:	9303      	str	r3, [sp, #12]
    9cae:	260c      	movs	r6, #12
    9cb0:	e762      	b.n	9b78 <__aeabi_ddiv+0x48>
    9cb2:	2a03      	cmp	r2, #3
    9cb4:	d100      	bne.n	9cb8 <__aeabi_ddiv+0x188>
    9cb6:	e25c      	b.n	a172 <__aeabi_ddiv+0x642>
    9cb8:	9b01      	ldr	r3, [sp, #4]
    9cba:	2a01      	cmp	r2, #1
    9cbc:	d000      	beq.n	9cc0 <__aeabi_ddiv+0x190>
    9cbe:	e1e4      	b.n	a08a <__aeabi_ddiv+0x55a>
    9cc0:	4013      	ands	r3, r2
    9cc2:	469c      	mov	ip, r3
    9cc4:	2300      	movs	r3, #0
    9cc6:	2400      	movs	r4, #0
    9cc8:	2200      	movs	r2, #0
    9cca:	4698      	mov	r8, r3
    9ccc:	2100      	movs	r1, #0
    9cce:	0312      	lsls	r2, r2, #12
    9cd0:	0b13      	lsrs	r3, r2, #12
    9cd2:	0d0a      	lsrs	r2, r1, #20
    9cd4:	0512      	lsls	r2, r2, #20
    9cd6:	431a      	orrs	r2, r3
    9cd8:	0523      	lsls	r3, r4, #20
    9cda:	4c12      	ldr	r4, [pc, #72]	; (9d24 <__aeabi_ddiv+0x1f4>)
    9cdc:	4640      	mov	r0, r8
    9cde:	4022      	ands	r2, r4
    9ce0:	4313      	orrs	r3, r2
    9ce2:	4662      	mov	r2, ip
    9ce4:	005b      	lsls	r3, r3, #1
    9ce6:	07d2      	lsls	r2, r2, #31
    9ce8:	085b      	lsrs	r3, r3, #1
    9cea:	4313      	orrs	r3, r2
    9cec:	0019      	movs	r1, r3
    9cee:	b007      	add	sp, #28
    9cf0:	bc3c      	pop	{r2, r3, r4, r5}
    9cf2:	4690      	mov	r8, r2
    9cf4:	4699      	mov	r9, r3
    9cf6:	46a2      	mov	sl, r4
    9cf8:	46ab      	mov	fp, r5
    9cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9cfc:	2300      	movs	r3, #0
    9cfe:	2280      	movs	r2, #128	; 0x80
    9d00:	469c      	mov	ip, r3
    9d02:	0312      	lsls	r2, r2, #12
    9d04:	4698      	mov	r8, r3
    9d06:	4c03      	ldr	r4, [pc, #12]	; (9d14 <__aeabi_ddiv+0x1e4>)
    9d08:	e7e0      	b.n	9ccc <__aeabi_ddiv+0x19c>
    9d0a:	2300      	movs	r3, #0
    9d0c:	4c01      	ldr	r4, [pc, #4]	; (9d14 <__aeabi_ddiv+0x1e4>)
    9d0e:	2200      	movs	r2, #0
    9d10:	4698      	mov	r8, r3
    9d12:	e7db      	b.n	9ccc <__aeabi_ddiv+0x19c>
    9d14:	000007ff 	.word	0x000007ff
    9d18:	fffffc01 	.word	0xfffffc01
    9d1c:	0000b7c8 	.word	0x0000b7c8
    9d20:	fffffc0d 	.word	0xfffffc0d
    9d24:	800fffff 	.word	0x800fffff
    9d28:	45d9      	cmp	r9, fp
    9d2a:	d900      	bls.n	9d2e <__aeabi_ddiv+0x1fe>
    9d2c:	e139      	b.n	9fa2 <__aeabi_ddiv+0x472>
    9d2e:	d100      	bne.n	9d32 <__aeabi_ddiv+0x202>
    9d30:	e134      	b.n	9f9c <__aeabi_ddiv+0x46c>
    9d32:	2300      	movs	r3, #0
    9d34:	4646      	mov	r6, r8
    9d36:	464d      	mov	r5, r9
    9d38:	469a      	mov	sl, r3
    9d3a:	3c01      	subs	r4, #1
    9d3c:	465b      	mov	r3, fp
    9d3e:	0e0a      	lsrs	r2, r1, #24
    9d40:	021b      	lsls	r3, r3, #8
    9d42:	431a      	orrs	r2, r3
    9d44:	020b      	lsls	r3, r1, #8
    9d46:	0c17      	lsrs	r7, r2, #16
    9d48:	9303      	str	r3, [sp, #12]
    9d4a:	0413      	lsls	r3, r2, #16
    9d4c:	0c1b      	lsrs	r3, r3, #16
    9d4e:	0039      	movs	r1, r7
    9d50:	0028      	movs	r0, r5
    9d52:	4690      	mov	r8, r2
    9d54:	9301      	str	r3, [sp, #4]
    9d56:	f7fe fcd1 	bl	86fc <__udivsi3>
    9d5a:	0002      	movs	r2, r0
    9d5c:	9b01      	ldr	r3, [sp, #4]
    9d5e:	4683      	mov	fp, r0
    9d60:	435a      	muls	r2, r3
    9d62:	0028      	movs	r0, r5
    9d64:	0039      	movs	r1, r7
    9d66:	4691      	mov	r9, r2
    9d68:	f7fe fd4e 	bl	8808 <__aeabi_uidivmod>
    9d6c:	0c35      	lsrs	r5, r6, #16
    9d6e:	0409      	lsls	r1, r1, #16
    9d70:	430d      	orrs	r5, r1
    9d72:	45a9      	cmp	r9, r5
    9d74:	d90d      	bls.n	9d92 <__aeabi_ddiv+0x262>
    9d76:	465b      	mov	r3, fp
    9d78:	4445      	add	r5, r8
    9d7a:	3b01      	subs	r3, #1
    9d7c:	45a8      	cmp	r8, r5
    9d7e:	d900      	bls.n	9d82 <__aeabi_ddiv+0x252>
    9d80:	e13a      	b.n	9ff8 <__aeabi_ddiv+0x4c8>
    9d82:	45a9      	cmp	r9, r5
    9d84:	d800      	bhi.n	9d88 <__aeabi_ddiv+0x258>
    9d86:	e137      	b.n	9ff8 <__aeabi_ddiv+0x4c8>
    9d88:	2302      	movs	r3, #2
    9d8a:	425b      	negs	r3, r3
    9d8c:	469c      	mov	ip, r3
    9d8e:	4445      	add	r5, r8
    9d90:	44e3      	add	fp, ip
    9d92:	464b      	mov	r3, r9
    9d94:	1aeb      	subs	r3, r5, r3
    9d96:	0039      	movs	r1, r7
    9d98:	0018      	movs	r0, r3
    9d9a:	9304      	str	r3, [sp, #16]
    9d9c:	f7fe fcae 	bl	86fc <__udivsi3>
    9da0:	9b01      	ldr	r3, [sp, #4]
    9da2:	0005      	movs	r5, r0
    9da4:	4343      	muls	r3, r0
    9da6:	0039      	movs	r1, r7
    9da8:	9804      	ldr	r0, [sp, #16]
    9daa:	4699      	mov	r9, r3
    9dac:	f7fe fd2c 	bl	8808 <__aeabi_uidivmod>
    9db0:	0433      	lsls	r3, r6, #16
    9db2:	0409      	lsls	r1, r1, #16
    9db4:	0c1b      	lsrs	r3, r3, #16
    9db6:	430b      	orrs	r3, r1
    9db8:	4599      	cmp	r9, r3
    9dba:	d909      	bls.n	9dd0 <__aeabi_ddiv+0x2a0>
    9dbc:	4443      	add	r3, r8
    9dbe:	1e6a      	subs	r2, r5, #1
    9dc0:	4598      	cmp	r8, r3
    9dc2:	d900      	bls.n	9dc6 <__aeabi_ddiv+0x296>
    9dc4:	e11a      	b.n	9ffc <__aeabi_ddiv+0x4cc>
    9dc6:	4599      	cmp	r9, r3
    9dc8:	d800      	bhi.n	9dcc <__aeabi_ddiv+0x29c>
    9dca:	e117      	b.n	9ffc <__aeabi_ddiv+0x4cc>
    9dcc:	3d02      	subs	r5, #2
    9dce:	4443      	add	r3, r8
    9dd0:	464a      	mov	r2, r9
    9dd2:	1a9b      	subs	r3, r3, r2
    9dd4:	465a      	mov	r2, fp
    9dd6:	0412      	lsls	r2, r2, #16
    9dd8:	432a      	orrs	r2, r5
    9dda:	9903      	ldr	r1, [sp, #12]
    9ddc:	4693      	mov	fp, r2
    9dde:	0c10      	lsrs	r0, r2, #16
    9de0:	0c0a      	lsrs	r2, r1, #16
    9de2:	4691      	mov	r9, r2
    9de4:	0409      	lsls	r1, r1, #16
    9de6:	465a      	mov	r2, fp
    9de8:	0c09      	lsrs	r1, r1, #16
    9dea:	464e      	mov	r6, r9
    9dec:	000d      	movs	r5, r1
    9dee:	0412      	lsls	r2, r2, #16
    9df0:	0c12      	lsrs	r2, r2, #16
    9df2:	4345      	muls	r5, r0
    9df4:	9105      	str	r1, [sp, #20]
    9df6:	4351      	muls	r1, r2
    9df8:	4372      	muls	r2, r6
    9dfa:	4370      	muls	r0, r6
    9dfc:	1952      	adds	r2, r2, r5
    9dfe:	0c0e      	lsrs	r6, r1, #16
    9e00:	18b2      	adds	r2, r6, r2
    9e02:	4295      	cmp	r5, r2
    9e04:	d903      	bls.n	9e0e <__aeabi_ddiv+0x2de>
    9e06:	2580      	movs	r5, #128	; 0x80
    9e08:	026d      	lsls	r5, r5, #9
    9e0a:	46ac      	mov	ip, r5
    9e0c:	4460      	add	r0, ip
    9e0e:	0c15      	lsrs	r5, r2, #16
    9e10:	0409      	lsls	r1, r1, #16
    9e12:	0412      	lsls	r2, r2, #16
    9e14:	0c09      	lsrs	r1, r1, #16
    9e16:	1828      	adds	r0, r5, r0
    9e18:	1852      	adds	r2, r2, r1
    9e1a:	4283      	cmp	r3, r0
    9e1c:	d200      	bcs.n	9e20 <__aeabi_ddiv+0x2f0>
    9e1e:	e0ce      	b.n	9fbe <__aeabi_ddiv+0x48e>
    9e20:	d100      	bne.n	9e24 <__aeabi_ddiv+0x2f4>
    9e22:	e0c8      	b.n	9fb6 <__aeabi_ddiv+0x486>
    9e24:	1a1d      	subs	r5, r3, r0
    9e26:	4653      	mov	r3, sl
    9e28:	1a9e      	subs	r6, r3, r2
    9e2a:	45b2      	cmp	sl, r6
    9e2c:	4192      	sbcs	r2, r2
    9e2e:	4252      	negs	r2, r2
    9e30:	1aab      	subs	r3, r5, r2
    9e32:	469a      	mov	sl, r3
    9e34:	4598      	cmp	r8, r3
    9e36:	d100      	bne.n	9e3a <__aeabi_ddiv+0x30a>
    9e38:	e117      	b.n	a06a <__aeabi_ddiv+0x53a>
    9e3a:	0039      	movs	r1, r7
    9e3c:	0018      	movs	r0, r3
    9e3e:	f7fe fc5d 	bl	86fc <__udivsi3>
    9e42:	9b01      	ldr	r3, [sp, #4]
    9e44:	0005      	movs	r5, r0
    9e46:	4343      	muls	r3, r0
    9e48:	0039      	movs	r1, r7
    9e4a:	4650      	mov	r0, sl
    9e4c:	9304      	str	r3, [sp, #16]
    9e4e:	f7fe fcdb 	bl	8808 <__aeabi_uidivmod>
    9e52:	9804      	ldr	r0, [sp, #16]
    9e54:	040b      	lsls	r3, r1, #16
    9e56:	0c31      	lsrs	r1, r6, #16
    9e58:	4319      	orrs	r1, r3
    9e5a:	4288      	cmp	r0, r1
    9e5c:	d909      	bls.n	9e72 <__aeabi_ddiv+0x342>
    9e5e:	4441      	add	r1, r8
    9e60:	1e6b      	subs	r3, r5, #1
    9e62:	4588      	cmp	r8, r1
    9e64:	d900      	bls.n	9e68 <__aeabi_ddiv+0x338>
    9e66:	e107      	b.n	a078 <__aeabi_ddiv+0x548>
    9e68:	4288      	cmp	r0, r1
    9e6a:	d800      	bhi.n	9e6e <__aeabi_ddiv+0x33e>
    9e6c:	e104      	b.n	a078 <__aeabi_ddiv+0x548>
    9e6e:	3d02      	subs	r5, #2
    9e70:	4441      	add	r1, r8
    9e72:	9b04      	ldr	r3, [sp, #16]
    9e74:	1acb      	subs	r3, r1, r3
    9e76:	0018      	movs	r0, r3
    9e78:	0039      	movs	r1, r7
    9e7a:	9304      	str	r3, [sp, #16]
    9e7c:	f7fe fc3e 	bl	86fc <__udivsi3>
    9e80:	9b01      	ldr	r3, [sp, #4]
    9e82:	4682      	mov	sl, r0
    9e84:	4343      	muls	r3, r0
    9e86:	0039      	movs	r1, r7
    9e88:	9804      	ldr	r0, [sp, #16]
    9e8a:	9301      	str	r3, [sp, #4]
    9e8c:	f7fe fcbc 	bl	8808 <__aeabi_uidivmod>
    9e90:	9801      	ldr	r0, [sp, #4]
    9e92:	040b      	lsls	r3, r1, #16
    9e94:	0431      	lsls	r1, r6, #16
    9e96:	0c09      	lsrs	r1, r1, #16
    9e98:	4319      	orrs	r1, r3
    9e9a:	4288      	cmp	r0, r1
    9e9c:	d90d      	bls.n	9eba <__aeabi_ddiv+0x38a>
    9e9e:	4653      	mov	r3, sl
    9ea0:	4441      	add	r1, r8
    9ea2:	3b01      	subs	r3, #1
    9ea4:	4588      	cmp	r8, r1
    9ea6:	d900      	bls.n	9eaa <__aeabi_ddiv+0x37a>
    9ea8:	e0e8      	b.n	a07c <__aeabi_ddiv+0x54c>
    9eaa:	4288      	cmp	r0, r1
    9eac:	d800      	bhi.n	9eb0 <__aeabi_ddiv+0x380>
    9eae:	e0e5      	b.n	a07c <__aeabi_ddiv+0x54c>
    9eb0:	2302      	movs	r3, #2
    9eb2:	425b      	negs	r3, r3
    9eb4:	469c      	mov	ip, r3
    9eb6:	4441      	add	r1, r8
    9eb8:	44e2      	add	sl, ip
    9eba:	9b01      	ldr	r3, [sp, #4]
    9ebc:	042d      	lsls	r5, r5, #16
    9ebe:	1ace      	subs	r6, r1, r3
    9ec0:	4651      	mov	r1, sl
    9ec2:	4329      	orrs	r1, r5
    9ec4:	9d05      	ldr	r5, [sp, #20]
    9ec6:	464f      	mov	r7, r9
    9ec8:	002a      	movs	r2, r5
    9eca:	040b      	lsls	r3, r1, #16
    9ecc:	0c08      	lsrs	r0, r1, #16
    9ece:	0c1b      	lsrs	r3, r3, #16
    9ed0:	435a      	muls	r2, r3
    9ed2:	4345      	muls	r5, r0
    9ed4:	437b      	muls	r3, r7
    9ed6:	4378      	muls	r0, r7
    9ed8:	195b      	adds	r3, r3, r5
    9eda:	0c17      	lsrs	r7, r2, #16
    9edc:	18fb      	adds	r3, r7, r3
    9ede:	429d      	cmp	r5, r3
    9ee0:	d903      	bls.n	9eea <__aeabi_ddiv+0x3ba>
    9ee2:	2580      	movs	r5, #128	; 0x80
    9ee4:	026d      	lsls	r5, r5, #9
    9ee6:	46ac      	mov	ip, r5
    9ee8:	4460      	add	r0, ip
    9eea:	0c1d      	lsrs	r5, r3, #16
    9eec:	0412      	lsls	r2, r2, #16
    9eee:	041b      	lsls	r3, r3, #16
    9ef0:	0c12      	lsrs	r2, r2, #16
    9ef2:	1828      	adds	r0, r5, r0
    9ef4:	189b      	adds	r3, r3, r2
    9ef6:	4286      	cmp	r6, r0
    9ef8:	d200      	bcs.n	9efc <__aeabi_ddiv+0x3cc>
    9efa:	e093      	b.n	a024 <__aeabi_ddiv+0x4f4>
    9efc:	d100      	bne.n	9f00 <__aeabi_ddiv+0x3d0>
    9efe:	e08e      	b.n	a01e <__aeabi_ddiv+0x4ee>
    9f00:	2301      	movs	r3, #1
    9f02:	4319      	orrs	r1, r3
    9f04:	4ba0      	ldr	r3, [pc, #640]	; (a188 <__aeabi_ddiv+0x658>)
    9f06:	18e3      	adds	r3, r4, r3
    9f08:	2b00      	cmp	r3, #0
    9f0a:	dc00      	bgt.n	9f0e <__aeabi_ddiv+0x3de>
    9f0c:	e099      	b.n	a042 <__aeabi_ddiv+0x512>
    9f0e:	074a      	lsls	r2, r1, #29
    9f10:	d000      	beq.n	9f14 <__aeabi_ddiv+0x3e4>
    9f12:	e09e      	b.n	a052 <__aeabi_ddiv+0x522>
    9f14:	465a      	mov	r2, fp
    9f16:	01d2      	lsls	r2, r2, #7
    9f18:	d506      	bpl.n	9f28 <__aeabi_ddiv+0x3f8>
    9f1a:	465a      	mov	r2, fp
    9f1c:	4b9b      	ldr	r3, [pc, #620]	; (a18c <__aeabi_ddiv+0x65c>)
    9f1e:	401a      	ands	r2, r3
    9f20:	2380      	movs	r3, #128	; 0x80
    9f22:	4693      	mov	fp, r2
    9f24:	00db      	lsls	r3, r3, #3
    9f26:	18e3      	adds	r3, r4, r3
    9f28:	4a99      	ldr	r2, [pc, #612]	; (a190 <__aeabi_ddiv+0x660>)
    9f2a:	4293      	cmp	r3, r2
    9f2c:	dd68      	ble.n	a000 <__aeabi_ddiv+0x4d0>
    9f2e:	2301      	movs	r3, #1
    9f30:	9a02      	ldr	r2, [sp, #8]
    9f32:	4c98      	ldr	r4, [pc, #608]	; (a194 <__aeabi_ddiv+0x664>)
    9f34:	401a      	ands	r2, r3
    9f36:	2300      	movs	r3, #0
    9f38:	4694      	mov	ip, r2
    9f3a:	4698      	mov	r8, r3
    9f3c:	2200      	movs	r2, #0
    9f3e:	e6c5      	b.n	9ccc <__aeabi_ddiv+0x19c>
    9f40:	2280      	movs	r2, #128	; 0x80
    9f42:	464b      	mov	r3, r9
    9f44:	0312      	lsls	r2, r2, #12
    9f46:	4213      	tst	r3, r2
    9f48:	d00a      	beq.n	9f60 <__aeabi_ddiv+0x430>
    9f4a:	465b      	mov	r3, fp
    9f4c:	4213      	tst	r3, r2
    9f4e:	d106      	bne.n	9f5e <__aeabi_ddiv+0x42e>
    9f50:	431a      	orrs	r2, r3
    9f52:	0312      	lsls	r2, r2, #12
    9f54:	0b12      	lsrs	r2, r2, #12
    9f56:	46ac      	mov	ip, r5
    9f58:	4688      	mov	r8, r1
    9f5a:	4c8e      	ldr	r4, [pc, #568]	; (a194 <__aeabi_ddiv+0x664>)
    9f5c:	e6b6      	b.n	9ccc <__aeabi_ddiv+0x19c>
    9f5e:	464b      	mov	r3, r9
    9f60:	431a      	orrs	r2, r3
    9f62:	0312      	lsls	r2, r2, #12
    9f64:	0b12      	lsrs	r2, r2, #12
    9f66:	46bc      	mov	ip, r7
    9f68:	4c8a      	ldr	r4, [pc, #552]	; (a194 <__aeabi_ddiv+0x664>)
    9f6a:	e6af      	b.n	9ccc <__aeabi_ddiv+0x19c>
    9f6c:	0003      	movs	r3, r0
    9f6e:	465a      	mov	r2, fp
    9f70:	3b28      	subs	r3, #40	; 0x28
    9f72:	409a      	lsls	r2, r3
    9f74:	2300      	movs	r3, #0
    9f76:	4691      	mov	r9, r2
    9f78:	4698      	mov	r8, r3
    9f7a:	e657      	b.n	9c2c <__aeabi_ddiv+0xfc>
    9f7c:	4658      	mov	r0, fp
    9f7e:	f001 f94b 	bl	b218 <__clzsi2>
    9f82:	3020      	adds	r0, #32
    9f84:	e640      	b.n	9c08 <__aeabi_ddiv+0xd8>
    9f86:	0003      	movs	r3, r0
    9f88:	4652      	mov	r2, sl
    9f8a:	3b28      	subs	r3, #40	; 0x28
    9f8c:	409a      	lsls	r2, r3
    9f8e:	2100      	movs	r1, #0
    9f90:	4693      	mov	fp, r2
    9f92:	e677      	b.n	9c84 <__aeabi_ddiv+0x154>
    9f94:	f001 f940 	bl	b218 <__clzsi2>
    9f98:	3020      	adds	r0, #32
    9f9a:	e65f      	b.n	9c5c <__aeabi_ddiv+0x12c>
    9f9c:	4588      	cmp	r8, r1
    9f9e:	d200      	bcs.n	9fa2 <__aeabi_ddiv+0x472>
    9fa0:	e6c7      	b.n	9d32 <__aeabi_ddiv+0x202>
    9fa2:	464b      	mov	r3, r9
    9fa4:	07de      	lsls	r6, r3, #31
    9fa6:	085d      	lsrs	r5, r3, #1
    9fa8:	4643      	mov	r3, r8
    9faa:	085b      	lsrs	r3, r3, #1
    9fac:	431e      	orrs	r6, r3
    9fae:	4643      	mov	r3, r8
    9fb0:	07db      	lsls	r3, r3, #31
    9fb2:	469a      	mov	sl, r3
    9fb4:	e6c2      	b.n	9d3c <__aeabi_ddiv+0x20c>
    9fb6:	2500      	movs	r5, #0
    9fb8:	4592      	cmp	sl, r2
    9fba:	d300      	bcc.n	9fbe <__aeabi_ddiv+0x48e>
    9fbc:	e733      	b.n	9e26 <__aeabi_ddiv+0x2f6>
    9fbe:	9e03      	ldr	r6, [sp, #12]
    9fc0:	4659      	mov	r1, fp
    9fc2:	46b4      	mov	ip, r6
    9fc4:	44e2      	add	sl, ip
    9fc6:	45b2      	cmp	sl, r6
    9fc8:	41ad      	sbcs	r5, r5
    9fca:	426d      	negs	r5, r5
    9fcc:	4445      	add	r5, r8
    9fce:	18eb      	adds	r3, r5, r3
    9fd0:	3901      	subs	r1, #1
    9fd2:	4598      	cmp	r8, r3
    9fd4:	d207      	bcs.n	9fe6 <__aeabi_ddiv+0x4b6>
    9fd6:	4298      	cmp	r0, r3
    9fd8:	d900      	bls.n	9fdc <__aeabi_ddiv+0x4ac>
    9fda:	e07f      	b.n	a0dc <__aeabi_ddiv+0x5ac>
    9fdc:	d100      	bne.n	9fe0 <__aeabi_ddiv+0x4b0>
    9fde:	e0bc      	b.n	a15a <__aeabi_ddiv+0x62a>
    9fe0:	1a1d      	subs	r5, r3, r0
    9fe2:	468b      	mov	fp, r1
    9fe4:	e71f      	b.n	9e26 <__aeabi_ddiv+0x2f6>
    9fe6:	4598      	cmp	r8, r3
    9fe8:	d1fa      	bne.n	9fe0 <__aeabi_ddiv+0x4b0>
    9fea:	9d03      	ldr	r5, [sp, #12]
    9fec:	4555      	cmp	r5, sl
    9fee:	d9f2      	bls.n	9fd6 <__aeabi_ddiv+0x4a6>
    9ff0:	4643      	mov	r3, r8
    9ff2:	468b      	mov	fp, r1
    9ff4:	1a1d      	subs	r5, r3, r0
    9ff6:	e716      	b.n	9e26 <__aeabi_ddiv+0x2f6>
    9ff8:	469b      	mov	fp, r3
    9ffa:	e6ca      	b.n	9d92 <__aeabi_ddiv+0x262>
    9ffc:	0015      	movs	r5, r2
    9ffe:	e6e7      	b.n	9dd0 <__aeabi_ddiv+0x2a0>
    a000:	465a      	mov	r2, fp
    a002:	08c9      	lsrs	r1, r1, #3
    a004:	0752      	lsls	r2, r2, #29
    a006:	430a      	orrs	r2, r1
    a008:	055b      	lsls	r3, r3, #21
    a00a:	4690      	mov	r8, r2
    a00c:	0d5c      	lsrs	r4, r3, #21
    a00e:	465a      	mov	r2, fp
    a010:	2301      	movs	r3, #1
    a012:	9902      	ldr	r1, [sp, #8]
    a014:	0252      	lsls	r2, r2, #9
    a016:	4019      	ands	r1, r3
    a018:	0b12      	lsrs	r2, r2, #12
    a01a:	468c      	mov	ip, r1
    a01c:	e656      	b.n	9ccc <__aeabi_ddiv+0x19c>
    a01e:	2b00      	cmp	r3, #0
    a020:	d100      	bne.n	a024 <__aeabi_ddiv+0x4f4>
    a022:	e76f      	b.n	9f04 <__aeabi_ddiv+0x3d4>
    a024:	4446      	add	r6, r8
    a026:	1e4a      	subs	r2, r1, #1
    a028:	45b0      	cmp	r8, r6
    a02a:	d929      	bls.n	a080 <__aeabi_ddiv+0x550>
    a02c:	0011      	movs	r1, r2
    a02e:	4286      	cmp	r6, r0
    a030:	d000      	beq.n	a034 <__aeabi_ddiv+0x504>
    a032:	e765      	b.n	9f00 <__aeabi_ddiv+0x3d0>
    a034:	9a03      	ldr	r2, [sp, #12]
    a036:	4293      	cmp	r3, r2
    a038:	d000      	beq.n	a03c <__aeabi_ddiv+0x50c>
    a03a:	e761      	b.n	9f00 <__aeabi_ddiv+0x3d0>
    a03c:	e762      	b.n	9f04 <__aeabi_ddiv+0x3d4>
    a03e:	2101      	movs	r1, #1
    a040:	4249      	negs	r1, r1
    a042:	2001      	movs	r0, #1
    a044:	1ac2      	subs	r2, r0, r3
    a046:	2a38      	cmp	r2, #56	; 0x38
    a048:	dd21      	ble.n	a08e <__aeabi_ddiv+0x55e>
    a04a:	9b02      	ldr	r3, [sp, #8]
    a04c:	4003      	ands	r3, r0
    a04e:	469c      	mov	ip, r3
    a050:	e638      	b.n	9cc4 <__aeabi_ddiv+0x194>
    a052:	220f      	movs	r2, #15
    a054:	400a      	ands	r2, r1
    a056:	2a04      	cmp	r2, #4
    a058:	d100      	bne.n	a05c <__aeabi_ddiv+0x52c>
    a05a:	e75b      	b.n	9f14 <__aeabi_ddiv+0x3e4>
    a05c:	000a      	movs	r2, r1
    a05e:	1d11      	adds	r1, r2, #4
    a060:	4291      	cmp	r1, r2
    a062:	4192      	sbcs	r2, r2
    a064:	4252      	negs	r2, r2
    a066:	4493      	add	fp, r2
    a068:	e754      	b.n	9f14 <__aeabi_ddiv+0x3e4>
    a06a:	4b47      	ldr	r3, [pc, #284]	; (a188 <__aeabi_ddiv+0x658>)
    a06c:	18e3      	adds	r3, r4, r3
    a06e:	2b00      	cmp	r3, #0
    a070:	dde5      	ble.n	a03e <__aeabi_ddiv+0x50e>
    a072:	2201      	movs	r2, #1
    a074:	4252      	negs	r2, r2
    a076:	e7f2      	b.n	a05e <__aeabi_ddiv+0x52e>
    a078:	001d      	movs	r5, r3
    a07a:	e6fa      	b.n	9e72 <__aeabi_ddiv+0x342>
    a07c:	469a      	mov	sl, r3
    a07e:	e71c      	b.n	9eba <__aeabi_ddiv+0x38a>
    a080:	42b0      	cmp	r0, r6
    a082:	d839      	bhi.n	a0f8 <__aeabi_ddiv+0x5c8>
    a084:	d06e      	beq.n	a164 <__aeabi_ddiv+0x634>
    a086:	0011      	movs	r1, r2
    a088:	e73a      	b.n	9f00 <__aeabi_ddiv+0x3d0>
    a08a:	9302      	str	r3, [sp, #8]
    a08c:	e73a      	b.n	9f04 <__aeabi_ddiv+0x3d4>
    a08e:	2a1f      	cmp	r2, #31
    a090:	dc3c      	bgt.n	a10c <__aeabi_ddiv+0x5dc>
    a092:	2320      	movs	r3, #32
    a094:	1a9b      	subs	r3, r3, r2
    a096:	000c      	movs	r4, r1
    a098:	4658      	mov	r0, fp
    a09a:	4099      	lsls	r1, r3
    a09c:	4098      	lsls	r0, r3
    a09e:	1e4b      	subs	r3, r1, #1
    a0a0:	4199      	sbcs	r1, r3
    a0a2:	465b      	mov	r3, fp
    a0a4:	40d4      	lsrs	r4, r2
    a0a6:	40d3      	lsrs	r3, r2
    a0a8:	4320      	orrs	r0, r4
    a0aa:	4308      	orrs	r0, r1
    a0ac:	001a      	movs	r2, r3
    a0ae:	0743      	lsls	r3, r0, #29
    a0b0:	d009      	beq.n	a0c6 <__aeabi_ddiv+0x596>
    a0b2:	230f      	movs	r3, #15
    a0b4:	4003      	ands	r3, r0
    a0b6:	2b04      	cmp	r3, #4
    a0b8:	d005      	beq.n	a0c6 <__aeabi_ddiv+0x596>
    a0ba:	0001      	movs	r1, r0
    a0bc:	1d08      	adds	r0, r1, #4
    a0be:	4288      	cmp	r0, r1
    a0c0:	419b      	sbcs	r3, r3
    a0c2:	425b      	negs	r3, r3
    a0c4:	18d2      	adds	r2, r2, r3
    a0c6:	0213      	lsls	r3, r2, #8
    a0c8:	d53a      	bpl.n	a140 <__aeabi_ddiv+0x610>
    a0ca:	2301      	movs	r3, #1
    a0cc:	9a02      	ldr	r2, [sp, #8]
    a0ce:	2401      	movs	r4, #1
    a0d0:	401a      	ands	r2, r3
    a0d2:	2300      	movs	r3, #0
    a0d4:	4694      	mov	ip, r2
    a0d6:	4698      	mov	r8, r3
    a0d8:	2200      	movs	r2, #0
    a0da:	e5f7      	b.n	9ccc <__aeabi_ddiv+0x19c>
    a0dc:	2102      	movs	r1, #2
    a0de:	4249      	negs	r1, r1
    a0e0:	468c      	mov	ip, r1
    a0e2:	9d03      	ldr	r5, [sp, #12]
    a0e4:	44e3      	add	fp, ip
    a0e6:	46ac      	mov	ip, r5
    a0e8:	44e2      	add	sl, ip
    a0ea:	45aa      	cmp	sl, r5
    a0ec:	41ad      	sbcs	r5, r5
    a0ee:	426d      	negs	r5, r5
    a0f0:	4445      	add	r5, r8
    a0f2:	18ed      	adds	r5, r5, r3
    a0f4:	1a2d      	subs	r5, r5, r0
    a0f6:	e696      	b.n	9e26 <__aeabi_ddiv+0x2f6>
    a0f8:	1e8a      	subs	r2, r1, #2
    a0fa:	9903      	ldr	r1, [sp, #12]
    a0fc:	004d      	lsls	r5, r1, #1
    a0fe:	428d      	cmp	r5, r1
    a100:	4189      	sbcs	r1, r1
    a102:	4249      	negs	r1, r1
    a104:	4441      	add	r1, r8
    a106:	1876      	adds	r6, r6, r1
    a108:	9503      	str	r5, [sp, #12]
    a10a:	e78f      	b.n	a02c <__aeabi_ddiv+0x4fc>
    a10c:	201f      	movs	r0, #31
    a10e:	4240      	negs	r0, r0
    a110:	1ac3      	subs	r3, r0, r3
    a112:	4658      	mov	r0, fp
    a114:	40d8      	lsrs	r0, r3
    a116:	0003      	movs	r3, r0
    a118:	2a20      	cmp	r2, #32
    a11a:	d028      	beq.n	a16e <__aeabi_ddiv+0x63e>
    a11c:	2040      	movs	r0, #64	; 0x40
    a11e:	465d      	mov	r5, fp
    a120:	1a82      	subs	r2, r0, r2
    a122:	4095      	lsls	r5, r2
    a124:	4329      	orrs	r1, r5
    a126:	1e4a      	subs	r2, r1, #1
    a128:	4191      	sbcs	r1, r2
    a12a:	4319      	orrs	r1, r3
    a12c:	2307      	movs	r3, #7
    a12e:	2200      	movs	r2, #0
    a130:	400b      	ands	r3, r1
    a132:	d009      	beq.n	a148 <__aeabi_ddiv+0x618>
    a134:	230f      	movs	r3, #15
    a136:	2200      	movs	r2, #0
    a138:	400b      	ands	r3, r1
    a13a:	0008      	movs	r0, r1
    a13c:	2b04      	cmp	r3, #4
    a13e:	d1bd      	bne.n	a0bc <__aeabi_ddiv+0x58c>
    a140:	0001      	movs	r1, r0
    a142:	0753      	lsls	r3, r2, #29
    a144:	0252      	lsls	r2, r2, #9
    a146:	0b12      	lsrs	r2, r2, #12
    a148:	08c9      	lsrs	r1, r1, #3
    a14a:	4319      	orrs	r1, r3
    a14c:	2301      	movs	r3, #1
    a14e:	4688      	mov	r8, r1
    a150:	9902      	ldr	r1, [sp, #8]
    a152:	2400      	movs	r4, #0
    a154:	4019      	ands	r1, r3
    a156:	468c      	mov	ip, r1
    a158:	e5b8      	b.n	9ccc <__aeabi_ddiv+0x19c>
    a15a:	4552      	cmp	r2, sl
    a15c:	d8be      	bhi.n	a0dc <__aeabi_ddiv+0x5ac>
    a15e:	468b      	mov	fp, r1
    a160:	2500      	movs	r5, #0
    a162:	e660      	b.n	9e26 <__aeabi_ddiv+0x2f6>
    a164:	9d03      	ldr	r5, [sp, #12]
    a166:	429d      	cmp	r5, r3
    a168:	d3c6      	bcc.n	a0f8 <__aeabi_ddiv+0x5c8>
    a16a:	0011      	movs	r1, r2
    a16c:	e762      	b.n	a034 <__aeabi_ddiv+0x504>
    a16e:	2500      	movs	r5, #0
    a170:	e7d8      	b.n	a124 <__aeabi_ddiv+0x5f4>
    a172:	2280      	movs	r2, #128	; 0x80
    a174:	465b      	mov	r3, fp
    a176:	0312      	lsls	r2, r2, #12
    a178:	431a      	orrs	r2, r3
    a17a:	9b01      	ldr	r3, [sp, #4]
    a17c:	0312      	lsls	r2, r2, #12
    a17e:	0b12      	lsrs	r2, r2, #12
    a180:	469c      	mov	ip, r3
    a182:	4688      	mov	r8, r1
    a184:	4c03      	ldr	r4, [pc, #12]	; (a194 <__aeabi_ddiv+0x664>)
    a186:	e5a1      	b.n	9ccc <__aeabi_ddiv+0x19c>
    a188:	000003ff 	.word	0x000003ff
    a18c:	feffffff 	.word	0xfeffffff
    a190:	000007fe 	.word	0x000007fe
    a194:	000007ff 	.word	0x000007ff

0000a198 <__eqdf2>:
    a198:	b5f0      	push	{r4, r5, r6, r7, lr}
    a19a:	464f      	mov	r7, r9
    a19c:	4646      	mov	r6, r8
    a19e:	46d6      	mov	lr, sl
    a1a0:	005c      	lsls	r4, r3, #1
    a1a2:	b5c0      	push	{r6, r7, lr}
    a1a4:	031f      	lsls	r7, r3, #12
    a1a6:	0fdb      	lsrs	r3, r3, #31
    a1a8:	469a      	mov	sl, r3
    a1aa:	4b17      	ldr	r3, [pc, #92]	; (a208 <__eqdf2+0x70>)
    a1ac:	030e      	lsls	r6, r1, #12
    a1ae:	004d      	lsls	r5, r1, #1
    a1b0:	4684      	mov	ip, r0
    a1b2:	4680      	mov	r8, r0
    a1b4:	0b36      	lsrs	r6, r6, #12
    a1b6:	0d6d      	lsrs	r5, r5, #21
    a1b8:	0fc9      	lsrs	r1, r1, #31
    a1ba:	4691      	mov	r9, r2
    a1bc:	0b3f      	lsrs	r7, r7, #12
    a1be:	0d64      	lsrs	r4, r4, #21
    a1c0:	2001      	movs	r0, #1
    a1c2:	429d      	cmp	r5, r3
    a1c4:	d008      	beq.n	a1d8 <__eqdf2+0x40>
    a1c6:	429c      	cmp	r4, r3
    a1c8:	d001      	beq.n	a1ce <__eqdf2+0x36>
    a1ca:	42a5      	cmp	r5, r4
    a1cc:	d00b      	beq.n	a1e6 <__eqdf2+0x4e>
    a1ce:	bc1c      	pop	{r2, r3, r4}
    a1d0:	4690      	mov	r8, r2
    a1d2:	4699      	mov	r9, r3
    a1d4:	46a2      	mov	sl, r4
    a1d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1d8:	4663      	mov	r3, ip
    a1da:	4333      	orrs	r3, r6
    a1dc:	d1f7      	bne.n	a1ce <__eqdf2+0x36>
    a1de:	42ac      	cmp	r4, r5
    a1e0:	d1f5      	bne.n	a1ce <__eqdf2+0x36>
    a1e2:	433a      	orrs	r2, r7
    a1e4:	d1f3      	bne.n	a1ce <__eqdf2+0x36>
    a1e6:	2001      	movs	r0, #1
    a1e8:	42be      	cmp	r6, r7
    a1ea:	d1f0      	bne.n	a1ce <__eqdf2+0x36>
    a1ec:	45c8      	cmp	r8, r9
    a1ee:	d1ee      	bne.n	a1ce <__eqdf2+0x36>
    a1f0:	4551      	cmp	r1, sl
    a1f2:	d007      	beq.n	a204 <__eqdf2+0x6c>
    a1f4:	2d00      	cmp	r5, #0
    a1f6:	d1ea      	bne.n	a1ce <__eqdf2+0x36>
    a1f8:	4663      	mov	r3, ip
    a1fa:	431e      	orrs	r6, r3
    a1fc:	0030      	movs	r0, r6
    a1fe:	1e46      	subs	r6, r0, #1
    a200:	41b0      	sbcs	r0, r6
    a202:	e7e4      	b.n	a1ce <__eqdf2+0x36>
    a204:	2000      	movs	r0, #0
    a206:	e7e2      	b.n	a1ce <__eqdf2+0x36>
    a208:	000007ff 	.word	0x000007ff

0000a20c <__gedf2>:
    a20c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a20e:	4645      	mov	r5, r8
    a210:	46de      	mov	lr, fp
    a212:	4657      	mov	r7, sl
    a214:	464e      	mov	r6, r9
    a216:	b5e0      	push	{r5, r6, r7, lr}
    a218:	031f      	lsls	r7, r3, #12
    a21a:	0b3d      	lsrs	r5, r7, #12
    a21c:	4f2c      	ldr	r7, [pc, #176]	; (a2d0 <__gedf2+0xc4>)
    a21e:	030e      	lsls	r6, r1, #12
    a220:	004c      	lsls	r4, r1, #1
    a222:	46ab      	mov	fp, r5
    a224:	005d      	lsls	r5, r3, #1
    a226:	4684      	mov	ip, r0
    a228:	0b36      	lsrs	r6, r6, #12
    a22a:	0d64      	lsrs	r4, r4, #21
    a22c:	0fc9      	lsrs	r1, r1, #31
    a22e:	4690      	mov	r8, r2
    a230:	0d6d      	lsrs	r5, r5, #21
    a232:	0fdb      	lsrs	r3, r3, #31
    a234:	42bc      	cmp	r4, r7
    a236:	d02a      	beq.n	a28e <__gedf2+0x82>
    a238:	4f25      	ldr	r7, [pc, #148]	; (a2d0 <__gedf2+0xc4>)
    a23a:	42bd      	cmp	r5, r7
    a23c:	d02d      	beq.n	a29a <__gedf2+0x8e>
    a23e:	2c00      	cmp	r4, #0
    a240:	d10f      	bne.n	a262 <__gedf2+0x56>
    a242:	4330      	orrs	r0, r6
    a244:	0007      	movs	r7, r0
    a246:	4681      	mov	r9, r0
    a248:	4278      	negs	r0, r7
    a24a:	4178      	adcs	r0, r7
    a24c:	b2c0      	uxtb	r0, r0
    a24e:	2d00      	cmp	r5, #0
    a250:	d117      	bne.n	a282 <__gedf2+0x76>
    a252:	465f      	mov	r7, fp
    a254:	433a      	orrs	r2, r7
    a256:	d114      	bne.n	a282 <__gedf2+0x76>
    a258:	464b      	mov	r3, r9
    a25a:	2000      	movs	r0, #0
    a25c:	2b00      	cmp	r3, #0
    a25e:	d00a      	beq.n	a276 <__gedf2+0x6a>
    a260:	e006      	b.n	a270 <__gedf2+0x64>
    a262:	2d00      	cmp	r5, #0
    a264:	d102      	bne.n	a26c <__gedf2+0x60>
    a266:	4658      	mov	r0, fp
    a268:	4302      	orrs	r2, r0
    a26a:	d001      	beq.n	a270 <__gedf2+0x64>
    a26c:	4299      	cmp	r1, r3
    a26e:	d018      	beq.n	a2a2 <__gedf2+0x96>
    a270:	4248      	negs	r0, r1
    a272:	2101      	movs	r1, #1
    a274:	4308      	orrs	r0, r1
    a276:	bc3c      	pop	{r2, r3, r4, r5}
    a278:	4690      	mov	r8, r2
    a27a:	4699      	mov	r9, r3
    a27c:	46a2      	mov	sl, r4
    a27e:	46ab      	mov	fp, r5
    a280:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a282:	2800      	cmp	r0, #0
    a284:	d0f2      	beq.n	a26c <__gedf2+0x60>
    a286:	2001      	movs	r0, #1
    a288:	3b01      	subs	r3, #1
    a28a:	4318      	orrs	r0, r3
    a28c:	e7f3      	b.n	a276 <__gedf2+0x6a>
    a28e:	0037      	movs	r7, r6
    a290:	4307      	orrs	r7, r0
    a292:	d0d1      	beq.n	a238 <__gedf2+0x2c>
    a294:	2002      	movs	r0, #2
    a296:	4240      	negs	r0, r0
    a298:	e7ed      	b.n	a276 <__gedf2+0x6a>
    a29a:	465f      	mov	r7, fp
    a29c:	4317      	orrs	r7, r2
    a29e:	d0ce      	beq.n	a23e <__gedf2+0x32>
    a2a0:	e7f8      	b.n	a294 <__gedf2+0x88>
    a2a2:	42ac      	cmp	r4, r5
    a2a4:	dce4      	bgt.n	a270 <__gedf2+0x64>
    a2a6:	da03      	bge.n	a2b0 <__gedf2+0xa4>
    a2a8:	1e48      	subs	r0, r1, #1
    a2aa:	2101      	movs	r1, #1
    a2ac:	4308      	orrs	r0, r1
    a2ae:	e7e2      	b.n	a276 <__gedf2+0x6a>
    a2b0:	455e      	cmp	r6, fp
    a2b2:	d8dd      	bhi.n	a270 <__gedf2+0x64>
    a2b4:	d006      	beq.n	a2c4 <__gedf2+0xb8>
    a2b6:	2000      	movs	r0, #0
    a2b8:	455e      	cmp	r6, fp
    a2ba:	d2dc      	bcs.n	a276 <__gedf2+0x6a>
    a2bc:	2301      	movs	r3, #1
    a2be:	1e48      	subs	r0, r1, #1
    a2c0:	4318      	orrs	r0, r3
    a2c2:	e7d8      	b.n	a276 <__gedf2+0x6a>
    a2c4:	45c4      	cmp	ip, r8
    a2c6:	d8d3      	bhi.n	a270 <__gedf2+0x64>
    a2c8:	2000      	movs	r0, #0
    a2ca:	45c4      	cmp	ip, r8
    a2cc:	d3f6      	bcc.n	a2bc <__gedf2+0xb0>
    a2ce:	e7d2      	b.n	a276 <__gedf2+0x6a>
    a2d0:	000007ff 	.word	0x000007ff

0000a2d4 <__ledf2>:
    a2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a2d6:	464e      	mov	r6, r9
    a2d8:	4645      	mov	r5, r8
    a2da:	46de      	mov	lr, fp
    a2dc:	4657      	mov	r7, sl
    a2de:	005c      	lsls	r4, r3, #1
    a2e0:	b5e0      	push	{r5, r6, r7, lr}
    a2e2:	031f      	lsls	r7, r3, #12
    a2e4:	0fdb      	lsrs	r3, r3, #31
    a2e6:	4699      	mov	r9, r3
    a2e8:	4b2a      	ldr	r3, [pc, #168]	; (a394 <__ledf2+0xc0>)
    a2ea:	030e      	lsls	r6, r1, #12
    a2ec:	004d      	lsls	r5, r1, #1
    a2ee:	0fc9      	lsrs	r1, r1, #31
    a2f0:	4684      	mov	ip, r0
    a2f2:	0b36      	lsrs	r6, r6, #12
    a2f4:	0d6d      	lsrs	r5, r5, #21
    a2f6:	468b      	mov	fp, r1
    a2f8:	4690      	mov	r8, r2
    a2fa:	0b3f      	lsrs	r7, r7, #12
    a2fc:	0d64      	lsrs	r4, r4, #21
    a2fe:	429d      	cmp	r5, r3
    a300:	d020      	beq.n	a344 <__ledf2+0x70>
    a302:	4b24      	ldr	r3, [pc, #144]	; (a394 <__ledf2+0xc0>)
    a304:	429c      	cmp	r4, r3
    a306:	d022      	beq.n	a34e <__ledf2+0x7a>
    a308:	2d00      	cmp	r5, #0
    a30a:	d112      	bne.n	a332 <__ledf2+0x5e>
    a30c:	4330      	orrs	r0, r6
    a30e:	4243      	negs	r3, r0
    a310:	4143      	adcs	r3, r0
    a312:	b2db      	uxtb	r3, r3
    a314:	2c00      	cmp	r4, #0
    a316:	d01f      	beq.n	a358 <__ledf2+0x84>
    a318:	2b00      	cmp	r3, #0
    a31a:	d00c      	beq.n	a336 <__ledf2+0x62>
    a31c:	464b      	mov	r3, r9
    a31e:	2001      	movs	r0, #1
    a320:	3b01      	subs	r3, #1
    a322:	4303      	orrs	r3, r0
    a324:	0018      	movs	r0, r3
    a326:	bc3c      	pop	{r2, r3, r4, r5}
    a328:	4690      	mov	r8, r2
    a32a:	4699      	mov	r9, r3
    a32c:	46a2      	mov	sl, r4
    a32e:	46ab      	mov	fp, r5
    a330:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a332:	2c00      	cmp	r4, #0
    a334:	d016      	beq.n	a364 <__ledf2+0x90>
    a336:	45cb      	cmp	fp, r9
    a338:	d017      	beq.n	a36a <__ledf2+0x96>
    a33a:	465b      	mov	r3, fp
    a33c:	4259      	negs	r1, r3
    a33e:	2301      	movs	r3, #1
    a340:	430b      	orrs	r3, r1
    a342:	e7ef      	b.n	a324 <__ledf2+0x50>
    a344:	0031      	movs	r1, r6
    a346:	2302      	movs	r3, #2
    a348:	4301      	orrs	r1, r0
    a34a:	d1eb      	bne.n	a324 <__ledf2+0x50>
    a34c:	e7d9      	b.n	a302 <__ledf2+0x2e>
    a34e:	0039      	movs	r1, r7
    a350:	2302      	movs	r3, #2
    a352:	4311      	orrs	r1, r2
    a354:	d1e6      	bne.n	a324 <__ledf2+0x50>
    a356:	e7d7      	b.n	a308 <__ledf2+0x34>
    a358:	433a      	orrs	r2, r7
    a35a:	d1dd      	bne.n	a318 <__ledf2+0x44>
    a35c:	2300      	movs	r3, #0
    a35e:	2800      	cmp	r0, #0
    a360:	d0e0      	beq.n	a324 <__ledf2+0x50>
    a362:	e7ea      	b.n	a33a <__ledf2+0x66>
    a364:	433a      	orrs	r2, r7
    a366:	d1e6      	bne.n	a336 <__ledf2+0x62>
    a368:	e7e7      	b.n	a33a <__ledf2+0x66>
    a36a:	42a5      	cmp	r5, r4
    a36c:	dce5      	bgt.n	a33a <__ledf2+0x66>
    a36e:	db05      	blt.n	a37c <__ledf2+0xa8>
    a370:	42be      	cmp	r6, r7
    a372:	d8e2      	bhi.n	a33a <__ledf2+0x66>
    a374:	d007      	beq.n	a386 <__ledf2+0xb2>
    a376:	2300      	movs	r3, #0
    a378:	42be      	cmp	r6, r7
    a37a:	d2d3      	bcs.n	a324 <__ledf2+0x50>
    a37c:	4659      	mov	r1, fp
    a37e:	2301      	movs	r3, #1
    a380:	3901      	subs	r1, #1
    a382:	430b      	orrs	r3, r1
    a384:	e7ce      	b.n	a324 <__ledf2+0x50>
    a386:	45c4      	cmp	ip, r8
    a388:	d8d7      	bhi.n	a33a <__ledf2+0x66>
    a38a:	2300      	movs	r3, #0
    a38c:	45c4      	cmp	ip, r8
    a38e:	d3f5      	bcc.n	a37c <__ledf2+0xa8>
    a390:	e7c8      	b.n	a324 <__ledf2+0x50>
    a392:	46c0      	nop			; (mov r8, r8)
    a394:	000007ff 	.word	0x000007ff

0000a398 <__aeabi_dmul>:
    a398:	b5f0      	push	{r4, r5, r6, r7, lr}
    a39a:	4657      	mov	r7, sl
    a39c:	4645      	mov	r5, r8
    a39e:	46de      	mov	lr, fp
    a3a0:	464e      	mov	r6, r9
    a3a2:	b5e0      	push	{r5, r6, r7, lr}
    a3a4:	030c      	lsls	r4, r1, #12
    a3a6:	4698      	mov	r8, r3
    a3a8:	004e      	lsls	r6, r1, #1
    a3aa:	0b23      	lsrs	r3, r4, #12
    a3ac:	b087      	sub	sp, #28
    a3ae:	0007      	movs	r7, r0
    a3b0:	4692      	mov	sl, r2
    a3b2:	469b      	mov	fp, r3
    a3b4:	0d76      	lsrs	r6, r6, #21
    a3b6:	0fcd      	lsrs	r5, r1, #31
    a3b8:	2e00      	cmp	r6, #0
    a3ba:	d06b      	beq.n	a494 <__aeabi_dmul+0xfc>
    a3bc:	4b6d      	ldr	r3, [pc, #436]	; (a574 <__aeabi_dmul+0x1dc>)
    a3be:	429e      	cmp	r6, r3
    a3c0:	d035      	beq.n	a42e <__aeabi_dmul+0x96>
    a3c2:	2480      	movs	r4, #128	; 0x80
    a3c4:	465b      	mov	r3, fp
    a3c6:	0f42      	lsrs	r2, r0, #29
    a3c8:	0424      	lsls	r4, r4, #16
    a3ca:	00db      	lsls	r3, r3, #3
    a3cc:	4314      	orrs	r4, r2
    a3ce:	431c      	orrs	r4, r3
    a3d0:	00c3      	lsls	r3, r0, #3
    a3d2:	4699      	mov	r9, r3
    a3d4:	4b68      	ldr	r3, [pc, #416]	; (a578 <__aeabi_dmul+0x1e0>)
    a3d6:	46a3      	mov	fp, r4
    a3d8:	469c      	mov	ip, r3
    a3da:	2300      	movs	r3, #0
    a3dc:	2700      	movs	r7, #0
    a3de:	4466      	add	r6, ip
    a3e0:	9302      	str	r3, [sp, #8]
    a3e2:	4643      	mov	r3, r8
    a3e4:	031c      	lsls	r4, r3, #12
    a3e6:	005a      	lsls	r2, r3, #1
    a3e8:	0fdb      	lsrs	r3, r3, #31
    a3ea:	4650      	mov	r0, sl
    a3ec:	0b24      	lsrs	r4, r4, #12
    a3ee:	0d52      	lsrs	r2, r2, #21
    a3f0:	4698      	mov	r8, r3
    a3f2:	d100      	bne.n	a3f6 <__aeabi_dmul+0x5e>
    a3f4:	e076      	b.n	a4e4 <__aeabi_dmul+0x14c>
    a3f6:	4b5f      	ldr	r3, [pc, #380]	; (a574 <__aeabi_dmul+0x1dc>)
    a3f8:	429a      	cmp	r2, r3
    a3fa:	d06d      	beq.n	a4d8 <__aeabi_dmul+0x140>
    a3fc:	2380      	movs	r3, #128	; 0x80
    a3fe:	0f41      	lsrs	r1, r0, #29
    a400:	041b      	lsls	r3, r3, #16
    a402:	430b      	orrs	r3, r1
    a404:	495c      	ldr	r1, [pc, #368]	; (a578 <__aeabi_dmul+0x1e0>)
    a406:	00e4      	lsls	r4, r4, #3
    a408:	468c      	mov	ip, r1
    a40a:	431c      	orrs	r4, r3
    a40c:	00c3      	lsls	r3, r0, #3
    a40e:	2000      	movs	r0, #0
    a410:	4462      	add	r2, ip
    a412:	4641      	mov	r1, r8
    a414:	18b6      	adds	r6, r6, r2
    a416:	4069      	eors	r1, r5
    a418:	1c72      	adds	r2, r6, #1
    a41a:	9101      	str	r1, [sp, #4]
    a41c:	4694      	mov	ip, r2
    a41e:	4307      	orrs	r7, r0
    a420:	2f0f      	cmp	r7, #15
    a422:	d900      	bls.n	a426 <__aeabi_dmul+0x8e>
    a424:	e0b0      	b.n	a588 <__aeabi_dmul+0x1f0>
    a426:	4a55      	ldr	r2, [pc, #340]	; (a57c <__aeabi_dmul+0x1e4>)
    a428:	00bf      	lsls	r7, r7, #2
    a42a:	59d2      	ldr	r2, [r2, r7]
    a42c:	4697      	mov	pc, r2
    a42e:	465b      	mov	r3, fp
    a430:	4303      	orrs	r3, r0
    a432:	4699      	mov	r9, r3
    a434:	d000      	beq.n	a438 <__aeabi_dmul+0xa0>
    a436:	e087      	b.n	a548 <__aeabi_dmul+0x1b0>
    a438:	2300      	movs	r3, #0
    a43a:	469b      	mov	fp, r3
    a43c:	3302      	adds	r3, #2
    a43e:	2708      	movs	r7, #8
    a440:	9302      	str	r3, [sp, #8]
    a442:	e7ce      	b.n	a3e2 <__aeabi_dmul+0x4a>
    a444:	4642      	mov	r2, r8
    a446:	9201      	str	r2, [sp, #4]
    a448:	2802      	cmp	r0, #2
    a44a:	d067      	beq.n	a51c <__aeabi_dmul+0x184>
    a44c:	2803      	cmp	r0, #3
    a44e:	d100      	bne.n	a452 <__aeabi_dmul+0xba>
    a450:	e20e      	b.n	a870 <__aeabi_dmul+0x4d8>
    a452:	2801      	cmp	r0, #1
    a454:	d000      	beq.n	a458 <__aeabi_dmul+0xc0>
    a456:	e162      	b.n	a71e <__aeabi_dmul+0x386>
    a458:	2300      	movs	r3, #0
    a45a:	2400      	movs	r4, #0
    a45c:	2200      	movs	r2, #0
    a45e:	4699      	mov	r9, r3
    a460:	9901      	ldr	r1, [sp, #4]
    a462:	4001      	ands	r1, r0
    a464:	b2cd      	uxtb	r5, r1
    a466:	2100      	movs	r1, #0
    a468:	0312      	lsls	r2, r2, #12
    a46a:	0d0b      	lsrs	r3, r1, #20
    a46c:	0b12      	lsrs	r2, r2, #12
    a46e:	051b      	lsls	r3, r3, #20
    a470:	4313      	orrs	r3, r2
    a472:	4a43      	ldr	r2, [pc, #268]	; (a580 <__aeabi_dmul+0x1e8>)
    a474:	0524      	lsls	r4, r4, #20
    a476:	4013      	ands	r3, r2
    a478:	431c      	orrs	r4, r3
    a47a:	0064      	lsls	r4, r4, #1
    a47c:	07ed      	lsls	r5, r5, #31
    a47e:	0864      	lsrs	r4, r4, #1
    a480:	432c      	orrs	r4, r5
    a482:	4648      	mov	r0, r9
    a484:	0021      	movs	r1, r4
    a486:	b007      	add	sp, #28
    a488:	bc3c      	pop	{r2, r3, r4, r5}
    a48a:	4690      	mov	r8, r2
    a48c:	4699      	mov	r9, r3
    a48e:	46a2      	mov	sl, r4
    a490:	46ab      	mov	fp, r5
    a492:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a494:	4303      	orrs	r3, r0
    a496:	4699      	mov	r9, r3
    a498:	d04f      	beq.n	a53a <__aeabi_dmul+0x1a2>
    a49a:	465b      	mov	r3, fp
    a49c:	2b00      	cmp	r3, #0
    a49e:	d100      	bne.n	a4a2 <__aeabi_dmul+0x10a>
    a4a0:	e189      	b.n	a7b6 <__aeabi_dmul+0x41e>
    a4a2:	4658      	mov	r0, fp
    a4a4:	f000 feb8 	bl	b218 <__clzsi2>
    a4a8:	0003      	movs	r3, r0
    a4aa:	3b0b      	subs	r3, #11
    a4ac:	2b1c      	cmp	r3, #28
    a4ae:	dd00      	ble.n	a4b2 <__aeabi_dmul+0x11a>
    a4b0:	e17a      	b.n	a7a8 <__aeabi_dmul+0x410>
    a4b2:	221d      	movs	r2, #29
    a4b4:	1ad3      	subs	r3, r2, r3
    a4b6:	003a      	movs	r2, r7
    a4b8:	0001      	movs	r1, r0
    a4ba:	465c      	mov	r4, fp
    a4bc:	40da      	lsrs	r2, r3
    a4be:	3908      	subs	r1, #8
    a4c0:	408c      	lsls	r4, r1
    a4c2:	0013      	movs	r3, r2
    a4c4:	408f      	lsls	r7, r1
    a4c6:	4323      	orrs	r3, r4
    a4c8:	469b      	mov	fp, r3
    a4ca:	46b9      	mov	r9, r7
    a4cc:	2300      	movs	r3, #0
    a4ce:	4e2d      	ldr	r6, [pc, #180]	; (a584 <__aeabi_dmul+0x1ec>)
    a4d0:	2700      	movs	r7, #0
    a4d2:	1a36      	subs	r6, r6, r0
    a4d4:	9302      	str	r3, [sp, #8]
    a4d6:	e784      	b.n	a3e2 <__aeabi_dmul+0x4a>
    a4d8:	4653      	mov	r3, sl
    a4da:	4323      	orrs	r3, r4
    a4dc:	d12a      	bne.n	a534 <__aeabi_dmul+0x19c>
    a4de:	2400      	movs	r4, #0
    a4e0:	2002      	movs	r0, #2
    a4e2:	e796      	b.n	a412 <__aeabi_dmul+0x7a>
    a4e4:	4653      	mov	r3, sl
    a4e6:	4323      	orrs	r3, r4
    a4e8:	d020      	beq.n	a52c <__aeabi_dmul+0x194>
    a4ea:	2c00      	cmp	r4, #0
    a4ec:	d100      	bne.n	a4f0 <__aeabi_dmul+0x158>
    a4ee:	e157      	b.n	a7a0 <__aeabi_dmul+0x408>
    a4f0:	0020      	movs	r0, r4
    a4f2:	f000 fe91 	bl	b218 <__clzsi2>
    a4f6:	0003      	movs	r3, r0
    a4f8:	3b0b      	subs	r3, #11
    a4fa:	2b1c      	cmp	r3, #28
    a4fc:	dd00      	ble.n	a500 <__aeabi_dmul+0x168>
    a4fe:	e149      	b.n	a794 <__aeabi_dmul+0x3fc>
    a500:	211d      	movs	r1, #29
    a502:	1acb      	subs	r3, r1, r3
    a504:	4651      	mov	r1, sl
    a506:	0002      	movs	r2, r0
    a508:	40d9      	lsrs	r1, r3
    a50a:	4653      	mov	r3, sl
    a50c:	3a08      	subs	r2, #8
    a50e:	4094      	lsls	r4, r2
    a510:	4093      	lsls	r3, r2
    a512:	430c      	orrs	r4, r1
    a514:	4a1b      	ldr	r2, [pc, #108]	; (a584 <__aeabi_dmul+0x1ec>)
    a516:	1a12      	subs	r2, r2, r0
    a518:	2000      	movs	r0, #0
    a51a:	e77a      	b.n	a412 <__aeabi_dmul+0x7a>
    a51c:	2501      	movs	r5, #1
    a51e:	9b01      	ldr	r3, [sp, #4]
    a520:	4c14      	ldr	r4, [pc, #80]	; (a574 <__aeabi_dmul+0x1dc>)
    a522:	401d      	ands	r5, r3
    a524:	2300      	movs	r3, #0
    a526:	2200      	movs	r2, #0
    a528:	4699      	mov	r9, r3
    a52a:	e79c      	b.n	a466 <__aeabi_dmul+0xce>
    a52c:	2400      	movs	r4, #0
    a52e:	2200      	movs	r2, #0
    a530:	2001      	movs	r0, #1
    a532:	e76e      	b.n	a412 <__aeabi_dmul+0x7a>
    a534:	4653      	mov	r3, sl
    a536:	2003      	movs	r0, #3
    a538:	e76b      	b.n	a412 <__aeabi_dmul+0x7a>
    a53a:	2300      	movs	r3, #0
    a53c:	469b      	mov	fp, r3
    a53e:	3301      	adds	r3, #1
    a540:	2704      	movs	r7, #4
    a542:	2600      	movs	r6, #0
    a544:	9302      	str	r3, [sp, #8]
    a546:	e74c      	b.n	a3e2 <__aeabi_dmul+0x4a>
    a548:	2303      	movs	r3, #3
    a54a:	4681      	mov	r9, r0
    a54c:	270c      	movs	r7, #12
    a54e:	9302      	str	r3, [sp, #8]
    a550:	e747      	b.n	a3e2 <__aeabi_dmul+0x4a>
    a552:	2280      	movs	r2, #128	; 0x80
    a554:	2300      	movs	r3, #0
    a556:	2500      	movs	r5, #0
    a558:	0312      	lsls	r2, r2, #12
    a55a:	4699      	mov	r9, r3
    a55c:	4c05      	ldr	r4, [pc, #20]	; (a574 <__aeabi_dmul+0x1dc>)
    a55e:	e782      	b.n	a466 <__aeabi_dmul+0xce>
    a560:	465c      	mov	r4, fp
    a562:	464b      	mov	r3, r9
    a564:	9802      	ldr	r0, [sp, #8]
    a566:	e76f      	b.n	a448 <__aeabi_dmul+0xb0>
    a568:	465c      	mov	r4, fp
    a56a:	464b      	mov	r3, r9
    a56c:	9501      	str	r5, [sp, #4]
    a56e:	9802      	ldr	r0, [sp, #8]
    a570:	e76a      	b.n	a448 <__aeabi_dmul+0xb0>
    a572:	46c0      	nop			; (mov r8, r8)
    a574:	000007ff 	.word	0x000007ff
    a578:	fffffc01 	.word	0xfffffc01
    a57c:	0000b808 	.word	0x0000b808
    a580:	800fffff 	.word	0x800fffff
    a584:	fffffc0d 	.word	0xfffffc0d
    a588:	464a      	mov	r2, r9
    a58a:	4649      	mov	r1, r9
    a58c:	0c17      	lsrs	r7, r2, #16
    a58e:	0c1a      	lsrs	r2, r3, #16
    a590:	041b      	lsls	r3, r3, #16
    a592:	0c1b      	lsrs	r3, r3, #16
    a594:	0408      	lsls	r0, r1, #16
    a596:	0019      	movs	r1, r3
    a598:	0c00      	lsrs	r0, r0, #16
    a59a:	4341      	muls	r1, r0
    a59c:	0015      	movs	r5, r2
    a59e:	4688      	mov	r8, r1
    a5a0:	0019      	movs	r1, r3
    a5a2:	437d      	muls	r5, r7
    a5a4:	4379      	muls	r1, r7
    a5a6:	9503      	str	r5, [sp, #12]
    a5a8:	4689      	mov	r9, r1
    a5aa:	0029      	movs	r1, r5
    a5ac:	0015      	movs	r5, r2
    a5ae:	4345      	muls	r5, r0
    a5b0:	444d      	add	r5, r9
    a5b2:	9502      	str	r5, [sp, #8]
    a5b4:	4645      	mov	r5, r8
    a5b6:	0c2d      	lsrs	r5, r5, #16
    a5b8:	46aa      	mov	sl, r5
    a5ba:	9d02      	ldr	r5, [sp, #8]
    a5bc:	4455      	add	r5, sl
    a5be:	45a9      	cmp	r9, r5
    a5c0:	d906      	bls.n	a5d0 <__aeabi_dmul+0x238>
    a5c2:	468a      	mov	sl, r1
    a5c4:	2180      	movs	r1, #128	; 0x80
    a5c6:	0249      	lsls	r1, r1, #9
    a5c8:	4689      	mov	r9, r1
    a5ca:	44ca      	add	sl, r9
    a5cc:	4651      	mov	r1, sl
    a5ce:	9103      	str	r1, [sp, #12]
    a5d0:	0c29      	lsrs	r1, r5, #16
    a5d2:	9104      	str	r1, [sp, #16]
    a5d4:	4641      	mov	r1, r8
    a5d6:	0409      	lsls	r1, r1, #16
    a5d8:	042d      	lsls	r5, r5, #16
    a5da:	0c09      	lsrs	r1, r1, #16
    a5dc:	4688      	mov	r8, r1
    a5de:	0029      	movs	r1, r5
    a5e0:	0c25      	lsrs	r5, r4, #16
    a5e2:	0424      	lsls	r4, r4, #16
    a5e4:	4441      	add	r1, r8
    a5e6:	0c24      	lsrs	r4, r4, #16
    a5e8:	9105      	str	r1, [sp, #20]
    a5ea:	0021      	movs	r1, r4
    a5ec:	4341      	muls	r1, r0
    a5ee:	4688      	mov	r8, r1
    a5f0:	0021      	movs	r1, r4
    a5f2:	4379      	muls	r1, r7
    a5f4:	468a      	mov	sl, r1
    a5f6:	4368      	muls	r0, r5
    a5f8:	4641      	mov	r1, r8
    a5fa:	4450      	add	r0, sl
    a5fc:	4681      	mov	r9, r0
    a5fe:	0c08      	lsrs	r0, r1, #16
    a600:	4448      	add	r0, r9
    a602:	436f      	muls	r7, r5
    a604:	4582      	cmp	sl, r0
    a606:	d903      	bls.n	a610 <__aeabi_dmul+0x278>
    a608:	2180      	movs	r1, #128	; 0x80
    a60a:	0249      	lsls	r1, r1, #9
    a60c:	4689      	mov	r9, r1
    a60e:	444f      	add	r7, r9
    a610:	0c01      	lsrs	r1, r0, #16
    a612:	4689      	mov	r9, r1
    a614:	0039      	movs	r1, r7
    a616:	4449      	add	r1, r9
    a618:	9102      	str	r1, [sp, #8]
    a61a:	4641      	mov	r1, r8
    a61c:	040f      	lsls	r7, r1, #16
    a61e:	9904      	ldr	r1, [sp, #16]
    a620:	0c3f      	lsrs	r7, r7, #16
    a622:	4688      	mov	r8, r1
    a624:	0400      	lsls	r0, r0, #16
    a626:	19c0      	adds	r0, r0, r7
    a628:	4480      	add	r8, r0
    a62a:	4641      	mov	r1, r8
    a62c:	9104      	str	r1, [sp, #16]
    a62e:	4659      	mov	r1, fp
    a630:	0c0f      	lsrs	r7, r1, #16
    a632:	0409      	lsls	r1, r1, #16
    a634:	0c09      	lsrs	r1, r1, #16
    a636:	4688      	mov	r8, r1
    a638:	4359      	muls	r1, r3
    a63a:	468a      	mov	sl, r1
    a63c:	0039      	movs	r1, r7
    a63e:	4351      	muls	r1, r2
    a640:	4689      	mov	r9, r1
    a642:	4641      	mov	r1, r8
    a644:	434a      	muls	r2, r1
    a646:	4651      	mov	r1, sl
    a648:	0c09      	lsrs	r1, r1, #16
    a64a:	468b      	mov	fp, r1
    a64c:	437b      	muls	r3, r7
    a64e:	18d2      	adds	r2, r2, r3
    a650:	445a      	add	r2, fp
    a652:	4293      	cmp	r3, r2
    a654:	d903      	bls.n	a65e <__aeabi_dmul+0x2c6>
    a656:	2380      	movs	r3, #128	; 0x80
    a658:	025b      	lsls	r3, r3, #9
    a65a:	469b      	mov	fp, r3
    a65c:	44d9      	add	r9, fp
    a65e:	4651      	mov	r1, sl
    a660:	0409      	lsls	r1, r1, #16
    a662:	0c09      	lsrs	r1, r1, #16
    a664:	468a      	mov	sl, r1
    a666:	4641      	mov	r1, r8
    a668:	4361      	muls	r1, r4
    a66a:	437c      	muls	r4, r7
    a66c:	0c13      	lsrs	r3, r2, #16
    a66e:	0412      	lsls	r2, r2, #16
    a670:	444b      	add	r3, r9
    a672:	4452      	add	r2, sl
    a674:	46a1      	mov	r9, r4
    a676:	468a      	mov	sl, r1
    a678:	003c      	movs	r4, r7
    a67a:	4641      	mov	r1, r8
    a67c:	436c      	muls	r4, r5
    a67e:	434d      	muls	r5, r1
    a680:	4651      	mov	r1, sl
    a682:	444d      	add	r5, r9
    a684:	0c0f      	lsrs	r7, r1, #16
    a686:	197d      	adds	r5, r7, r5
    a688:	45a9      	cmp	r9, r5
    a68a:	d903      	bls.n	a694 <__aeabi_dmul+0x2fc>
    a68c:	2180      	movs	r1, #128	; 0x80
    a68e:	0249      	lsls	r1, r1, #9
    a690:	4688      	mov	r8, r1
    a692:	4444      	add	r4, r8
    a694:	9f04      	ldr	r7, [sp, #16]
    a696:	9903      	ldr	r1, [sp, #12]
    a698:	46b8      	mov	r8, r7
    a69a:	4441      	add	r1, r8
    a69c:	468b      	mov	fp, r1
    a69e:	4583      	cmp	fp, r0
    a6a0:	4180      	sbcs	r0, r0
    a6a2:	4241      	negs	r1, r0
    a6a4:	4688      	mov	r8, r1
    a6a6:	4651      	mov	r1, sl
    a6a8:	0408      	lsls	r0, r1, #16
    a6aa:	042f      	lsls	r7, r5, #16
    a6ac:	0c00      	lsrs	r0, r0, #16
    a6ae:	183f      	adds	r7, r7, r0
    a6b0:	4658      	mov	r0, fp
    a6b2:	9902      	ldr	r1, [sp, #8]
    a6b4:	1810      	adds	r0, r2, r0
    a6b6:	4689      	mov	r9, r1
    a6b8:	4290      	cmp	r0, r2
    a6ba:	4192      	sbcs	r2, r2
    a6bc:	444f      	add	r7, r9
    a6be:	46ba      	mov	sl, r7
    a6c0:	4252      	negs	r2, r2
    a6c2:	4699      	mov	r9, r3
    a6c4:	4693      	mov	fp, r2
    a6c6:	44c2      	add	sl, r8
    a6c8:	44d1      	add	r9, sl
    a6ca:	44cb      	add	fp, r9
    a6cc:	428f      	cmp	r7, r1
    a6ce:	41bf      	sbcs	r7, r7
    a6d0:	45c2      	cmp	sl, r8
    a6d2:	4189      	sbcs	r1, r1
    a6d4:	4599      	cmp	r9, r3
    a6d6:	419b      	sbcs	r3, r3
    a6d8:	4593      	cmp	fp, r2
    a6da:	4192      	sbcs	r2, r2
    a6dc:	427f      	negs	r7, r7
    a6de:	4249      	negs	r1, r1
    a6e0:	0c2d      	lsrs	r5, r5, #16
    a6e2:	4252      	negs	r2, r2
    a6e4:	430f      	orrs	r7, r1
    a6e6:	425b      	negs	r3, r3
    a6e8:	4313      	orrs	r3, r2
    a6ea:	197f      	adds	r7, r7, r5
    a6ec:	18ff      	adds	r7, r7, r3
    a6ee:	465b      	mov	r3, fp
    a6f0:	193c      	adds	r4, r7, r4
    a6f2:	0ddb      	lsrs	r3, r3, #23
    a6f4:	9a05      	ldr	r2, [sp, #20]
    a6f6:	0264      	lsls	r4, r4, #9
    a6f8:	431c      	orrs	r4, r3
    a6fa:	0243      	lsls	r3, r0, #9
    a6fc:	4313      	orrs	r3, r2
    a6fe:	1e5d      	subs	r5, r3, #1
    a700:	41ab      	sbcs	r3, r5
    a702:	465a      	mov	r2, fp
    a704:	0dc0      	lsrs	r0, r0, #23
    a706:	4303      	orrs	r3, r0
    a708:	0252      	lsls	r2, r2, #9
    a70a:	4313      	orrs	r3, r2
    a70c:	01e2      	lsls	r2, r4, #7
    a70e:	d556      	bpl.n	a7be <__aeabi_dmul+0x426>
    a710:	2001      	movs	r0, #1
    a712:	085a      	lsrs	r2, r3, #1
    a714:	4003      	ands	r3, r0
    a716:	4313      	orrs	r3, r2
    a718:	07e2      	lsls	r2, r4, #31
    a71a:	4313      	orrs	r3, r2
    a71c:	0864      	lsrs	r4, r4, #1
    a71e:	485a      	ldr	r0, [pc, #360]	; (a888 <__aeabi_dmul+0x4f0>)
    a720:	4460      	add	r0, ip
    a722:	2800      	cmp	r0, #0
    a724:	dd4d      	ble.n	a7c2 <__aeabi_dmul+0x42a>
    a726:	075a      	lsls	r2, r3, #29
    a728:	d009      	beq.n	a73e <__aeabi_dmul+0x3a6>
    a72a:	220f      	movs	r2, #15
    a72c:	401a      	ands	r2, r3
    a72e:	2a04      	cmp	r2, #4
    a730:	d005      	beq.n	a73e <__aeabi_dmul+0x3a6>
    a732:	1d1a      	adds	r2, r3, #4
    a734:	429a      	cmp	r2, r3
    a736:	419b      	sbcs	r3, r3
    a738:	425b      	negs	r3, r3
    a73a:	18e4      	adds	r4, r4, r3
    a73c:	0013      	movs	r3, r2
    a73e:	01e2      	lsls	r2, r4, #7
    a740:	d504      	bpl.n	a74c <__aeabi_dmul+0x3b4>
    a742:	2080      	movs	r0, #128	; 0x80
    a744:	4a51      	ldr	r2, [pc, #324]	; (a88c <__aeabi_dmul+0x4f4>)
    a746:	00c0      	lsls	r0, r0, #3
    a748:	4014      	ands	r4, r2
    a74a:	4460      	add	r0, ip
    a74c:	4a50      	ldr	r2, [pc, #320]	; (a890 <__aeabi_dmul+0x4f8>)
    a74e:	4290      	cmp	r0, r2
    a750:	dd00      	ble.n	a754 <__aeabi_dmul+0x3bc>
    a752:	e6e3      	b.n	a51c <__aeabi_dmul+0x184>
    a754:	2501      	movs	r5, #1
    a756:	08db      	lsrs	r3, r3, #3
    a758:	0762      	lsls	r2, r4, #29
    a75a:	431a      	orrs	r2, r3
    a75c:	0264      	lsls	r4, r4, #9
    a75e:	9b01      	ldr	r3, [sp, #4]
    a760:	4691      	mov	r9, r2
    a762:	0b22      	lsrs	r2, r4, #12
    a764:	0544      	lsls	r4, r0, #21
    a766:	0d64      	lsrs	r4, r4, #21
    a768:	401d      	ands	r5, r3
    a76a:	e67c      	b.n	a466 <__aeabi_dmul+0xce>
    a76c:	2280      	movs	r2, #128	; 0x80
    a76e:	4659      	mov	r1, fp
    a770:	0312      	lsls	r2, r2, #12
    a772:	4211      	tst	r1, r2
    a774:	d008      	beq.n	a788 <__aeabi_dmul+0x3f0>
    a776:	4214      	tst	r4, r2
    a778:	d106      	bne.n	a788 <__aeabi_dmul+0x3f0>
    a77a:	4322      	orrs	r2, r4
    a77c:	0312      	lsls	r2, r2, #12
    a77e:	0b12      	lsrs	r2, r2, #12
    a780:	4645      	mov	r5, r8
    a782:	4699      	mov	r9, r3
    a784:	4c43      	ldr	r4, [pc, #268]	; (a894 <__aeabi_dmul+0x4fc>)
    a786:	e66e      	b.n	a466 <__aeabi_dmul+0xce>
    a788:	465b      	mov	r3, fp
    a78a:	431a      	orrs	r2, r3
    a78c:	0312      	lsls	r2, r2, #12
    a78e:	0b12      	lsrs	r2, r2, #12
    a790:	4c40      	ldr	r4, [pc, #256]	; (a894 <__aeabi_dmul+0x4fc>)
    a792:	e668      	b.n	a466 <__aeabi_dmul+0xce>
    a794:	0003      	movs	r3, r0
    a796:	4654      	mov	r4, sl
    a798:	3b28      	subs	r3, #40	; 0x28
    a79a:	409c      	lsls	r4, r3
    a79c:	2300      	movs	r3, #0
    a79e:	e6b9      	b.n	a514 <__aeabi_dmul+0x17c>
    a7a0:	f000 fd3a 	bl	b218 <__clzsi2>
    a7a4:	3020      	adds	r0, #32
    a7a6:	e6a6      	b.n	a4f6 <__aeabi_dmul+0x15e>
    a7a8:	0003      	movs	r3, r0
    a7aa:	3b28      	subs	r3, #40	; 0x28
    a7ac:	409f      	lsls	r7, r3
    a7ae:	2300      	movs	r3, #0
    a7b0:	46bb      	mov	fp, r7
    a7b2:	4699      	mov	r9, r3
    a7b4:	e68a      	b.n	a4cc <__aeabi_dmul+0x134>
    a7b6:	f000 fd2f 	bl	b218 <__clzsi2>
    a7ba:	3020      	adds	r0, #32
    a7bc:	e674      	b.n	a4a8 <__aeabi_dmul+0x110>
    a7be:	46b4      	mov	ip, r6
    a7c0:	e7ad      	b.n	a71e <__aeabi_dmul+0x386>
    a7c2:	2501      	movs	r5, #1
    a7c4:	1a2a      	subs	r2, r5, r0
    a7c6:	2a38      	cmp	r2, #56	; 0x38
    a7c8:	dd06      	ble.n	a7d8 <__aeabi_dmul+0x440>
    a7ca:	9b01      	ldr	r3, [sp, #4]
    a7cc:	2400      	movs	r4, #0
    a7ce:	401d      	ands	r5, r3
    a7d0:	2300      	movs	r3, #0
    a7d2:	2200      	movs	r2, #0
    a7d4:	4699      	mov	r9, r3
    a7d6:	e646      	b.n	a466 <__aeabi_dmul+0xce>
    a7d8:	2a1f      	cmp	r2, #31
    a7da:	dc21      	bgt.n	a820 <__aeabi_dmul+0x488>
    a7dc:	2520      	movs	r5, #32
    a7de:	0020      	movs	r0, r4
    a7e0:	1aad      	subs	r5, r5, r2
    a7e2:	001e      	movs	r6, r3
    a7e4:	40ab      	lsls	r3, r5
    a7e6:	40a8      	lsls	r0, r5
    a7e8:	40d6      	lsrs	r6, r2
    a7ea:	1e5d      	subs	r5, r3, #1
    a7ec:	41ab      	sbcs	r3, r5
    a7ee:	4330      	orrs	r0, r6
    a7f0:	4318      	orrs	r0, r3
    a7f2:	40d4      	lsrs	r4, r2
    a7f4:	0743      	lsls	r3, r0, #29
    a7f6:	d009      	beq.n	a80c <__aeabi_dmul+0x474>
    a7f8:	230f      	movs	r3, #15
    a7fa:	4003      	ands	r3, r0
    a7fc:	2b04      	cmp	r3, #4
    a7fe:	d005      	beq.n	a80c <__aeabi_dmul+0x474>
    a800:	0003      	movs	r3, r0
    a802:	1d18      	adds	r0, r3, #4
    a804:	4298      	cmp	r0, r3
    a806:	419b      	sbcs	r3, r3
    a808:	425b      	negs	r3, r3
    a80a:	18e4      	adds	r4, r4, r3
    a80c:	0223      	lsls	r3, r4, #8
    a80e:	d521      	bpl.n	a854 <__aeabi_dmul+0x4bc>
    a810:	2501      	movs	r5, #1
    a812:	9b01      	ldr	r3, [sp, #4]
    a814:	2401      	movs	r4, #1
    a816:	401d      	ands	r5, r3
    a818:	2300      	movs	r3, #0
    a81a:	2200      	movs	r2, #0
    a81c:	4699      	mov	r9, r3
    a81e:	e622      	b.n	a466 <__aeabi_dmul+0xce>
    a820:	251f      	movs	r5, #31
    a822:	0021      	movs	r1, r4
    a824:	426d      	negs	r5, r5
    a826:	1a28      	subs	r0, r5, r0
    a828:	40c1      	lsrs	r1, r0
    a82a:	0008      	movs	r0, r1
    a82c:	2a20      	cmp	r2, #32
    a82e:	d01d      	beq.n	a86c <__aeabi_dmul+0x4d4>
    a830:	355f      	adds	r5, #95	; 0x5f
    a832:	1aaa      	subs	r2, r5, r2
    a834:	4094      	lsls	r4, r2
    a836:	4323      	orrs	r3, r4
    a838:	1e5c      	subs	r4, r3, #1
    a83a:	41a3      	sbcs	r3, r4
    a83c:	2507      	movs	r5, #7
    a83e:	4303      	orrs	r3, r0
    a840:	401d      	ands	r5, r3
    a842:	2200      	movs	r2, #0
    a844:	2d00      	cmp	r5, #0
    a846:	d009      	beq.n	a85c <__aeabi_dmul+0x4c4>
    a848:	220f      	movs	r2, #15
    a84a:	2400      	movs	r4, #0
    a84c:	401a      	ands	r2, r3
    a84e:	0018      	movs	r0, r3
    a850:	2a04      	cmp	r2, #4
    a852:	d1d6      	bne.n	a802 <__aeabi_dmul+0x46a>
    a854:	0003      	movs	r3, r0
    a856:	0765      	lsls	r5, r4, #29
    a858:	0264      	lsls	r4, r4, #9
    a85a:	0b22      	lsrs	r2, r4, #12
    a85c:	08db      	lsrs	r3, r3, #3
    a85e:	432b      	orrs	r3, r5
    a860:	2501      	movs	r5, #1
    a862:	4699      	mov	r9, r3
    a864:	9b01      	ldr	r3, [sp, #4]
    a866:	2400      	movs	r4, #0
    a868:	401d      	ands	r5, r3
    a86a:	e5fc      	b.n	a466 <__aeabi_dmul+0xce>
    a86c:	2400      	movs	r4, #0
    a86e:	e7e2      	b.n	a836 <__aeabi_dmul+0x49e>
    a870:	2280      	movs	r2, #128	; 0x80
    a872:	2501      	movs	r5, #1
    a874:	0312      	lsls	r2, r2, #12
    a876:	4322      	orrs	r2, r4
    a878:	9901      	ldr	r1, [sp, #4]
    a87a:	0312      	lsls	r2, r2, #12
    a87c:	0b12      	lsrs	r2, r2, #12
    a87e:	400d      	ands	r5, r1
    a880:	4699      	mov	r9, r3
    a882:	4c04      	ldr	r4, [pc, #16]	; (a894 <__aeabi_dmul+0x4fc>)
    a884:	e5ef      	b.n	a466 <__aeabi_dmul+0xce>
    a886:	46c0      	nop			; (mov r8, r8)
    a888:	000003ff 	.word	0x000003ff
    a88c:	feffffff 	.word	0xfeffffff
    a890:	000007fe 	.word	0x000007fe
    a894:	000007ff 	.word	0x000007ff

0000a898 <__aeabi_dsub>:
    a898:	b5f0      	push	{r4, r5, r6, r7, lr}
    a89a:	4646      	mov	r6, r8
    a89c:	46d6      	mov	lr, sl
    a89e:	464f      	mov	r7, r9
    a8a0:	030c      	lsls	r4, r1, #12
    a8a2:	b5c0      	push	{r6, r7, lr}
    a8a4:	0fcd      	lsrs	r5, r1, #31
    a8a6:	004e      	lsls	r6, r1, #1
    a8a8:	0a61      	lsrs	r1, r4, #9
    a8aa:	0f44      	lsrs	r4, r0, #29
    a8ac:	430c      	orrs	r4, r1
    a8ae:	00c1      	lsls	r1, r0, #3
    a8b0:	0058      	lsls	r0, r3, #1
    a8b2:	0d40      	lsrs	r0, r0, #21
    a8b4:	4684      	mov	ip, r0
    a8b6:	468a      	mov	sl, r1
    a8b8:	000f      	movs	r7, r1
    a8ba:	0319      	lsls	r1, r3, #12
    a8bc:	0f50      	lsrs	r0, r2, #29
    a8be:	0a49      	lsrs	r1, r1, #9
    a8c0:	4301      	orrs	r1, r0
    a8c2:	48c6      	ldr	r0, [pc, #792]	; (abdc <__aeabi_dsub+0x344>)
    a8c4:	0d76      	lsrs	r6, r6, #21
    a8c6:	46a8      	mov	r8, r5
    a8c8:	0fdb      	lsrs	r3, r3, #31
    a8ca:	00d2      	lsls	r2, r2, #3
    a8cc:	4584      	cmp	ip, r0
    a8ce:	d100      	bne.n	a8d2 <__aeabi_dsub+0x3a>
    a8d0:	e0d8      	b.n	aa84 <__aeabi_dsub+0x1ec>
    a8d2:	2001      	movs	r0, #1
    a8d4:	4043      	eors	r3, r0
    a8d6:	42ab      	cmp	r3, r5
    a8d8:	d100      	bne.n	a8dc <__aeabi_dsub+0x44>
    a8da:	e0a6      	b.n	aa2a <__aeabi_dsub+0x192>
    a8dc:	4660      	mov	r0, ip
    a8de:	1a35      	subs	r5, r6, r0
    a8e0:	2d00      	cmp	r5, #0
    a8e2:	dc00      	bgt.n	a8e6 <__aeabi_dsub+0x4e>
    a8e4:	e105      	b.n	aaf2 <__aeabi_dsub+0x25a>
    a8e6:	2800      	cmp	r0, #0
    a8e8:	d110      	bne.n	a90c <__aeabi_dsub+0x74>
    a8ea:	000b      	movs	r3, r1
    a8ec:	4313      	orrs	r3, r2
    a8ee:	d100      	bne.n	a8f2 <__aeabi_dsub+0x5a>
    a8f0:	e0d7      	b.n	aaa2 <__aeabi_dsub+0x20a>
    a8f2:	1e6b      	subs	r3, r5, #1
    a8f4:	2b00      	cmp	r3, #0
    a8f6:	d000      	beq.n	a8fa <__aeabi_dsub+0x62>
    a8f8:	e14b      	b.n	ab92 <__aeabi_dsub+0x2fa>
    a8fa:	4653      	mov	r3, sl
    a8fc:	1a9f      	subs	r7, r3, r2
    a8fe:	45ba      	cmp	sl, r7
    a900:	4180      	sbcs	r0, r0
    a902:	1a64      	subs	r4, r4, r1
    a904:	4240      	negs	r0, r0
    a906:	1a24      	subs	r4, r4, r0
    a908:	2601      	movs	r6, #1
    a90a:	e01e      	b.n	a94a <__aeabi_dsub+0xb2>
    a90c:	4bb3      	ldr	r3, [pc, #716]	; (abdc <__aeabi_dsub+0x344>)
    a90e:	429e      	cmp	r6, r3
    a910:	d048      	beq.n	a9a4 <__aeabi_dsub+0x10c>
    a912:	2380      	movs	r3, #128	; 0x80
    a914:	041b      	lsls	r3, r3, #16
    a916:	4319      	orrs	r1, r3
    a918:	2d38      	cmp	r5, #56	; 0x38
    a91a:	dd00      	ble.n	a91e <__aeabi_dsub+0x86>
    a91c:	e119      	b.n	ab52 <__aeabi_dsub+0x2ba>
    a91e:	2d1f      	cmp	r5, #31
    a920:	dd00      	ble.n	a924 <__aeabi_dsub+0x8c>
    a922:	e14c      	b.n	abbe <__aeabi_dsub+0x326>
    a924:	2320      	movs	r3, #32
    a926:	000f      	movs	r7, r1
    a928:	1b5b      	subs	r3, r3, r5
    a92a:	0010      	movs	r0, r2
    a92c:	409a      	lsls	r2, r3
    a92e:	409f      	lsls	r7, r3
    a930:	40e8      	lsrs	r0, r5
    a932:	1e53      	subs	r3, r2, #1
    a934:	419a      	sbcs	r2, r3
    a936:	40e9      	lsrs	r1, r5
    a938:	4307      	orrs	r7, r0
    a93a:	4317      	orrs	r7, r2
    a93c:	4653      	mov	r3, sl
    a93e:	1bdf      	subs	r7, r3, r7
    a940:	1a61      	subs	r1, r4, r1
    a942:	45ba      	cmp	sl, r7
    a944:	41a4      	sbcs	r4, r4
    a946:	4264      	negs	r4, r4
    a948:	1b0c      	subs	r4, r1, r4
    a94a:	0223      	lsls	r3, r4, #8
    a94c:	d400      	bmi.n	a950 <__aeabi_dsub+0xb8>
    a94e:	e0c5      	b.n	aadc <__aeabi_dsub+0x244>
    a950:	0264      	lsls	r4, r4, #9
    a952:	0a65      	lsrs	r5, r4, #9
    a954:	2d00      	cmp	r5, #0
    a956:	d100      	bne.n	a95a <__aeabi_dsub+0xc2>
    a958:	e0f6      	b.n	ab48 <__aeabi_dsub+0x2b0>
    a95a:	0028      	movs	r0, r5
    a95c:	f000 fc5c 	bl	b218 <__clzsi2>
    a960:	0003      	movs	r3, r0
    a962:	3b08      	subs	r3, #8
    a964:	2b1f      	cmp	r3, #31
    a966:	dd00      	ble.n	a96a <__aeabi_dsub+0xd2>
    a968:	e0e9      	b.n	ab3e <__aeabi_dsub+0x2a6>
    a96a:	2220      	movs	r2, #32
    a96c:	003c      	movs	r4, r7
    a96e:	1ad2      	subs	r2, r2, r3
    a970:	409d      	lsls	r5, r3
    a972:	40d4      	lsrs	r4, r2
    a974:	409f      	lsls	r7, r3
    a976:	4325      	orrs	r5, r4
    a978:	429e      	cmp	r6, r3
    a97a:	dd00      	ble.n	a97e <__aeabi_dsub+0xe6>
    a97c:	e0db      	b.n	ab36 <__aeabi_dsub+0x29e>
    a97e:	1b9e      	subs	r6, r3, r6
    a980:	1c73      	adds	r3, r6, #1
    a982:	2b1f      	cmp	r3, #31
    a984:	dd00      	ble.n	a988 <__aeabi_dsub+0xf0>
    a986:	e10a      	b.n	ab9e <__aeabi_dsub+0x306>
    a988:	2220      	movs	r2, #32
    a98a:	0038      	movs	r0, r7
    a98c:	1ad2      	subs	r2, r2, r3
    a98e:	0029      	movs	r1, r5
    a990:	4097      	lsls	r7, r2
    a992:	002c      	movs	r4, r5
    a994:	4091      	lsls	r1, r2
    a996:	40d8      	lsrs	r0, r3
    a998:	1e7a      	subs	r2, r7, #1
    a99a:	4197      	sbcs	r7, r2
    a99c:	40dc      	lsrs	r4, r3
    a99e:	2600      	movs	r6, #0
    a9a0:	4301      	orrs	r1, r0
    a9a2:	430f      	orrs	r7, r1
    a9a4:	077b      	lsls	r3, r7, #29
    a9a6:	d009      	beq.n	a9bc <__aeabi_dsub+0x124>
    a9a8:	230f      	movs	r3, #15
    a9aa:	403b      	ands	r3, r7
    a9ac:	2b04      	cmp	r3, #4
    a9ae:	d005      	beq.n	a9bc <__aeabi_dsub+0x124>
    a9b0:	1d3b      	adds	r3, r7, #4
    a9b2:	42bb      	cmp	r3, r7
    a9b4:	41bf      	sbcs	r7, r7
    a9b6:	427f      	negs	r7, r7
    a9b8:	19e4      	adds	r4, r4, r7
    a9ba:	001f      	movs	r7, r3
    a9bc:	0223      	lsls	r3, r4, #8
    a9be:	d525      	bpl.n	aa0c <__aeabi_dsub+0x174>
    a9c0:	4b86      	ldr	r3, [pc, #536]	; (abdc <__aeabi_dsub+0x344>)
    a9c2:	3601      	adds	r6, #1
    a9c4:	429e      	cmp	r6, r3
    a9c6:	d100      	bne.n	a9ca <__aeabi_dsub+0x132>
    a9c8:	e0af      	b.n	ab2a <__aeabi_dsub+0x292>
    a9ca:	4b85      	ldr	r3, [pc, #532]	; (abe0 <__aeabi_dsub+0x348>)
    a9cc:	2501      	movs	r5, #1
    a9ce:	401c      	ands	r4, r3
    a9d0:	4643      	mov	r3, r8
    a9d2:	0762      	lsls	r2, r4, #29
    a9d4:	08ff      	lsrs	r7, r7, #3
    a9d6:	0264      	lsls	r4, r4, #9
    a9d8:	0576      	lsls	r6, r6, #21
    a9da:	4317      	orrs	r7, r2
    a9dc:	0b24      	lsrs	r4, r4, #12
    a9de:	0d76      	lsrs	r6, r6, #21
    a9e0:	401d      	ands	r5, r3
    a9e2:	2100      	movs	r1, #0
    a9e4:	0324      	lsls	r4, r4, #12
    a9e6:	0b23      	lsrs	r3, r4, #12
    a9e8:	0d0c      	lsrs	r4, r1, #20
    a9ea:	4a7e      	ldr	r2, [pc, #504]	; (abe4 <__aeabi_dsub+0x34c>)
    a9ec:	0524      	lsls	r4, r4, #20
    a9ee:	431c      	orrs	r4, r3
    a9f0:	4014      	ands	r4, r2
    a9f2:	0533      	lsls	r3, r6, #20
    a9f4:	4323      	orrs	r3, r4
    a9f6:	005b      	lsls	r3, r3, #1
    a9f8:	07ed      	lsls	r5, r5, #31
    a9fa:	085b      	lsrs	r3, r3, #1
    a9fc:	432b      	orrs	r3, r5
    a9fe:	0038      	movs	r0, r7
    aa00:	0019      	movs	r1, r3
    aa02:	bc1c      	pop	{r2, r3, r4}
    aa04:	4690      	mov	r8, r2
    aa06:	4699      	mov	r9, r3
    aa08:	46a2      	mov	sl, r4
    aa0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aa0c:	2501      	movs	r5, #1
    aa0e:	4643      	mov	r3, r8
    aa10:	0762      	lsls	r2, r4, #29
    aa12:	08ff      	lsrs	r7, r7, #3
    aa14:	4317      	orrs	r7, r2
    aa16:	08e4      	lsrs	r4, r4, #3
    aa18:	401d      	ands	r5, r3
    aa1a:	4b70      	ldr	r3, [pc, #448]	; (abdc <__aeabi_dsub+0x344>)
    aa1c:	429e      	cmp	r6, r3
    aa1e:	d036      	beq.n	aa8e <__aeabi_dsub+0x1f6>
    aa20:	0324      	lsls	r4, r4, #12
    aa22:	0576      	lsls	r6, r6, #21
    aa24:	0b24      	lsrs	r4, r4, #12
    aa26:	0d76      	lsrs	r6, r6, #21
    aa28:	e7db      	b.n	a9e2 <__aeabi_dsub+0x14a>
    aa2a:	4663      	mov	r3, ip
    aa2c:	1af3      	subs	r3, r6, r3
    aa2e:	2b00      	cmp	r3, #0
    aa30:	dc00      	bgt.n	aa34 <__aeabi_dsub+0x19c>
    aa32:	e094      	b.n	ab5e <__aeabi_dsub+0x2c6>
    aa34:	4660      	mov	r0, ip
    aa36:	2800      	cmp	r0, #0
    aa38:	d035      	beq.n	aaa6 <__aeabi_dsub+0x20e>
    aa3a:	4868      	ldr	r0, [pc, #416]	; (abdc <__aeabi_dsub+0x344>)
    aa3c:	4286      	cmp	r6, r0
    aa3e:	d0b1      	beq.n	a9a4 <__aeabi_dsub+0x10c>
    aa40:	2780      	movs	r7, #128	; 0x80
    aa42:	043f      	lsls	r7, r7, #16
    aa44:	4339      	orrs	r1, r7
    aa46:	2b38      	cmp	r3, #56	; 0x38
    aa48:	dc00      	bgt.n	aa4c <__aeabi_dsub+0x1b4>
    aa4a:	e0fd      	b.n	ac48 <__aeabi_dsub+0x3b0>
    aa4c:	430a      	orrs	r2, r1
    aa4e:	0017      	movs	r7, r2
    aa50:	2100      	movs	r1, #0
    aa52:	1e7a      	subs	r2, r7, #1
    aa54:	4197      	sbcs	r7, r2
    aa56:	4457      	add	r7, sl
    aa58:	4557      	cmp	r7, sl
    aa5a:	4180      	sbcs	r0, r0
    aa5c:	1909      	adds	r1, r1, r4
    aa5e:	4244      	negs	r4, r0
    aa60:	190c      	adds	r4, r1, r4
    aa62:	0223      	lsls	r3, r4, #8
    aa64:	d53a      	bpl.n	aadc <__aeabi_dsub+0x244>
    aa66:	4b5d      	ldr	r3, [pc, #372]	; (abdc <__aeabi_dsub+0x344>)
    aa68:	3601      	adds	r6, #1
    aa6a:	429e      	cmp	r6, r3
    aa6c:	d100      	bne.n	aa70 <__aeabi_dsub+0x1d8>
    aa6e:	e14b      	b.n	ad08 <__aeabi_dsub+0x470>
    aa70:	2201      	movs	r2, #1
    aa72:	4b5b      	ldr	r3, [pc, #364]	; (abe0 <__aeabi_dsub+0x348>)
    aa74:	401c      	ands	r4, r3
    aa76:	087b      	lsrs	r3, r7, #1
    aa78:	4017      	ands	r7, r2
    aa7a:	431f      	orrs	r7, r3
    aa7c:	07e2      	lsls	r2, r4, #31
    aa7e:	4317      	orrs	r7, r2
    aa80:	0864      	lsrs	r4, r4, #1
    aa82:	e78f      	b.n	a9a4 <__aeabi_dsub+0x10c>
    aa84:	0008      	movs	r0, r1
    aa86:	4310      	orrs	r0, r2
    aa88:	d000      	beq.n	aa8c <__aeabi_dsub+0x1f4>
    aa8a:	e724      	b.n	a8d6 <__aeabi_dsub+0x3e>
    aa8c:	e721      	b.n	a8d2 <__aeabi_dsub+0x3a>
    aa8e:	0023      	movs	r3, r4
    aa90:	433b      	orrs	r3, r7
    aa92:	d100      	bne.n	aa96 <__aeabi_dsub+0x1fe>
    aa94:	e1b9      	b.n	ae0a <__aeabi_dsub+0x572>
    aa96:	2280      	movs	r2, #128	; 0x80
    aa98:	0312      	lsls	r2, r2, #12
    aa9a:	4314      	orrs	r4, r2
    aa9c:	0324      	lsls	r4, r4, #12
    aa9e:	0b24      	lsrs	r4, r4, #12
    aaa0:	e79f      	b.n	a9e2 <__aeabi_dsub+0x14a>
    aaa2:	002e      	movs	r6, r5
    aaa4:	e77e      	b.n	a9a4 <__aeabi_dsub+0x10c>
    aaa6:	0008      	movs	r0, r1
    aaa8:	4310      	orrs	r0, r2
    aaaa:	d100      	bne.n	aaae <__aeabi_dsub+0x216>
    aaac:	e0ca      	b.n	ac44 <__aeabi_dsub+0x3ac>
    aaae:	1e58      	subs	r0, r3, #1
    aab0:	4684      	mov	ip, r0
    aab2:	2800      	cmp	r0, #0
    aab4:	d000      	beq.n	aab8 <__aeabi_dsub+0x220>
    aab6:	e0e7      	b.n	ac88 <__aeabi_dsub+0x3f0>
    aab8:	4452      	add	r2, sl
    aaba:	4552      	cmp	r2, sl
    aabc:	4180      	sbcs	r0, r0
    aabe:	1864      	adds	r4, r4, r1
    aac0:	4240      	negs	r0, r0
    aac2:	1824      	adds	r4, r4, r0
    aac4:	0017      	movs	r7, r2
    aac6:	2601      	movs	r6, #1
    aac8:	0223      	lsls	r3, r4, #8
    aaca:	d507      	bpl.n	aadc <__aeabi_dsub+0x244>
    aacc:	2602      	movs	r6, #2
    aace:	e7cf      	b.n	aa70 <__aeabi_dsub+0x1d8>
    aad0:	4664      	mov	r4, ip
    aad2:	432c      	orrs	r4, r5
    aad4:	d100      	bne.n	aad8 <__aeabi_dsub+0x240>
    aad6:	e1b3      	b.n	ae40 <__aeabi_dsub+0x5a8>
    aad8:	002c      	movs	r4, r5
    aada:	4667      	mov	r7, ip
    aadc:	077b      	lsls	r3, r7, #29
    aade:	d000      	beq.n	aae2 <__aeabi_dsub+0x24a>
    aae0:	e762      	b.n	a9a8 <__aeabi_dsub+0x110>
    aae2:	0763      	lsls	r3, r4, #29
    aae4:	08ff      	lsrs	r7, r7, #3
    aae6:	431f      	orrs	r7, r3
    aae8:	2501      	movs	r5, #1
    aaea:	4643      	mov	r3, r8
    aaec:	08e4      	lsrs	r4, r4, #3
    aaee:	401d      	ands	r5, r3
    aaf0:	e793      	b.n	aa1a <__aeabi_dsub+0x182>
    aaf2:	2d00      	cmp	r5, #0
    aaf4:	d178      	bne.n	abe8 <__aeabi_dsub+0x350>
    aaf6:	1c75      	adds	r5, r6, #1
    aaf8:	056d      	lsls	r5, r5, #21
    aafa:	0d6d      	lsrs	r5, r5, #21
    aafc:	2d01      	cmp	r5, #1
    aafe:	dc00      	bgt.n	ab02 <__aeabi_dsub+0x26a>
    ab00:	e0f2      	b.n	ace8 <__aeabi_dsub+0x450>
    ab02:	4650      	mov	r0, sl
    ab04:	1a80      	subs	r0, r0, r2
    ab06:	4582      	cmp	sl, r0
    ab08:	41bf      	sbcs	r7, r7
    ab0a:	1a65      	subs	r5, r4, r1
    ab0c:	427f      	negs	r7, r7
    ab0e:	1bed      	subs	r5, r5, r7
    ab10:	4684      	mov	ip, r0
    ab12:	0228      	lsls	r0, r5, #8
    ab14:	d400      	bmi.n	ab18 <__aeabi_dsub+0x280>
    ab16:	e08c      	b.n	ac32 <__aeabi_dsub+0x39a>
    ab18:	4650      	mov	r0, sl
    ab1a:	1a17      	subs	r7, r2, r0
    ab1c:	42ba      	cmp	r2, r7
    ab1e:	4192      	sbcs	r2, r2
    ab20:	1b0c      	subs	r4, r1, r4
    ab22:	4255      	negs	r5, r2
    ab24:	1b65      	subs	r5, r4, r5
    ab26:	4698      	mov	r8, r3
    ab28:	e714      	b.n	a954 <__aeabi_dsub+0xbc>
    ab2a:	2501      	movs	r5, #1
    ab2c:	4643      	mov	r3, r8
    ab2e:	2400      	movs	r4, #0
    ab30:	401d      	ands	r5, r3
    ab32:	2700      	movs	r7, #0
    ab34:	e755      	b.n	a9e2 <__aeabi_dsub+0x14a>
    ab36:	4c2a      	ldr	r4, [pc, #168]	; (abe0 <__aeabi_dsub+0x348>)
    ab38:	1af6      	subs	r6, r6, r3
    ab3a:	402c      	ands	r4, r5
    ab3c:	e732      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ab3e:	003d      	movs	r5, r7
    ab40:	3828      	subs	r0, #40	; 0x28
    ab42:	4085      	lsls	r5, r0
    ab44:	2700      	movs	r7, #0
    ab46:	e717      	b.n	a978 <__aeabi_dsub+0xe0>
    ab48:	0038      	movs	r0, r7
    ab4a:	f000 fb65 	bl	b218 <__clzsi2>
    ab4e:	3020      	adds	r0, #32
    ab50:	e706      	b.n	a960 <__aeabi_dsub+0xc8>
    ab52:	430a      	orrs	r2, r1
    ab54:	0017      	movs	r7, r2
    ab56:	2100      	movs	r1, #0
    ab58:	1e7a      	subs	r2, r7, #1
    ab5a:	4197      	sbcs	r7, r2
    ab5c:	e6ee      	b.n	a93c <__aeabi_dsub+0xa4>
    ab5e:	2b00      	cmp	r3, #0
    ab60:	d000      	beq.n	ab64 <__aeabi_dsub+0x2cc>
    ab62:	e0e5      	b.n	ad30 <__aeabi_dsub+0x498>
    ab64:	1c73      	adds	r3, r6, #1
    ab66:	469c      	mov	ip, r3
    ab68:	055b      	lsls	r3, r3, #21
    ab6a:	0d5b      	lsrs	r3, r3, #21
    ab6c:	2b01      	cmp	r3, #1
    ab6e:	dc00      	bgt.n	ab72 <__aeabi_dsub+0x2da>
    ab70:	e09f      	b.n	acb2 <__aeabi_dsub+0x41a>
    ab72:	4b1a      	ldr	r3, [pc, #104]	; (abdc <__aeabi_dsub+0x344>)
    ab74:	459c      	cmp	ip, r3
    ab76:	d100      	bne.n	ab7a <__aeabi_dsub+0x2e2>
    ab78:	e0c5      	b.n	ad06 <__aeabi_dsub+0x46e>
    ab7a:	4452      	add	r2, sl
    ab7c:	4552      	cmp	r2, sl
    ab7e:	4180      	sbcs	r0, r0
    ab80:	1864      	adds	r4, r4, r1
    ab82:	4240      	negs	r0, r0
    ab84:	1824      	adds	r4, r4, r0
    ab86:	07e7      	lsls	r7, r4, #31
    ab88:	0852      	lsrs	r2, r2, #1
    ab8a:	4317      	orrs	r7, r2
    ab8c:	0864      	lsrs	r4, r4, #1
    ab8e:	4666      	mov	r6, ip
    ab90:	e708      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ab92:	4812      	ldr	r0, [pc, #72]	; (abdc <__aeabi_dsub+0x344>)
    ab94:	4285      	cmp	r5, r0
    ab96:	d100      	bne.n	ab9a <__aeabi_dsub+0x302>
    ab98:	e085      	b.n	aca6 <__aeabi_dsub+0x40e>
    ab9a:	001d      	movs	r5, r3
    ab9c:	e6bc      	b.n	a918 <__aeabi_dsub+0x80>
    ab9e:	0029      	movs	r1, r5
    aba0:	3e1f      	subs	r6, #31
    aba2:	40f1      	lsrs	r1, r6
    aba4:	2b20      	cmp	r3, #32
    aba6:	d100      	bne.n	abaa <__aeabi_dsub+0x312>
    aba8:	e07f      	b.n	acaa <__aeabi_dsub+0x412>
    abaa:	2240      	movs	r2, #64	; 0x40
    abac:	1ad3      	subs	r3, r2, r3
    abae:	409d      	lsls	r5, r3
    abb0:	432f      	orrs	r7, r5
    abb2:	1e7d      	subs	r5, r7, #1
    abb4:	41af      	sbcs	r7, r5
    abb6:	2400      	movs	r4, #0
    abb8:	430f      	orrs	r7, r1
    abba:	2600      	movs	r6, #0
    abbc:	e78e      	b.n	aadc <__aeabi_dsub+0x244>
    abbe:	002b      	movs	r3, r5
    abc0:	000f      	movs	r7, r1
    abc2:	3b20      	subs	r3, #32
    abc4:	40df      	lsrs	r7, r3
    abc6:	2d20      	cmp	r5, #32
    abc8:	d071      	beq.n	acae <__aeabi_dsub+0x416>
    abca:	2340      	movs	r3, #64	; 0x40
    abcc:	1b5d      	subs	r5, r3, r5
    abce:	40a9      	lsls	r1, r5
    abd0:	430a      	orrs	r2, r1
    abd2:	1e51      	subs	r1, r2, #1
    abd4:	418a      	sbcs	r2, r1
    abd6:	2100      	movs	r1, #0
    abd8:	4317      	orrs	r7, r2
    abda:	e6af      	b.n	a93c <__aeabi_dsub+0xa4>
    abdc:	000007ff 	.word	0x000007ff
    abe0:	ff7fffff 	.word	0xff7fffff
    abe4:	800fffff 	.word	0x800fffff
    abe8:	2e00      	cmp	r6, #0
    abea:	d03e      	beq.n	ac6a <__aeabi_dsub+0x3d2>
    abec:	4eb3      	ldr	r6, [pc, #716]	; (aebc <__aeabi_dsub+0x624>)
    abee:	45b4      	cmp	ip, r6
    abf0:	d045      	beq.n	ac7e <__aeabi_dsub+0x3e6>
    abf2:	2680      	movs	r6, #128	; 0x80
    abf4:	0436      	lsls	r6, r6, #16
    abf6:	426d      	negs	r5, r5
    abf8:	4334      	orrs	r4, r6
    abfa:	2d38      	cmp	r5, #56	; 0x38
    abfc:	dd00      	ble.n	ac00 <__aeabi_dsub+0x368>
    abfe:	e0a8      	b.n	ad52 <__aeabi_dsub+0x4ba>
    ac00:	2d1f      	cmp	r5, #31
    ac02:	dd00      	ble.n	ac06 <__aeabi_dsub+0x36e>
    ac04:	e11f      	b.n	ae46 <__aeabi_dsub+0x5ae>
    ac06:	2620      	movs	r6, #32
    ac08:	0027      	movs	r7, r4
    ac0a:	4650      	mov	r0, sl
    ac0c:	1b76      	subs	r6, r6, r5
    ac0e:	40b7      	lsls	r7, r6
    ac10:	40e8      	lsrs	r0, r5
    ac12:	4307      	orrs	r7, r0
    ac14:	4650      	mov	r0, sl
    ac16:	40b0      	lsls	r0, r6
    ac18:	1e46      	subs	r6, r0, #1
    ac1a:	41b0      	sbcs	r0, r6
    ac1c:	40ec      	lsrs	r4, r5
    ac1e:	4338      	orrs	r0, r7
    ac20:	1a17      	subs	r7, r2, r0
    ac22:	42ba      	cmp	r2, r7
    ac24:	4192      	sbcs	r2, r2
    ac26:	1b0c      	subs	r4, r1, r4
    ac28:	4252      	negs	r2, r2
    ac2a:	1aa4      	subs	r4, r4, r2
    ac2c:	4666      	mov	r6, ip
    ac2e:	4698      	mov	r8, r3
    ac30:	e68b      	b.n	a94a <__aeabi_dsub+0xb2>
    ac32:	4664      	mov	r4, ip
    ac34:	4667      	mov	r7, ip
    ac36:	432c      	orrs	r4, r5
    ac38:	d000      	beq.n	ac3c <__aeabi_dsub+0x3a4>
    ac3a:	e68b      	b.n	a954 <__aeabi_dsub+0xbc>
    ac3c:	2500      	movs	r5, #0
    ac3e:	2600      	movs	r6, #0
    ac40:	2700      	movs	r7, #0
    ac42:	e6ea      	b.n	aa1a <__aeabi_dsub+0x182>
    ac44:	001e      	movs	r6, r3
    ac46:	e6ad      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ac48:	2b1f      	cmp	r3, #31
    ac4a:	dc60      	bgt.n	ad0e <__aeabi_dsub+0x476>
    ac4c:	2720      	movs	r7, #32
    ac4e:	1af8      	subs	r0, r7, r3
    ac50:	000f      	movs	r7, r1
    ac52:	4684      	mov	ip, r0
    ac54:	4087      	lsls	r7, r0
    ac56:	0010      	movs	r0, r2
    ac58:	40d8      	lsrs	r0, r3
    ac5a:	4307      	orrs	r7, r0
    ac5c:	4660      	mov	r0, ip
    ac5e:	4082      	lsls	r2, r0
    ac60:	1e50      	subs	r0, r2, #1
    ac62:	4182      	sbcs	r2, r0
    ac64:	40d9      	lsrs	r1, r3
    ac66:	4317      	orrs	r7, r2
    ac68:	e6f5      	b.n	aa56 <__aeabi_dsub+0x1be>
    ac6a:	0026      	movs	r6, r4
    ac6c:	4650      	mov	r0, sl
    ac6e:	4306      	orrs	r6, r0
    ac70:	d005      	beq.n	ac7e <__aeabi_dsub+0x3e6>
    ac72:	43ed      	mvns	r5, r5
    ac74:	2d00      	cmp	r5, #0
    ac76:	d0d3      	beq.n	ac20 <__aeabi_dsub+0x388>
    ac78:	4e90      	ldr	r6, [pc, #576]	; (aebc <__aeabi_dsub+0x624>)
    ac7a:	45b4      	cmp	ip, r6
    ac7c:	d1bd      	bne.n	abfa <__aeabi_dsub+0x362>
    ac7e:	000c      	movs	r4, r1
    ac80:	0017      	movs	r7, r2
    ac82:	4666      	mov	r6, ip
    ac84:	4698      	mov	r8, r3
    ac86:	e68d      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ac88:	488c      	ldr	r0, [pc, #560]	; (aebc <__aeabi_dsub+0x624>)
    ac8a:	4283      	cmp	r3, r0
    ac8c:	d00b      	beq.n	aca6 <__aeabi_dsub+0x40e>
    ac8e:	4663      	mov	r3, ip
    ac90:	e6d9      	b.n	aa46 <__aeabi_dsub+0x1ae>
    ac92:	2d00      	cmp	r5, #0
    ac94:	d000      	beq.n	ac98 <__aeabi_dsub+0x400>
    ac96:	e096      	b.n	adc6 <__aeabi_dsub+0x52e>
    ac98:	0008      	movs	r0, r1
    ac9a:	4310      	orrs	r0, r2
    ac9c:	d100      	bne.n	aca0 <__aeabi_dsub+0x408>
    ac9e:	e0e2      	b.n	ae66 <__aeabi_dsub+0x5ce>
    aca0:	000c      	movs	r4, r1
    aca2:	0017      	movs	r7, r2
    aca4:	4698      	mov	r8, r3
    aca6:	4e85      	ldr	r6, [pc, #532]	; (aebc <__aeabi_dsub+0x624>)
    aca8:	e67c      	b.n	a9a4 <__aeabi_dsub+0x10c>
    acaa:	2500      	movs	r5, #0
    acac:	e780      	b.n	abb0 <__aeabi_dsub+0x318>
    acae:	2100      	movs	r1, #0
    acb0:	e78e      	b.n	abd0 <__aeabi_dsub+0x338>
    acb2:	0023      	movs	r3, r4
    acb4:	4650      	mov	r0, sl
    acb6:	4303      	orrs	r3, r0
    acb8:	2e00      	cmp	r6, #0
    acba:	d000      	beq.n	acbe <__aeabi_dsub+0x426>
    acbc:	e0a8      	b.n	ae10 <__aeabi_dsub+0x578>
    acbe:	2b00      	cmp	r3, #0
    acc0:	d100      	bne.n	acc4 <__aeabi_dsub+0x42c>
    acc2:	e0de      	b.n	ae82 <__aeabi_dsub+0x5ea>
    acc4:	000b      	movs	r3, r1
    acc6:	4313      	orrs	r3, r2
    acc8:	d100      	bne.n	accc <__aeabi_dsub+0x434>
    acca:	e66b      	b.n	a9a4 <__aeabi_dsub+0x10c>
    accc:	4452      	add	r2, sl
    acce:	4552      	cmp	r2, sl
    acd0:	4180      	sbcs	r0, r0
    acd2:	1864      	adds	r4, r4, r1
    acd4:	4240      	negs	r0, r0
    acd6:	1824      	adds	r4, r4, r0
    acd8:	0017      	movs	r7, r2
    acda:	0223      	lsls	r3, r4, #8
    acdc:	d400      	bmi.n	ace0 <__aeabi_dsub+0x448>
    acde:	e6fd      	b.n	aadc <__aeabi_dsub+0x244>
    ace0:	4b77      	ldr	r3, [pc, #476]	; (aec0 <__aeabi_dsub+0x628>)
    ace2:	4666      	mov	r6, ip
    ace4:	401c      	ands	r4, r3
    ace6:	e65d      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ace8:	0025      	movs	r5, r4
    acea:	4650      	mov	r0, sl
    acec:	4305      	orrs	r5, r0
    acee:	2e00      	cmp	r6, #0
    acf0:	d1cf      	bne.n	ac92 <__aeabi_dsub+0x3fa>
    acf2:	2d00      	cmp	r5, #0
    acf4:	d14f      	bne.n	ad96 <__aeabi_dsub+0x4fe>
    acf6:	000c      	movs	r4, r1
    acf8:	4314      	orrs	r4, r2
    acfa:	d100      	bne.n	acfe <__aeabi_dsub+0x466>
    acfc:	e0a0      	b.n	ae40 <__aeabi_dsub+0x5a8>
    acfe:	000c      	movs	r4, r1
    ad00:	0017      	movs	r7, r2
    ad02:	4698      	mov	r8, r3
    ad04:	e64e      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ad06:	4666      	mov	r6, ip
    ad08:	2400      	movs	r4, #0
    ad0a:	2700      	movs	r7, #0
    ad0c:	e685      	b.n	aa1a <__aeabi_dsub+0x182>
    ad0e:	001f      	movs	r7, r3
    ad10:	0008      	movs	r0, r1
    ad12:	3f20      	subs	r7, #32
    ad14:	40f8      	lsrs	r0, r7
    ad16:	0007      	movs	r7, r0
    ad18:	2b20      	cmp	r3, #32
    ad1a:	d100      	bne.n	ad1e <__aeabi_dsub+0x486>
    ad1c:	e08e      	b.n	ae3c <__aeabi_dsub+0x5a4>
    ad1e:	2040      	movs	r0, #64	; 0x40
    ad20:	1ac3      	subs	r3, r0, r3
    ad22:	4099      	lsls	r1, r3
    ad24:	430a      	orrs	r2, r1
    ad26:	1e51      	subs	r1, r2, #1
    ad28:	418a      	sbcs	r2, r1
    ad2a:	2100      	movs	r1, #0
    ad2c:	4317      	orrs	r7, r2
    ad2e:	e692      	b.n	aa56 <__aeabi_dsub+0x1be>
    ad30:	2e00      	cmp	r6, #0
    ad32:	d114      	bne.n	ad5e <__aeabi_dsub+0x4c6>
    ad34:	0026      	movs	r6, r4
    ad36:	4650      	mov	r0, sl
    ad38:	4306      	orrs	r6, r0
    ad3a:	d062      	beq.n	ae02 <__aeabi_dsub+0x56a>
    ad3c:	43db      	mvns	r3, r3
    ad3e:	2b00      	cmp	r3, #0
    ad40:	d15c      	bne.n	adfc <__aeabi_dsub+0x564>
    ad42:	1887      	adds	r7, r0, r2
    ad44:	4297      	cmp	r7, r2
    ad46:	4192      	sbcs	r2, r2
    ad48:	1864      	adds	r4, r4, r1
    ad4a:	4252      	negs	r2, r2
    ad4c:	18a4      	adds	r4, r4, r2
    ad4e:	4666      	mov	r6, ip
    ad50:	e687      	b.n	aa62 <__aeabi_dsub+0x1ca>
    ad52:	4650      	mov	r0, sl
    ad54:	4320      	orrs	r0, r4
    ad56:	1e44      	subs	r4, r0, #1
    ad58:	41a0      	sbcs	r0, r4
    ad5a:	2400      	movs	r4, #0
    ad5c:	e760      	b.n	ac20 <__aeabi_dsub+0x388>
    ad5e:	4e57      	ldr	r6, [pc, #348]	; (aebc <__aeabi_dsub+0x624>)
    ad60:	45b4      	cmp	ip, r6
    ad62:	d04e      	beq.n	ae02 <__aeabi_dsub+0x56a>
    ad64:	2680      	movs	r6, #128	; 0x80
    ad66:	0436      	lsls	r6, r6, #16
    ad68:	425b      	negs	r3, r3
    ad6a:	4334      	orrs	r4, r6
    ad6c:	2b38      	cmp	r3, #56	; 0x38
    ad6e:	dd00      	ble.n	ad72 <__aeabi_dsub+0x4da>
    ad70:	e07f      	b.n	ae72 <__aeabi_dsub+0x5da>
    ad72:	2b1f      	cmp	r3, #31
    ad74:	dd00      	ble.n	ad78 <__aeabi_dsub+0x4e0>
    ad76:	e08b      	b.n	ae90 <__aeabi_dsub+0x5f8>
    ad78:	2620      	movs	r6, #32
    ad7a:	0027      	movs	r7, r4
    ad7c:	4650      	mov	r0, sl
    ad7e:	1af6      	subs	r6, r6, r3
    ad80:	40b7      	lsls	r7, r6
    ad82:	40d8      	lsrs	r0, r3
    ad84:	4307      	orrs	r7, r0
    ad86:	4650      	mov	r0, sl
    ad88:	40b0      	lsls	r0, r6
    ad8a:	1e46      	subs	r6, r0, #1
    ad8c:	41b0      	sbcs	r0, r6
    ad8e:	4307      	orrs	r7, r0
    ad90:	40dc      	lsrs	r4, r3
    ad92:	18bf      	adds	r7, r7, r2
    ad94:	e7d6      	b.n	ad44 <__aeabi_dsub+0x4ac>
    ad96:	000d      	movs	r5, r1
    ad98:	4315      	orrs	r5, r2
    ad9a:	d100      	bne.n	ad9e <__aeabi_dsub+0x506>
    ad9c:	e602      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ad9e:	4650      	mov	r0, sl
    ada0:	1a80      	subs	r0, r0, r2
    ada2:	4582      	cmp	sl, r0
    ada4:	41bf      	sbcs	r7, r7
    ada6:	1a65      	subs	r5, r4, r1
    ada8:	427f      	negs	r7, r7
    adaa:	1bed      	subs	r5, r5, r7
    adac:	4684      	mov	ip, r0
    adae:	0228      	lsls	r0, r5, #8
    adb0:	d400      	bmi.n	adb4 <__aeabi_dsub+0x51c>
    adb2:	e68d      	b.n	aad0 <__aeabi_dsub+0x238>
    adb4:	4650      	mov	r0, sl
    adb6:	1a17      	subs	r7, r2, r0
    adb8:	42ba      	cmp	r2, r7
    adba:	4192      	sbcs	r2, r2
    adbc:	1b0c      	subs	r4, r1, r4
    adbe:	4252      	negs	r2, r2
    adc0:	1aa4      	subs	r4, r4, r2
    adc2:	4698      	mov	r8, r3
    adc4:	e5ee      	b.n	a9a4 <__aeabi_dsub+0x10c>
    adc6:	000d      	movs	r5, r1
    adc8:	4315      	orrs	r5, r2
    adca:	d100      	bne.n	adce <__aeabi_dsub+0x536>
    adcc:	e76b      	b.n	aca6 <__aeabi_dsub+0x40e>
    adce:	4650      	mov	r0, sl
    add0:	0767      	lsls	r7, r4, #29
    add2:	08c0      	lsrs	r0, r0, #3
    add4:	4307      	orrs	r7, r0
    add6:	2080      	movs	r0, #128	; 0x80
    add8:	08e4      	lsrs	r4, r4, #3
    adda:	0300      	lsls	r0, r0, #12
    addc:	4204      	tst	r4, r0
    adde:	d007      	beq.n	adf0 <__aeabi_dsub+0x558>
    ade0:	08cd      	lsrs	r5, r1, #3
    ade2:	4205      	tst	r5, r0
    ade4:	d104      	bne.n	adf0 <__aeabi_dsub+0x558>
    ade6:	002c      	movs	r4, r5
    ade8:	4698      	mov	r8, r3
    adea:	08d7      	lsrs	r7, r2, #3
    adec:	0749      	lsls	r1, r1, #29
    adee:	430f      	orrs	r7, r1
    adf0:	0f7b      	lsrs	r3, r7, #29
    adf2:	00e4      	lsls	r4, r4, #3
    adf4:	431c      	orrs	r4, r3
    adf6:	00ff      	lsls	r7, r7, #3
    adf8:	4e30      	ldr	r6, [pc, #192]	; (aebc <__aeabi_dsub+0x624>)
    adfa:	e5d3      	b.n	a9a4 <__aeabi_dsub+0x10c>
    adfc:	4e2f      	ldr	r6, [pc, #188]	; (aebc <__aeabi_dsub+0x624>)
    adfe:	45b4      	cmp	ip, r6
    ae00:	d1b4      	bne.n	ad6c <__aeabi_dsub+0x4d4>
    ae02:	000c      	movs	r4, r1
    ae04:	0017      	movs	r7, r2
    ae06:	4666      	mov	r6, ip
    ae08:	e5cc      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ae0a:	2700      	movs	r7, #0
    ae0c:	2400      	movs	r4, #0
    ae0e:	e5e8      	b.n	a9e2 <__aeabi_dsub+0x14a>
    ae10:	2b00      	cmp	r3, #0
    ae12:	d039      	beq.n	ae88 <__aeabi_dsub+0x5f0>
    ae14:	000b      	movs	r3, r1
    ae16:	4313      	orrs	r3, r2
    ae18:	d100      	bne.n	ae1c <__aeabi_dsub+0x584>
    ae1a:	e744      	b.n	aca6 <__aeabi_dsub+0x40e>
    ae1c:	08c0      	lsrs	r0, r0, #3
    ae1e:	0767      	lsls	r7, r4, #29
    ae20:	4307      	orrs	r7, r0
    ae22:	2080      	movs	r0, #128	; 0x80
    ae24:	08e4      	lsrs	r4, r4, #3
    ae26:	0300      	lsls	r0, r0, #12
    ae28:	4204      	tst	r4, r0
    ae2a:	d0e1      	beq.n	adf0 <__aeabi_dsub+0x558>
    ae2c:	08cb      	lsrs	r3, r1, #3
    ae2e:	4203      	tst	r3, r0
    ae30:	d1de      	bne.n	adf0 <__aeabi_dsub+0x558>
    ae32:	08d7      	lsrs	r7, r2, #3
    ae34:	0749      	lsls	r1, r1, #29
    ae36:	430f      	orrs	r7, r1
    ae38:	001c      	movs	r4, r3
    ae3a:	e7d9      	b.n	adf0 <__aeabi_dsub+0x558>
    ae3c:	2100      	movs	r1, #0
    ae3e:	e771      	b.n	ad24 <__aeabi_dsub+0x48c>
    ae40:	2500      	movs	r5, #0
    ae42:	2700      	movs	r7, #0
    ae44:	e5e9      	b.n	aa1a <__aeabi_dsub+0x182>
    ae46:	002e      	movs	r6, r5
    ae48:	0027      	movs	r7, r4
    ae4a:	3e20      	subs	r6, #32
    ae4c:	40f7      	lsrs	r7, r6
    ae4e:	2d20      	cmp	r5, #32
    ae50:	d02f      	beq.n	aeb2 <__aeabi_dsub+0x61a>
    ae52:	2640      	movs	r6, #64	; 0x40
    ae54:	1b75      	subs	r5, r6, r5
    ae56:	40ac      	lsls	r4, r5
    ae58:	4650      	mov	r0, sl
    ae5a:	4320      	orrs	r0, r4
    ae5c:	1e44      	subs	r4, r0, #1
    ae5e:	41a0      	sbcs	r0, r4
    ae60:	2400      	movs	r4, #0
    ae62:	4338      	orrs	r0, r7
    ae64:	e6dc      	b.n	ac20 <__aeabi_dsub+0x388>
    ae66:	2480      	movs	r4, #128	; 0x80
    ae68:	2500      	movs	r5, #0
    ae6a:	0324      	lsls	r4, r4, #12
    ae6c:	4e13      	ldr	r6, [pc, #76]	; (aebc <__aeabi_dsub+0x624>)
    ae6e:	2700      	movs	r7, #0
    ae70:	e5d3      	b.n	aa1a <__aeabi_dsub+0x182>
    ae72:	4650      	mov	r0, sl
    ae74:	4320      	orrs	r0, r4
    ae76:	0007      	movs	r7, r0
    ae78:	1e78      	subs	r0, r7, #1
    ae7a:	4187      	sbcs	r7, r0
    ae7c:	2400      	movs	r4, #0
    ae7e:	18bf      	adds	r7, r7, r2
    ae80:	e760      	b.n	ad44 <__aeabi_dsub+0x4ac>
    ae82:	000c      	movs	r4, r1
    ae84:	0017      	movs	r7, r2
    ae86:	e58d      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ae88:	000c      	movs	r4, r1
    ae8a:	0017      	movs	r7, r2
    ae8c:	4e0b      	ldr	r6, [pc, #44]	; (aebc <__aeabi_dsub+0x624>)
    ae8e:	e589      	b.n	a9a4 <__aeabi_dsub+0x10c>
    ae90:	001e      	movs	r6, r3
    ae92:	0027      	movs	r7, r4
    ae94:	3e20      	subs	r6, #32
    ae96:	40f7      	lsrs	r7, r6
    ae98:	2b20      	cmp	r3, #32
    ae9a:	d00c      	beq.n	aeb6 <__aeabi_dsub+0x61e>
    ae9c:	2640      	movs	r6, #64	; 0x40
    ae9e:	1af3      	subs	r3, r6, r3
    aea0:	409c      	lsls	r4, r3
    aea2:	4650      	mov	r0, sl
    aea4:	4320      	orrs	r0, r4
    aea6:	1e44      	subs	r4, r0, #1
    aea8:	41a0      	sbcs	r0, r4
    aeaa:	4307      	orrs	r7, r0
    aeac:	2400      	movs	r4, #0
    aeae:	18bf      	adds	r7, r7, r2
    aeb0:	e748      	b.n	ad44 <__aeabi_dsub+0x4ac>
    aeb2:	2400      	movs	r4, #0
    aeb4:	e7d0      	b.n	ae58 <__aeabi_dsub+0x5c0>
    aeb6:	2400      	movs	r4, #0
    aeb8:	e7f3      	b.n	aea2 <__aeabi_dsub+0x60a>
    aeba:	46c0      	nop			; (mov r8, r8)
    aebc:	000007ff 	.word	0x000007ff
    aec0:	ff7fffff 	.word	0xff7fffff

0000aec4 <__aeabi_dcmpun>:
    aec4:	b570      	push	{r4, r5, r6, lr}
    aec6:	4e0e      	ldr	r6, [pc, #56]	; (af00 <__aeabi_dcmpun+0x3c>)
    aec8:	030d      	lsls	r5, r1, #12
    aeca:	031c      	lsls	r4, r3, #12
    aecc:	0049      	lsls	r1, r1, #1
    aece:	005b      	lsls	r3, r3, #1
    aed0:	0b2d      	lsrs	r5, r5, #12
    aed2:	0d49      	lsrs	r1, r1, #21
    aed4:	0b24      	lsrs	r4, r4, #12
    aed6:	0d5b      	lsrs	r3, r3, #21
    aed8:	42b1      	cmp	r1, r6
    aeda:	d004      	beq.n	aee6 <__aeabi_dcmpun+0x22>
    aedc:	4908      	ldr	r1, [pc, #32]	; (af00 <__aeabi_dcmpun+0x3c>)
    aede:	2000      	movs	r0, #0
    aee0:	428b      	cmp	r3, r1
    aee2:	d008      	beq.n	aef6 <__aeabi_dcmpun+0x32>
    aee4:	bd70      	pop	{r4, r5, r6, pc}
    aee6:	4305      	orrs	r5, r0
    aee8:	2001      	movs	r0, #1
    aeea:	2d00      	cmp	r5, #0
    aeec:	d1fa      	bne.n	aee4 <__aeabi_dcmpun+0x20>
    aeee:	4904      	ldr	r1, [pc, #16]	; (af00 <__aeabi_dcmpun+0x3c>)
    aef0:	2000      	movs	r0, #0
    aef2:	428b      	cmp	r3, r1
    aef4:	d1f6      	bne.n	aee4 <__aeabi_dcmpun+0x20>
    aef6:	4314      	orrs	r4, r2
    aef8:	0020      	movs	r0, r4
    aefa:	1e44      	subs	r4, r0, #1
    aefc:	41a0      	sbcs	r0, r4
    aefe:	e7f1      	b.n	aee4 <__aeabi_dcmpun+0x20>
    af00:	000007ff 	.word	0x000007ff

0000af04 <__aeabi_d2iz>:
    af04:	b530      	push	{r4, r5, lr}
    af06:	4d13      	ldr	r5, [pc, #76]	; (af54 <__aeabi_d2iz+0x50>)
    af08:	030a      	lsls	r2, r1, #12
    af0a:	004b      	lsls	r3, r1, #1
    af0c:	0b12      	lsrs	r2, r2, #12
    af0e:	0d5b      	lsrs	r3, r3, #21
    af10:	0fc9      	lsrs	r1, r1, #31
    af12:	2400      	movs	r4, #0
    af14:	42ab      	cmp	r3, r5
    af16:	dd10      	ble.n	af3a <__aeabi_d2iz+0x36>
    af18:	4c0f      	ldr	r4, [pc, #60]	; (af58 <__aeabi_d2iz+0x54>)
    af1a:	42a3      	cmp	r3, r4
    af1c:	dc0f      	bgt.n	af3e <__aeabi_d2iz+0x3a>
    af1e:	2480      	movs	r4, #128	; 0x80
    af20:	4d0e      	ldr	r5, [pc, #56]	; (af5c <__aeabi_d2iz+0x58>)
    af22:	0364      	lsls	r4, r4, #13
    af24:	4322      	orrs	r2, r4
    af26:	1aed      	subs	r5, r5, r3
    af28:	2d1f      	cmp	r5, #31
    af2a:	dd0b      	ble.n	af44 <__aeabi_d2iz+0x40>
    af2c:	480c      	ldr	r0, [pc, #48]	; (af60 <__aeabi_d2iz+0x5c>)
    af2e:	1ac3      	subs	r3, r0, r3
    af30:	40da      	lsrs	r2, r3
    af32:	4254      	negs	r4, r2
    af34:	2900      	cmp	r1, #0
    af36:	d100      	bne.n	af3a <__aeabi_d2iz+0x36>
    af38:	0014      	movs	r4, r2
    af3a:	0020      	movs	r0, r4
    af3c:	bd30      	pop	{r4, r5, pc}
    af3e:	4b09      	ldr	r3, [pc, #36]	; (af64 <__aeabi_d2iz+0x60>)
    af40:	18cc      	adds	r4, r1, r3
    af42:	e7fa      	b.n	af3a <__aeabi_d2iz+0x36>
    af44:	4c08      	ldr	r4, [pc, #32]	; (af68 <__aeabi_d2iz+0x64>)
    af46:	40e8      	lsrs	r0, r5
    af48:	46a4      	mov	ip, r4
    af4a:	4463      	add	r3, ip
    af4c:	409a      	lsls	r2, r3
    af4e:	4302      	orrs	r2, r0
    af50:	e7ef      	b.n	af32 <__aeabi_d2iz+0x2e>
    af52:	46c0      	nop			; (mov r8, r8)
    af54:	000003fe 	.word	0x000003fe
    af58:	0000041d 	.word	0x0000041d
    af5c:	00000433 	.word	0x00000433
    af60:	00000413 	.word	0x00000413
    af64:	7fffffff 	.word	0x7fffffff
    af68:	fffffbed 	.word	0xfffffbed

0000af6c <__aeabi_i2d>:
    af6c:	b570      	push	{r4, r5, r6, lr}
    af6e:	2800      	cmp	r0, #0
    af70:	d030      	beq.n	afd4 <__aeabi_i2d+0x68>
    af72:	17c3      	asrs	r3, r0, #31
    af74:	18c4      	adds	r4, r0, r3
    af76:	405c      	eors	r4, r3
    af78:	0fc5      	lsrs	r5, r0, #31
    af7a:	0020      	movs	r0, r4
    af7c:	f000 f94c 	bl	b218 <__clzsi2>
    af80:	4b17      	ldr	r3, [pc, #92]	; (afe0 <__aeabi_i2d+0x74>)
    af82:	4a18      	ldr	r2, [pc, #96]	; (afe4 <__aeabi_i2d+0x78>)
    af84:	1a1b      	subs	r3, r3, r0
    af86:	1ad2      	subs	r2, r2, r3
    af88:	2a1f      	cmp	r2, #31
    af8a:	dd18      	ble.n	afbe <__aeabi_i2d+0x52>
    af8c:	4a16      	ldr	r2, [pc, #88]	; (afe8 <__aeabi_i2d+0x7c>)
    af8e:	1ad2      	subs	r2, r2, r3
    af90:	4094      	lsls	r4, r2
    af92:	2200      	movs	r2, #0
    af94:	0324      	lsls	r4, r4, #12
    af96:	055b      	lsls	r3, r3, #21
    af98:	0b24      	lsrs	r4, r4, #12
    af9a:	0d5b      	lsrs	r3, r3, #21
    af9c:	2100      	movs	r1, #0
    af9e:	0010      	movs	r0, r2
    afa0:	0324      	lsls	r4, r4, #12
    afa2:	0d0a      	lsrs	r2, r1, #20
    afa4:	0b24      	lsrs	r4, r4, #12
    afa6:	0512      	lsls	r2, r2, #20
    afa8:	4322      	orrs	r2, r4
    afaa:	4c10      	ldr	r4, [pc, #64]	; (afec <__aeabi_i2d+0x80>)
    afac:	051b      	lsls	r3, r3, #20
    afae:	4022      	ands	r2, r4
    afb0:	4313      	orrs	r3, r2
    afb2:	005b      	lsls	r3, r3, #1
    afb4:	07ed      	lsls	r5, r5, #31
    afb6:	085b      	lsrs	r3, r3, #1
    afb8:	432b      	orrs	r3, r5
    afba:	0019      	movs	r1, r3
    afbc:	bd70      	pop	{r4, r5, r6, pc}
    afbe:	0021      	movs	r1, r4
    afc0:	4091      	lsls	r1, r2
    afc2:	000a      	movs	r2, r1
    afc4:	210b      	movs	r1, #11
    afc6:	1a08      	subs	r0, r1, r0
    afc8:	40c4      	lsrs	r4, r0
    afca:	055b      	lsls	r3, r3, #21
    afcc:	0324      	lsls	r4, r4, #12
    afce:	0b24      	lsrs	r4, r4, #12
    afd0:	0d5b      	lsrs	r3, r3, #21
    afd2:	e7e3      	b.n	af9c <__aeabi_i2d+0x30>
    afd4:	2500      	movs	r5, #0
    afd6:	2300      	movs	r3, #0
    afd8:	2400      	movs	r4, #0
    afda:	2200      	movs	r2, #0
    afdc:	e7de      	b.n	af9c <__aeabi_i2d+0x30>
    afde:	46c0      	nop			; (mov r8, r8)
    afe0:	0000041e 	.word	0x0000041e
    afe4:	00000433 	.word	0x00000433
    afe8:	00000413 	.word	0x00000413
    afec:	800fffff 	.word	0x800fffff

0000aff0 <__aeabi_ui2d>:
    aff0:	b510      	push	{r4, lr}
    aff2:	1e04      	subs	r4, r0, #0
    aff4:	d028      	beq.n	b048 <__aeabi_ui2d+0x58>
    aff6:	f000 f90f 	bl	b218 <__clzsi2>
    affa:	4b15      	ldr	r3, [pc, #84]	; (b050 <__aeabi_ui2d+0x60>)
    affc:	4a15      	ldr	r2, [pc, #84]	; (b054 <__aeabi_ui2d+0x64>)
    affe:	1a1b      	subs	r3, r3, r0
    b000:	1ad2      	subs	r2, r2, r3
    b002:	2a1f      	cmp	r2, #31
    b004:	dd15      	ble.n	b032 <__aeabi_ui2d+0x42>
    b006:	4a14      	ldr	r2, [pc, #80]	; (b058 <__aeabi_ui2d+0x68>)
    b008:	1ad2      	subs	r2, r2, r3
    b00a:	4094      	lsls	r4, r2
    b00c:	2200      	movs	r2, #0
    b00e:	0324      	lsls	r4, r4, #12
    b010:	055b      	lsls	r3, r3, #21
    b012:	0b24      	lsrs	r4, r4, #12
    b014:	0d5b      	lsrs	r3, r3, #21
    b016:	2100      	movs	r1, #0
    b018:	0010      	movs	r0, r2
    b01a:	0324      	lsls	r4, r4, #12
    b01c:	0d0a      	lsrs	r2, r1, #20
    b01e:	0b24      	lsrs	r4, r4, #12
    b020:	0512      	lsls	r2, r2, #20
    b022:	4322      	orrs	r2, r4
    b024:	4c0d      	ldr	r4, [pc, #52]	; (b05c <__aeabi_ui2d+0x6c>)
    b026:	051b      	lsls	r3, r3, #20
    b028:	4022      	ands	r2, r4
    b02a:	4313      	orrs	r3, r2
    b02c:	005b      	lsls	r3, r3, #1
    b02e:	0859      	lsrs	r1, r3, #1
    b030:	bd10      	pop	{r4, pc}
    b032:	0021      	movs	r1, r4
    b034:	4091      	lsls	r1, r2
    b036:	000a      	movs	r2, r1
    b038:	210b      	movs	r1, #11
    b03a:	1a08      	subs	r0, r1, r0
    b03c:	40c4      	lsrs	r4, r0
    b03e:	055b      	lsls	r3, r3, #21
    b040:	0324      	lsls	r4, r4, #12
    b042:	0b24      	lsrs	r4, r4, #12
    b044:	0d5b      	lsrs	r3, r3, #21
    b046:	e7e6      	b.n	b016 <__aeabi_ui2d+0x26>
    b048:	2300      	movs	r3, #0
    b04a:	2400      	movs	r4, #0
    b04c:	2200      	movs	r2, #0
    b04e:	e7e2      	b.n	b016 <__aeabi_ui2d+0x26>
    b050:	0000041e 	.word	0x0000041e
    b054:	00000433 	.word	0x00000433
    b058:	00000413 	.word	0x00000413
    b05c:	800fffff 	.word	0x800fffff

0000b060 <__aeabi_f2d>:
    b060:	0041      	lsls	r1, r0, #1
    b062:	0e09      	lsrs	r1, r1, #24
    b064:	1c4b      	adds	r3, r1, #1
    b066:	b570      	push	{r4, r5, r6, lr}
    b068:	b2db      	uxtb	r3, r3
    b06a:	0246      	lsls	r6, r0, #9
    b06c:	0a75      	lsrs	r5, r6, #9
    b06e:	0fc4      	lsrs	r4, r0, #31
    b070:	2b01      	cmp	r3, #1
    b072:	dd14      	ble.n	b09e <__aeabi_f2d+0x3e>
    b074:	23e0      	movs	r3, #224	; 0xe0
    b076:	009b      	lsls	r3, r3, #2
    b078:	076d      	lsls	r5, r5, #29
    b07a:	0b36      	lsrs	r6, r6, #12
    b07c:	18cb      	adds	r3, r1, r3
    b07e:	2100      	movs	r1, #0
    b080:	0d0a      	lsrs	r2, r1, #20
    b082:	0028      	movs	r0, r5
    b084:	0512      	lsls	r2, r2, #20
    b086:	4d1c      	ldr	r5, [pc, #112]	; (b0f8 <__aeabi_f2d+0x98>)
    b088:	4332      	orrs	r2, r6
    b08a:	055b      	lsls	r3, r3, #21
    b08c:	402a      	ands	r2, r5
    b08e:	085b      	lsrs	r3, r3, #1
    b090:	4313      	orrs	r3, r2
    b092:	005b      	lsls	r3, r3, #1
    b094:	07e4      	lsls	r4, r4, #31
    b096:	085b      	lsrs	r3, r3, #1
    b098:	4323      	orrs	r3, r4
    b09a:	0019      	movs	r1, r3
    b09c:	bd70      	pop	{r4, r5, r6, pc}
    b09e:	2900      	cmp	r1, #0
    b0a0:	d114      	bne.n	b0cc <__aeabi_f2d+0x6c>
    b0a2:	2d00      	cmp	r5, #0
    b0a4:	d01e      	beq.n	b0e4 <__aeabi_f2d+0x84>
    b0a6:	0028      	movs	r0, r5
    b0a8:	f000 f8b6 	bl	b218 <__clzsi2>
    b0ac:	280a      	cmp	r0, #10
    b0ae:	dc1c      	bgt.n	b0ea <__aeabi_f2d+0x8a>
    b0b0:	230b      	movs	r3, #11
    b0b2:	002a      	movs	r2, r5
    b0b4:	1a1b      	subs	r3, r3, r0
    b0b6:	40da      	lsrs	r2, r3
    b0b8:	0003      	movs	r3, r0
    b0ba:	3315      	adds	r3, #21
    b0bc:	409d      	lsls	r5, r3
    b0be:	4b0f      	ldr	r3, [pc, #60]	; (b0fc <__aeabi_f2d+0x9c>)
    b0c0:	0312      	lsls	r2, r2, #12
    b0c2:	1a1b      	subs	r3, r3, r0
    b0c4:	055b      	lsls	r3, r3, #21
    b0c6:	0b16      	lsrs	r6, r2, #12
    b0c8:	0d5b      	lsrs	r3, r3, #21
    b0ca:	e7d8      	b.n	b07e <__aeabi_f2d+0x1e>
    b0cc:	2d00      	cmp	r5, #0
    b0ce:	d006      	beq.n	b0de <__aeabi_f2d+0x7e>
    b0d0:	0b32      	lsrs	r2, r6, #12
    b0d2:	2680      	movs	r6, #128	; 0x80
    b0d4:	0336      	lsls	r6, r6, #12
    b0d6:	076d      	lsls	r5, r5, #29
    b0d8:	4316      	orrs	r6, r2
    b0da:	4b09      	ldr	r3, [pc, #36]	; (b100 <__aeabi_f2d+0xa0>)
    b0dc:	e7cf      	b.n	b07e <__aeabi_f2d+0x1e>
    b0de:	4b08      	ldr	r3, [pc, #32]	; (b100 <__aeabi_f2d+0xa0>)
    b0e0:	2600      	movs	r6, #0
    b0e2:	e7cc      	b.n	b07e <__aeabi_f2d+0x1e>
    b0e4:	2300      	movs	r3, #0
    b0e6:	2600      	movs	r6, #0
    b0e8:	e7c9      	b.n	b07e <__aeabi_f2d+0x1e>
    b0ea:	0003      	movs	r3, r0
    b0ec:	002a      	movs	r2, r5
    b0ee:	3b0b      	subs	r3, #11
    b0f0:	409a      	lsls	r2, r3
    b0f2:	2500      	movs	r5, #0
    b0f4:	e7e3      	b.n	b0be <__aeabi_f2d+0x5e>
    b0f6:	46c0      	nop			; (mov r8, r8)
    b0f8:	800fffff 	.word	0x800fffff
    b0fc:	00000389 	.word	0x00000389
    b100:	000007ff 	.word	0x000007ff

0000b104 <__aeabi_d2f>:
    b104:	b5f0      	push	{r4, r5, r6, r7, lr}
    b106:	004c      	lsls	r4, r1, #1
    b108:	0d64      	lsrs	r4, r4, #21
    b10a:	030b      	lsls	r3, r1, #12
    b10c:	1c62      	adds	r2, r4, #1
    b10e:	0f45      	lsrs	r5, r0, #29
    b110:	0a5b      	lsrs	r3, r3, #9
    b112:	0552      	lsls	r2, r2, #21
    b114:	432b      	orrs	r3, r5
    b116:	0fc9      	lsrs	r1, r1, #31
    b118:	00c5      	lsls	r5, r0, #3
    b11a:	0d52      	lsrs	r2, r2, #21
    b11c:	2a01      	cmp	r2, #1
    b11e:	dd28      	ble.n	b172 <__aeabi_d2f+0x6e>
    b120:	4a3a      	ldr	r2, [pc, #232]	; (b20c <__aeabi_d2f+0x108>)
    b122:	18a6      	adds	r6, r4, r2
    b124:	2efe      	cmp	r6, #254	; 0xfe
    b126:	dc1b      	bgt.n	b160 <__aeabi_d2f+0x5c>
    b128:	2e00      	cmp	r6, #0
    b12a:	dd3e      	ble.n	b1aa <__aeabi_d2f+0xa6>
    b12c:	0180      	lsls	r0, r0, #6
    b12e:	0002      	movs	r2, r0
    b130:	1e50      	subs	r0, r2, #1
    b132:	4182      	sbcs	r2, r0
    b134:	0f6d      	lsrs	r5, r5, #29
    b136:	432a      	orrs	r2, r5
    b138:	00db      	lsls	r3, r3, #3
    b13a:	4313      	orrs	r3, r2
    b13c:	075a      	lsls	r2, r3, #29
    b13e:	d004      	beq.n	b14a <__aeabi_d2f+0x46>
    b140:	220f      	movs	r2, #15
    b142:	401a      	ands	r2, r3
    b144:	2a04      	cmp	r2, #4
    b146:	d000      	beq.n	b14a <__aeabi_d2f+0x46>
    b148:	3304      	adds	r3, #4
    b14a:	2280      	movs	r2, #128	; 0x80
    b14c:	04d2      	lsls	r2, r2, #19
    b14e:	401a      	ands	r2, r3
    b150:	d05a      	beq.n	b208 <__aeabi_d2f+0x104>
    b152:	3601      	adds	r6, #1
    b154:	2eff      	cmp	r6, #255	; 0xff
    b156:	d003      	beq.n	b160 <__aeabi_d2f+0x5c>
    b158:	019b      	lsls	r3, r3, #6
    b15a:	0a5b      	lsrs	r3, r3, #9
    b15c:	b2f4      	uxtb	r4, r6
    b15e:	e001      	b.n	b164 <__aeabi_d2f+0x60>
    b160:	24ff      	movs	r4, #255	; 0xff
    b162:	2300      	movs	r3, #0
    b164:	0258      	lsls	r0, r3, #9
    b166:	05e4      	lsls	r4, r4, #23
    b168:	0a40      	lsrs	r0, r0, #9
    b16a:	07c9      	lsls	r1, r1, #31
    b16c:	4320      	orrs	r0, r4
    b16e:	4308      	orrs	r0, r1
    b170:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b172:	2c00      	cmp	r4, #0
    b174:	d007      	beq.n	b186 <__aeabi_d2f+0x82>
    b176:	431d      	orrs	r5, r3
    b178:	d0f2      	beq.n	b160 <__aeabi_d2f+0x5c>
    b17a:	2080      	movs	r0, #128	; 0x80
    b17c:	00db      	lsls	r3, r3, #3
    b17e:	0480      	lsls	r0, r0, #18
    b180:	4303      	orrs	r3, r0
    b182:	26ff      	movs	r6, #255	; 0xff
    b184:	e7da      	b.n	b13c <__aeabi_d2f+0x38>
    b186:	432b      	orrs	r3, r5
    b188:	d003      	beq.n	b192 <__aeabi_d2f+0x8e>
    b18a:	2305      	movs	r3, #5
    b18c:	08db      	lsrs	r3, r3, #3
    b18e:	2cff      	cmp	r4, #255	; 0xff
    b190:	d003      	beq.n	b19a <__aeabi_d2f+0x96>
    b192:	025b      	lsls	r3, r3, #9
    b194:	0a5b      	lsrs	r3, r3, #9
    b196:	b2e4      	uxtb	r4, r4
    b198:	e7e4      	b.n	b164 <__aeabi_d2f+0x60>
    b19a:	2b00      	cmp	r3, #0
    b19c:	d032      	beq.n	b204 <__aeabi_d2f+0x100>
    b19e:	2080      	movs	r0, #128	; 0x80
    b1a0:	03c0      	lsls	r0, r0, #15
    b1a2:	4303      	orrs	r3, r0
    b1a4:	025b      	lsls	r3, r3, #9
    b1a6:	0a5b      	lsrs	r3, r3, #9
    b1a8:	e7dc      	b.n	b164 <__aeabi_d2f+0x60>
    b1aa:	0032      	movs	r2, r6
    b1ac:	3217      	adds	r2, #23
    b1ae:	db14      	blt.n	b1da <__aeabi_d2f+0xd6>
    b1b0:	2280      	movs	r2, #128	; 0x80
    b1b2:	271e      	movs	r7, #30
    b1b4:	0412      	lsls	r2, r2, #16
    b1b6:	4313      	orrs	r3, r2
    b1b8:	1bbf      	subs	r7, r7, r6
    b1ba:	2f1f      	cmp	r7, #31
    b1bc:	dc0f      	bgt.n	b1de <__aeabi_d2f+0xda>
    b1be:	4a14      	ldr	r2, [pc, #80]	; (b210 <__aeabi_d2f+0x10c>)
    b1c0:	4694      	mov	ip, r2
    b1c2:	4464      	add	r4, ip
    b1c4:	002a      	movs	r2, r5
    b1c6:	40a5      	lsls	r5, r4
    b1c8:	002e      	movs	r6, r5
    b1ca:	40a3      	lsls	r3, r4
    b1cc:	1e75      	subs	r5, r6, #1
    b1ce:	41ae      	sbcs	r6, r5
    b1d0:	40fa      	lsrs	r2, r7
    b1d2:	4333      	orrs	r3, r6
    b1d4:	4313      	orrs	r3, r2
    b1d6:	2600      	movs	r6, #0
    b1d8:	e7b0      	b.n	b13c <__aeabi_d2f+0x38>
    b1da:	2400      	movs	r4, #0
    b1dc:	e7d5      	b.n	b18a <__aeabi_d2f+0x86>
    b1de:	2202      	movs	r2, #2
    b1e0:	4252      	negs	r2, r2
    b1e2:	1b96      	subs	r6, r2, r6
    b1e4:	001a      	movs	r2, r3
    b1e6:	40f2      	lsrs	r2, r6
    b1e8:	2f20      	cmp	r7, #32
    b1ea:	d009      	beq.n	b200 <__aeabi_d2f+0xfc>
    b1ec:	4809      	ldr	r0, [pc, #36]	; (b214 <__aeabi_d2f+0x110>)
    b1ee:	4684      	mov	ip, r0
    b1f0:	4464      	add	r4, ip
    b1f2:	40a3      	lsls	r3, r4
    b1f4:	432b      	orrs	r3, r5
    b1f6:	1e5d      	subs	r5, r3, #1
    b1f8:	41ab      	sbcs	r3, r5
    b1fa:	2600      	movs	r6, #0
    b1fc:	4313      	orrs	r3, r2
    b1fe:	e79d      	b.n	b13c <__aeabi_d2f+0x38>
    b200:	2300      	movs	r3, #0
    b202:	e7f7      	b.n	b1f4 <__aeabi_d2f+0xf0>
    b204:	2300      	movs	r3, #0
    b206:	e7ad      	b.n	b164 <__aeabi_d2f+0x60>
    b208:	0034      	movs	r4, r6
    b20a:	e7bf      	b.n	b18c <__aeabi_d2f+0x88>
    b20c:	fffffc80 	.word	0xfffffc80
    b210:	fffffc82 	.word	0xfffffc82
    b214:	fffffca2 	.word	0xfffffca2

0000b218 <__clzsi2>:
    b218:	211c      	movs	r1, #28
    b21a:	2301      	movs	r3, #1
    b21c:	041b      	lsls	r3, r3, #16
    b21e:	4298      	cmp	r0, r3
    b220:	d301      	bcc.n	b226 <__clzsi2+0xe>
    b222:	0c00      	lsrs	r0, r0, #16
    b224:	3910      	subs	r1, #16
    b226:	0a1b      	lsrs	r3, r3, #8
    b228:	4298      	cmp	r0, r3
    b22a:	d301      	bcc.n	b230 <__clzsi2+0x18>
    b22c:	0a00      	lsrs	r0, r0, #8
    b22e:	3908      	subs	r1, #8
    b230:	091b      	lsrs	r3, r3, #4
    b232:	4298      	cmp	r0, r3
    b234:	d301      	bcc.n	b23a <__clzsi2+0x22>
    b236:	0900      	lsrs	r0, r0, #4
    b238:	3904      	subs	r1, #4
    b23a:	a202      	add	r2, pc, #8	; (adr r2, b244 <__clzsi2+0x2c>)
    b23c:	5c10      	ldrb	r0, [r2, r0]
    b23e:	1840      	adds	r0, r0, r1
    b240:	4770      	bx	lr
    b242:	46c0      	nop			; (mov r8, r8)
    b244:	02020304 	.word	0x02020304
    b248:	01010101 	.word	0x01010101
	...
    b254:	000001d2 	.word	0x000001d2
    b258:	0000021e 	.word	0x0000021e
    b25c:	0000024c 	.word	0x0000024c
    b260:	000002e4 	.word	0x000002e4
    b264:	000002d6 	.word	0x000002d6
    b268:	0000776d 	.word	0x0000776d
    b26c:	00000000 	.word	0x00000000
    b270:	0000616d 	.word	0x0000616d
    b274:	00000000 	.word	0x00000000
    b278:	0000646d 	.word	0x0000646d
    b27c:	00000000 	.word	0x00000000
    b280:	0000736d 	.word	0x0000736d
    b284:	00000000 	.word	0x00000000
    b288:	0000206d 	.word	0x0000206d
    b28c:	00000000 	.word	0x00000000
    b290:	0000736c 	.word	0x0000736c
    b294:	00000000 	.word	0x00000000
    b298:	0000776d 	.word	0x0000776d
    b29c:	00000000 	.word	0x00000000
    b2a0:	0000616d 	.word	0x0000616d
    b2a4:	00000000 	.word	0x00000000
    b2a8:	0000646d 	.word	0x0000646d
    b2ac:	00000000 	.word	0x00000000
    b2b0:	0000206d 	.word	0x0000206d
    b2b4:	00000000 	.word	0x00000000
    b2b8:	000005ec 	.word	0x000005ec
    b2bc:	0000063e 	.word	0x0000063e
    b2c0:	000005d6 	.word	0x000005d6
    b2c4:	00000646 	.word	0x00000646
    b2c8:	00000674 	.word	0x00000674
    b2cc:	0000068a 	.word	0x0000068a
    b2d0:	4b43414e 	.word	0x4b43414e
    b2d4:	00000000 	.word	0x00000000
    b2d8:	4b4f4e4c 	.word	0x4b4f4e4c
    b2dc:	00000000 	.word	0x00000000
    b2e0:	4b4f444d 	.word	0x4b4f444d
    b2e4:	00000000 	.word	0x00000000
    b2e8:	0000676c 	.word	0x0000676c
    b2ec:	00000000 	.word	0x00000000
    b2f0:	0000736c 	.word	0x0000736c
    b2f4:	00000000 	.word	0x00000000
    b2f8:	0000206d 	.word	0x0000206d
    b2fc:	00000000 	.word	0x00000000
    b300:	25206425 	.word	0x25206425
    b304:	00000a64 	.word	0x00000a64
    b308:	00643225 	.word	0x00643225
    b30c:	2f2f2f2f 	.word	0x2f2f2f2f
    b310:	2f2f2f2f 	.word	0x2f2f2f2f
    b314:	2f2f2f2f 	.word	0x2f2f2f2f
    b318:	2f2f2f2f 	.word	0x2f2f2f2f
    b31c:	2f2f2f2f 	.word	0x2f2f2f2f
    b320:	2f2f2f2f 	.word	0x2f2f2f2f
    b324:	2f2f2f2f 	.word	0x2f2f2f2f
    b328:	002f2f2f 	.word	0x002f2f2f
    b32c:	00000031 	.word	0x00000031
    b330:	455a414d 	.word	0x455a414d
    b334:	444f4d20 	.word	0x444f4d20
    b338:	00000045 	.word	0x00000045
    b33c:	6e6b6e75 	.word	0x6e6b6e75
    b340:	206d776f 	.word	0x206d776f
    b344:	7373656d 	.word	0x7373656d
    b348:	20656761 	.word	0x20656761
    b34c:	49415728 	.word	0x49415728
    b350:	00002954 	.word	0x00002954
    b354:	65646e75 	.word	0x65646e75
    b358:	656e6966 	.word	0x656e6966
    b35c:	656d2064 	.word	0x656d2064
    b360:	67617373 	.word	0x67617373
    b364:	00000065 	.word	0x00000065

0000b368 <_tcc_apbcmasks>:
    b368:	00000100 00000200 00000400              ............

0000b374 <_tcc_cc_nums>:
    b374:	00020204                                ....

0000b378 <_tcc_gclk_ids>:
    b378:	001b1a1a                                ....

0000b37c <_tcc_maxs>:
    b37c:	00ffffff 00ffffff 0000ffff              ............

0000b388 <_tcc_ow_nums>:
    b388:	00020408                                ....

0000b38c <tc_interrupt_vectors.12756>:
    b38c:	00141312 42000800 42000c00 42001000     .......B...B...B
    b39c:	42001400 42001800 42001c00 0000276e     ...B...B...Bn'..
    b3ac:	0000276a 0000276a 000027cc 000027cc     j'..j'...'...'..
    b3bc:	00002782 00002774 00002788 000027ba     .'..t'...'...'..
    b3cc:	00002a08 000029e8 000029e8 00002a74     .*...)...)..t*..
    b3dc:	000029fa 00002a16 000029ec 00002a24     .)...*...)..$*..
    b3ec:	00002a64 42002c00 42003000 42003400     d*...,.B.0.B.4.B
    b3fc:	00003d76 00003f2e 00003f50 00004124     v=...?..P?..$A..
    b40c:	0000412c 00004672 0000467a 00004692     ,A..rF..zF...F..
    b41c:	000046b2 0000467a 000046d4 0000467a     .F..zF...F..zF..
    b42c:	00004718                                .G..

0000b430 <tc_interrupt_vectors.11884>:
    b430:	00141312 0000676c 00000000 33323166     ....lg......f123
    b440:	00000034                                4...

0000b444 <_global_impure_ptr>:
    b444:	20000014 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    b454:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    b464:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    b474:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    b484:	4e614e00 00000000                       .NaN....

0000b48c <__sf_fake_stderr>:
	...

0000b4ac <__sf_fake_stdin>:
	...

0000b4cc <__sf_fake_stdout>:
	...

0000b4f0 <__mprec_bigtens>:
    b4f0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    b500:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    b510:	7f73bf3c 75154fdd                       <.s..O.u

0000b518 <__mprec_tens>:
    b518:	00000000 3ff00000 00000000 40240000     .......?......$@
    b528:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    b538:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    b548:	00000000 412e8480 00000000 416312d0     .......A......cA
    b558:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    b568:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    b578:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    b588:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    b598:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    b5a8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    b5b8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    b5c8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    b5d8:	79d99db4 44ea7843                       ...yCx.D

0000b5e0 <p05.6052>:
    b5e0:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    b5f0:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
    b600:	5849534f 00002e00                                OSIX...

0000b607 <_ctype_>:
    b607:	20202000 20202020 28282020 20282828     .         ((((( 
    b617:	20202020 20202020 20202020 20202020                     
    b627:	10108820 10101010 10101010 10101010      ...............
    b637:	04040410 04040404 10040404 10101010     ................
    b647:	41411010 41414141 01010101 01010101     ..AAAAAA........
    b657:	01010101 01010101 01010101 10101010     ................
    b667:	42421010 42424242 02020202 02020202     ..BBBBBB........
    b677:	02020202 02020202 02020202 10101010     ................
    b687:	00000020 00000000 00000000 00000000      ...............
	...
    b707:	008fdc00 008fac00 008fbe00 008f0000     ................
    b717:	008fbe00 008fa200 008fbe00 008f0000     ................
    b727:	008fac00 008fac00 008fa200 008f0000     ................
    b737:	008f0800 008f0800 008f0800 008fc400     ................
    b747:	008fac00 008fac00 008f8000 00906400     .............d..
    b757:	008f8000 008fa200 008f8000 00906400     .............d..
    b767:	008fac00 008fac00 008fa200 00906400     .............d..
    b777:	008f0800 008f0800 008f0800 00906e00     .............n..
    b787:	00935c00 0092ac00 0092ac00 0092aa00     .\..............
    b797:	00934e00 00934e00 00934400 0092aa00     .N...N...D......
    b7a7:	00934e00 00934400 00934e00 0092aa00     .N...D...N......
    b7b7:	00935400 00935400 00935400 0093e400     .T...T...T......
    b7c7:	009d2800 009d0a00 009cc400 009be200     .(..............
    b7d7:	009cc400 009cfc00 009cc400 009be200     ................
    b7e7:	009d0a00 009d0a00 009cfc00 009be200     ................
    b7f7:	009bda00 009bda00 009bda00 009f4000     .............@..
    b807:	00a58800 00a44800 00a44800 00a44400     .....H...H...D..
    b817:	00a56000 00a56000 00a55200 00a44400     .`...`...R...D..
    b827:	00a56000 00a55200 00a56000 00a44400     .`...R...`...D..
    b837:	00a56800 00a56800 00a56800 00a76c00     .h...h...h...l..
	...

0000b848 <_init>:
    b848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b84a:	46c0      	nop			; (mov r8, r8)
    b84c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b84e:	bc08      	pop	{r3}
    b850:	469e      	mov	lr, r3
    b852:	4770      	bx	lr

0000b854 <__init_array_start>:
    b854:	000000dd 	.word	0x000000dd

0000b858 <_fini>:
    b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b85a:	46c0      	nop			; (mov r8, r8)
    b85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b85e:	bc08      	pop	{r3}
    b860:	469e      	mov	lr, r3
    b862:	4770      	bx	lr

0000b864 <__fini_array_start>:
    b864:	000000b5 	.word	0x000000b5
