vendor_name = ModelSim
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA2MCU.v
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA_EP2C.bdf
source_file = 1, FPGA2AR9331.v
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/RAM_2PORT.qip
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/RAM_2PORT.v
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/phase_addr.vhd
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/Fre_buffer.vhd
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/PLL.qip
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/PLL.v
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/Chain2.cdf
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FIFO_ADIN.qip
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FIFO_ADIN.v
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/cylon_1_ran.qip
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/cylon_1_ran.vhd
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/Waveform.vwf
source_file = 1, E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/db/FPGA_EP2C.cbx.xml
source_file = 1, g:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, g:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, g:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, g:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FPGA_EP2C
instance = comp, \inst2|counter[3] , inst2|counter[3], FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[5] , inst2|data_in_save[5], FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[2] , inst2|data_in_save[2], FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[1] , inst2|data_in_save[1], FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[0] , inst2|data_in_save[0], FPGA_EP2C, 1
instance = comp, \inst2|Mux0~2 , inst2|Mux0~2, FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[3] , inst2|data_in_save[3], FPGA_EP2C, 1
instance = comp, \inst2|Mux0~3 , inst2|Mux0~3, FPGA_EP2C, 1
instance = comp, \inst2|Add0~0 , inst2|Add0~0, FPGA_EP2C, 1
instance = comp, \inst2|Selector3~0 , inst2|Selector3~0, FPGA_EP2C, 1
instance = comp, \data_in[5]~input , data_in[5]~input, FPGA_EP2C, 1
instance = comp, \data_in[2]~input , data_in[2]~input, FPGA_EP2C, 1
instance = comp, \data_in[1]~input , data_in[1]~input, FPGA_EP2C, 1
instance = comp, \data_in[0]~input , data_in[0]~input, FPGA_EP2C, 1
instance = comp, \data_in[3]~input , data_in[3]~input, FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[3]~feeder , inst2|data_in_save[3]~feeder, FPGA_EP2C, 1
instance = comp, \sclk~output , sclk~output, FPGA_EP2C, 1
instance = comp, \mosi~output , mosi~output, FPGA_EP2C, 1
instance = comp, \clk_in~input , clk_in~input, FPGA_EP2C, 1
instance = comp, \clk_in~inputclkctrl , clk_in~inputclkctrl, FPGA_EP2C, 1
instance = comp, \en~input , en~input, FPGA_EP2C, 1
instance = comp, \rst_n~input , rst_n~input, FPGA_EP2C, 1
instance = comp, \inst2|current_state.SEND~0 , inst2|current_state.SEND~0, FPGA_EP2C, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, FPGA_EP2C, 1
instance = comp, \inst2|current_state.SEND , inst2|current_state.SEND, FPGA_EP2C, 1
instance = comp, \inst2|Selector2~0 , inst2|Selector2~0, FPGA_EP2C, 1
instance = comp, \inst2|next_state.SEND_n~0 , inst2|next_state.SEND_n~0, FPGA_EP2C, 1
instance = comp, \inst2|current_state.SEND_n~feeder , inst2|current_state.SEND_n~feeder, FPGA_EP2C, 1
instance = comp, \inst2|current_state.SEND_n , inst2|current_state.SEND_n, FPGA_EP2C, 1
instance = comp, \inst2|Selector1~1 , inst2|Selector1~1, FPGA_EP2C, 1
instance = comp, \inst2|Selector6~0 , inst2|Selector6~0, FPGA_EP2C, 1
instance = comp, \inst2|Selector6~1 , inst2|Selector6~1, FPGA_EP2C, 1
instance = comp, \inst2|counter[0] , inst2|counter[0], FPGA_EP2C, 1
instance = comp, \inst2|Selector4~0 , inst2|Selector4~0, FPGA_EP2C, 1
instance = comp, \inst2|counter[2]~0 , inst2|counter[2]~0, FPGA_EP2C, 1
instance = comp, \inst2|counter[2] , inst2|counter[2], FPGA_EP2C, 1
instance = comp, \inst2|Selector5~0 , inst2|Selector5~0, FPGA_EP2C, 1
instance = comp, \inst2|counter[1] , inst2|counter[1], FPGA_EP2C, 1
instance = comp, \inst2|Equal0~0 , inst2|Equal0~0, FPGA_EP2C, 1
instance = comp, \inst2|Selector0~3 , inst2|Selector0~3, FPGA_EP2C, 1
instance = comp, \inst2|current_state.IDLE , inst2|current_state.IDLE, FPGA_EP2C, 1
instance = comp, \inst2|Selector1~0 , inst2|Selector1~0, FPGA_EP2C, 1
instance = comp, \inst2|next_state.SEND~0 , inst2|next_state.SEND~0, FPGA_EP2C, 1
instance = comp, \inst2|sclk~feeder , inst2|sclk~feeder, FPGA_EP2C, 1
instance = comp, \inst2|sclk , inst2|sclk, FPGA_EP2C, 1
instance = comp, \data_in[7]~input , data_in[7]~input, FPGA_EP2C, 1
instance = comp, \inst2|Selector0~2 , inst2|Selector0~2, FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[7]~0 , inst2|data_in_save[7]~0, FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[7] , inst2|data_in_save[7], FPGA_EP2C, 1
instance = comp, \data_in[6]~input , data_in[6]~input, FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[6] , inst2|data_in_save[6], FPGA_EP2C, 1
instance = comp, \data_in[4]~input , data_in[4]~input, FPGA_EP2C, 1
instance = comp, \inst2|data_in_save[4] , inst2|data_in_save[4], FPGA_EP2C, 1
instance = comp, \inst2|Mux0~0 , inst2|Mux0~0, FPGA_EP2C, 1
instance = comp, \inst2|Mux0~1 , inst2|Mux0~1, FPGA_EP2C, 1
instance = comp, \inst2|dout~0 , inst2|dout~0, FPGA_EP2C, 1
instance = comp, \inst2|dout~1 , inst2|dout~1, FPGA_EP2C, 1
instance = comp, \inst2|dout , inst2|dout, FPGA_EP2C, 1
instance = comp, \data_in[15]~input , data_in[15]~input, FPGA_EP2C, 1
instance = comp, \data_in[14]~input , data_in[14]~input, FPGA_EP2C, 1
instance = comp, \data_in[13]~input , data_in[13]~input, FPGA_EP2C, 1
instance = comp, \data_in[12]~input , data_in[12]~input, FPGA_EP2C, 1
instance = comp, \data_in[11]~input , data_in[11]~input, FPGA_EP2C, 1
instance = comp, \data_in[10]~input , data_in[10]~input, FPGA_EP2C, 1
instance = comp, \data_in[9]~input , data_in[9]~input, FPGA_EP2C, 1
instance = comp, \data_in[8]~input , data_in[8]~input, FPGA_EP2C, 1
