// -------------------------------------------------------------
// 
// File Name: C:\Users\acer\OneDrive\Documents\ITS CAK V2\Magang\BRIN\Progress\Matlab Simulink\HDL Coder\proyek\RSP\RSP\RSP\vector_initialization_block.v
// Created: 2023-09-29 06:09:50
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: vector_initialization_block
// Source Path: RSP/RSP/Velocity Processor/Doppler Processing/Buffer_lag_observation/vector initialization
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module vector_initialization_block
          (y_0,
           y_1,
           y_2,
           y_3,
           y_4,
           y_5,
           y_6,
           y_7,
           y_8,
           y_9,
           y_10,
           y_11,
           y_12,
           y_13,
           y_14,
           y_15,
           y_16,
           y_17,
           y_18,
           y_19,
           y_20,
           y_21,
           y_22,
           y_23,
           y_24,
           y_25,
           y_26,
           y_27,
           y_28,
           y_29,
           y_30,
           y_31);


  output  [15:0] y_0;  // uint16
  output  [15:0] y_1;  // uint16
  output  [15:0] y_2;  // uint16
  output  [15:0] y_3;  // uint16
  output  [15:0] y_4;  // uint16
  output  [15:0] y_5;  // uint16
  output  [15:0] y_6;  // uint16
  output  [15:0] y_7;  // uint16
  output  [15:0] y_8;  // uint16
  output  [15:0] y_9;  // uint16
  output  [15:0] y_10;  // uint16
  output  [15:0] y_11;  // uint16
  output  [15:0] y_12;  // uint16
  output  [15:0] y_13;  // uint16
  output  [15:0] y_14;  // uint16
  output  [15:0] y_15;  // uint16
  output  [15:0] y_16;  // uint16
  output  [15:0] y_17;  // uint16
  output  [15:0] y_18;  // uint16
  output  [15:0] y_19;  // uint16
  output  [15:0] y_20;  // uint16
  output  [15:0] y_21;  // uint16
  output  [15:0] y_22;  // uint16
  output  [15:0] y_23;  // uint16
  output  [15:0] y_24;  // uint16
  output  [15:0] y_25;  // uint16
  output  [15:0] y_26;  // uint16
  output  [15:0] y_27;  // uint16
  output  [15:0] y_28;  // uint16
  output  [15:0] y_29;  // uint16
  output  [15:0] y_30;  // uint16
  output  [15:0] y_31;  // uint16


  wire [15:0] y [0:31];  // uint16 [32]



  genvar t_0;
  generate
    for(t_0 = 32'sd0; t_0 <= 32'sd31; t_0 = t_0 + 32'sd1) begin:y_gen
      assign y[t_0] = 16'd0;
    end
  endgenerate




  assign y_0 = y[0];

  assign y_1 = y[1];

  assign y_2 = y[2];

  assign y_3 = y[3];

  assign y_4 = y[4];

  assign y_5 = y[5];

  assign y_6 = y[6];

  assign y_7 = y[7];

  assign y_8 = y[8];

  assign y_9 = y[9];

  assign y_10 = y[10];

  assign y_11 = y[11];

  assign y_12 = y[12];

  assign y_13 = y[13];

  assign y_14 = y[14];

  assign y_15 = y[15];

  assign y_16 = y[16];

  assign y_17 = y[17];

  assign y_18 = y[18];

  assign y_19 = y[19];

  assign y_20 = y[20];

  assign y_21 = y[21];

  assign y_22 = y[22];

  assign y_23 = y[23];

  assign y_24 = y[24];

  assign y_25 = y[25];

  assign y_26 = y[26];

  assign y_27 = y[27];

  assign y_28 = y[28];

  assign y_29 = y[29];

  assign y_30 = y[30];

  assign y_31 = y[31];

endmodule  // vector_initialization_block

