[2025-09-17 20:27:43] START suite=gap trace=cc-13
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-13.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2565580 heartbeat IPC: 3.898 cumulative IPC: 3.898 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4820363 heartbeat IPC: 4.435 cumulative IPC: 4.149 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4820363 cumulative IPC: 4.149 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4820363 cumulative IPC: 4.149 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 33970758 heartbeat IPC: 0.343 cumulative IPC: 0.343 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 62671658 heartbeat IPC: 0.3484 cumulative IPC: 0.3457 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 91408593 heartbeat IPC: 0.348 cumulative IPC: 0.3465 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 121362273 heartbeat IPC: 0.3338 cumulative IPC: 0.3432 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 149678781 heartbeat IPC: 0.3532 cumulative IPC: 0.3452 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 177826704 heartbeat IPC: 0.3553 cumulative IPC: 0.3468 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 206619644 heartbeat IPC: 0.3473 cumulative IPC: 0.3469 (Simulation time: 00 hr 10 min 55 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 234227865 heartbeat IPC: 0.3622 cumulative IPC: 0.3487 (Simulation time: 00 hr 12 min 15 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 261396673 heartbeat IPC: 0.3681 cumulative IPC: 0.3508 (Simulation time: 00 hr 13 min 39 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 283446339 cumulative IPC: 0.3528 (Simulation time: 00 hr 15 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 283446339 cumulative IPC: 0.3528 (Simulation time: 00 hr 15 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-13.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3528 instructions: 100000001 cycles: 283446339
CPU 0 Branch Prediction Accuracy: 87.72% MPKI: 24.88 Average ROB Occupancy at Mispredict: 20.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 24.88
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5228223
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 441.43503
REPLAY_LOAD: 236.9663
NON_REPLAY_LOAD: 25.907568

== Total ==
ADDR_TRANS: 166421
REPLAY_LOAD: 126540
NON_REPLAY_LOAD: 4935262

== Counts ==
ADDR_TRANS: 377
REPLAY_LOAD: 534
NON_REPLAY_LOAD: 190495

cpu0->cpu0_STLB TOTAL        ACCESS:    4972970 HIT:    4965539 MISS:       7431 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4972970 HIT:    4965539 MISS:       7431 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 581.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9410622 HIT:    3739593 MISS:    5671029 MSHR_MERGE:     168631
cpu0->cpu0_L2C LOAD         ACCESS:    7502327 HIT:    2676206 MISS:    4826121 MSHR_MERGE:       5148
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1667567 HIT:     831464 MISS:     836103 MSHR_MERGE:     163483
cpu0->cpu0_L2C WRITE        ACCESS:     226211 HIT:     226129 MISS:         82 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14517 HIT:       5794 MISS:       8723 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1485859 ISSUED:    1485859 USEFUL:     465566 USELESS:      70415
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 67.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1093217 HIT:    1093217 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1093217 HIT:    1093217 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27354662 HIT:   18784503 MISS:    8570159 MSHR_MERGE:     871544
cpu0->cpu0_L1D LOAD         ACCESS:   26806082 HIT:   18450294 MISS:    8355788 MSHR_MERGE:     853461
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     258181 HIT:      58327 MISS:     199854 MSHR_MERGE:      18083
cpu0->cpu0_L1D WRITE        ACCESS:     275522 HIT:     275522 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14877 HIT:        360 MISS:      14517 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     258206 ISSUED:     258181 USEFUL:      40762 USELESS:     109142
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1093209 HIT:    1093209 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1093209 HIT:    1093209 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27081591 HIT:   21340341 MISS:    5741250 MSHR_MERGE:     768280
cpu0->cpu0_DTLB LOAD         ACCESS:   27081591 HIT:   21340341 MISS:    5741250 MSHR_MERGE:     768280
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.875 cycles
cpu0->LLC TOTAL        ACCESS:    5728050 HIT:    3195114 MISS:    2532936 MSHR_MERGE:       1127
cpu0->LLC LOAD         ACCESS:    4820968 HIT:    2893463 MISS:    1927505 MSHR_MERGE:        338
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     672619 HIT:      76130 MISS:     596489 MSHR_MERGE:        789
cpu0->LLC WRITE        ACCESS:     225740 HIT:     225179 MISS:        561 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8723 HIT:        342 MISS:       8381 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30188
  ROW_BUFFER_MISS:    2501033
  AVG DBUS CONGESTED CYCLE: 4.814
Channel 0 WQ ROW_BUFFER_HIT:      34513
  ROW_BUFFER_MISS:     184145
  FULL:          0
Channel 0 REFRESHES ISSUED:      23621

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       310372      1744643      2216030      1424385
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          720
  STLB miss resolved @ L2C                0            0            0            0        11588
  STLB miss resolved @ LLC                0            0            0            0          684
  STLB miss resolved @ MEM                0            0            0            0         8381

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 20:42:49] END   suite=gap trace=cc-13 (rc=0)
