Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 19 18:00:50 2020
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |              44 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+-----------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                  | m2/anode[7]_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG |                  | m2/count_reg[18]_0[0] |                1 |              1 |
|  clk_IBUF_BUFG | m2/p_0_in1_in    | m2/ca_i_1_n_0         |                1 |              1 |
|  clk_IBUF_BUFG |                  | m2/sel0[2]            |                2 |              4 |
|  clk_IBUF_BUFG |                  | m2/count_reg[18]_0[1] |                2 |              4 |
|  clk_IBUF_BUFG | m1/D2[3]_i_1_n_0 |                       |                2 |              4 |
|  clk_IBUF_BUFG | m1/D0[3]_i_2_n_0 | m1/D0                 |                2 |              4 |
|  clk_IBUF_BUFG | m1/D3[3]_i_1_n_0 |                       |                1 |              4 |
|  clk_IBUF_BUFG | m1/C             |                       |                1 |              4 |
|  clk_IBUF_BUFG | m1/D1[3]_i_1_n_0 |                       |                1 |              4 |
|  clk_IBUF_BUFG | m1/p_1_in        | m1/DC                 |                1 |              4 |
|  clk_IBUF_BUFG |                  | m2/ca_i_1_n_0         |                1 |              7 |
|  clk_IBUF_BUFG | m1/D3            |                       |                4 |             12 |
|  clk_IBUF_BUFG | m1/p_0_in        |                       |                4 |             16 |
|  clk_IBUF_BUFG |                  |                       |                8 |             27 |
+----------------+------------------+-----------------------+------------------+----------------+


