INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk20k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/School/Y1S2/EE2026/SoundDisplay/SoundDisplay.srcs/sim_1/new/clk20k_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk20k_sim
