<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.8.0 -->
<title>PageView64 Dynamic IA32e Paging Structure Explorer | hLunaaa</title>
<meta name="generator" content="Jekyll v4.4.1" />
<meta property="og:title" content="PageView64 Dynamic IA32e Paging Structure Explorer" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="For a long time I struggled to visualize IA32e paging structures in my head. I always viewed paging as redundant. You’d think paging redundant on modern systems. Indeed, it is possible to implement virtual addressing, protection and session spacing with identity mapping." />
<meta property="og:description" content="For a long time I struggled to visualize IA32e paging structures in my head. I always viewed paging as redundant. You’d think paging redundant on modern systems. Indeed, it is possible to implement virtual addressing, protection and session spacing with identity mapping." />
<link rel="canonical" href="http://localhost:4000/2025/04/17/PageView64.html" />
<meta property="og:url" content="http://localhost:4000/2025/04/17/PageView64.html" />
<meta property="og:site_name" content="hLunaaa" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2025-04-17T07:19:42+02:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="PageView64 Dynamic IA32e Paging Structure Explorer" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"BlogPosting","dateModified":"2025-04-17T07:19:42+02:00","datePublished":"2025-04-17T07:19:42+02:00","description":"For a long time I struggled to visualize IA32e paging structures in my head. I always viewed paging as redundant. You’d think paging redundant on modern systems. Indeed, it is possible to implement virtual addressing, protection and session spacing with identity mapping.","headline":"PageView64 Dynamic IA32e Paging Structure Explorer","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/2025/04/17/PageView64.html"},"url":"http://localhost:4000/2025/04/17/PageView64.html"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed.xml" title="hLunaaa" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">hLunaaa</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/about/">About</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <article class="post h-entry" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title p-name" itemprop="name headline">PageView64 Dynamic IA32e Paging Structure Explorer</h1>
    <p class="post-meta">
      <time class="dt-published" datetime="2025-04-17T07:19:42+02:00" itemprop="datePublished">Apr 17, 2025
      </time></p>
  </header>

  <div class="post-content e-content" itemprop="articleBody">
    <p>For a long time I struggled to visualize <code class="language-plaintext highlighter-rouge">IA32e</code> paging structures in my head. I always viewed paging as redundant. You’d think paging redundant on modern systems. Indeed, it is possible to implement virtual addressing, protection and session spacing with identity mapping.</p>

<p>The argument for memory efficiency is also not very convincing, but there aren’t many reasons for Microsoft to mess with things that already work well enough, not to mention that paging as a concept is more a vertical issue than just software alone.</p>

<p>From the malware perspective, acting on the underlying physical memory is far more powerful than using official <code class="language-plaintext highlighter-rouge">API</code> to adjust virtual memory. We are able to get around many of the restrictions placed on virtual memory. We can ignore session spacing and page protection. We can construct our own paging structures and allocate memory hidden from the <code class="language-plaintext highlighter-rouge">Virtual Address Descriptor</code> or <code class="language-plaintext highlighter-rouge">VAD</code>.</p>

<p>The following diagram describes the layout of an <code class="language-plaintext highlighter-rouge">IA32e</code> virtual address.</p>

<p><img src="/assets/4_level_paging.png" alt="IA32e Paging Overview" /></p>

<p>Each page table is a list of <code class="language-plaintext highlighter-rouge">512</code> addresses. The first <code class="language-plaintext highlighter-rouge">256</code> are reserved for user addresses. There are four page tables. Also consider that <code class="language-plaintext highlighter-rouge">512 * sizeof(uintptr_t) == PAGE_SIZE</code>. The base physical address of the <code class="language-plaintext highlighter-rouge">PML4</code> is described by <code class="language-plaintext highlighter-rouge">EPROCESS.DirectoryTableBase</code>.</p>

<p>Paging relates to session spacing. When a thread goes from one address space to another via <code class="language-plaintext highlighter-rouge">SwapContext</code>, the <code class="language-plaintext highlighter-rouge">CR3</code> is set. When the <code class="language-plaintext highlighter-rouge">CPU</code> wants to translate a physical address, it first checks if the translation already exists in the <code class="language-plaintext highlighter-rouge">Translation Lookaside Buffer</code> or <code class="language-plaintext highlighter-rouge">TLB</code>. If no translation exists, it walks the page tables.</p>

<p>As a sidenote, you can flush the <code class="language-plaintext highlighter-rouge">TLB</code> by toggling the <code class="language-plaintext highlighter-rouge">CR4.PGE</code> bit or firing the <code class="language-plaintext highlighter-rouge">INVLPG</code> instruction. User mode applications can use <code class="language-plaintext highlighter-rouge">SwitchToThread()</code> to force a context switch.</p>

<p>A word on naming conventions. Four-level paging is implemented in both <code class="language-plaintext highlighter-rouge">IA32e</code> and <code class="language-plaintext highlighter-rouge">AMD64</code>, but with different naming schemes. This often leads to confusion. In this paper we simplify to <code class="language-plaintext highlighter-rouge">PML4</code>, <code class="language-plaintext highlighter-rouge">PML3</code>, <code class="language-plaintext highlighter-rouge">PML2</code> and <code class="language-plaintext highlighter-rouge">PML1</code>.</p>

<p>We translate by walking down the chain.</p>

<figure class="highlight"><pre><code class="language-c--" data-lang="c++"><span class="cp">#define _pfn_to_page(pfn) (pfn &lt;&lt; _page_shift)
</span>
<span class="n">u8</span><span class="o">*</span> <span class="nf">vtop</span><span class="p">(</span><span class="n">EPROCESS</span><span class="o">*</span> <span class="n">proc</span><span class="p">,</span> <span class="n">virt_addr_t</span> <span class="n">va</span><span class="p">)</span>
<span class="p">{</span>
  <span class="c1">// read from proc, but if it is currentproc we can obv __readcr3</span>
  <span class="c1">// procs can also obscure the DirectoryTableBase with tricks</span>
  <span class="n">pml4e_t</span> <span class="n">pml4e</span> <span class="o">=</span> <span class="n">read</span><span class="o">&lt;</span><span class="n">pml4e_t</span><span class="o">&gt;</span><span class="p">(</span><span class="n">_pfn_to_page</span><span class="p">(</span><span class="n">proc</span><span class="o">-&gt;</span><span class="n">DirectoryTableBase</span><span class="p">.</span><span class="n">pfn</span><span class="p">)</span> <span class="o">+</span> <span class="n">va</span><span class="p">.</span><span class="n">pml4_idx</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pml4e_t</span><span class="p">));</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pml4e</span><span class="p">.</span><span class="n">present</span><span class="p">)</span>
    <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
  
  <span class="n">pml3e_t</span> <span class="n">pml3e</span> <span class="o">=</span> <span class="n">read</span><span class="o">&lt;</span><span class="n">pml3e_t</span><span class="o">&gt;</span><span class="p">(</span><span class="n">_pfn_to_page</span><span class="p">(</span><span class="n">pml4e</span><span class="p">.</span><span class="n">pfn</span><span class="p">)</span> <span class="o">+</span> <span class="n">va</span><span class="p">.</span><span class="n">pml3_idx</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pml3e_t</span><span class="p">))</span><span class="o">&gt;</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pml3e</span><span class="p">.</span><span class="n">present</span><span class="p">)</span>
    <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

  <span class="n">pml2e_t</span> <span class="n">pml2e</span> <span class="o">=</span> <span class="n">read</span><span class="o">&lt;</span><span class="n">pml2e_t</span><span class="o">&gt;</span><span class="p">(</span><span class="n">_pfn_to_page</span><span class="p">(</span><span class="n">pml3e</span><span class="p">.</span><span class="n">pfn</span><span class="p">)</span> <span class="o">+</span> <span class="n">va</span><span class="p">.</span><span class="n">pml2_idx</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pml2e_t</span><span class="p">))</span><span class="o">&gt;</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pml2e</span><span class="p">.</span><span class="n">present</span><span class="p">)</span>
    <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

  <span class="n">pml1e_t</span> <span class="n">pml1e</span> <span class="o">=</span> <span class="n">read</span><span class="o">&lt;</span><span class="n">pml1e_t</span><span class="o">&gt;</span><span class="p">(</span><span class="n">_pfn_to_page</span><span class="p">(</span><span class="n">pml2e</span><span class="p">.</span><span class="n">pfn</span><span class="p">)</span> <span class="o">+</span> <span class="n">va</span><span class="p">.</span><span class="n">pml1_idx</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pml1e_t</span><span class="p">))</span><span class="o">&gt;</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pml1e</span><span class="p">.</span><span class="n">present</span><span class="p">)</span>
    <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
  
  <span class="c1">// finally return pfn + page offset...</span>
  <span class="k">return</span> <span class="p">(</span><span class="n">u8</span><span class="o">*</span><span class="p">)(</span><span class="n">_pfn_to_page</span><span class="p">(</span><span class="n">pml1e</span><span class="p">.</span><span class="n">pfn</span><span class="p">)</span> <span class="o">+</span> <span class="n">va</span><span class="p">.</span><span class="n">offset</span><span class="p">);</span>
<span class="p">}</span></code></pre></figure>

<p>Both <code class="language-plaintext highlighter-rouge">PML3</code> and <code class="language-plaintext highlighter-rouge">PML2</code> can have large page entries, describing <code class="language-plaintext highlighter-rouge">1GB</code> and <code class="language-plaintext highlighter-rouge">2MB</code> pages respectively if <code class="language-plaintext highlighter-rouge">HKLM\SYSTEM\CurrentControlSet\Control\Session Manager\Memory Management\LargePageDrivers</code> is set. This is all outlined in my <a href="https://gist.github.com/hLunaaa/f23a48775bbe5425b4825eefcebf1197">header file.</a> We call these <code class="language-plaintext highlighter-rouge">PML3e_LARGE</code> and <code class="language-plaintext highlighter-rouge">PML2e_LARGE</code>. So in page table <code class="language-plaintext highlighter-rouge">PML3</code>, entries can describe the <code class="language-plaintext highlighter-rouge">PML2</code> or a <code class="language-plaintext highlighter-rouge">1GB</code> page directly. Similarly, entries in <code class="language-plaintext highlighter-rouge">PML2</code> might describe the <code class="language-plaintext highlighter-rouge">PML1</code> or a <code class="language-plaintext highlighter-rouge">2MB</code> page directly. We can check for large page by checking the <code class="language-plaintext highlighter-rouge">PageSize == 1</code> bit. I leave large page translation as an exercise to the reader.</p>

<p><code class="language-plaintext highlighter-rouge">PageView64</code> was created to visualize these structures. The program consists of the <code class="language-plaintext highlighter-rouge">PageView64.sys</code> driver and <code class="language-plaintext highlighter-rouge">PageView64.exe</code> client. The driver calls <code class="language-plaintext highlighter-rouge">MmCopyMemory</code> on <code class="language-plaintext highlighter-rouge">IRP</code>. We send the process ID and receive the <code class="language-plaintext highlighter-rouge">4KB</code> page tables. The client uses <code class="language-plaintext highlighter-rouge">ImGui</code> with <code class="language-plaintext highlighter-rouge">SFML</code>.</p>

<video width="100%" controls="controls"><source src="/assets/PageView64.mp4" /></video>

  </div><a class="u-url" href="/2025/04/17/PageView64.html" hidden></a>
</article>

      </div>
    </main></body>

</html>
