// Seed: 3886102893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7, id_8;
  assign id_2 = 1 && 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  module_0(
      id_3, id_1, id_3, id_6
  );
  nor (id_4, id_6, id_5, id_1, id_3);
  wire id_7 = id_7;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
