"c:\My_Designs\ESE345Project\src\testbench.vhd" VHDL add 1 0 0 -02
. . 0 0 0