DECL|ADC0CAL0|member|__IM uint32_t ADC0CAL0; /**< ADC0 calibration register 0 */
DECL|ADC0CAL1|member|__IM uint32_t ADC0CAL1; /**< ADC0 calibration register 1 */
DECL|ADC0CAL2|member|__IM uint32_t ADC0CAL2; /**< ADC0 calibration register 2 */
DECL|ADC0CAL3|member|__IM uint32_t ADC0CAL3; /**< ADC0 calibration register 3 */
DECL|AUXHFRCOCAL0|member|__IM uint32_t AUXHFRCOCAL0; /**< AUXHFRCO Calibration Register (4 MHz) */
DECL|AUXHFRCOCAL10|member|__IM uint32_t AUXHFRCOCAL10; /**< AUXHFRCO Calibration Register (26 MHz) */
DECL|AUXHFRCOCAL11|member|__IM uint32_t AUXHFRCOCAL11; /**< AUXHFRCO Calibration Register (32 MHz) */
DECL|AUXHFRCOCAL12|member|__IM uint32_t AUXHFRCOCAL12; /**< AUXHFRCO Calibration Register (38 MHz) */
DECL|AUXHFRCOCAL3|member|__IM uint32_t AUXHFRCOCAL3; /**< AUXHFRCO Calibration Register (7 MHz) */
DECL|AUXHFRCOCAL6|member|__IM uint32_t AUXHFRCOCAL6; /**< AUXHFRCO Calibration Register (13 MHz) */
DECL|AUXHFRCOCAL7|member|__IM uint32_t AUXHFRCOCAL7; /**< AUXHFRCO Calibration Register (16 MHz) */
DECL|AUXHFRCOCAL8|member|__IM uint32_t AUXHFRCOCAL8; /**< AUXHFRCO Calibration Register (19 MHz) */
DECL|CAL|member|__IM uint32_t CAL; /**< CRC of DI-page and calibration temperature */
DECL|CUSTOMINFO|member|__IM uint32_t CUSTOMINFO; /**< Custom information */
DECL|DCDCLNVCTRL0|member|__IM uint32_t DCDCLNVCTRL0; /**< DCDC Low-noise VREF Trim Register 0 */
DECL|DCDCLPCMPHYSSEL0|member|__IM uint32_t DCDCLPCMPHYSSEL0; /**< DCDC LPCMPHYSSEL Trim Register 0 */
DECL|DCDCLPCMPHYSSEL1|member|__IM uint32_t DCDCLPCMPHYSSEL1; /**< DCDC LPCMPHYSSEL Trim Register 1 */
DECL|DCDCLPVCTRL0|member|__IM uint32_t DCDCLPVCTRL0; /**< DCDC Low-power VREF Trim Register 0 */
DECL|DCDCLPVCTRL1|member|__IM uint32_t DCDCLPVCTRL1; /**< DCDC Low-power VREF Trim Register 1 */
DECL|DCDCLPVCTRL2|member|__IM uint32_t DCDCLPVCTRL2; /**< DCDC Low-power VREF Trim Register 2 */
DECL|DCDCLPVCTRL3|member|__IM uint32_t DCDCLPVCTRL3; /**< DCDC Low-power VREF Trim Register 3 */
DECL|DEVINFOREV|member|__IM uint32_t DEVINFOREV; /**< Device information page revision */
DECL|DEVINFO_EXTINFO_CONNECTION_NONE|macro|DEVINFO_EXTINFO_CONNECTION_NONE
DECL|DEVINFO_EXTINFO_CONNECTION_SPI|macro|DEVINFO_EXTINFO_CONNECTION_SPI
DECL|DEVINFO_EXTINFO_REV_NONE|macro|DEVINFO_EXTINFO_REV_NONE
DECL|DEVINFO_EXTINFO_REV_REV1|macro|DEVINFO_EXTINFO_REV_REV1
DECL|DEVINFO_EXTINFO_TYPE_AT25S041|macro|DEVINFO_EXTINFO_TYPE_AT25S041
DECL|DEVINFO_EXTINFO_TYPE_IS25LQ040B|macro|DEVINFO_EXTINFO_TYPE_IS25LQ040B
DECL|DEVINFO_EXTINFO_TYPE_NONE|macro|DEVINFO_EXTINFO_TYPE_NONE
DECL|DEVINFO_MEMINFO_PKGTYPE_QFN|macro|DEVINFO_MEMINFO_PKGTYPE_QFN
DECL|DEVINFO_MEMINFO_PKGTYPE_QFP|macro|DEVINFO_MEMINFO_PKGTYPE_QFP
DECL|DEVINFO_MEMINFO_PKGTYPE_WLCSP|macro|DEVINFO_MEMINFO_PKGTYPE_WLCSP
DECL|DEVINFO_MEMINFO_TEMPGRADE_N0TO70|macro|DEVINFO_MEMINFO_TEMPGRADE_N0TO70
DECL|DEVINFO_MEMINFO_TEMPGRADE_N40TO105|macro|DEVINFO_MEMINFO_TEMPGRADE_N40TO105
DECL|DEVINFO_MEMINFO_TEMPGRADE_N40TO125|macro|DEVINFO_MEMINFO_TEMPGRADE_N40TO125
DECL|DEVINFO_MEMINFO_TEMPGRADE_N40TO85|macro|DEVINFO_MEMINFO_TEMPGRADE_N40TO85
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32GG|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32GG
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32G|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32G
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32HG|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32HG
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32JG12B|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32JG12B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32JG13B|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32JG13B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32LG|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32LG
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32PG12B|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32PG12B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32PG13B|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32PG13B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32TG|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32TG
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32WG|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32WG
DECL|DEVINFO_PART_DEVICE_FAMILY_EFM32ZG|macro|DEVINFO_PART_DEVICE_FAMILY_EFM32ZG
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG12B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG12B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG12P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG12P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG12V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG12V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG13B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG13B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG13P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG13P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG13V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG13V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG12B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG12B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG12P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG12P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG12V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG12V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG13B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG13B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG13P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG13P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG13V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG13V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG12B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG12B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG12P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG12P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG12V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG12V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG13B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG13B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG13P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG13P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG13V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG13V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V
DECL|DEVINFO_PART_DEVICE_FAMILY_EFR32MG2P|macro|DEVINFO_PART_DEVICE_FAMILY_EFR32MG2P
DECL|DEVINFO_PART_DEVICE_FAMILY_EZR32HG|macro|DEVINFO_PART_DEVICE_FAMILY_EZR32HG
DECL|DEVINFO_PART_DEVICE_FAMILY_EZR32LG|macro|DEVINFO_PART_DEVICE_FAMILY_EZR32LG
DECL|DEVINFO_PART_DEVICE_FAMILY_EZR32WG|macro|DEVINFO_PART_DEVICE_FAMILY_EZR32WG
DECL|DEVINFO_PART_DEVICE_FAMILY_GG|macro|DEVINFO_PART_DEVICE_FAMILY_GG
DECL|DEVINFO_PART_DEVICE_FAMILY_G|macro|DEVINFO_PART_DEVICE_FAMILY_G
DECL|DEVINFO_PART_DEVICE_FAMILY_HG|macro|DEVINFO_PART_DEVICE_FAMILY_HG
DECL|DEVINFO_PART_DEVICE_FAMILY_LG|macro|DEVINFO_PART_DEVICE_FAMILY_LG
DECL|DEVINFO_PART_DEVICE_FAMILY_TG|macro|DEVINFO_PART_DEVICE_FAMILY_TG
DECL|DEVINFO_PART_DEVICE_FAMILY_WG|macro|DEVINFO_PART_DEVICE_FAMILY_WG
DECL|DEVINFO_PART_DEVICE_FAMILY_ZG|macro|DEVINFO_PART_DEVICE_FAMILY_ZG
DECL|DEVINFO_TypeDef|typedef|} DEVINFO_TypeDef; /** @} */
DECL|EMUTEMP|member|__IM uint32_t EMUTEMP; /**< EMU Temperature Calibration Information */
DECL|EUI48H|member|__IM uint32_t EUI48H; /**< OUI */
DECL|EUI48L|member|__IM uint32_t EUI48L; /**< EUI48 OUI and Unique identifier */
DECL|EXTINFO|member|__IM uint32_t EXTINFO; /**< External Component description */
DECL|HFRCOCAL0|member|__IM uint32_t HFRCOCAL0; /**< HFRCO Calibration Register (4 MHz) */
DECL|HFRCOCAL10|member|__IM uint32_t HFRCOCAL10; /**< HFRCO Calibration Register (26 MHz) */
DECL|HFRCOCAL11|member|__IM uint32_t HFRCOCAL11; /**< HFRCO Calibration Register (32 MHz) */
DECL|HFRCOCAL12|member|__IM uint32_t HFRCOCAL12; /**< HFRCO Calibration Register (38 MHz) */
DECL|HFRCOCAL3|member|__IM uint32_t HFRCOCAL3; /**< HFRCO Calibration Register (7 MHz) */
DECL|HFRCOCAL6|member|__IM uint32_t HFRCOCAL6; /**< HFRCO Calibration Register (13 MHz) */
DECL|HFRCOCAL7|member|__IM uint32_t HFRCOCAL7; /**< HFRCO Calibration Register (16 MHz) */
DECL|HFRCOCAL8|member|__IM uint32_t HFRCOCAL8; /**< HFRCO Calibration Register (19 MHz) */
DECL|IDAC0CAL0|member|__IM uint32_t IDAC0CAL0; /**< IDAC0 Calibration Register 0 */
DECL|IDAC0CAL1|member|__IM uint32_t IDAC0CAL1; /**< IDAC0 Calibration Register 1 */
DECL|MEMINFO|member|__IM uint32_t MEMINFO; /**< Flash page size and misc. chip information */
DECL|MSIZE|member|__IM uint32_t MSIZE; /**< Flash and SRAM Memory size in kB */
DECL|PART|member|__IM uint32_t PART; /**< Part description */
DECL|RESERVED0|member|uint32_t RESERVED0[7]; /**< Reserved for future use **/
DECL|RESERVED10|member|uint32_t RESERVED10[2]; /**< Reserved for future use **/
DECL|RESERVED11|member|uint32_t RESERVED11[1]; /**< Reserved for future use **/
DECL|RESERVED12|member|uint32_t RESERVED12[11]; /**< Reserved for future use **/
DECL|RESERVED13|member|uint32_t RESERVED13[3]; /**< Reserved for future use **/
DECL|RESERVED14|member|uint32_t RESERVED14[2]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[1]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[2]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[2]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[4]; /**< Reserved for future use **/
DECL|RESERVED5|member|uint32_t RESERVED5[2]; /**< Reserved for future use **/
DECL|RESERVED6|member|uint32_t RESERVED6[2]; /**< Reserved for future use **/
DECL|RESERVED7|member|uint32_t RESERVED7[1]; /**< Reserved for future use **/
DECL|RESERVED8|member|uint32_t RESERVED8[11]; /**< Reserved for future use **/
DECL|RESERVED9|member|uint32_t RESERVED9[2]; /**< Reserved for future use **/
DECL|UNIQUEH|member|__IM uint32_t UNIQUEH; /**< High 32 bits of device unique number */
DECL|UNIQUEL|member|__IM uint32_t UNIQUEL; /**< Low 32 bits of device unique number */
DECL|VMONCAL0|member|__IM uint32_t VMONCAL0; /**< VMON Calibration Register 0 */
DECL|VMONCAL1|member|__IM uint32_t VMONCAL1; /**< VMON Calibration Register 1 */
DECL|VMONCAL2|member|__IM uint32_t VMONCAL2; /**< VMON Calibration Register 2 */
DECL|_DEVINFO_ADC0CAL0_GAIN1V25_MASK|macro|_DEVINFO_ADC0CAL0_GAIN1V25_MASK
DECL|_DEVINFO_ADC0CAL0_GAIN1V25_SHIFT|macro|_DEVINFO_ADC0CAL0_GAIN1V25_SHIFT
DECL|_DEVINFO_ADC0CAL0_GAIN2V5_MASK|macro|_DEVINFO_ADC0CAL0_GAIN2V5_MASK
DECL|_DEVINFO_ADC0CAL0_GAIN2V5_SHIFT|macro|_DEVINFO_ADC0CAL0_GAIN2V5_SHIFT
DECL|_DEVINFO_ADC0CAL0_MASK|macro|_DEVINFO_ADC0CAL0_MASK
DECL|_DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_MASK|macro|_DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_MASK
DECL|_DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_SHIFT|macro|_DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_SHIFT
DECL|_DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_MASK|macro|_DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_MASK
DECL|_DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_SHIFT|macro|_DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_SHIFT
DECL|_DEVINFO_ADC0CAL0_OFFSET1V25_MASK|macro|_DEVINFO_ADC0CAL0_OFFSET1V25_MASK
DECL|_DEVINFO_ADC0CAL0_OFFSET1V25_SHIFT|macro|_DEVINFO_ADC0CAL0_OFFSET1V25_SHIFT
DECL|_DEVINFO_ADC0CAL0_OFFSET2V5_MASK|macro|_DEVINFO_ADC0CAL0_OFFSET2V5_MASK
DECL|_DEVINFO_ADC0CAL0_OFFSET2V5_SHIFT|macro|_DEVINFO_ADC0CAL0_OFFSET2V5_SHIFT
DECL|_DEVINFO_ADC0CAL1_GAIN5VDIFF_MASK|macro|_DEVINFO_ADC0CAL1_GAIN5VDIFF_MASK
DECL|_DEVINFO_ADC0CAL1_GAIN5VDIFF_SHIFT|macro|_DEVINFO_ADC0CAL1_GAIN5VDIFF_SHIFT
DECL|_DEVINFO_ADC0CAL1_GAINVDD_MASK|macro|_DEVINFO_ADC0CAL1_GAINVDD_MASK
DECL|_DEVINFO_ADC0CAL1_GAINVDD_SHIFT|macro|_DEVINFO_ADC0CAL1_GAINVDD_SHIFT
DECL|_DEVINFO_ADC0CAL1_MASK|macro|_DEVINFO_ADC0CAL1_MASK
DECL|_DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_MASK|macro|_DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_MASK
DECL|_DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_SHIFT|macro|_DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_SHIFT
DECL|_DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK|macro|_DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK
DECL|_DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_SHIFT|macro|_DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_SHIFT
DECL|_DEVINFO_ADC0CAL1_OFFSET5VDIFF_MASK|macro|_DEVINFO_ADC0CAL1_OFFSET5VDIFF_MASK
DECL|_DEVINFO_ADC0CAL1_OFFSET5VDIFF_SHIFT|macro|_DEVINFO_ADC0CAL1_OFFSET5VDIFF_SHIFT
DECL|_DEVINFO_ADC0CAL1_OFFSETVDD_MASK|macro|_DEVINFO_ADC0CAL1_OFFSETVDD_MASK
DECL|_DEVINFO_ADC0CAL1_OFFSETVDD_SHIFT|macro|_DEVINFO_ADC0CAL1_OFFSETVDD_SHIFT
DECL|_DEVINFO_ADC0CAL2_MASK|macro|_DEVINFO_ADC0CAL2_MASK
DECL|_DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_MASK|macro|_DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_MASK
DECL|_DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_SHIFT|macro|_DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_SHIFT
DECL|_DEVINFO_ADC0CAL2_OFFSET2XVDD_MASK|macro|_DEVINFO_ADC0CAL2_OFFSET2XVDD_MASK
DECL|_DEVINFO_ADC0CAL2_OFFSET2XVDD_SHIFT|macro|_DEVINFO_ADC0CAL2_OFFSET2XVDD_SHIFT
DECL|_DEVINFO_ADC0CAL3_MASK|macro|_DEVINFO_ADC0CAL3_MASK
DECL|_DEVINFO_ADC0CAL3_TEMPREAD1V25_MASK|macro|_DEVINFO_ADC0CAL3_TEMPREAD1V25_MASK
DECL|_DEVINFO_ADC0CAL3_TEMPREAD1V25_SHIFT|macro|_DEVINFO_ADC0CAL3_TEMPREAD1V25_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL0_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL0_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL0_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL0_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL0_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL0_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_MASK|macro|_DEVINFO_AUXHFRCOCAL0_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL0_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL0_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL10_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL10_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL10_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL10_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL10_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL10_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_MASK|macro|_DEVINFO_AUXHFRCOCAL10_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL10_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL10_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL10_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL10_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL10_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL11_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL11_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL11_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL11_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL11_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL11_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_MASK|macro|_DEVINFO_AUXHFRCOCAL11_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL11_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL11_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL11_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL11_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL11_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL12_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL12_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL12_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL12_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL12_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL12_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_MASK|macro|_DEVINFO_AUXHFRCOCAL12_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL12_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL12_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL12_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL12_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL12_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL3_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL3_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL3_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL3_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL3_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL3_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_MASK|macro|_DEVINFO_AUXHFRCOCAL3_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL3_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL3_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL3_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL3_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL3_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL6_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL6_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL6_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL6_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL6_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL6_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_MASK|macro|_DEVINFO_AUXHFRCOCAL6_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL6_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL6_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL6_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL6_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL6_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL7_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL7_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL7_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL7_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL7_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL7_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_MASK|macro|_DEVINFO_AUXHFRCOCAL7_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL7_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL7_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL7_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL7_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL7_VREFTC_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_CLKDIV_MASK|macro|_DEVINFO_AUXHFRCOCAL8_CLKDIV_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_CLKDIV_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_CLKDIV_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_CMPBIAS_MASK|macro|_DEVINFO_AUXHFRCOCAL8_CMPBIAS_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_CMPBIAS_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_CMPBIAS_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_FINETUNINGEN_MASK|macro|_DEVINFO_AUXHFRCOCAL8_FINETUNINGEN_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_FINETUNINGEN_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_FINETUNINGEN_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_FINETUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL8_FINETUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_FINETUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_FINETUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_FREQRANGE_MASK|macro|_DEVINFO_AUXHFRCOCAL8_FREQRANGE_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_FREQRANGE_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_FREQRANGE_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_LDOHP_MASK|macro|_DEVINFO_AUXHFRCOCAL8_LDOHP_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_LDOHP_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_LDOHP_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_MASK|macro|_DEVINFO_AUXHFRCOCAL8_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_TUNING_MASK|macro|_DEVINFO_AUXHFRCOCAL8_TUNING_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_TUNING_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_TUNING_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL8_VREFTC_MASK|macro|_DEVINFO_AUXHFRCOCAL8_VREFTC_MASK
DECL|_DEVINFO_AUXHFRCOCAL8_VREFTC_SHIFT|macro|_DEVINFO_AUXHFRCOCAL8_VREFTC_SHIFT
DECL|_DEVINFO_CAL_CRC_MASK|macro|_DEVINFO_CAL_CRC_MASK
DECL|_DEVINFO_CAL_CRC_SHIFT|macro|_DEVINFO_CAL_CRC_SHIFT
DECL|_DEVINFO_CAL_MASK|macro|_DEVINFO_CAL_MASK
DECL|_DEVINFO_CAL_TEMP_MASK|macro|_DEVINFO_CAL_TEMP_MASK
DECL|_DEVINFO_CAL_TEMP_SHIFT|macro|_DEVINFO_CAL_TEMP_SHIFT
DECL|_DEVINFO_CUSTOMINFO_MASK|macro|_DEVINFO_CUSTOMINFO_MASK
DECL|_DEVINFO_CUSTOMINFO_PARTNO_MASK|macro|_DEVINFO_CUSTOMINFO_PARTNO_MASK
DECL|_DEVINFO_CUSTOMINFO_PARTNO_SHIFT|macro|_DEVINFO_CUSTOMINFO_PARTNO_SHIFT
DECL|_DEVINFO_DCDCLNVCTRL0_1V2LNATT0_MASK|macro|_DEVINFO_DCDCLNVCTRL0_1V2LNATT0_MASK
DECL|_DEVINFO_DCDCLNVCTRL0_1V2LNATT0_SHIFT|macro|_DEVINFO_DCDCLNVCTRL0_1V2LNATT0_SHIFT
DECL|_DEVINFO_DCDCLNVCTRL0_1V8LNATT0_MASK|macro|_DEVINFO_DCDCLNVCTRL0_1V8LNATT0_MASK
DECL|_DEVINFO_DCDCLNVCTRL0_1V8LNATT0_SHIFT|macro|_DEVINFO_DCDCLNVCTRL0_1V8LNATT0_SHIFT
DECL|_DEVINFO_DCDCLNVCTRL0_1V8LNATT1_MASK|macro|_DEVINFO_DCDCLNVCTRL0_1V8LNATT1_MASK
DECL|_DEVINFO_DCDCLNVCTRL0_1V8LNATT1_SHIFT|macro|_DEVINFO_DCDCLNVCTRL0_1V8LNATT1_SHIFT
DECL|_DEVINFO_DCDCLNVCTRL0_3V0LNATT1_MASK|macro|_DEVINFO_DCDCLNVCTRL0_3V0LNATT1_MASK
DECL|_DEVINFO_DCDCLNVCTRL0_3V0LNATT1_SHIFT|macro|_DEVINFO_DCDCLNVCTRL0_3V0LNATT1_SHIFT
DECL|_DEVINFO_DCDCLNVCTRL0_MASK|macro|_DEVINFO_DCDCLNVCTRL0_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT0_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT0_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT0_SHIFT|macro|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT0_SHIFT
DECL|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT1_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT1_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT1_SHIFT|macro|_DEVINFO_DCDCLPCMPHYSSEL0_LPCMPHYSSELLPATT1_SHIFT
DECL|_DEVINFO_DCDCLPCMPHYSSEL0_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL0_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS0_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS0_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS0_SHIFT|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS0_SHIFT
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS1_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS1_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS1_SHIFT|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS1_SHIFT
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS2_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS2_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS2_SHIFT|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS2_SHIFT
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS3_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS3_MASK
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS3_SHIFT|macro|_DEVINFO_DCDCLPCMPHYSSEL1_LPCMPHYSSELLPCMPBIAS3_SHIFT
DECL|_DEVINFO_DCDCLPCMPHYSSEL1_MASK|macro|_DEVINFO_DCDCLPCMPHYSSEL1_MASK
DECL|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS0_MASK|macro|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS0_MASK
DECL|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS0_SHIFT|macro|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS0_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS1_MASK|macro|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS1_MASK
DECL|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS1_SHIFT|macro|_DEVINFO_DCDCLPVCTRL0_1V2LPATT0LPCMPBIAS1_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS0_MASK|macro|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS0_MASK
DECL|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS0_SHIFT|macro|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS0_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS1_MASK|macro|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS1_MASK
DECL|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS1_SHIFT|macro|_DEVINFO_DCDCLPVCTRL0_1V8LPATT0LPCMPBIAS1_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL0_MASK|macro|_DEVINFO_DCDCLPVCTRL0_MASK
DECL|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS2_MASK|macro|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS2_MASK
DECL|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS2_SHIFT|macro|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS2_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS3_MASK|macro|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS3_MASK
DECL|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS3_SHIFT|macro|_DEVINFO_DCDCLPVCTRL1_1V2LPATT0LPCMPBIAS3_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS2_MASK|macro|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS2_MASK
DECL|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS2_SHIFT|macro|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS2_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS3_MASK|macro|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS3_MASK
DECL|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS3_SHIFT|macro|_DEVINFO_DCDCLPVCTRL1_1V8LPATT0LPCMPBIAS3_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL1_MASK|macro|_DEVINFO_DCDCLPVCTRL1_MASK
DECL|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS0_MASK|macro|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS0_MASK
DECL|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS0_SHIFT|macro|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS0_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS1_MASK|macro|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS1_MASK
DECL|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS1_SHIFT|macro|_DEVINFO_DCDCLPVCTRL2_1V8LPATT1LPCMPBIAS1_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS0_MASK|macro|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS0_MASK
DECL|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS0_SHIFT|macro|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS0_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS1_MASK|macro|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS1_MASK
DECL|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS1_SHIFT|macro|_DEVINFO_DCDCLPVCTRL2_3V0LPATT1LPCMPBIAS1_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL2_MASK|macro|_DEVINFO_DCDCLPVCTRL2_MASK
DECL|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS2_MASK|macro|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS2_MASK
DECL|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS2_SHIFT|macro|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS2_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS3_MASK|macro|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS3_MASK
DECL|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS3_SHIFT|macro|_DEVINFO_DCDCLPVCTRL3_1V8LPATT1LPCMPBIAS3_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS2_MASK|macro|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS2_MASK
DECL|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS2_SHIFT|macro|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS2_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS3_MASK|macro|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS3_MASK
DECL|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS3_SHIFT|macro|_DEVINFO_DCDCLPVCTRL3_3V0LPATT1LPCMPBIAS3_SHIFT
DECL|_DEVINFO_DCDCLPVCTRL3_MASK|macro|_DEVINFO_DCDCLPVCTRL3_MASK
DECL|_DEVINFO_DEVINFOREV_DEVINFOREV_MASK|macro|_DEVINFO_DEVINFOREV_DEVINFOREV_MASK
DECL|_DEVINFO_DEVINFOREV_DEVINFOREV_SHIFT|macro|_DEVINFO_DEVINFOREV_DEVINFOREV_SHIFT
DECL|_DEVINFO_DEVINFOREV_MASK|macro|_DEVINFO_DEVINFOREV_MASK
DECL|_DEVINFO_EMUTEMP_EMUTEMPROOM_MASK|macro|_DEVINFO_EMUTEMP_EMUTEMPROOM_MASK
DECL|_DEVINFO_EMUTEMP_EMUTEMPROOM_SHIFT|macro|_DEVINFO_EMUTEMP_EMUTEMPROOM_SHIFT
DECL|_DEVINFO_EMUTEMP_MASK|macro|_DEVINFO_EMUTEMP_MASK
DECL|_DEVINFO_EUI48H_MASK|macro|_DEVINFO_EUI48H_MASK
DECL|_DEVINFO_EUI48H_OUI48H_MASK|macro|_DEVINFO_EUI48H_OUI48H_MASK
DECL|_DEVINFO_EUI48H_OUI48H_SHIFT|macro|_DEVINFO_EUI48H_OUI48H_SHIFT
DECL|_DEVINFO_EUI48L_MASK|macro|_DEVINFO_EUI48L_MASK
DECL|_DEVINFO_EUI48L_OUI48L_MASK|macro|_DEVINFO_EUI48L_OUI48L_MASK
DECL|_DEVINFO_EUI48L_OUI48L_SHIFT|macro|_DEVINFO_EUI48L_OUI48L_SHIFT
DECL|_DEVINFO_EUI48L_UNIQUEID_MASK|macro|_DEVINFO_EUI48L_UNIQUEID_MASK
DECL|_DEVINFO_EUI48L_UNIQUEID_SHIFT|macro|_DEVINFO_EUI48L_UNIQUEID_SHIFT
DECL|_DEVINFO_EXTINFO_CONNECTION_MASK|macro|_DEVINFO_EXTINFO_CONNECTION_MASK
DECL|_DEVINFO_EXTINFO_CONNECTION_NONE|macro|_DEVINFO_EXTINFO_CONNECTION_NONE
DECL|_DEVINFO_EXTINFO_CONNECTION_SHIFT|macro|_DEVINFO_EXTINFO_CONNECTION_SHIFT
DECL|_DEVINFO_EXTINFO_CONNECTION_SPI|macro|_DEVINFO_EXTINFO_CONNECTION_SPI
DECL|_DEVINFO_EXTINFO_MASK|macro|_DEVINFO_EXTINFO_MASK
DECL|_DEVINFO_EXTINFO_REV_MASK|macro|_DEVINFO_EXTINFO_REV_MASK
DECL|_DEVINFO_EXTINFO_REV_NONE|macro|_DEVINFO_EXTINFO_REV_NONE
DECL|_DEVINFO_EXTINFO_REV_REV1|macro|_DEVINFO_EXTINFO_REV_REV1
DECL|_DEVINFO_EXTINFO_REV_SHIFT|macro|_DEVINFO_EXTINFO_REV_SHIFT
DECL|_DEVINFO_EXTINFO_TYPE_AT25S041|macro|_DEVINFO_EXTINFO_TYPE_AT25S041
DECL|_DEVINFO_EXTINFO_TYPE_IS25LQ040B|macro|_DEVINFO_EXTINFO_TYPE_IS25LQ040B
DECL|_DEVINFO_EXTINFO_TYPE_MASK|macro|_DEVINFO_EXTINFO_TYPE_MASK
DECL|_DEVINFO_EXTINFO_TYPE_NONE|macro|_DEVINFO_EXTINFO_TYPE_NONE
DECL|_DEVINFO_EXTINFO_TYPE_SHIFT|macro|_DEVINFO_EXTINFO_TYPE_SHIFT
DECL|_DEVINFO_HFRCOCAL0_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL0_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL0_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL0_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL0_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL0_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL0_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL0_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL0_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL0_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL0_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL0_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL0_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL0_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL0_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL0_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL0_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL0_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL0_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL0_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL0_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL0_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL0_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL0_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL0_MASK|macro|_DEVINFO_HFRCOCAL0_MASK
DECL|_DEVINFO_HFRCOCAL0_TUNING_MASK|macro|_DEVINFO_HFRCOCAL0_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL0_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL0_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL0_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL0_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL0_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL0_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL10_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL10_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL10_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL10_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL10_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL10_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL10_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL10_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL10_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL10_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL10_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL10_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL10_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL10_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL10_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL10_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL10_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL10_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL10_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL10_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL10_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL10_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL10_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL10_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL10_MASK|macro|_DEVINFO_HFRCOCAL10_MASK
DECL|_DEVINFO_HFRCOCAL10_TUNING_MASK|macro|_DEVINFO_HFRCOCAL10_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL10_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL10_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL10_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL10_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL10_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL10_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL11_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL11_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL11_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL11_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL11_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL11_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL11_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL11_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL11_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL11_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL11_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL11_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL11_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL11_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL11_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL11_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL11_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL11_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL11_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL11_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL11_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL11_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL11_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL11_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL11_MASK|macro|_DEVINFO_HFRCOCAL11_MASK
DECL|_DEVINFO_HFRCOCAL11_TUNING_MASK|macro|_DEVINFO_HFRCOCAL11_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL11_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL11_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL11_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL11_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL11_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL11_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL12_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL12_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL12_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL12_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL12_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL12_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL12_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL12_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL12_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL12_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL12_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL12_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL12_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL12_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL12_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL12_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL12_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL12_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL12_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL12_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL12_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL12_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL12_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL12_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL12_MASK|macro|_DEVINFO_HFRCOCAL12_MASK
DECL|_DEVINFO_HFRCOCAL12_TUNING_MASK|macro|_DEVINFO_HFRCOCAL12_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL12_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL12_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL12_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL12_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL12_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL12_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL3_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL3_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL3_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL3_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL3_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL3_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL3_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL3_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL3_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL3_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL3_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL3_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL3_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL3_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL3_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL3_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL3_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL3_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL3_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL3_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL3_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL3_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL3_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL3_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL3_MASK|macro|_DEVINFO_HFRCOCAL3_MASK
DECL|_DEVINFO_HFRCOCAL3_TUNING_MASK|macro|_DEVINFO_HFRCOCAL3_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL3_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL3_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL3_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL3_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL3_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL3_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL6_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL6_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL6_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL6_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL6_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL6_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL6_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL6_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL6_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL6_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL6_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL6_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL6_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL6_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL6_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL6_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL6_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL6_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL6_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL6_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL6_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL6_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL6_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL6_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL6_MASK|macro|_DEVINFO_HFRCOCAL6_MASK
DECL|_DEVINFO_HFRCOCAL6_TUNING_MASK|macro|_DEVINFO_HFRCOCAL6_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL6_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL6_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL6_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL6_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL6_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL6_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL7_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL7_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL7_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL7_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL7_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL7_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL7_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL7_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL7_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL7_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL7_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL7_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL7_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL7_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL7_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL7_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL7_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL7_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL7_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL7_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL7_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL7_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL7_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL7_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL7_MASK|macro|_DEVINFO_HFRCOCAL7_MASK
DECL|_DEVINFO_HFRCOCAL7_TUNING_MASK|macro|_DEVINFO_HFRCOCAL7_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL7_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL7_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL7_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL7_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL7_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL7_VREFTC_SHIFT
DECL|_DEVINFO_HFRCOCAL8_CLKDIV_MASK|macro|_DEVINFO_HFRCOCAL8_CLKDIV_MASK
DECL|_DEVINFO_HFRCOCAL8_CLKDIV_SHIFT|macro|_DEVINFO_HFRCOCAL8_CLKDIV_SHIFT
DECL|_DEVINFO_HFRCOCAL8_CMPBIAS_MASK|macro|_DEVINFO_HFRCOCAL8_CMPBIAS_MASK
DECL|_DEVINFO_HFRCOCAL8_CMPBIAS_SHIFT|macro|_DEVINFO_HFRCOCAL8_CMPBIAS_SHIFT
DECL|_DEVINFO_HFRCOCAL8_FINETUNINGEN_MASK|macro|_DEVINFO_HFRCOCAL8_FINETUNINGEN_MASK
DECL|_DEVINFO_HFRCOCAL8_FINETUNINGEN_SHIFT|macro|_DEVINFO_HFRCOCAL8_FINETUNINGEN_SHIFT
DECL|_DEVINFO_HFRCOCAL8_FINETUNING_MASK|macro|_DEVINFO_HFRCOCAL8_FINETUNING_MASK
DECL|_DEVINFO_HFRCOCAL8_FINETUNING_SHIFT|macro|_DEVINFO_HFRCOCAL8_FINETUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL8_FREQRANGE_MASK|macro|_DEVINFO_HFRCOCAL8_FREQRANGE_MASK
DECL|_DEVINFO_HFRCOCAL8_FREQRANGE_SHIFT|macro|_DEVINFO_HFRCOCAL8_FREQRANGE_SHIFT
DECL|_DEVINFO_HFRCOCAL8_LDOHP_MASK|macro|_DEVINFO_HFRCOCAL8_LDOHP_MASK
DECL|_DEVINFO_HFRCOCAL8_LDOHP_SHIFT|macro|_DEVINFO_HFRCOCAL8_LDOHP_SHIFT
DECL|_DEVINFO_HFRCOCAL8_MASK|macro|_DEVINFO_HFRCOCAL8_MASK
DECL|_DEVINFO_HFRCOCAL8_TUNING_MASK|macro|_DEVINFO_HFRCOCAL8_TUNING_MASK
DECL|_DEVINFO_HFRCOCAL8_TUNING_SHIFT|macro|_DEVINFO_HFRCOCAL8_TUNING_SHIFT
DECL|_DEVINFO_HFRCOCAL8_VREFTC_MASK|macro|_DEVINFO_HFRCOCAL8_VREFTC_MASK
DECL|_DEVINFO_HFRCOCAL8_VREFTC_SHIFT|macro|_DEVINFO_HFRCOCAL8_VREFTC_SHIFT
DECL|_DEVINFO_IDAC0CAL0_MASK|macro|_DEVINFO_IDAC0CAL0_MASK
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE0TUNING_MASK|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE0TUNING_MASK
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE0TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE0TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE1TUNING_MASK|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE1TUNING_MASK
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE1TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE1TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE2TUNING_MASK|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE2TUNING_MASK
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE2TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE2TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE3TUNING_MASK|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE3TUNING_MASK
DECL|_DEVINFO_IDAC0CAL0_SOURCERANGE3TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL0_SOURCERANGE3TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL1_MASK|macro|_DEVINFO_IDAC0CAL1_MASK
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE0TUNING_MASK|macro|_DEVINFO_IDAC0CAL1_SINKRANGE0TUNING_MASK
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE0TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL1_SINKRANGE0TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE1TUNING_MASK|macro|_DEVINFO_IDAC0CAL1_SINKRANGE1TUNING_MASK
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE1TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL1_SINKRANGE1TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE2TUNING_MASK|macro|_DEVINFO_IDAC0CAL1_SINKRANGE2TUNING_MASK
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE2TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL1_SINKRANGE2TUNING_SHIFT
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE3TUNING_MASK|macro|_DEVINFO_IDAC0CAL1_SINKRANGE3TUNING_MASK
DECL|_DEVINFO_IDAC0CAL1_SINKRANGE3TUNING_SHIFT|macro|_DEVINFO_IDAC0CAL1_SINKRANGE3TUNING_SHIFT
DECL|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_MASK|macro|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_MASK
DECL|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_SHIFT|macro|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_SHIFT
DECL|_DEVINFO_MEMINFO_MASK|macro|_DEVINFO_MEMINFO_MASK
DECL|_DEVINFO_MEMINFO_PINCOUNT_MASK|macro|_DEVINFO_MEMINFO_PINCOUNT_MASK
DECL|_DEVINFO_MEMINFO_PINCOUNT_SHIFT|macro|_DEVINFO_MEMINFO_PINCOUNT_SHIFT
DECL|_DEVINFO_MEMINFO_PKGTYPE_MASK|macro|_DEVINFO_MEMINFO_PKGTYPE_MASK
DECL|_DEVINFO_MEMINFO_PKGTYPE_QFN|macro|_DEVINFO_MEMINFO_PKGTYPE_QFN
DECL|_DEVINFO_MEMINFO_PKGTYPE_QFP|macro|_DEVINFO_MEMINFO_PKGTYPE_QFP
DECL|_DEVINFO_MEMINFO_PKGTYPE_SHIFT|macro|_DEVINFO_MEMINFO_PKGTYPE_SHIFT
DECL|_DEVINFO_MEMINFO_PKGTYPE_WLCSP|macro|_DEVINFO_MEMINFO_PKGTYPE_WLCSP
DECL|_DEVINFO_MEMINFO_TEMPGRADE_MASK|macro|_DEVINFO_MEMINFO_TEMPGRADE_MASK
DECL|_DEVINFO_MEMINFO_TEMPGRADE_N0TO70|macro|_DEVINFO_MEMINFO_TEMPGRADE_N0TO70
DECL|_DEVINFO_MEMINFO_TEMPGRADE_N40TO105|macro|_DEVINFO_MEMINFO_TEMPGRADE_N40TO105
DECL|_DEVINFO_MEMINFO_TEMPGRADE_N40TO125|macro|_DEVINFO_MEMINFO_TEMPGRADE_N40TO125
DECL|_DEVINFO_MEMINFO_TEMPGRADE_N40TO85|macro|_DEVINFO_MEMINFO_TEMPGRADE_N40TO85
DECL|_DEVINFO_MEMINFO_TEMPGRADE_SHIFT|macro|_DEVINFO_MEMINFO_TEMPGRADE_SHIFT
DECL|_DEVINFO_MSIZE_FLASH_MASK|macro|_DEVINFO_MSIZE_FLASH_MASK
DECL|_DEVINFO_MSIZE_FLASH_SHIFT|macro|_DEVINFO_MSIZE_FLASH_SHIFT
DECL|_DEVINFO_MSIZE_MASK|macro|_DEVINFO_MSIZE_MASK
DECL|_DEVINFO_MSIZE_SRAM_MASK|macro|_DEVINFO_MSIZE_SRAM_MASK
DECL|_DEVINFO_MSIZE_SRAM_SHIFT|macro|_DEVINFO_MSIZE_SRAM_SHIFT
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32GG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32GG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32G|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32G
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32HG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32HG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32JG12B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32JG12B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32JG13B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32JG13B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32JG1B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32LG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32LG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32PG12B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32PG12B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32PG13B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32PG13B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32PG1B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32TG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32TG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32WG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32WG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32ZG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32ZG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG12B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG12B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG12P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG12P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG12V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG12V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG13B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG13B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG13P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG13P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG13V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG13V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32BG1V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG12B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG12B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG12P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG12P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG12V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG12V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG13B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG13B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG13P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG13P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG13V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG13V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32FG1V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG12B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG12B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG12P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG12P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG12V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG12V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG13B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG13B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG13P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG13P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG13V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG13V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1B
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG1V
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG2P|macro|_DEVINFO_PART_DEVICE_FAMILY_EFR32MG2P
DECL|_DEVINFO_PART_DEVICE_FAMILY_EZR32HG|macro|_DEVINFO_PART_DEVICE_FAMILY_EZR32HG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EZR32LG|macro|_DEVINFO_PART_DEVICE_FAMILY_EZR32LG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EZR32WG|macro|_DEVINFO_PART_DEVICE_FAMILY_EZR32WG
DECL|_DEVINFO_PART_DEVICE_FAMILY_GG|macro|_DEVINFO_PART_DEVICE_FAMILY_GG
DECL|_DEVINFO_PART_DEVICE_FAMILY_G|macro|_DEVINFO_PART_DEVICE_FAMILY_G
DECL|_DEVINFO_PART_DEVICE_FAMILY_HG|macro|_DEVINFO_PART_DEVICE_FAMILY_HG
DECL|_DEVINFO_PART_DEVICE_FAMILY_LG|macro|_DEVINFO_PART_DEVICE_FAMILY_LG
DECL|_DEVINFO_PART_DEVICE_FAMILY_MASK|macro|_DEVINFO_PART_DEVICE_FAMILY_MASK
DECL|_DEVINFO_PART_DEVICE_FAMILY_SHIFT|macro|_DEVINFO_PART_DEVICE_FAMILY_SHIFT
DECL|_DEVINFO_PART_DEVICE_FAMILY_TG|macro|_DEVINFO_PART_DEVICE_FAMILY_TG
DECL|_DEVINFO_PART_DEVICE_FAMILY_WG|macro|_DEVINFO_PART_DEVICE_FAMILY_WG
DECL|_DEVINFO_PART_DEVICE_FAMILY_ZG|macro|_DEVINFO_PART_DEVICE_FAMILY_ZG
DECL|_DEVINFO_PART_DEVICE_NUMBER_MASK|macro|_DEVINFO_PART_DEVICE_NUMBER_MASK
DECL|_DEVINFO_PART_DEVICE_NUMBER_SHIFT|macro|_DEVINFO_PART_DEVICE_NUMBER_SHIFT
DECL|_DEVINFO_PART_MASK|macro|_DEVINFO_PART_MASK
DECL|_DEVINFO_PART_PROD_REV_MASK|macro|_DEVINFO_PART_PROD_REV_MASK
DECL|_DEVINFO_PART_PROD_REV_SHIFT|macro|_DEVINFO_PART_PROD_REV_SHIFT
DECL|_DEVINFO_UNIQUEH_MASK|macro|_DEVINFO_UNIQUEH_MASK
DECL|_DEVINFO_UNIQUEH_UNIQUEH_MASK|macro|_DEVINFO_UNIQUEH_UNIQUEH_MASK
DECL|_DEVINFO_UNIQUEH_UNIQUEH_SHIFT|macro|_DEVINFO_UNIQUEH_UNIQUEH_SHIFT
DECL|_DEVINFO_UNIQUEL_MASK|macro|_DEVINFO_UNIQUEL_MASK
DECL|_DEVINFO_UNIQUEL_UNIQUEL_MASK|macro|_DEVINFO_UNIQUEL_UNIQUEL_MASK
DECL|_DEVINFO_UNIQUEL_UNIQUEL_SHIFT|macro|_DEVINFO_UNIQUEL_UNIQUEL_SHIFT
DECL|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESFINE_MASK|macro|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESFINE_MASK
DECL|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL0_ALTAVDD1V86THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESFINE_MASK|macro|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESFINE_MASK
DECL|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL0_ALTAVDD2V98THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL0_AVDD1V86THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL0_AVDD1V86THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL0_AVDD1V86THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL0_AVDD1V86THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL0_AVDD1V86THRESFINE_MASK|macro|_DEVINFO_VMONCAL0_AVDD1V86THRESFINE_MASK
DECL|_DEVINFO_VMONCAL0_AVDD1V86THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL0_AVDD1V86THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL0_AVDD2V98THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL0_AVDD2V98THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL0_AVDD2V98THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL0_AVDD2V98THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL0_AVDD2V98THRESFINE_MASK|macro|_DEVINFO_VMONCAL0_AVDD2V98THRESFINE_MASK
DECL|_DEVINFO_VMONCAL0_AVDD2V98THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL0_AVDD2V98THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL0_MASK|macro|_DEVINFO_VMONCAL0_MASK
DECL|_DEVINFO_VMONCAL1_DVDD1V86THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL1_DVDD1V86THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL1_DVDD1V86THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL1_DVDD1V86THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL1_DVDD1V86THRESFINE_MASK|macro|_DEVINFO_VMONCAL1_DVDD1V86THRESFINE_MASK
DECL|_DEVINFO_VMONCAL1_DVDD1V86THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL1_DVDD1V86THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL1_DVDD2V98THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL1_DVDD2V98THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL1_DVDD2V98THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL1_DVDD2V98THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL1_DVDD2V98THRESFINE_MASK|macro|_DEVINFO_VMONCAL1_DVDD2V98THRESFINE_MASK
DECL|_DEVINFO_VMONCAL1_DVDD2V98THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL1_DVDD2V98THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL1_IO01V86THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL1_IO01V86THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL1_IO01V86THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL1_IO01V86THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL1_IO01V86THRESFINE_MASK|macro|_DEVINFO_VMONCAL1_IO01V86THRESFINE_MASK
DECL|_DEVINFO_VMONCAL1_IO01V86THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL1_IO01V86THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL1_IO02V98THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL1_IO02V98THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL1_IO02V98THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL1_IO02V98THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL1_IO02V98THRESFINE_MASK|macro|_DEVINFO_VMONCAL1_IO02V98THRESFINE_MASK
DECL|_DEVINFO_VMONCAL1_IO02V98THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL1_IO02V98THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL1_MASK|macro|_DEVINFO_VMONCAL1_MASK
DECL|_DEVINFO_VMONCAL2_FVDD1V86THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL2_FVDD1V86THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL2_FVDD1V86THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL2_FVDD1V86THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL2_FVDD1V86THRESFINE_MASK|macro|_DEVINFO_VMONCAL2_FVDD1V86THRESFINE_MASK
DECL|_DEVINFO_VMONCAL2_FVDD1V86THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL2_FVDD1V86THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL2_FVDD2V98THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL2_FVDD2V98THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL2_FVDD2V98THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL2_FVDD2V98THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL2_FVDD2V98THRESFINE_MASK|macro|_DEVINFO_VMONCAL2_FVDD2V98THRESFINE_MASK
DECL|_DEVINFO_VMONCAL2_FVDD2V98THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL2_FVDD2V98THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL2_MASK|macro|_DEVINFO_VMONCAL2_MASK
DECL|_DEVINFO_VMONCAL2_PAVDD1V86THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL2_PAVDD1V86THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL2_PAVDD1V86THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL2_PAVDD1V86THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL2_PAVDD1V86THRESFINE_MASK|macro|_DEVINFO_VMONCAL2_PAVDD1V86THRESFINE_MASK
DECL|_DEVINFO_VMONCAL2_PAVDD1V86THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL2_PAVDD1V86THRESFINE_SHIFT
DECL|_DEVINFO_VMONCAL2_PAVDD2V98THRESCOARSE_MASK|macro|_DEVINFO_VMONCAL2_PAVDD2V98THRESCOARSE_MASK
DECL|_DEVINFO_VMONCAL2_PAVDD2V98THRESCOARSE_SHIFT|macro|_DEVINFO_VMONCAL2_PAVDD2V98THRESCOARSE_SHIFT
DECL|_DEVINFO_VMONCAL2_PAVDD2V98THRESFINE_MASK|macro|_DEVINFO_VMONCAL2_PAVDD2V98THRESFINE_MASK
DECL|_DEVINFO_VMONCAL2_PAVDD2V98THRESFINE_SHIFT|macro|_DEVINFO_VMONCAL2_PAVDD2V98THRESFINE_SHIFT
